// Seed: 3282726366
`define pp_18 0
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output id_3,
    output logic id_4,
    output id_5,
    output id_6,
    input id_7,
    output id_8,
    output id_9,
    input id_10,
    input id_11,
    input id_12,
    output id_13,
    output id_14,
    input reg id_15,
    input logic id_16,
    input id_17
);
  logic id_18;
  type_40(
      1'b0, 1, 1, id_3, 1'd0, id_12, 1
  );
  always begin
    id_8 = 1;
    SystemTFIdentifier(1'b0);
  end
  initial begin
    id_13 <= id_15;
  end
  logic id_19;
  logic id_20;
  assign id_18 = id_2;
  function id_21;
    input id_22;
    input id_23;
    begin
      if (1) begin
        id_13 <= 1;
        id_22 <= id_0;
        SystemTFIdentifier(1);
      end
      id_9 = 1;
    end
  endfunction
  logic id_24 = 1;
  logic id_25;
  always @(posedge id_23 + id_20 == 1 or posedge id_15) if (1) id_20 = 1;
  logic id_26;
  logic id_27;
  byte  id_28;
  logic id_29, id_30;
  reg   id_31;
  logic id_32;
  logic id_33;
  logic id_34;
  logic id_35;
  always @(*) begin
    id_23 = id_26 - id_33;
    SystemTFIdentifier(id_0, ~1, 1, id_31, 1);
  end
  assign id_13 = 1'b0;
endmodule
