Analysis & Synthesis report for VGA_controller
Tue Nov 30 18:07:34 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for char_rom:char_rom_inst|ROM_char:ROM_char_inst|altsyncram:altsyncram_component|altsyncram_p7a1:auto_generated
 13. Parameter Settings for User Entity Instance: lcd_sync:lcd_sync_inst|pll_ltm:pll_ltm_inst|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: lcd_sync:lcd_sync_inst|n_counter:hcount
 15. Parameter Settings for User Entity Instance: lcd_sync:lcd_sync_inst|n_counter:vcount
 16. Parameter Settings for User Entity Instance: char_rom:char_rom_inst|ROM_char:ROM_char_inst|altsyncram:altsyncram_component
 17. altpll Parameter Settings by Entity Instance
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "char_rom:char_rom_inst"
 20. Port Connectivity Checks: "lcd_sync:lcd_sync_inst|n_counter:vcount"
 21. Port Connectivity Checks: "lcd_sync:lcd_sync_inst|n_counter:hcount"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 30 18:07:34 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; VGA_controller                              ;
; Top-level Entity Name              ; caracteres_lcd                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 45                                          ;
;     Total combinational functions  ; 45                                          ;
;     Dedicated logic registers      ; 21                                          ;
; Total registers                    ; 21                                          ;
; Total pins                         ; 31                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 64                                          ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; caracteres_lcd     ; VGA_controller     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                        ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; n_counter.v                      ; yes             ; User Verilog HDL File                  ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/n_counter.v            ;         ;
; MathFun.vh                       ; yes             ; User Unspecified File                  ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/MathFun.vh             ;         ;
; lcd_sync.v                       ; yes             ; User Verilog HDL File                  ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/lcd_sync.v             ;         ;
; pll_ltm.v                        ; yes             ; User Wizard-Generated File             ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/pll_ltm.v              ;         ;
; caracteres_lcd.v                 ; yes             ; User Verilog HDL File                  ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/caracteres_lcd.v       ;         ;
; ROM_char.v                       ; yes             ; User Wizard-Generated File             ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/ROM_char.v             ;         ;
; char_rom.v                       ; yes             ; User Verilog HDL File                  ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/char_rom.v             ;         ;
; selec_color.v                    ; yes             ; User Verilog HDL File                  ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/selec_color.v          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altpll.tdf                                                               ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/aglobal171.inc                                                           ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/stratix_pll.inc                                                          ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                                        ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                                        ;         ;
; db/pll_ltm_altpll.v              ; yes             ; Auto-Generated Megafunction            ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/db/pll_ltm_altpll.v    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                                                               ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altram.inc                                                               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                             ;         ;
; db/altsyncram_p7a1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/db/altsyncram_p7a1.tdf ;         ;
; char_rom.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/char_rom.mif           ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 45                                                                                                                 ;
;                                             ;                                                                                                                    ;
; Total combinational functions               ; 45                                                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                                                    ;
;     -- 4 input functions                    ; 18                                                                                                                 ;
;     -- 3 input functions                    ; 5                                                                                                                  ;
;     -- <=2 input functions                  ; 22                                                                                                                 ;
;                                             ;                                                                                                                    ;
; Logic elements by mode                      ;                                                                                                                    ;
;     -- normal mode                          ; 26                                                                                                                 ;
;     -- arithmetic mode                      ; 19                                                                                                                 ;
;                                             ;                                                                                                                    ;
; Total registers                             ; 21                                                                                                                 ;
;     -- Dedicated logic registers            ; 21                                                                                                                 ;
;     -- I/O registers                        ; 0                                                                                                                  ;
;                                             ;                                                                                                                    ;
; I/O pins                                    ; 31                                                                                                                 ;
; Total memory bits                           ; 64                                                                                                                 ;
;                                             ;                                                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                  ;
;                                             ;                                                                                                                    ;
; Total PLLs                                  ; 1                                                                                                                  ;
;     -- PLLs                                 ; 1                                                                                                                  ;
;                                             ;                                                                                                                    ;
; Maximum fan-out node                        ; lcd_sync:lcd_sync_inst|pll_ltm:pll_ltm_inst|altpll:altpll_component|pll_ltm_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 31                                                                                                                 ;
; Total fan-out                               ; 288                                                                                                                ;
; Average fan-out                             ; 2.10                                                                                                               ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |caracteres_lcd                              ; 45 (0)              ; 21 (0)                    ; 64          ; 0            ; 0       ; 0         ; 31   ; 0            ; |caracteres_lcd                                                                                                              ; caracteres_lcd  ; work         ;
;    |char_rom:char_rom_inst|                  ; 5 (5)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |caracteres_lcd|char_rom:char_rom_inst                                                                                       ; char_rom        ; work         ;
;       |ROM_char:ROM_char_inst|               ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |caracteres_lcd|char_rom:char_rom_inst|ROM_char:ROM_char_inst                                                                ; ROM_char        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |caracteres_lcd|char_rom:char_rom_inst|ROM_char:ROM_char_inst|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_p7a1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |caracteres_lcd|char_rom:char_rom_inst|ROM_char:ROM_char_inst|altsyncram:altsyncram_component|altsyncram_p7a1:auto_generated ; altsyncram_p7a1 ; work         ;
;    |lcd_sync:lcd_sync_inst|                  ; 40 (11)             ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caracteres_lcd|lcd_sync:lcd_sync_inst                                                                                       ; lcd_sync        ; work         ;
;       |n_counter:hcount|                     ; 16 (16)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caracteres_lcd|lcd_sync:lcd_sync_inst|n_counter:hcount                                                                      ; n_counter       ; work         ;
;       |n_counter:vcount|                     ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caracteres_lcd|lcd_sync:lcd_sync_inst|n_counter:vcount                                                                      ; n_counter       ; work         ;
;       |pll_ltm:pll_ltm_inst|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caracteres_lcd|lcd_sync:lcd_sync_inst|pll_ltm:pll_ltm_inst                                                                  ; pll_ltm         ; work         ;
;          |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caracteres_lcd|lcd_sync:lcd_sync_inst|pll_ltm:pll_ltm_inst|altpll:altpll_component                                          ; altpll          ; work         ;
;             |pll_ltm_altpll:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |caracteres_lcd|lcd_sync:lcd_sync_inst|pll_ltm:pll_ltm_inst|altpll:altpll_component|pll_ltm_altpll:auto_generated            ; pll_ltm_altpll  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                                                    ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+-------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+
; char_rom:char_rom_inst|ROM_char:ROM_char_inst|altsyncram:altsyncram_component|altsyncram_p7a1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; ./char_rom.mif ;
+-------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |caracteres_lcd|char_rom:char_rom_inst|ROM_char:ROM_char_inst ; ROM_char.v      ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |caracteres_lcd|lcd_sync:lcd_sync_inst|pll_ltm:pll_ltm_inst   ; pll_ltm.v       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 21    ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |caracteres_lcd|lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |caracteres_lcd|lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:char_rom_inst|ROM_char:ROM_char_inst|altsyncram:altsyncram_component|altsyncram_p7a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_sync:lcd_sync_inst|pll_ltm:pll_ltm_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                 ;
+-------------------------------+---------------------------+------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                              ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_ltm ; Untyped                                              ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                              ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                              ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                              ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                              ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                              ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                              ;
; LOCK_HIGH                     ; 1                         ; Untyped                                              ;
; LOCK_LOW                      ; 1                         ; Untyped                                              ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                              ;
; SKIP_VCO                      ; OFF                       ; Untyped                                              ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                              ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                              ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                              ;
; BANDWIDTH                     ; 0                         ; Untyped                                              ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                              ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                              ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                              ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                              ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                              ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                              ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                              ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                              ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                              ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                              ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                              ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                                              ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                                       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                              ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                              ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                              ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                              ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                              ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                              ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                              ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                              ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                                              ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                                       ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                              ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                              ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                              ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                              ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                              ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                              ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                              ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                              ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                              ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                              ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                              ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                              ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                              ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                              ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                              ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                              ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                              ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                              ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                              ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                              ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                              ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                              ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                              ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                              ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                                              ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                              ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                              ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                              ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                              ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                              ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                              ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                              ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                              ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                              ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                              ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                              ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                              ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                              ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                              ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                              ;
; VCO_MIN                       ; 0                         ; Untyped                                              ;
; VCO_MAX                       ; 0                         ; Untyped                                              ;
; VCO_CENTER                    ; 0                         ; Untyped                                              ;
; PFD_MIN                       ; 0                         ; Untyped                                              ;
; PFD_MAX                       ; 0                         ; Untyped                                              ;
; M_INITIAL                     ; 0                         ; Untyped                                              ;
; M                             ; 0                         ; Untyped                                              ;
; N                             ; 1                         ; Untyped                                              ;
; M2                            ; 1                         ; Untyped                                              ;
; N2                            ; 1                         ; Untyped                                              ;
; SS                            ; 1                         ; Untyped                                              ;
; C0_HIGH                       ; 0                         ; Untyped                                              ;
; C1_HIGH                       ; 0                         ; Untyped                                              ;
; C2_HIGH                       ; 0                         ; Untyped                                              ;
; C3_HIGH                       ; 0                         ; Untyped                                              ;
; C4_HIGH                       ; 0                         ; Untyped                                              ;
; C5_HIGH                       ; 0                         ; Untyped                                              ;
; C6_HIGH                       ; 0                         ; Untyped                                              ;
; C7_HIGH                       ; 0                         ; Untyped                                              ;
; C8_HIGH                       ; 0                         ; Untyped                                              ;
; C9_HIGH                       ; 0                         ; Untyped                                              ;
; C0_LOW                        ; 0                         ; Untyped                                              ;
; C1_LOW                        ; 0                         ; Untyped                                              ;
; C2_LOW                        ; 0                         ; Untyped                                              ;
; C3_LOW                        ; 0                         ; Untyped                                              ;
; C4_LOW                        ; 0                         ; Untyped                                              ;
; C5_LOW                        ; 0                         ; Untyped                                              ;
; C6_LOW                        ; 0                         ; Untyped                                              ;
; C7_LOW                        ; 0                         ; Untyped                                              ;
; C8_LOW                        ; 0                         ; Untyped                                              ;
; C9_LOW                        ; 0                         ; Untyped                                              ;
; C0_INITIAL                    ; 0                         ; Untyped                                              ;
; C1_INITIAL                    ; 0                         ; Untyped                                              ;
; C2_INITIAL                    ; 0                         ; Untyped                                              ;
; C3_INITIAL                    ; 0                         ; Untyped                                              ;
; C4_INITIAL                    ; 0                         ; Untyped                                              ;
; C5_INITIAL                    ; 0                         ; Untyped                                              ;
; C6_INITIAL                    ; 0                         ; Untyped                                              ;
; C7_INITIAL                    ; 0                         ; Untyped                                              ;
; C8_INITIAL                    ; 0                         ; Untyped                                              ;
; C9_INITIAL                    ; 0                         ; Untyped                                              ;
; C0_MODE                       ; BYPASS                    ; Untyped                                              ;
; C1_MODE                       ; BYPASS                    ; Untyped                                              ;
; C2_MODE                       ; BYPASS                    ; Untyped                                              ;
; C3_MODE                       ; BYPASS                    ; Untyped                                              ;
; C4_MODE                       ; BYPASS                    ; Untyped                                              ;
; C5_MODE                       ; BYPASS                    ; Untyped                                              ;
; C6_MODE                       ; BYPASS                    ; Untyped                                              ;
; C7_MODE                       ; BYPASS                    ; Untyped                                              ;
; C8_MODE                       ; BYPASS                    ; Untyped                                              ;
; C9_MODE                       ; BYPASS                    ; Untyped                                              ;
; C0_PH                         ; 0                         ; Untyped                                              ;
; C1_PH                         ; 0                         ; Untyped                                              ;
; C2_PH                         ; 0                         ; Untyped                                              ;
; C3_PH                         ; 0                         ; Untyped                                              ;
; C4_PH                         ; 0                         ; Untyped                                              ;
; C5_PH                         ; 0                         ; Untyped                                              ;
; C6_PH                         ; 0                         ; Untyped                                              ;
; C7_PH                         ; 0                         ; Untyped                                              ;
; C8_PH                         ; 0                         ; Untyped                                              ;
; C9_PH                         ; 0                         ; Untyped                                              ;
; L0_HIGH                       ; 1                         ; Untyped                                              ;
; L1_HIGH                       ; 1                         ; Untyped                                              ;
; G0_HIGH                       ; 1                         ; Untyped                                              ;
; G1_HIGH                       ; 1                         ; Untyped                                              ;
; G2_HIGH                       ; 1                         ; Untyped                                              ;
; G3_HIGH                       ; 1                         ; Untyped                                              ;
; E0_HIGH                       ; 1                         ; Untyped                                              ;
; E1_HIGH                       ; 1                         ; Untyped                                              ;
; E2_HIGH                       ; 1                         ; Untyped                                              ;
; E3_HIGH                       ; 1                         ; Untyped                                              ;
; L0_LOW                        ; 1                         ; Untyped                                              ;
; L1_LOW                        ; 1                         ; Untyped                                              ;
; G0_LOW                        ; 1                         ; Untyped                                              ;
; G1_LOW                        ; 1                         ; Untyped                                              ;
; G2_LOW                        ; 1                         ; Untyped                                              ;
; G3_LOW                        ; 1                         ; Untyped                                              ;
; E0_LOW                        ; 1                         ; Untyped                                              ;
; E1_LOW                        ; 1                         ; Untyped                                              ;
; E2_LOW                        ; 1                         ; Untyped                                              ;
; E3_LOW                        ; 1                         ; Untyped                                              ;
; L0_INITIAL                    ; 1                         ; Untyped                                              ;
; L1_INITIAL                    ; 1                         ; Untyped                                              ;
; G0_INITIAL                    ; 1                         ; Untyped                                              ;
; G1_INITIAL                    ; 1                         ; Untyped                                              ;
; G2_INITIAL                    ; 1                         ; Untyped                                              ;
; G3_INITIAL                    ; 1                         ; Untyped                                              ;
; E0_INITIAL                    ; 1                         ; Untyped                                              ;
; E1_INITIAL                    ; 1                         ; Untyped                                              ;
; E2_INITIAL                    ; 1                         ; Untyped                                              ;
; E3_INITIAL                    ; 1                         ; Untyped                                              ;
; L0_MODE                       ; BYPASS                    ; Untyped                                              ;
; L1_MODE                       ; BYPASS                    ; Untyped                                              ;
; G0_MODE                       ; BYPASS                    ; Untyped                                              ;
; G1_MODE                       ; BYPASS                    ; Untyped                                              ;
; G2_MODE                       ; BYPASS                    ; Untyped                                              ;
; G3_MODE                       ; BYPASS                    ; Untyped                                              ;
; E0_MODE                       ; BYPASS                    ; Untyped                                              ;
; E1_MODE                       ; BYPASS                    ; Untyped                                              ;
; E2_MODE                       ; BYPASS                    ; Untyped                                              ;
; E3_MODE                       ; BYPASS                    ; Untyped                                              ;
; L0_PH                         ; 0                         ; Untyped                                              ;
; L1_PH                         ; 0                         ; Untyped                                              ;
; G0_PH                         ; 0                         ; Untyped                                              ;
; G1_PH                         ; 0                         ; Untyped                                              ;
; G2_PH                         ; 0                         ; Untyped                                              ;
; G3_PH                         ; 0                         ; Untyped                                              ;
; E0_PH                         ; 0                         ; Untyped                                              ;
; E1_PH                         ; 0                         ; Untyped                                              ;
; E2_PH                         ; 0                         ; Untyped                                              ;
; E3_PH                         ; 0                         ; Untyped                                              ;
; M_PH                          ; 0                         ; Untyped                                              ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                              ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                              ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                              ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                              ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                              ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                              ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                              ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                              ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                              ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                              ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                              ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                              ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                              ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                              ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                              ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                              ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                              ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                              ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                              ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                              ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                              ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                              ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                              ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                              ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                              ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                              ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                              ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                              ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                              ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                              ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                              ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                              ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                              ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                              ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                              ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                              ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                              ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                              ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                              ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                              ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                              ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                              ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                              ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                              ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                              ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                              ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                              ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                              ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                              ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                              ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                              ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                              ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                              ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                              ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                              ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                              ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                              ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                              ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                              ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                              ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                              ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                              ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                              ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                              ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                              ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                              ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                              ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                              ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                              ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                              ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                              ;
; CBXI_PARAMETER                ; pll_ltm_altpll            ; Untyped                                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                              ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                              ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                              ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                       ;
+-------------------------------+---------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_sync:lcd_sync_inst|n_counter:hcount ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; fin_cuenta     ; 1056  ; Signed Integer                                              ;
; N              ; 11    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_sync:lcd_sync_inst|n_counter:vcount ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; fin_cuenta     ; 525   ; Signed Integer                                              ;
; N              ; 10    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:char_rom_inst|ROM_char:ROM_char_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ./char_rom.mif       ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_p7a1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                   ;
; Entity Instance               ; lcd_sync:lcd_sync_inst|pll_ltm:pll_ltm_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                             ;
; Entity Instance                           ; char_rom:char_rom_inst|ROM_char:ROM_char_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 512                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "char_rom:char_rom_inst" ;
+----------------+-------+----------+----------------+
; Port           ; Type  ; Severity ; Details        ;
+----------------+-------+----------+----------------+
; caracter[5..1] ; Input ; Info     ; Stuck at GND   ;
; caracter[0]    ; Input ; Info     ; Stuck at VCC   ;
+----------------+-------+----------+----------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_sync:lcd_sync_inst|n_counter:vcount" ;
+---------+-------+----------+----------------------------------------+
; Port    ; Type  ; Severity ; Details                                ;
+---------+-------+----------+----------------------------------------+
; up_down ; Input ; Info     ; Stuck at VCC                           ;
+---------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_sync:lcd_sync_inst|n_counter:hcount" ;
+---------+-------+----------+----------------------------------------+
; Port    ; Type  ; Severity ; Details                                ;
+---------+-------+----------+----------------------------------------+
; enable  ; Input ; Info     ; Stuck at VCC                           ;
; up_down ; Input ; Info     ; Stuck at VCC                           ;
+---------+-------+----------+----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_ff         ; 21                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 11                          ;
; cycloneiii_lcell_comb ; 47                          ;
;     arith             ; 19                          ;
;         2 data inputs ; 19                          ;
;     normal            ; 28                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 18                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Nov 30 18:07:20 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_controller -c VGA_controller
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file n_counter.v
    Info (12023): Found entity 1: n_counter File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/n_counter.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file lcd_sync.v
    Info (12023): Found entity 1: lcd_sync File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/lcd_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd_sync_test.v
    Info (12023): Found entity 1: lcd_sync_test File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/lcd_sync_test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file barras_lcd.v
    Info (12023): Found entity 1: barras_lcd File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/barras_lcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file barras_lcd_test.v
    Info (12023): Found entity 1: barras_lcd_test File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/barras_lcd_test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file imagen_lcd.v
    Info (12023): Found entity 1: imagen_lcd File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/imagen_lcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_image.v
    Info (12023): Found entity 1: ROM_image File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/ROM_image.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll_ltm.v
    Info (12023): Found entity 1: pll_ltm File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/pll_ltm.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file caracteres_lcd.v
    Info (12023): Found entity 1: caracteres_lcd File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/caracteres_lcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_char.v
    Info (12023): Found entity 1: ROM_char File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/ROM_char.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file char_rom.v
    Info (12023): Found entity 1: char_rom File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/char_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file selec_color.v
    Info (12023): Found entity 1: selec_color File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/selec_color.v Line: 1
Info (12127): Elaborating entity "caracteres_lcd" for the top level hierarchy
Info (12128): Elaborating entity "lcd_sync" for hierarchy "lcd_sync:lcd_sync_inst" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/caracteres_lcd.v Line: 26
Warning (10230): Verilog HDL assignment warning at lcd_sync.v(46): truncated value with size 32 to match size of target (1) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/lcd_sync.v Line: 46
Info (12128): Elaborating entity "pll_ltm" for hierarchy "lcd_sync:lcd_sync_inst|pll_ltm:pll_ltm_inst" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/lcd_sync.v Line: 22
Info (12128): Elaborating entity "altpll" for hierarchy "lcd_sync:lcd_sync_inst|pll_ltm:pll_ltm_inst|altpll:altpll_component" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/pll_ltm.v Line: 90
Info (12130): Elaborated megafunction instantiation "lcd_sync:lcd_sync_inst|pll_ltm:pll_ltm_inst|altpll:altpll_component" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/pll_ltm.v Line: 90
Info (12133): Instantiated megafunction "lcd_sync:lcd_sync_inst|pll_ltm:pll_ltm_inst|altpll:altpll_component" with the following parameter: File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/pll_ltm.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_ltm"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_ltm_altpll.v
    Info (12023): Found entity 1: pll_ltm_altpll File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/db/pll_ltm_altpll.v Line: 29
Info (12128): Elaborating entity "pll_ltm_altpll" for hierarchy "lcd_sync:lcd_sync_inst|pll_ltm:pll_ltm_inst|altpll:altpll_component|pll_ltm_altpll:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "n_counter" for hierarchy "lcd_sync:lcd_sync_inst|n_counter:hcount" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/lcd_sync.v Line: 33
Warning (10230): Verilog HDL assignment warning at n_counter.v(52): truncated value with size 32 to match size of target (11) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/n_counter.v Line: 52
Warning (10230): Verilog HDL assignment warning at n_counter.v(55): truncated value with size 32 to match size of target (11) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/n_counter.v Line: 55
Warning (10230): Verilog HDL assignment warning at n_counter.v(57): truncated value with size 32 to match size of target (11) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/n_counter.v Line: 57
Warning (10230): Verilog HDL assignment warning at n_counter.v(62): truncated value with size 32 to match size of target (1) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/n_counter.v Line: 62
Info (12128): Elaborating entity "n_counter" for hierarchy "lcd_sync:lcd_sync_inst|n_counter:vcount" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/lcd_sync.v Line: 43
Warning (10230): Verilog HDL assignment warning at n_counter.v(52): truncated value with size 32 to match size of target (10) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/n_counter.v Line: 52
Warning (10230): Verilog HDL assignment warning at n_counter.v(55): truncated value with size 32 to match size of target (10) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/n_counter.v Line: 55
Warning (10230): Verilog HDL assignment warning at n_counter.v(57): truncated value with size 32 to match size of target (10) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/n_counter.v Line: 57
Warning (10230): Verilog HDL assignment warning at n_counter.v(62): truncated value with size 32 to match size of target (1) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/n_counter.v Line: 62
Info (12128): Elaborating entity "char_rom" for hierarchy "char_rom:char_rom_inst" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/caracteres_lcd.v Line: 37
Info (12128): Elaborating entity "ROM_char" for hierarchy "char_rom:char_rom_inst|ROM_char:ROM_char_inst" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/char_rom.v Line: 34
Info (12128): Elaborating entity "altsyncram" for hierarchy "char_rom:char_rom_inst|ROM_char:ROM_char_inst|altsyncram:altsyncram_component" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/ROM_char.v Line: 81
Info (12130): Elaborated megafunction instantiation "char_rom:char_rom_inst|ROM_char:ROM_char_inst|altsyncram:altsyncram_component" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/ROM_char.v Line: 81
Info (12133): Instantiated megafunction "char_rom:char_rom_inst|ROM_char:ROM_char_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/ROM_char.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./char_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p7a1.tdf
    Info (12023): Found entity 1: altsyncram_p7a1 File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/db/altsyncram_p7a1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p7a1" for hierarchy "char_rom:char_rom_inst|ROM_char:ROM_char_inst|altsyncram:altsyncram_component|altsyncram_p7a1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "selec_color" for hierarchy "selec_color:selec_color_inst" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/caracteres_lcd.v Line: 47
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "B[0]" is stuck at GND File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/caracteres_lcd.v Line: 8
    Warning (13410): Pin "B[1]" is stuck at GND File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/caracteres_lcd.v Line: 8
    Warning (13410): Pin "B[2]" is stuck at GND File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/caracteres_lcd.v Line: 8
    Warning (13410): Pin "B[3]" is stuck at GND File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/caracteres_lcd.v Line: 8
    Warning (13410): Pin "B[4]" is stuck at GND File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/caracteres_lcd.v Line: 8
    Warning (13410): Pin "B[5]" is stuck at GND File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/caracteres_lcd.v Line: 8
    Warning (13410): Pin "B[6]" is stuck at GND File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/caracteres_lcd.v Line: 8
    Warning (13410): Pin "B[7]" is stuck at GND File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/caracteres_lcd.v Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "char_rom:char_rom_inst|ROM_char:ROM_char_inst|altsyncram:altsyncram_component|altsyncram_p7a1:auto_generated|ALTSYNCRAM" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/Tarea3/db/altsyncram_p7a1.tdf Line: 31
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 85 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 45 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Tue Nov 30 18:07:34 2021
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:30


