{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 19:31:17 2014 " "Info: Processing started: Fri Jan 24 19:31:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project6 -c Project6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project6 -c Project6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TRAFFICLIGHT_FSM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TRAFFICLIGHT_FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRAFFICLIGHT_FSM-BEHAVIORAL " "Info: Found design unit 1: TRAFFICLIGHT_FSM-BEHAVIORAL" {  } { { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TRAFFICLIGHT_FSM " "Info: Found entity 1: TRAFFICLIGHT_FSM" {  } { { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COUNTER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file COUNTER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEHAVIORAL_EX19B-BEHAVIORAL " "Info: Found design unit 1: BEHAVIORAL_EX19B-BEHAVIORAL" {  } { { "COUNTER.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/COUNTER.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BEHAVIORAL_EX19B " "Info: Found entity 1: BEHAVIORAL_EX19B" {  } { { "COUNTER.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/COUNTER.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project6.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Project6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project6 " "Info: Found entity 1: Project6" {  } { { "Project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ONEHzCLK.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ONEHzCLK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_GEN-BEHAVIORAL " "Info: Found design unit 1: CLK_GEN-BEHAVIORAL" {  } { { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_GEN " "Info: Found entity 1: CLK_GEN" {  } { { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TRAFFICLIGHT_FSM2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TRAFFICLIGHT_FSM2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRAFFICLIGHT_FSM2-BEHAVIORAL " "Info: Found design unit 1: TRAFFICLIGHT_FSM2-BEHAVIORAL" {  } { { "TRAFFICLIGHT_FSM2.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM2.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TRAFFICLIGHT_FSM2 " "Info: Found entity 1: TRAFFICLIGHT_FSM2" {  } { { "TRAFFICLIGHT_FSM2.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project6 " "Info: Elaborating entity \"Project6\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRAFFICLIGHT_FSM TRAFFICLIGHT_FSM:inst " "Info: Elaborating entity \"TRAFFICLIGHT_FSM\" for hierarchy \"TRAFFICLIGHT_FSM:inst\"" {  } { { "Project6.bdf" "inst" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 192 328 536 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RED_STATE TRAFFICLIGHT_FSM.vhd(106) " "Warning (10492): VHDL Process Statement warning at TRAFFICLIGHT_FSM.vhd(106): signal \"RED_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RED_STATE TRAFFICLIGHT_FSM.vhd(111) " "Warning (10492): VHDL Process Statement warning at TRAFFICLIGHT_FSM.vhd(111): signal \"RED_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_GEN CLK_GEN:inst10 " "Info: Elaborating entity \"CLK_GEN\" for hierarchy \"CLK_GEN:inst10\"" {  } { { "Project6.bdf" "inst10" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 136 40 208 232 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEHAVIORAL_EX19B BEHAVIORAL_EX19B:inst1 " "Info: Elaborating entity \"BEHAVIORAL_EX19B\" for hierarchy \"BEHAVIORAL_EX19B:inst1\"" {  } { { "Project6.bdf" "inst1" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 352 328 528 448 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRAFFICLIGHT_FSM2 TRAFFICLIGHT_FSM2:inst11 " "Info: Elaborating entity \"TRAFFICLIGHT_FSM2\" for hierarchy \"TRAFFICLIGHT_FSM2:inst11\"" {  } { { "Project6.bdf" "inst11" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 464 328 536 592 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RED_STATE TRAFFICLIGHT_FSM2.vhd(106) " "Warning (10492): VHDL Process Statement warning at TRAFFICLIGHT_FSM2.vhd(106): signal \"RED_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TRAFFICLIGHT_FSM2.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM2.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "CLK_GEN:inst10\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"CLK_GEN:inst10\|Add0\"" {  } { { "ONEHzCLK.vhd" "Add0" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_GEN:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\"" {  } { { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_GEN:inst10\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"CLK_GEN:inst10\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder CLK_GEN:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node CLK_GEN:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node CLK_GEN:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst10\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs CLK_GEN:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst10\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs CLK_GEN:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Info: Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Info: Implemented 78 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 19:31:18 2014 " "Info: Processing ended: Fri Jan 24 19:31:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 19:31:19 2014 " "Info: Processing started: Fri Jan 24 19:31:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project6 -c Project6 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Project6 -c Project6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project6 EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"Project6\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Fri Jan 24 2014 19:31:19 " "Info: Started fitting attempt 1 on Fri Jan 24 2014 at 19:31:19" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 19:31:21 2014 " "Info: Processing ended: Fri Jan 24 19:31:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 19:31:22 2014 " "Info: Processing started: Fri Jan 24 19:31:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project6 -c Project6 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Project6 -c Project6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 19:31:22 2014 " "Info: Processing ended: Fri Jan 24 19:31:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 19:31:23 2014 " "Info: Processing started: Fri Jan 24 19:31:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project6 -c Project6 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project6 -c Project6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 248 40 208 264 "CLK" "" } } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_GEN:inst10\|CLK_1HZ_BFR " "Info: Detected ripple clock \"CLK_GEN:inst10\|CLK_1HZ_BFR\" as buffer" {  } { { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 33 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_GEN:inst10\|CLK_1HZ_BFR" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register CLK_GEN:inst10\|CLK_1HZ_CNT_BFR\[1\] register CLK_GEN:inst10\|CLK_1HZ_CNT_BFR\[23\] 44.84 MHz 22.3 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 44.84 MHz between source register \"CLK_GEN:inst10\|CLK_1HZ_CNT_BFR\[1\]\" and destination register \"CLK_GEN:inst10\|CLK_1HZ_CNT_BFR\[23\]\" (period= 22.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.300 ns + Longest register register " "Info: + Longest register to register delay is 18.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_GEN:inst10\|CLK_1HZ_CNT_BFR\[1\] 1 REG LC1_E28 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_E28; Fanout = 3; REG Node = 'CLK_GEN:inst10\|CLK_1HZ_CNT_BFR\[1\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_GEN:inst10|CLK_1HZ_CNT_BFR[1] } "NODE_NAME" } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 4.200 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 2 COMB LC2_E27 2 " "Info: 2: + IC(2.800 ns) + CELL(1.400 ns) = 4.200 ns; Loc. = LC2_E27; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CLK_GEN:inst10|CLK_1HZ_CNT_BFR[1] CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.500 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 3 COMB LC3_E27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 4.500 ns; Loc. = LC3_E27; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.800 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 4 COMB LC4_E27 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 4.800 ns; Loc. = LC4_E27; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.100 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 5 COMB LC5_E27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 5.100 ns; Loc. = LC5_E27; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.400 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 6 COMB LC6_E27 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 5.400 ns; Loc. = LC6_E27; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.700 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 7 COMB LC7_E27 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 5.700 ns; Loc. = LC7_E27; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.000 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT 8 COMB LC8_E27 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 6.000 ns; Loc. = LC8_E27; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 7.400 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT 9 COMB LC1_E29 2 " "Info: 9: + IC(1.100 ns) + CELL(0.300 ns) = 7.400 ns; Loc. = LC1_E29; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.700 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT 10 COMB LC2_E29 2 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 7.700 ns; Loc. = LC2_E29; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.000 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT 11 COMB LC3_E29 2 " "Info: 11: + IC(0.000 ns) + CELL(0.300 ns) = 8.000 ns; Loc. = LC3_E29; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.300 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT 12 COMB LC4_E29 2 " "Info: 12: + IC(0.000 ns) + CELL(0.300 ns) = 8.300 ns; Loc. = LC4_E29; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.600 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT 13 COMB LC5_E29 2 " "Info: 13: + IC(0.000 ns) + CELL(0.300 ns) = 8.600 ns; Loc. = LC5_E29; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.900 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~COUT 14 COMB LC6_E29 2 " "Info: 14: + IC(0.000 ns) + CELL(0.300 ns) = 8.900 ns; Loc. = LC6_E29; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.200 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~COUT 15 COMB LC7_E29 2 " "Info: 15: + IC(0.000 ns) + CELL(0.300 ns) = 9.200 ns; Loc. = LC7_E29; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.500 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~COUT 16 COMB LC8_E29 2 " "Info: 16: + IC(0.000 ns) + CELL(0.300 ns) = 9.500 ns; Loc. = LC8_E29; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 10.900 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~COUT 17 COMB LC1_E31 2 " "Info: 17: + IC(1.100 ns) + CELL(0.300 ns) = 10.900 ns; Loc. = LC1_E31; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.200 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~COUT 18 COMB LC2_E31 2 " "Info: 18: + IC(0.000 ns) + CELL(0.300 ns) = 11.200 ns; Loc. = LC2_E31; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.500 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~COUT 19 COMB LC3_E31 2 " "Info: 19: + IC(0.000 ns) + CELL(0.300 ns) = 11.500 ns; Loc. = LC3_E31; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.800 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~COUT 20 COMB LC4_E31 2 " "Info: 20: + IC(0.000 ns) + CELL(0.300 ns) = 11.800 ns; Loc. = LC4_E31; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.100 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~COUT 21 COMB LC5_E31 2 " "Info: 21: + IC(0.000 ns) + CELL(0.300 ns) = 12.100 ns; Loc. = LC5_E31; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.400 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~COUT 22 COMB LC6_E31 2 " "Info: 22: + IC(0.000 ns) + CELL(0.300 ns) = 12.400 ns; Loc. = LC6_E31; Fanout = 2; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.700 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~COUT 23 COMB LC7_E31 1 " "Info: 23: + IC(0.000 ns) + CELL(0.300 ns) = 12.700 ns; Loc. = LC7_E31; Fanout = 1; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~COUT'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 13.900 ns CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|unreg_res_node\[23\] 24 COMB LC8_E31 1 " "Info: 24: + IC(0.000 ns) + CELL(1.200 ns) = 13.900 ns; Loc. = LC8_E31; Fanout = 1; COMB Node = 'CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|unreg_res_node\[23\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23] } "NODE_NAME" } } { "addcore.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.700 ns) 18.300 ns CLK_GEN:inst10\|CLK_1HZ_CNT_BFR\[23\] 25 REG LC1_E32 2 " "Info: 25: + IC(2.700 ns) + CELL(1.700 ns) = 18.300 ns; Loc. = LC1_E32; Fanout = 2; REG Node = 'CLK_GEN:inst10\|CLK_1HZ_CNT_BFR\[23\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23] CLK_GEN:inst10|CLK_1HZ_CNT_BFR[23] } "NODE_NAME" } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.600 ns ( 57.92 % ) " "Info: Total cell delay = 10.600 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.700 ns ( 42.08 % ) " "Info: Total interconnect delay = 7.700 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.300 ns" { CLK_GEN:inst10|CLK_1HZ_CNT_BFR[1] CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23] CLK_GEN:inst10|CLK_1HZ_CNT_BFR[23] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "18.300 ns" { CLK_GEN:inst10|CLK_1HZ_CNT_BFR[1] {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23] {} CLK_GEN:inst10|CLK_1HZ_CNT_BFR[23] {} } { 0.000ns 2.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.700ns } { 0.000ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'CLK'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 248 40 208 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns CLK_GEN:inst10\|CLK_1HZ_CNT_BFR\[23\] 2 REG LC1_E32 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_E32; Fanout = 2; REG Node = 'CLK_GEN:inst10\|CLK_1HZ_CNT_BFR\[23\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK CLK_GEN:inst10|CLK_1HZ_CNT_BFR[23] } "NODE_NAME" } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK CLK_GEN:inst10|CLK_1HZ_CNT_BFR[23] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK {} CLK~out {} CLK_GEN:inst10|CLK_1HZ_CNT_BFR[23] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'CLK'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 248 40 208 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns CLK_GEN:inst10\|CLK_1HZ_CNT_BFR\[1\] 2 REG LC1_E28 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_E28; Fanout = 3; REG Node = 'CLK_GEN:inst10\|CLK_1HZ_CNT_BFR\[1\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK CLK_GEN:inst10|CLK_1HZ_CNT_BFR[1] } "NODE_NAME" } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK CLK_GEN:inst10|CLK_1HZ_CNT_BFR[1] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK {} CLK~out {} CLK_GEN:inst10|CLK_1HZ_CNT_BFR[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK CLK_GEN:inst10|CLK_1HZ_CNT_BFR[23] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK {} CLK~out {} CLK_GEN:inst10|CLK_1HZ_CNT_BFR[23] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK CLK_GEN:inst10|CLK_1HZ_CNT_BFR[1] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK {} CLK~out {} CLK_GEN:inst10|CLK_1HZ_CNT_BFR[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.300 ns" { CLK_GEN:inst10|CLK_1HZ_CNT_BFR[1] CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23] CLK_GEN:inst10|CLK_1HZ_CNT_BFR[23] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "18.300 ns" { CLK_GEN:inst10|CLK_1HZ_CNT_BFR[1] {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT {} CLK_GEN:inst10|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23] {} CLK_GEN:inst10|CLK_1HZ_CNT_BFR[23] {} } { 0.000ns 2.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.700ns } { 0.000ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 1.700ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK CLK_GEN:inst10|CLK_1HZ_CNT_BFR[23] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK {} CLK~out {} CLK_GEN:inst10|CLK_1HZ_CNT_BFR[23] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK CLK_GEN:inst10|CLK_1HZ_CNT_BFR[1] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK {} CLK~out {} CLK_GEN:inst10|CLK_1HZ_CNT_BFR[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "TRAFFICLIGHT_FSM:inst\|CURRENT_STATE.YELLOW_G2R RST CLK 8.000 ns register " "Info: tsu for register \"TRAFFICLIGHT_FSM:inst\|CURRENT_STATE.YELLOW_G2R\" (data pin = \"RST\", clock pin = \"CLK\") is 8.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.300 ns + Longest pin register " "Info: + Longest pin to register delay is 20.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns RST 1 PIN PIN_28 11 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 11; PIN Node = 'RST'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "Project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 232 40 208 248 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.000 ns) + CELL(2.000 ns) 20.300 ns TRAFFICLIGHT_FSM:inst\|CURRENT_STATE.YELLOW_G2R 2 REG LC5_C31 2 " "Info: 2: + IC(8.000 ns) + CELL(2.000 ns) = 20.300 ns; Loc. = LC5_C31; Fanout = 2; REG Node = 'TRAFFICLIGHT_FSM:inst\|CURRENT_STATE.YELLOW_G2R'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { RST TRAFFICLIGHT_FSM:inst|CURRENT_STATE.YELLOW_G2R } "NODE_NAME" } } { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.300 ns ( 60.59 % ) " "Info: Total cell delay = 12.300 ns ( 60.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.000 ns ( 39.41 % ) " "Info: Total interconnect delay = 8.000 ns ( 39.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.300 ns" { RST TRAFFICLIGHT_FSM:inst|CURRENT_STATE.YELLOW_G2R } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "20.300 ns" { RST {} RST~out {} TRAFFICLIGHT_FSM:inst|CURRENT_STATE.YELLOW_G2R {} } { 0.000ns 0.000ns 8.000ns } { 0.000ns 10.300ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 14.900 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 14.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'CLK'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 248 40 208 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns CLK_GEN:inst10\|CLK_1HZ_BFR 2 REG LC1_E30 15 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_E30; Fanout = 15; REG Node = 'CLK_GEN:inst10\|CLK_1HZ_BFR'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { CLK CLK_GEN:inst10|CLK_1HZ_BFR } "NODE_NAME" } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(0.000 ns) 14.900 ns TRAFFICLIGHT_FSM:inst\|CURRENT_STATE.YELLOW_G2R 3 REG LC5_C31 2 " "Info: 3: + IC(6.500 ns) + CELL(0.000 ns) = 14.900 ns; Loc. = LC5_C31; Fanout = 2; REG Node = 'TRAFFICLIGHT_FSM:inst\|CURRENT_STATE.YELLOW_G2R'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { CLK_GEN:inst10|CLK_1HZ_BFR TRAFFICLIGHT_FSM:inst|CURRENT_STATE.YELLOW_G2R } "NODE_NAME" } } { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 28.86 % ) " "Info: Total cell delay = 4.300 ns ( 28.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 71.14 % ) " "Info: Total interconnect delay = 10.600 ns ( 71.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { CLK CLK_GEN:inst10|CLK_1HZ_BFR TRAFFICLIGHT_FSM:inst|CURRENT_STATE.YELLOW_G2R } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { CLK {} CLK~out {} CLK_GEN:inst10|CLK_1HZ_BFR {} TRAFFICLIGHT_FSM:inst|CURRENT_STATE.YELLOW_G2R {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.300 ns" { RST TRAFFICLIGHT_FSM:inst|CURRENT_STATE.YELLOW_G2R } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "20.300 ns" { RST {} RST~out {} TRAFFICLIGHT_FSM:inst|CURRENT_STATE.YELLOW_G2R {} } { 0.000ns 0.000ns 8.000ns } { 0.000ns 10.300ns 2.000ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { CLK CLK_GEN:inst10|CLK_1HZ_BFR TRAFFICLIGHT_FSM:inst|CURRENT_STATE.YELLOW_G2R } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { CLK {} CLK~out {} CLK_GEN:inst10|CLK_1HZ_BFR {} TRAFFICLIGHT_FSM:inst|CURRENT_STATE.YELLOW_G2R {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DEBUG_RST TRAFFICLIGHT_FSM:inst\|CURRENT_STATE.GREEN 32.600 ns register " "Info: tco from clock \"CLK\" to destination pin \"DEBUG_RST\" through register \"TRAFFICLIGHT_FSM:inst\|CURRENT_STATE.GREEN\" is 32.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 14.900 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 14.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'CLK'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 248 40 208 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns CLK_GEN:inst10\|CLK_1HZ_BFR 2 REG LC1_E30 15 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_E30; Fanout = 15; REG Node = 'CLK_GEN:inst10\|CLK_1HZ_BFR'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { CLK CLK_GEN:inst10|CLK_1HZ_BFR } "NODE_NAME" } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(0.000 ns) 14.900 ns TRAFFICLIGHT_FSM:inst\|CURRENT_STATE.GREEN 3 REG LC7_C32 4 " "Info: 3: + IC(6.500 ns) + CELL(0.000 ns) = 14.900 ns; Loc. = LC7_C32; Fanout = 4; REG Node = 'TRAFFICLIGHT_FSM:inst\|CURRENT_STATE.GREEN'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { CLK_GEN:inst10|CLK_1HZ_BFR TRAFFICLIGHT_FSM:inst|CURRENT_STATE.GREEN } "NODE_NAME" } } { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 28.86 % ) " "Info: Total cell delay = 4.300 ns ( 28.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 71.14 % ) " "Info: Total interconnect delay = 10.600 ns ( 71.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { CLK CLK_GEN:inst10|CLK_1HZ_BFR TRAFFICLIGHT_FSM:inst|CURRENT_STATE.GREEN } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { CLK {} CLK~out {} CLK_GEN:inst10|CLK_1HZ_BFR {} TRAFFICLIGHT_FSM:inst|CURRENT_STATE.GREEN {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.300 ns + Longest register pin " "Info: + Longest register to pin delay is 16.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TRAFFICLIGHT_FSM:inst\|CURRENT_STATE.GREEN 1 REG LC7_C32 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_C32; Fanout = 4; REG Node = 'TRAFFICLIGHT_FSM:inst\|CURRENT_STATE.GREEN'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TRAFFICLIGHT_FSM:inst|CURRENT_STATE.GREEN } "NODE_NAME" } } { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 5.400 ns TRAFFICLIGHT_FSM:inst\|WideOr3~3 2 COMB LC6_C31 5 " "Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 5.400 ns; Loc. = LC6_C31; Fanout = 5; COMB Node = 'TRAFFICLIGHT_FSM:inst\|WideOr3~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { TRAFFICLIGHT_FSM:inst|CURRENT_STATE.GREEN TRAFFICLIGHT_FSM:inst|WideOr3~3 } "NODE_NAME" } } { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 8.600 ns TRAFFICLIGHT_FSM:inst\|WideOr3 3 COMB LC1_C31 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 8.600 ns; Loc. = LC1_C31; Fanout = 1; COMB Node = 'TRAFFICLIGHT_FSM:inst\|WideOr3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { TRAFFICLIGHT_FSM:inst|WideOr3~3 TRAFFICLIGHT_FSM:inst|WideOr3 } "NODE_NAME" } } { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(5.000 ns) 16.300 ns DEBUG_RST 4 PIN PIN_19 0 " "Info: 4: + IC(2.700 ns) + CELL(5.000 ns) = 16.300 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'DEBUG_RST'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { TRAFFICLIGHT_FSM:inst|WideOr3 DEBUG_RST } "NODE_NAME" } } { "Project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 280 568 744 296 "DEBUG_RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.400 ns ( 63.80 % ) " "Info: Total cell delay = 10.400 ns ( 63.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.900 ns ( 36.20 % ) " "Info: Total interconnect delay = 5.900 ns ( 36.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.300 ns" { TRAFFICLIGHT_FSM:inst|CURRENT_STATE.GREEN TRAFFICLIGHT_FSM:inst|WideOr3~3 TRAFFICLIGHT_FSM:inst|WideOr3 DEBUG_RST } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "16.300 ns" { TRAFFICLIGHT_FSM:inst|CURRENT_STATE.GREEN {} TRAFFICLIGHT_FSM:inst|WideOr3~3 {} TRAFFICLIGHT_FSM:inst|WideOr3 {} DEBUG_RST {} } { 0.000ns 2.700ns 0.500ns 2.700ns } { 0.000ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { CLK CLK_GEN:inst10|CLK_1HZ_BFR TRAFFICLIGHT_FSM:inst|CURRENT_STATE.GREEN } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { CLK {} CLK~out {} CLK_GEN:inst10|CLK_1HZ_BFR {} TRAFFICLIGHT_FSM:inst|CURRENT_STATE.GREEN {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.300 ns" { TRAFFICLIGHT_FSM:inst|CURRENT_STATE.GREEN TRAFFICLIGHT_FSM:inst|WideOr3~3 TRAFFICLIGHT_FSM:inst|WideOr3 DEBUG_RST } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "16.300 ns" { TRAFFICLIGHT_FSM:inst|CURRENT_STATE.GREEN {} TRAFFICLIGHT_FSM:inst|WideOr3~3 {} TRAFFICLIGHT_FSM:inst|WideOr3 {} DEBUG_RST {} } { 0.000ns 2.700ns 0.500ns 2.700ns } { 0.000ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "TRAFFICLIGHT_FSM2:inst11\|CURRENT_STATE.GREEN RST CLK -1.000 ns register " "Info: th for register \"TRAFFICLIGHT_FSM2:inst11\|CURRENT_STATE.GREEN\" (data pin = \"RST\", clock pin = \"CLK\") is -1.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 14.900 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 14.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'CLK'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 248 40 208 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns CLK_GEN:inst10\|CLK_1HZ_BFR 2 REG LC1_E30 15 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_E30; Fanout = 15; REG Node = 'CLK_GEN:inst10\|CLK_1HZ_BFR'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { CLK CLK_GEN:inst10|CLK_1HZ_BFR } "NODE_NAME" } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(0.000 ns) 14.900 ns TRAFFICLIGHT_FSM2:inst11\|CURRENT_STATE.GREEN 3 REG LC2_C51 3 " "Info: 3: + IC(6.500 ns) + CELL(0.000 ns) = 14.900 ns; Loc. = LC2_C51; Fanout = 3; REG Node = 'TRAFFICLIGHT_FSM2:inst11\|CURRENT_STATE.GREEN'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { CLK_GEN:inst10|CLK_1HZ_BFR TRAFFICLIGHT_FSM2:inst11|CURRENT_STATE.GREEN } "NODE_NAME" } } { "TRAFFICLIGHT_FSM2.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM2.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 28.86 % ) " "Info: Total cell delay = 4.300 ns ( 28.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 71.14 % ) " "Info: Total interconnect delay = 10.600 ns ( 71.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { CLK CLK_GEN:inst10|CLK_1HZ_BFR TRAFFICLIGHT_FSM2:inst11|CURRENT_STATE.GREEN } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { CLK {} CLK~out {} CLK_GEN:inst10|CLK_1HZ_BFR {} TRAFFICLIGHT_FSM2:inst11|CURRENT_STATE.GREEN {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "TRAFFICLIGHT_FSM2.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM2.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns RST 1 PIN PIN_28 11 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 11; PIN Node = 'RST'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "Project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 232 40 208 248 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(1.700 ns) 19.000 ns TRAFFICLIGHT_FSM2:inst11\|CURRENT_STATE.GREEN 2 REG LC2_C51 3 " "Info: 2: + IC(7.000 ns) + CELL(1.700 ns) = 19.000 ns; Loc. = LC2_C51; Fanout = 3; REG Node = 'TRAFFICLIGHT_FSM2:inst11\|CURRENT_STATE.GREEN'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { RST TRAFFICLIGHT_FSM2:inst11|CURRENT_STATE.GREEN } "NODE_NAME" } } { "TRAFFICLIGHT_FSM2.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM2.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 63.16 % ) " "Info: Total cell delay = 12.000 ns ( 63.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 36.84 % ) " "Info: Total interconnect delay = 7.000 ns ( 36.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { RST TRAFFICLIGHT_FSM2:inst11|CURRENT_STATE.GREEN } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { RST {} RST~out {} TRAFFICLIGHT_FSM2:inst11|CURRENT_STATE.GREEN {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { CLK CLK_GEN:inst10|CLK_1HZ_BFR TRAFFICLIGHT_FSM2:inst11|CURRENT_STATE.GREEN } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { CLK {} CLK~out {} CLK_GEN:inst10|CLK_1HZ_BFR {} TRAFFICLIGHT_FSM2:inst11|CURRENT_STATE.GREEN {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { RST TRAFFICLIGHT_FSM2:inst11|CURRENT_STATE.GREEN } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { RST {} RST~out {} TRAFFICLIGHT_FSM2:inst11|CURRENT_STATE.GREEN {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 19:31:23 2014 " "Info: Processing ended: Fri Jan 24 19:31:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
