;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB @121, 106
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	SUB 11, @10
	ADD 91, <-20
	SUB 123, 103
	ADD 91, <-20
	SUB 20, @12
	SUB 20, @12
	SUB <0, @702
	SUB #12, @40
	SUB 31, 126
	SUB #12, @40
	SUB @121, 103
	JMP @12, #200
	JMP <121, 106
	SLT 30, 9
	SUB 31, 126
	ADD 91, <-20
	SUB @1, @2
	JMP <121, 106
	DAT <13, #0
	SUB 31, 126
	ADD 91, <-20
	SPL @300, 90
	CMP -207, <-120
	SPL @300, 90
	CMP @121, 402
	SPL 0, <402
	ADD #13, 0
	ADD 271, 60
	CMP -207, <-120
	SUB 3, @12
	JMP @12, #200
	MOV -17, <-120
	JMP @12, #200
	ADD 271, 60
	MOV -17, <-120
	SUB 3, @12
	SUB 300, 90
	SUB 300, 90
	MOV -17, <-120
	SUB 3, @12
	SUB 3, @12
	MOV -17, <-120
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
