{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 14:56:24 2022 " "Info: Processing started: Fri May 27 14:56:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_1\[0\] " "Info: Assuming node \"GPIO_1\[0\]\" is an undefined clock" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "63 " "Warning: Found 63 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 944 1008 -24 "inst19" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr82~0 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr82~0\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr82~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~5 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~5\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.reset1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.reset1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.reset1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.move1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.move1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.move1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.add3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.add3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.add3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotr1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotr1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotr1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.and3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.and3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.and3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftl1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftl1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftl1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotl1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotl1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotl1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftr1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftr1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftr1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.xor3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.xor3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.xor3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.or3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.or3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.or3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmplt1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmplt1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmplt1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadI2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadI2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadI2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotr2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotr2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotr2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotl2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotl2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotl2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.not4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.not4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.not4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.dec4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.dec4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.dec4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.sub3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.sub3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.sub3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.inc4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.inc4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.inc4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftl2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftl2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftl2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.move2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.move2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.move2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftr2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftr2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftr2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.add4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.add4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.add4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.or4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.or4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.or4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.and4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.and4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.and4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.xor4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.xor4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.xor4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.not2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.not2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.not2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.dec2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.dec2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.dec2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.incPC " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.incPC\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.incPC" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmpeq1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmpeq1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmpeq1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~2 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REGT_V:inst11\|v1\[9\]~0 " "Info: Detected gated clock \"REGT_V:inst11\|v1\[9\]~0\" as buffer" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 19 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REGT_V:inst11\|v1\[9\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.inc2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.inc2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.inc2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~3 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmp1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmp1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmp1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmplte1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmplte1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmplte1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmpgt1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmpgt1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmpgt1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~0 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~0\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr75~2 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr75~2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr75~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.sub4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.sub4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.sub4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr75~1 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr75~1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr75~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|Selector72~2 " "Info: Detected gated clock \"CONTRLA:inst5\|Selector72~2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|Selector72~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.reset3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.reset3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.reset3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadPc2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadPc2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadPc2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.incPc3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.incPc3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.incPc3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadI6 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadI6\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadI6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.load3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.load3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.load3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~4 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.in2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.in2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.in2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.in3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.in3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.in3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~1 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr75~3 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr75~3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr75~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst25\|inst1 " "Info: Detected ripple clock \"STEP2:inst25\|inst1\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst25\|inst2 " "Info: Detected ripple clock \"STEP2:inst25\|inst2\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 560 624 248 "inst2" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.out2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.out2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.out2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.out1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.out1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.out1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP2:inst25\|inst3 " "Info: Detected gated clock \"STEP2:inst25\|inst3\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst25\|inst " "Info: Detected ripple clock \"STEP2:inst25\|inst\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iCLK_50 register REG16A_V:inst2\|c_out\[3\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\] 3.549 ns " "Info: Slack time is 3.549 ns for clock \"iCLK_50\" between source register \"REG16A_V:inst2\|c_out\[3\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "60.79 MHz 16.451 ns " "Info: Fmax is 60.79 MHz (period= 16.451 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "13.263 ns + Largest register register " "Info: + Largest register to register requirement is 13.263 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.523 ns + Largest " "Info: + Largest clock skew is -6.523 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.804 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50\" to destination register is 2.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 841 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 841; COMB Node = 'iCLK_50~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.537 ns) 2.804 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\] 3 REG LCFF_X65_Y39_N29 1 " "Info: 3: + IC(1.196 ns) + CELL(0.537 ns) = 2.804 ns; Loc. = LCFF_X65_Y39_N29; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.733 ns" { iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.35 % ) " "Info: Total cell delay = 1.496 ns ( 53.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.308 ns ( 46.65 % ) " "Info: Total interconnect delay = 1.308 ns ( 46.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.804 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.804 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] {} } { 0.000ns 0.000ns 0.112ns 1.196ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 9.327 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_50\" to source register is 9.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.463 ns) + CELL(0.149 ns) 3.571 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X72_Y40_N16 3 " "Info: 2: + IC(2.463 ns) + CELL(0.149 ns) = 3.571 ns; Loc. = LCCOMB_X72_Y40_N16; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.612 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.787 ns) 5.328 ns STEP2:inst25\|inst1 3 REG LCFF_X75_Y37_N21 9 " "Info: 3: + IC(0.970 ns) + CELL(0.787 ns) = 5.328 ns; Loc. = LCFF_X75_Y37_N21; Fanout = 9; REG Node = 'STEP2:inst25\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.757 ns" { STEP2:inst25|inst3 STEP2:inst25|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 5.651 ns inst21 4 COMB LCCOMB_X75_Y37_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.323 ns) = 5.651 ns; Loc. = LCCOMB_X75_Y37_N20; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { STEP2:inst25|inst1 inst21 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.000 ns) 7.604 ns inst21~clkctrl 5 COMB CLKCTRL_G6 11 " "Info: 5: + IC(1.953 ns) + CELL(0.000 ns) = 7.604 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'inst21~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.953 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.537 ns) 9.327 ns REG16A_V:inst2\|c_out\[3\] 6 REG LCFF_X70_Y37_N13 1 " "Info: 6: + IC(1.186 ns) + CELL(0.537 ns) = 9.327 ns; Loc. = LCFF_X70_Y37_N13; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.723 ns" { inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 29.54 % ) " "Info: Total cell delay = 2.755 ns ( 29.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.572 ns ( 70.46 % ) " "Info: Total interconnect delay = 6.572 ns ( 70.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.327 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.327 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.000ns 1.953ns 1.186ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.323ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.804 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.804 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] {} } { 0.000ns 0.000ns 0.112ns 1.196ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.327 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.327 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.000ns 1.953ns 1.186ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.323ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.804 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.804 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] {} } { 0.000ns 0.000ns 0.112ns 1.196ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.327 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.327 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.000ns 1.953ns 1.186ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.323ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.714 ns - Longest register register " "Info: - Longest register to register delay is 9.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG16A_V:inst2\|c_out\[3\] 1 REG LCFF_X70_Y37_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X70_Y37_N13; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns CONTRLA:inst5\|Selector72~3 2 COMB LCCOMB_X70_Y37_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X70_Y37_N12; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector72~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 0.715 ns CONTRLA:inst5\|Selector72~4 3 COMB LCCOMB_X70_Y37_N22 57 " "Info: 3: + IC(0.243 ns) + CELL(0.149 ns) = 0.715 ns; Loc. = LCCOMB_X70_Y37_N22; Fanout = 57; COMB Node = 'CONTRLA:inst5\|Selector72~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.392 ns" { CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.420 ns) 2.007 ns REG_AR7:inst8\|ramdata~213 4 COMB LCCOMB_X70_Y38_N2 1 " "Info: 4: + IC(0.872 ns) + CELL(0.420 ns) = 2.007 ns; Loc. = LCCOMB_X70_Y38_N2; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~213'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.292 ns" { CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.438 ns) 2.911 ns REG_AR7:inst8\|ramdata~214 5 COMB LCCOMB_X69_Y38_N6 1 " "Info: 5: + IC(0.466 ns) + CELL(0.438 ns) = 2.911 ns; Loc. = LCCOMB_X69_Y38_N6; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~214'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.904 ns" { REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.150 ns) 3.788 ns REG_AR7:inst8\|ramdata~215 6 COMB LCCOMB_X68_Y37_N10 3 " "Info: 6: + IC(0.727 ns) + CELL(0.150 ns) = 3.788 ns; Loc. = LCCOMB_X68_Y37_N10; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~215'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.877 ns" { REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.438 ns) 5.012 ns REGT_V:inst11\|c_out\[2\]~46 7 COMB LCCOMB_X68_Y40_N2 24 " "Info: 7: + IC(0.786 ns) + CELL(0.438 ns) = 5.012 ns; Loc. = LCCOMB_X68_Y40_N2; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[2\]~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.224 ns" { REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.393 ns) 6.210 ns ALU_V:inst1\|Add0~44 8 COMB LCCOMB_X68_Y36_N22 2 " "Info: 8: + IC(0.805 ns) + CELL(0.393 ns) = 6.210 ns; Loc. = LCCOMB_X68_Y36_N22; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~44'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.198 ns" { REGT_V:inst11|c_out[2]~46 ALU_V:inst1|Add0~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.281 ns ALU_V:inst1\|Add0~46 9 COMB LCCOMB_X68_Y36_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.281 ns; Loc. = LCCOMB_X68_Y36_N24; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.352 ns ALU_V:inst1\|Add0~48 10 COMB LCCOMB_X68_Y36_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.352 ns; Loc. = LCCOMB_X68_Y36_N26; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~48'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.423 ns ALU_V:inst1\|Add0~50 11 COMB LCCOMB_X68_Y36_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.423 ns; Loc. = LCCOMB_X68_Y36_N28; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.569 ns ALU_V:inst1\|Add0~52 12 COMB LCCOMB_X68_Y36_N30 2 " "Info: 12: + IC(0.000 ns) + CELL(0.146 ns) = 6.569 ns; Loc. = LCCOMB_X68_Y36_N30; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~52'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.640 ns ALU_V:inst1\|Add0~54 13 COMB LCCOMB_X68_Y35_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.640 ns; Loc. = LCCOMB_X68_Y35_N0; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~54'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.711 ns ALU_V:inst1\|Add0~56 14 COMB LCCOMB_X68_Y35_N2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.711 ns; Loc. = LCCOMB_X68_Y35_N2; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~56'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.782 ns ALU_V:inst1\|Add0~58 15 COMB LCCOMB_X68_Y35_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.782 ns; Loc. = LCCOMB_X68_Y35_N4; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~58'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.853 ns ALU_V:inst1\|Add0~60 16 COMB LCCOMB_X68_Y35_N6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.853 ns; Loc. = LCCOMB_X68_Y35_N6; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~60'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.924 ns ALU_V:inst1\|Add0~62 17 COMB LCCOMB_X68_Y35_N8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.924 ns; Loc. = LCCOMB_X68_Y35_N8; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~62'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.334 ns ALU_V:inst1\|Add0~63 18 COMB LCCOMB_X68_Y35_N10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 7.334 ns; Loc. = LCCOMB_X68_Y35_N10; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~63'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.150 ns) 8.505 ns ALU_V:inst1\|Add0~80 19 COMB LCCOMB_X65_Y39_N20 1 " "Info: 19: + IC(1.021 ns) + CELL(0.150 ns) = 8.505 ns; Loc. = LCCOMB_X65_Y39_N20; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~80'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.171 ns" { ALU_V:inst1|Add0~63 ALU_V:inst1|Add0~80 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.438 ns) 9.228 ns ALU_V:inst1\|Add0~81 20 COMB LCCOMB_X65_Y39_N12 5 " "Info: 20: + IC(0.285 ns) + CELL(0.438 ns) = 9.228 ns; Loc. = LCCOMB_X65_Y39_N12; Fanout = 5; COMB Node = 'ALU_V:inst1\|Add0~81'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.723 ns" { ALU_V:inst1|Add0~80 ALU_V:inst1|Add0~81 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.149 ns) 9.630 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\]~feeder 21 COMB LCCOMB_X65_Y39_N28 1 " "Info: 21: + IC(0.253 ns) + CELL(0.149 ns) = 9.630 ns; Loc. = LCCOMB_X65_Y39_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\]~feeder'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.402 ns" { ALU_V:inst1|Add0~81 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.714 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\] 22 REG LCFF_X65_Y39_N29 1 " "Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 9.714 ns; Loc. = LCFF_X65_Y39_N29; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.256 ns ( 43.81 % ) " "Info: Total cell delay = 4.256 ns ( 43.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.458 ns ( 56.19 % ) " "Info: Total interconnect delay = 5.458 ns ( 56.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.714 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~63 ALU_V:inst1|Add0~80 ALU_V:inst1|Add0~81 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.714 ns" { REG16A_V:inst2|c_out[3] {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~213 {} REG_AR7:inst8|ramdata~214 {} REG_AR7:inst8|ramdata~215 {} REGT_V:inst11|c_out[2]~46 {} ALU_V:inst1|Add0~44 {} ALU_V:inst1|Add0~46 {} ALU_V:inst1|Add0~48 {} ALU_V:inst1|Add0~50 {} ALU_V:inst1|Add0~52 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~56 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~63 {} ALU_V:inst1|Add0~80 {} ALU_V:inst1|Add0~81 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] {} } { 0.000ns 0.000ns 0.243ns 0.872ns 0.466ns 0.727ns 0.786ns 0.805ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.021ns 0.285ns 0.253ns 0.000ns } { 0.000ns 0.323ns 0.149ns 0.420ns 0.438ns 0.150ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.804 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.804 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] {} } { 0.000ns 0.000ns 0.112ns 1.196ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.327 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.327 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.000ns 1.953ns 1.186ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.323ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.714 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~63 ALU_V:inst1|Add0~80 ALU_V:inst1|Add0~81 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.714 ns" { REG16A_V:inst2|c_out[3] {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~213 {} REG_AR7:inst8|ramdata~214 {} REG_AR7:inst8|ramdata~215 {} REGT_V:inst11|c_out[2]~46 {} ALU_V:inst1|Add0~44 {} ALU_V:inst1|Add0~46 {} ALU_V:inst1|Add0~48 {} ALU_V:inst1|Add0~50 {} ALU_V:inst1|Add0~52 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~56 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~63 {} ALU_V:inst1|Add0~80 {} ALU_V:inst1|Add0~81 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] {} } { 0.000ns 0.000ns 0.243ns 0.872ns 0.466ns 0.727ns 0.786ns 0.805ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.021ns 0.285ns 0.253ns 0.000ns } { 0.000ns 0.323ns 0.149ns 0.420ns 0.438ns 0.150ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "GPIO_1\[0\] register CONTRLA:inst5\|current_state.sub2 register REGT_V:inst11\|v1\[13\] 3.838 us " "Info: Slack time is 3.838 us for clock \"GPIO_1\[0\]\" between source register \"CONTRLA:inst5\|current_state.sub2\" and destination register \"REGT_V:inst11\|v1\[13\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "46.39 MHz 21.558 ns " "Info: Fmax is 46.39 MHz (period= 21.558 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3854.400 ns + Largest register register " "Info: + Largest register to register requirement is 3854.400 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "3849.018 ns + " "Info: + Setup relationship between source and destination is 3849.018 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GPIO_1\[0\] 250000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GPIO_1\[0\]\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -3849.018 ns " "Info: - Launch edge is -3849.018 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GPIO_1\[0\] 250000.000 ns -3849.018 ns inverted 50 " "Info: Clock period of Source clock \"GPIO_1\[0\]\" is 250000.000 ns with inverted offset of -3849.018 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.596 ns + Largest " "Info: + Largest clock skew is 5.596 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 8.497 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_1\[0\]\" to destination register is 8.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.787 ns) 3.430 ns CONTRLA:inst5\|current_state.move1 2 REG LCFF_X75_Y39_N27 3 " "Info: 2: + IC(1.791 ns) + CELL(0.787 ns) = 3.430 ns; Loc. = LCFF_X75_Y39_N27; Fanout = 3; REG Node = 'CONTRLA:inst5\|current_state.move1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.578 ns" { GPIO_1[0] CONTRLA:inst5|current_state.move1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.149 ns) 3.885 ns CONTRLA:inst5\|WideOr6~5 3 COMB LCCOMB_X75_Y39_N14 2 " "Info: 3: + IC(0.306 ns) + CELL(0.149 ns) = 3.885 ns; Loc. = LCCOMB_X75_Y39_N14; Fanout = 2; COMB Node = 'CONTRLA:inst5\|WideOr6~5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.455 ns" { CONTRLA:inst5|current_state.move1 CONTRLA:inst5|WideOr6~5 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.275 ns) 4.576 ns inst20 4 COMB LCCOMB_X74_Y39_N30 1 " "Info: 4: + IC(0.416 ns) + CELL(0.275 ns) = 4.576 ns; Loc. = LCCOMB_X74_Y39_N30; Fanout = 1; COMB Node = 'inst20'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.691 ns" { CONTRLA:inst5|WideOr6~5 inst20 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(0.000 ns) 6.775 ns inst20~clkctrl 5 COMB CLKCTRL_G8 16 " "Info: 5: + IC(2.199 ns) + CELL(0.000 ns) = 6.775 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'inst20~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.199 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.537 ns) 8.497 ns REGT_V:inst11\|v1\[13\] 6 REG LCFF_X66_Y39_N13 1 " "Info: 6: + IC(1.185 ns) + CELL(0.537 ns) = 8.497 ns; Loc. = LCFF_X66_Y39_N13; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[13\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.722 ns" { inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 30.60 % ) " "Info: Total cell delay = 2.600 ns ( 30.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.897 ns ( 69.40 % ) " "Info: Total interconnect delay = 5.897 ns ( 69.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.497 ns" { GPIO_1[0] CONTRLA:inst5|current_state.move1 CONTRLA:inst5|WideOr6~5 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.497 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.move1 {} CONTRLA:inst5|WideOr6~5 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 1.791ns 0.306ns 0.416ns 2.199ns 1.185ns } { 0.000ns 0.852ns 0.787ns 0.149ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] source 2.901 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_1\[0\]\" to source register is 2.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.537 ns) 2.901 ns CONTRLA:inst5\|current_state.sub2 2 REG LCFF_X76_Y40_N25 2 " "Info: 2: + IC(1.512 ns) + CELL(0.537 ns) = 2.901 ns; Loc. = LCFF_X76_Y40_N25; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.sub2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.049 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 47.88 % ) " "Info: Total cell delay = 1.389 ns ( 47.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.512 ns ( 52.12 % ) " "Info: Total interconnect delay = 1.512 ns ( 52.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.sub2 {} } { 0.000ns 0.000ns 1.512ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.497 ns" { GPIO_1[0] CONTRLA:inst5|current_state.move1 CONTRLA:inst5|WideOr6~5 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.497 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.move1 {} CONTRLA:inst5|WideOr6~5 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 1.791ns 0.306ns 0.416ns 2.199ns 1.185ns } { 0.000ns 0.852ns 0.787ns 0.149ns 0.275ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.sub2 {} } { 0.000ns 0.000ns 1.512ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.497 ns" { GPIO_1[0] CONTRLA:inst5|current_state.move1 CONTRLA:inst5|WideOr6~5 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.497 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.move1 {} CONTRLA:inst5|WideOr6~5 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 1.791ns 0.306ns 0.416ns 2.199ns 1.185ns } { 0.000ns 0.852ns 0.787ns 0.149ns 0.275ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.sub2 {} } { 0.000ns 0.000ns 1.512ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.161 ns - Longest register register " "Info: - Longest register to register delay is 16.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CONTRLA:inst5\|current_state.sub2 1 REG LCFF_X76_Y40_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X76_Y40_N25; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.sub2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.sub2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.275 ns) 1.736 ns CONTRLA:inst5\|WideOr92~1 2 COMB LCCOMB_X90_Y44_N14 3 " "Info: 2: + IC(1.461 ns) + CELL(0.275 ns) = 1.736 ns; Loc. = LCCOMB_X90_Y44_N14; Fanout = 3; COMB Node = 'CONTRLA:inst5\|WideOr92~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.736 ns" { CONTRLA:inst5|current_state.sub2 CONTRLA:inst5|WideOr92~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.267 ns) + CELL(0.275 ns) 4.278 ns CONTRLA:inst5\|WideOr86 3 COMB LCCOMB_X72_Y37_N16 4 " "Info: 3: + IC(2.267 ns) + CELL(0.275 ns) = 4.278 ns; Loc. = LCCOMB_X72_Y37_N16; Fanout = 4; COMB Node = 'CONTRLA:inst5\|WideOr86'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.542 ns" { CONTRLA:inst5|WideOr92~1 CONTRLA:inst5|WideOr86 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.438 ns) 5.418 ns CONTRLA:inst5\|Selector72~4 4 COMB LCCOMB_X70_Y37_N22 57 " "Info: 4: + IC(0.702 ns) + CELL(0.438 ns) = 5.418 ns; Loc. = LCCOMB_X70_Y37_N22; Fanout = 57; COMB Node = 'CONTRLA:inst5\|Selector72~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.140 ns" { CONTRLA:inst5|WideOr86 CONTRLA:inst5|Selector72~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.420 ns) 6.710 ns REG_AR7:inst8\|ramdata~213 5 COMB LCCOMB_X70_Y38_N2 1 " "Info: 5: + IC(0.872 ns) + CELL(0.420 ns) = 6.710 ns; Loc. = LCCOMB_X70_Y38_N2; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~213'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.292 ns" { CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.438 ns) 7.614 ns REG_AR7:inst8\|ramdata~214 6 COMB LCCOMB_X69_Y38_N6 1 " "Info: 6: + IC(0.466 ns) + CELL(0.438 ns) = 7.614 ns; Loc. = LCCOMB_X69_Y38_N6; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~214'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.904 ns" { REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.150 ns) 8.491 ns REG_AR7:inst8\|ramdata~215 7 COMB LCCOMB_X68_Y37_N10 3 " "Info: 7: + IC(0.727 ns) + CELL(0.150 ns) = 8.491 ns; Loc. = LCCOMB_X68_Y37_N10; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~215'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.877 ns" { REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.438 ns) 9.715 ns REGT_V:inst11\|c_out\[2\]~46 8 COMB LCCOMB_X68_Y40_N2 24 " "Info: 8: + IC(0.786 ns) + CELL(0.438 ns) = 9.715 ns; Loc. = LCCOMB_X68_Y40_N2; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[2\]~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.224 ns" { REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.393 ns) 10.913 ns ALU_V:inst1\|Add0~44 9 COMB LCCOMB_X68_Y36_N22 2 " "Info: 9: + IC(0.805 ns) + CELL(0.393 ns) = 10.913 ns; Loc. = LCCOMB_X68_Y36_N22; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~44'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.198 ns" { REGT_V:inst11|c_out[2]~46 ALU_V:inst1|Add0~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.984 ns ALU_V:inst1\|Add0~46 10 COMB LCCOMB_X68_Y36_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 10.984 ns; Loc. = LCCOMB_X68_Y36_N24; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.055 ns ALU_V:inst1\|Add0~48 11 COMB LCCOMB_X68_Y36_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 11.055 ns; Loc. = LCCOMB_X68_Y36_N26; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~48'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.126 ns ALU_V:inst1\|Add0~50 12 COMB LCCOMB_X68_Y36_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 11.126 ns; Loc. = LCCOMB_X68_Y36_N28; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 11.272 ns ALU_V:inst1\|Add0~52 13 COMB LCCOMB_X68_Y36_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 11.272 ns; Loc. = LCCOMB_X68_Y36_N30; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~52'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.343 ns ALU_V:inst1\|Add0~54 14 COMB LCCOMB_X68_Y35_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 11.343 ns; Loc. = LCCOMB_X68_Y35_N0; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~54'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.414 ns ALU_V:inst1\|Add0~56 15 COMB LCCOMB_X68_Y35_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 11.414 ns; Loc. = LCCOMB_X68_Y35_N2; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~56'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.485 ns ALU_V:inst1\|Add0~58 16 COMB LCCOMB_X68_Y35_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 11.485 ns; Loc. = LCCOMB_X68_Y35_N4; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~58'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.556 ns ALU_V:inst1\|Add0~60 17 COMB LCCOMB_X68_Y35_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 11.556 ns; Loc. = LCCOMB_X68_Y35_N6; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~60'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.627 ns ALU_V:inst1\|Add0~62 18 COMB LCCOMB_X68_Y35_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 11.627 ns; Loc. = LCCOMB_X68_Y35_N8; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~62'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.698 ns ALU_V:inst1\|Add0~64 19 COMB LCCOMB_X68_Y35_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 11.698 ns; Loc. = LCCOMB_X68_Y35_N10; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~64'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.769 ns ALU_V:inst1\|Add0~66 20 COMB LCCOMB_X68_Y35_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 11.769 ns; Loc. = LCCOMB_X68_Y35_N12; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~66'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~66 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.179 ns ALU_V:inst1\|Add0~67 21 COMB LCCOMB_X68_Y35_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 12.179 ns; Loc. = LCCOMB_X68_Y35_N14; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~67'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~66 ALU_V:inst1|Add0~67 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.275 ns) 13.121 ns ALU_V:inst1\|Add0~120 22 COMB LCCOMB_X71_Y35_N20 1 " "Info: 22: + IC(0.667 ns) + CELL(0.275 ns) = 13.121 ns; Loc. = LCCOMB_X71_Y35_N20; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~120'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.942 ns" { ALU_V:inst1|Add0~67 ALU_V:inst1|Add0~120 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 13.654 ns SFT4A:inst12\|Mux0~5 23 COMB LCCOMB_X71_Y35_N18 2 " "Info: 23: + IC(0.258 ns) + CELL(0.275 ns) = 13.654 ns; Loc. = LCCOMB_X71_Y35_N18; Fanout = 2; COMB Node = 'SFT4A:inst12\|Mux0~5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.533 ns" { ALU_V:inst1|Add0~120 SFT4A:inst12|Mux0~5 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.275 ns) 14.625 ns SFT4A:inst12\|Mux2~0 24 COMB LCCOMB_X67_Y35_N24 1 " "Info: 24: + IC(0.696 ns) + CELL(0.275 ns) = 14.625 ns; Loc. = LCCOMB_X67_Y35_N24; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux2~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.971 ns" { SFT4A:inst12|Mux0~5 SFT4A:inst12|Mux2~0 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.438 ns) 16.077 ns SFT4A:inst12\|Mux2~1 25 COMB LCCOMB_X66_Y39_N12 1 " "Info: 25: + IC(1.014 ns) + CELL(0.438 ns) = 16.077 ns; Loc. = LCCOMB_X66_Y39_N12; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux2~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.452 ns" { SFT4A:inst12|Mux2~0 SFT4A:inst12|Mux2~1 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 16.161 ns REGT_V:inst11\|v1\[13\] 26 REG LCFF_X66_Y39_N13 1 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 16.161 ns; Loc. = LCFF_X66_Y39_N13; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[13\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.440 ns ( 33.66 % ) " "Info: Total cell delay = 5.440 ns ( 33.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.721 ns ( 66.34 % ) " "Info: Total interconnect delay = 10.721 ns ( 66.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "16.161 ns" { CONTRLA:inst5|current_state.sub2 CONTRLA:inst5|WideOr92~1 CONTRLA:inst5|WideOr86 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~66 ALU_V:inst1|Add0~67 ALU_V:inst1|Add0~120 SFT4A:inst12|Mux0~5 SFT4A:inst12|Mux2~0 SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "16.161 ns" { CONTRLA:inst5|current_state.sub2 {} CONTRLA:inst5|WideOr92~1 {} CONTRLA:inst5|WideOr86 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~213 {} REG_AR7:inst8|ramdata~214 {} REG_AR7:inst8|ramdata~215 {} REGT_V:inst11|c_out[2]~46 {} ALU_V:inst1|Add0~44 {} ALU_V:inst1|Add0~46 {} ALU_V:inst1|Add0~48 {} ALU_V:inst1|Add0~50 {} ALU_V:inst1|Add0~52 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~56 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~64 {} ALU_V:inst1|Add0~66 {} ALU_V:inst1|Add0~67 {} ALU_V:inst1|Add0~120 {} SFT4A:inst12|Mux0~5 {} SFT4A:inst12|Mux2~0 {} SFT4A:inst12|Mux2~1 {} REGT_V:inst11|v1[13] {} } { 0.000ns 1.461ns 2.267ns 0.702ns 0.872ns 0.466ns 0.727ns 0.786ns 0.805ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.667ns 0.258ns 0.696ns 1.014ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.438ns 0.420ns 0.438ns 0.150ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.497 ns" { GPIO_1[0] CONTRLA:inst5|current_state.move1 CONTRLA:inst5|WideOr6~5 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.497 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.move1 {} CONTRLA:inst5|WideOr6~5 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 1.791ns 0.306ns 0.416ns 2.199ns 1.185ns } { 0.000ns 0.852ns 0.787ns 0.149ns 0.275ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.sub2 {} } { 0.000ns 0.000ns 1.512ns } { 0.000ns 0.852ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "16.161 ns" { CONTRLA:inst5|current_state.sub2 CONTRLA:inst5|WideOr92~1 CONTRLA:inst5|WideOr86 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~66 ALU_V:inst1|Add0~67 ALU_V:inst1|Add0~120 SFT4A:inst12|Mux0~5 SFT4A:inst12|Mux2~0 SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "16.161 ns" { CONTRLA:inst5|current_state.sub2 {} CONTRLA:inst5|WideOr92~1 {} CONTRLA:inst5|WideOr86 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~213 {} REG_AR7:inst8|ramdata~214 {} REG_AR7:inst8|ramdata~215 {} REGT_V:inst11|c_out[2]~46 {} ALU_V:inst1|Add0~44 {} ALU_V:inst1|Add0~46 {} ALU_V:inst1|Add0~48 {} ALU_V:inst1|Add0~50 {} ALU_V:inst1|Add0~52 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~56 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~64 {} ALU_V:inst1|Add0~66 {} ALU_V:inst1|Add0~67 {} ALU_V:inst1|Add0~120 {} SFT4A:inst12|Mux0~5 {} SFT4A:inst12|Mux2~0 {} SFT4A:inst12|Mux2~1 {} REGT_V:inst11|v1[13] {} } { 0.000ns 1.461ns 2.267ns 0.702ns 0.872ns 0.466ns 0.727ns 0.786ns 0.805ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.667ns 0.258ns 0.696ns 1.014ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.438ns 0.420ns 0.438ns 0.150ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|virtual_ir_scan_reg register sld_hub:auto_hub\|tdo 246.144 us " "Info: Slack time is 246.144 us for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:auto_hub\|virtual_ir_scan_reg\" and destination register \"sld_hub:auto_hub\|tdo\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "75.24 MHz 13.29 ns " "Info: Fmax is 75.24 MHz (period= 13.29 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "246150.773 ns + Largest register register " "Info: + Largest register to register requirement is 246150.773 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "246150.982 ns + " "Info: + Setup relationship between source and destination is 246150.982 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 246150.982 ns " "Info: + Latch edge is 246150.982 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 250000.000 ns -3849.018 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with inverted offset of -3849.018 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 250000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns + Largest " "Info: + Largest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.659 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G3; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.537 ns) 4.659 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X58_Y29_N19 2 " "Info: 3: + IC(1.249 ns) + CELL(0.537 ns) = 4.659 ns; Loc. = LCFF_X58_Y29_N19; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.786 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.53 % ) " "Info: Total cell delay = 0.537 ns ( 11.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.122 ns ( 88.47 % ) " "Info: Total interconnect delay = 4.122 ns ( 88.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.659 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.659 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.654 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G3; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.537 ns) 4.654 ns sld_hub:auto_hub\|virtual_ir_scan_reg 3 REG LCFF_X57_Y30_N9 25 " "Info: 3: + IC(1.244 ns) + CELL(0.537 ns) = 4.654 ns; Loc. = LCFF_X57_Y30_N9; Fanout = 25; REG Node = 'sld_hub:auto_hub\|virtual_ir_scan_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.781 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.54 % ) " "Info: Total cell delay = 0.537 ns ( 11.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.117 ns ( 88.46 % ) " "Info: Total interconnect delay = 4.117 ns ( 88.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.654 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.654 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 2.873ns 1.244ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.659 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.659 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.654 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.654 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 2.873ns 1.244ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.659 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.659 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.654 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.654 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 2.873ns 1.244ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.436 ns - Longest register register " "Info: - Longest register to register delay is 6.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|virtual_ir_scan_reg 1 REG LCFF_X57_Y30_N9 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y30_N9; Fanout = 25; REG Node = 'sld_hub:auto_hub\|virtual_ir_scan_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.371 ns) 1.775 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sdr~0 2 COMB LCCOMB_X60_Y31_N26 5 " "Info: 2: + IC(1.404 ns) + CELL(0.371 ns) = 1.775 ns; Loc. = LCCOMB_X60_Y31_N26; Fanout = 5; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sdr~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.775 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 838 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.413 ns) 2.935 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 3 COMB LCCOMB_X61_Y32_N14 18 " "Info: 3: + IC(0.747 ns) + CELL(0.413 ns) = 2.935 ns; Loc. = LCCOMB_X61_Y32_N14; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.160 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.389 ns) 3.770 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1 4 COMB LCCOMB_X60_Y32_N16 1 " "Info: 4: + IC(0.446 ns) + CELL(0.389 ns) = 3.770 ns; Loc. = LCCOMB_X60_Y32_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.835 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.438 ns) 4.658 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 5 COMB LCCOMB_X59_Y32_N8 1 " "Info: 5: + IC(0.450 ns) + CELL(0.438 ns) = 4.658 ns; Loc. = LCCOMB_X59_Y32_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.888 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.275 ns) 5.670 ns sld_hub:auto_hub\|tdo~3 6 COMB LCCOMB_X58_Y29_N10 1 " "Info: 6: + IC(0.737 ns) + CELL(0.275 ns) = 5.670 ns; Loc. = LCCOMB_X58_Y29_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.012 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.413 ns) 6.352 ns sld_hub:auto_hub\|tdo~5 7 COMB LCCOMB_X58_Y29_N18 1 " "Info: 7: + IC(0.269 ns) + CELL(0.413 ns) = 6.352 ns; Loc. = LCCOMB_X58_Y29_N18; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.682 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.436 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X58_Y29_N19 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.436 ns; Loc. = LCFF_X58_Y29_N19; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.383 ns ( 37.03 % ) " "Info: Total cell delay = 2.383 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.053 ns ( 62.97 % ) " "Info: Total interconnect delay = 4.053 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.436 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.436 ns" { sld_hub:auto_hub|virtual_ir_scan_reg {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.404ns 0.747ns 0.446ns 0.450ns 0.737ns 0.269ns 0.000ns } { 0.000ns 0.371ns 0.413ns 0.389ns 0.438ns 0.275ns 0.413ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.659 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.659 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.654 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.654 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 2.873ns 1.244ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.436 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.436 ns" { sld_hub:auto_hub|virtual_ir_scan_reg {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.404ns 0.747ns 0.446ns 0.450ns 0.737ns 0.269ns 0.000ns } { 0.000ns 0.371ns 0.413ns 0.389ns 0.438ns 0.275ns 0.413ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "iCLK_50 register REGA_V:inst13\|c_out\[12\] register REGT_V:inst11\|v1\[13\] -305 ps " "Info: Minimum slack time is -305 ps for clock \"iCLK_50\" between source register \"REGA_V:inst13\|c_out\[12\]\" and destination register \"REGT_V:inst11\|v1\[13\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.830 ns + Shortest register register " "Info: + Shortest register to register delay is 1.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REGA_V:inst13\|c_out\[12\] 1 REG LCFF_X65_Y39_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X65_Y39_N25; Fanout = 8; REG Node = 'REGA_V:inst13\|c_out\[12\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGA_V:inst13|c_out[12] } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGA_V.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.408 ns) 0.760 ns ALU_V:inst1\|Add0~79 2 COMB LCCOMB_X65_Y39_N26 2 " "Info: 2: + IC(0.352 ns) + CELL(0.408 ns) = 0.760 ns; Loc. = LCCOMB_X65_Y39_N26; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~79'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.760 ns" { REGA_V:inst13|c_out[12] ALU_V:inst1|Add0~79 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 1.159 ns SFT4A:inst12\|Mux0~8 3 COMB LCCOMB_X65_Y39_N24 2 " "Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 1.159 ns; Loc. = LCCOMB_X65_Y39_N24; Fanout = 2; COMB Node = 'SFT4A:inst12\|Mux0~8'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.399 ns" { ALU_V:inst1|Add0~79 SFT4A:inst12|Mux0~8 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.150 ns) 1.746 ns SFT4A:inst12\|Mux2~1 4 COMB LCCOMB_X66_Y39_N12 1 " "Info: 4: + IC(0.437 ns) + CELL(0.150 ns) = 1.746 ns; Loc. = LCCOMB_X66_Y39_N12; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux2~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.587 ns" { SFT4A:inst12|Mux0~8 SFT4A:inst12|Mux2~1 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.830 ns REGT_V:inst11\|v1\[13\] 5 REG LCFF_X66_Y39_N13 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.830 ns; Loc. = LCFF_X66_Y39_N13; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[13\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.792 ns ( 43.28 % ) " "Info: Total cell delay = 0.792 ns ( 43.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 56.72 % ) " "Info: Total interconnect delay = 1.038 ns ( 56.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.830 ns" { REGA_V:inst13|c_out[12] ALU_V:inst1|Add0~79 SFT4A:inst12|Mux0~8 SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "1.830 ns" { REGA_V:inst13|c_out[12] {} ALU_V:inst1|Add0~79 {} SFT4A:inst12|Mux0~8 {} SFT4A:inst12|Mux2~1 {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.352ns 0.249ns 0.437ns 0.000ns } { 0.000ns 0.408ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.135 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.135 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.119 ns + Smallest " "Info: + Smallest clock skew is 2.119 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 10.515 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to destination register is 10.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.463 ns) + CELL(0.149 ns) 3.571 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X72_Y40_N16 3 " "Info: 2: + IC(2.463 ns) + CELL(0.149 ns) = 3.571 ns; Loc. = LCCOMB_X72_Y40_N16; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.612 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.787 ns) 5.328 ns STEP2:inst25\|inst1 3 REG LCFF_X75_Y37_N21 9 " "Info: 3: + IC(0.970 ns) + CELL(0.787 ns) = 5.328 ns; Loc. = LCFF_X75_Y37_N21; Fanout = 9; REG Node = 'STEP2:inst25\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.757 ns" { STEP2:inst25|inst3 STEP2:inst25|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.438 ns) 6.594 ns inst20 4 COMB LCCOMB_X74_Y39_N30 1 " "Info: 4: + IC(0.828 ns) + CELL(0.438 ns) = 6.594 ns; Loc. = LCCOMB_X74_Y39_N30; Fanout = 1; COMB Node = 'inst20'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.266 ns" { STEP2:inst25|inst1 inst20 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(0.000 ns) 8.793 ns inst20~clkctrl 5 COMB CLKCTRL_G8 16 " "Info: 5: + IC(2.199 ns) + CELL(0.000 ns) = 8.793 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'inst20~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.199 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.537 ns) 10.515 ns REGT_V:inst11\|v1\[13\] 6 REG LCFF_X66_Y39_N13 1 " "Info: 6: + IC(1.185 ns) + CELL(0.537 ns) = 10.515 ns; Loc. = LCFF_X66_Y39_N13; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[13\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.722 ns" { inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.870 ns ( 27.29 % ) " "Info: Total cell delay = 2.870 ns ( 27.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.645 ns ( 72.71 % ) " "Info: Total interconnect delay = 7.645 ns ( 72.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.515 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.515 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.828ns 2.199ns 1.185ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 8.396 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_50\" to source register is 8.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.463 ns) + CELL(0.149 ns) 3.571 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X72_Y40_N16 3 " "Info: 2: + IC(2.463 ns) + CELL(0.149 ns) = 3.571 ns; Loc. = LCCOMB_X72_Y40_N16; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.612 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.787 ns) 4.594 ns STEP2:inst25\|inst 3 REG LCFF_X72_Y40_N19 7 " "Info: 3: + IC(0.236 ns) + CELL(0.787 ns) = 4.594 ns; Loc. = LCFF_X72_Y40_N19; Fanout = 7; REG Node = 'STEP2:inst25\|inst'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.023 ns" { STEP2:inst25|inst3 STEP2:inst25|inst } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.051 ns) + CELL(0.000 ns) 6.645 ns STEP2:inst25\|inst~clkctrl 4 COMB CLKCTRL_G7 56 " "Info: 4: + IC(2.051 ns) + CELL(0.000 ns) = 6.645 ns; Loc. = CLKCTRL_G7; Fanout = 56; COMB Node = 'STEP2:inst25\|inst~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.051 ns" { STEP2:inst25|inst STEP2:inst25|inst~clkctrl } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.537 ns) 8.396 ns REGA_V:inst13\|c_out\[12\] 5 REG LCFF_X65_Y39_N25 8 " "Info: 5: + IC(1.214 ns) + CELL(0.537 ns) = 8.396 ns; Loc. = LCFF_X65_Y39_N25; Fanout = 8; REG Node = 'REGA_V:inst13\|c_out\[12\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.751 ns" { STEP2:inst25|inst~clkctrl REGA_V:inst13|c_out[12] } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGA_V.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.432 ns ( 28.97 % ) " "Info: Total cell delay = 2.432 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.964 ns ( 71.03 % ) " "Info: Total interconnect delay = 5.964 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.396 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst STEP2:inst25|inst~clkctrl REGA_V:inst13|c_out[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.396 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst {} STEP2:inst25|inst~clkctrl {} REGA_V:inst13|c_out[12] {} } { 0.000ns 0.000ns 2.463ns 0.236ns 2.051ns 1.214ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.515 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.515 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.828ns 2.199ns 1.185ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.396 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst STEP2:inst25|inst~clkctrl REGA_V:inst13|c_out[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.396 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst {} STEP2:inst25|inst~clkctrl {} REGA_V:inst13|c_out[12] {} } { 0.000ns 0.000ns 2.463ns 0.236ns 2.051ns 1.214ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGA_V.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.515 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.515 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.828ns 2.199ns 1.185ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.396 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst STEP2:inst25|inst~clkctrl REGA_V:inst13|c_out[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.396 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst {} STEP2:inst25|inst~clkctrl {} REGA_V:inst13|c_out[12] {} } { 0.000ns 0.000ns 2.463ns 0.236ns 2.051ns 1.214ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.830 ns" { REGA_V:inst13|c_out[12] ALU_V:inst1|Add0~79 SFT4A:inst12|Mux0~8 SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "1.830 ns" { REGA_V:inst13|c_out[12] {} ALU_V:inst1|Add0~79 {} SFT4A:inst12|Mux0~8 {} SFT4A:inst12|Mux2~1 {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.352ns 0.249ns 0.437ns 0.000ns } { 0.000ns 0.408ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.515 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.515 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.828ns 2.199ns 1.185ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.396 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst STEP2:inst25|inst~clkctrl REGA_V:inst13|c_out[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.396 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst {} STEP2:inst25|inst~clkctrl {} REGA_V:inst13|c_out[12] {} } { 0.000ns 0.000ns 2.463ns 0.236ns 2.051ns 1.214ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "iCLK_50 3 " "Warning: Can't achieve minimum setup and hold requirement iCLK_50 along 3 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "GPIO_1\[0\] register REG_AR7:inst8\|ramdata~110 register REG_AR7:inst8\|ramdata~110 -157 ps " "Info: Minimum slack time is -157 ps for clock \"GPIO_1\[0\]\" between source register \"REG_AR7:inst8\|ramdata~110\" and destination register \"REG_AR7:inst8\|ramdata~110\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.047 ns + Shortest register register " "Info: + Shortest register to register delay is 2.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG_AR7:inst8\|ramdata~110 1 REG LCFF_X69_Y38_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X69_Y38_N29; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~110'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns REG_AR7:inst8\|ramdata~172 2 COMB LCCOMB_X69_Y38_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X69_Y38_N28; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~172'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { REG_AR7:inst8|ramdata~110 REG_AR7:inst8|ramdata~172 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.419 ns) 1.002 ns REG_AR7:inst8\|ramdata~175 3 COMB LCCOMB_X69_Y38_N26 3 " "Info: 3: + IC(0.260 ns) + CELL(0.419 ns) = 1.002 ns; Loc. = LCCOMB_X69_Y38_N26; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~175'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.679 ns" { REG_AR7:inst8|ramdata~172 REG_AR7:inst8|ramdata~175 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 1.418 ns REGT_V:inst11\|c_out\[10\]~22 4 COMB LCCOMB_X69_Y38_N20 19 " "Info: 4: + IC(0.266 ns) + CELL(0.150 ns) = 1.418 ns; Loc. = LCCOMB_X69_Y38_N20; Fanout = 19; COMB Node = 'REGT_V:inst11\|c_out\[10\]~22'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.416 ns" { REG_AR7:inst8|ramdata~175 REGT_V:inst11|c_out[10]~22 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.366 ns) 2.047 ns REG_AR7:inst8\|ramdata~110 5 REG LCFF_X69_Y38_N29 1 " "Info: 5: + IC(0.263 ns) + CELL(0.366 ns) = 2.047 ns; Loc. = LCFF_X69_Y38_N29; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~110'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.629 ns" { REGT_V:inst11|c_out[10]~22 REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 61.46 % ) " "Info: Total cell delay = 1.258 ns ( 61.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.789 ns ( 38.54 % ) " "Info: Total interconnect delay = 0.789 ns ( 38.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.047 ns" { REG_AR7:inst8|ramdata~110 REG_AR7:inst8|ramdata~172 REG_AR7:inst8|ramdata~175 REGT_V:inst11|c_out[10]~22 REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.047 ns" { REG_AR7:inst8|ramdata~110 {} REG_AR7:inst8|ramdata~172 {} REG_AR7:inst8|ramdata~175 {} REGT_V:inst11|c_out[10]~22 {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 0.260ns 0.266ns 0.263ns } { 0.000ns 0.323ns 0.419ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.204 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.204 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GPIO_1\[0\] 250000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GPIO_1\[0\]\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GPIO_1\[0\] 250000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GPIO_1\[0\]\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.188 ns + Smallest " "Info: + Smallest clock skew is 2.188 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 9.871 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_1\[0\]\" to destination register is 9.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.787 ns) 3.138 ns CONTRLA:inst5\|current_state.xor4 2 REG LCFF_X74_Y41_N13 1 " "Info: 2: + IC(1.499 ns) + CELL(0.787 ns) = 3.138 ns; Loc. = LCFF_X74_Y41_N13; Fanout = 1; REG Node = 'CONTRLA:inst5\|current_state.xor4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.286 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.398 ns) 3.858 ns CONTRLA:inst5\|Selector72~2 3 COMB LCCOMB_X74_Y41_N30 3 " "Info: 3: + IC(0.322 ns) + CELL(0.398 ns) = 3.858 ns; Loc. = LCCOMB_X74_Y41_N30; Fanout = 3; COMB Node = 'CONTRLA:inst5\|Selector72~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.720 ns" { CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.406 ns) 5.039 ns CONTRLA:inst5\|WideOr75~3 4 COMB LCCOMB_X75_Y37_N12 3 " "Info: 4: + IC(0.775 ns) + CELL(0.406 ns) = 5.039 ns; Loc. = LCCOMB_X75_Y37_N12; Fanout = 3; COMB Node = 'CONTRLA:inst5\|WideOr75~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.181 ns" { CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 5.443 ns CONTRLA:inst5\|WideOr82~0 5 COMB LCCOMB_X75_Y37_N28 2 " "Info: 5: + IC(0.254 ns) + CELL(0.150 ns) = 5.443 ns; Loc. = LCCOMB_X75_Y37_N28; Fanout = 2; COMB Node = 'CONTRLA:inst5\|WideOr82~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.393 ns) 6.098 ns inst18 6 COMB LCCOMB_X75_Y37_N2 1 " "Info: 6: + IC(0.262 ns) + CELL(0.393 ns) = 6.098 ns; Loc. = LCCOMB_X75_Y37_N2; Fanout = 1; COMB Node = 'inst18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.655 ns" { CONTRLA:inst5|WideOr82~0 inst18 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.000 ns) 8.132 ns inst18~clkctrl 7 COMB CLKCTRL_G4 128 " "Info: 7: + IC(2.034 ns) + CELL(0.000 ns) = 8.132 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'inst18~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.034 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.537 ns) 9.871 ns REG_AR7:inst8\|ramdata~110 8 REG LCFF_X69_Y38_N29 1 " "Info: 8: + IC(1.202 ns) + CELL(0.537 ns) = 9.871 ns; Loc. = LCFF_X69_Y38_N29; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~110'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.739 ns" { inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.523 ns ( 35.69 % ) " "Info: Total cell delay = 3.523 ns ( 35.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.348 ns ( 64.31 % ) " "Info: Total interconnect delay = 6.348 ns ( 64.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.871 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.871 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.xor4 {} CONTRLA:inst5|Selector72~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.499ns 0.322ns 0.775ns 0.254ns 0.262ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] source 7.683 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_1\[0\]\" to source register is 7.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.787 ns) 3.448 ns CONTRLA:inst5\|current_state.in2 2 REG LCFF_X75_Y37_N11 15 " "Info: 2: + IC(1.809 ns) + CELL(0.787 ns) = 3.448 ns; Loc. = LCFF_X75_Y37_N11; Fanout = 15; REG Node = 'CONTRLA:inst5\|current_state.in2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.596 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 3.910 ns inst18 3 COMB LCCOMB_X75_Y37_N2 1 " "Info: 3: + IC(0.312 ns) + CELL(0.150 ns) = 3.910 ns; Loc. = LCCOMB_X75_Y37_N2; Fanout = 1; COMB Node = 'inst18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.462 ns" { CONTRLA:inst5|current_state.in2 inst18 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.000 ns) 5.944 ns inst18~clkctrl 4 COMB CLKCTRL_G4 128 " "Info: 4: + IC(2.034 ns) + CELL(0.000 ns) = 5.944 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'inst18~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.034 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.537 ns) 7.683 ns REG_AR7:inst8\|ramdata~110 5 REG LCFF_X69_Y38_N29 1 " "Info: 5: + IC(1.202 ns) + CELL(0.537 ns) = 7.683 ns; Loc. = LCFF_X69_Y38_N29; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~110'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.739 ns" { inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.326 ns ( 30.27 % ) " "Info: Total cell delay = 2.326 ns ( 30.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.357 ns ( 69.73 % ) " "Info: Total interconnect delay = 5.357 ns ( 69.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.683 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.683 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.809ns 0.312ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.871 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.871 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.xor4 {} CONTRLA:inst5|Selector72~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.499ns 0.322ns 0.775ns 0.254ns 0.262ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.683 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.683 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.809ns 0.312ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.871 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.871 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.xor4 {} CONTRLA:inst5|Selector72~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.499ns 0.322ns 0.775ns 0.254ns 0.262ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.683 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.683 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.809ns 0.312ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.047 ns" { REG_AR7:inst8|ramdata~110 REG_AR7:inst8|ramdata~172 REG_AR7:inst8|ramdata~175 REGT_V:inst11|c_out[10]~22 REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.047 ns" { REG_AR7:inst8|ramdata~110 {} REG_AR7:inst8|ramdata~172 {} REG_AR7:inst8|ramdata~175 {} REGT_V:inst11|c_out[10]~22 {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 0.260ns 0.266ns 0.263ns } { 0.000ns 0.323ns 0.419ns 0.150ns 0.366ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.871 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.871 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.xor4 {} CONTRLA:inst5|Selector72~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.499ns 0.322ns 0.775ns 0.254ns 0.262ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.683 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.683 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.809ns 0.312ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "GPIO_1\[0\] 1 " "Warning: Can't achieve minimum setup and hold requirement GPIO_1\[0\] along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|tdo_bypass_reg register sld_hub:auto_hub\|tdo_bypass_reg 391 ps " "Info: Minimum slack time is 391 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:auto_hub\|tdo_bypass_reg\" and destination register \"sld_hub:auto_hub\|tdo_bypass_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|tdo_bypass_reg 1 REG LCFF_X57_Y29_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y29_N23; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sld_hub:auto_hub\|tdo_bypass_reg~0 2 COMB LCCOMB_X57_Y29_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X57_Y29_N22; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo_bypass_reg~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X57_Y29_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X57_Y29_N23; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo_bypass_reg~0 {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 250000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 250000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.658 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G3; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.537 ns) 4.658 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X57_Y29_N23 3 " "Info: 3: + IC(1.248 ns) + CELL(0.537 ns) = 4.658 ns; Loc. = LCFF_X57_Y29_N23; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.785 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.53 % ) " "Info: Total cell delay = 0.537 ns ( 11.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.121 ns ( 88.47 % ) " "Info: Total interconnect delay = 4.121 ns ( 88.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.658 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G3; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.537 ns) 4.658 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X57_Y29_N23 3 " "Info: 3: + IC(1.248 ns) + CELL(0.537 ns) = 4.658 ns; Loc. = LCFF_X57_Y29_N23; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.785 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.53 % ) " "Info: Total cell delay = 0.537 ns ( 11.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.121 ns ( 88.47 % ) " "Info: Total interconnect delay = 4.121 ns ( 88.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo_bypass_reg~0 {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CONTRLA:inst5\|current_state.incPC iSW\[2\] GPIO_1\[0\] 12.488 ns register " "Info: tsu for register \"CONTRLA:inst5\|current_state.incPC\" (data pin = \"iSW\[2\]\", clock pin = \"GPIO_1\[0\]\") is 12.488 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.643 ns + Longest pin register " "Info: + Longest pin to register delay is 14.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[2\] 1 PIN PIN_AB25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 2; PIN Node = 'iSW\[2\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[2] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 376 544 -72 "iSW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.894 ns) + CELL(0.149 ns) 3.875 ns lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[2\]~8 2 COMB LCCOMB_X74_Y37_N6 1 " "Info: 2: + IC(2.894 ns) + CELL(0.149 ns) = 3.875 ns; Loc. = LCCOMB_X74_Y37_N6; Fanout = 1; COMB Node = 'lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[2\]~8'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.043 ns" { iSW[2] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]~8 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.275 ns) 5.417 ns REGT_V:inst11\|c_out\[2\]~45 3 COMB LCCOMB_X67_Y39_N0 2 " "Info: 3: + IC(1.267 ns) + CELL(0.275 ns) = 5.417 ns; Loc. = LCCOMB_X67_Y39_N0; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[2\]~45'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.542 ns" { lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]~8 REGT_V:inst11|c_out[2]~45 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.275 ns) 6.366 ns REGT_V:inst11\|c_out\[2\]~46 4 COMB LCCOMB_X68_Y40_N2 24 " "Info: 4: + IC(0.674 ns) + CELL(0.275 ns) = 6.366 ns; Loc. = LCCOMB_X68_Y40_N2; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[2\]~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.949 ns" { REGT_V:inst11|c_out[2]~45 REGT_V:inst11|c_out[2]~46 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.420 ns) 7.086 ns COMP_V:inst4\|Equal0~1 5 COMB LCCOMB_X68_Y40_N18 1 " "Info: 5: + IC(0.300 ns) + CELL(0.420 ns) = 7.086 ns; Loc. = LCCOMB_X68_Y40_N18; Fanout = 1; COMB Node = 'COMP_V:inst4\|Equal0~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.720 ns" { REGT_V:inst11|c_out[2]~46 COMP_V:inst4|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.275 ns) 8.732 ns COMP_V:inst4\|Equal0~4 6 COMB LCCOMB_X71_Y36_N26 1 " "Info: 6: + IC(1.371 ns) + CELL(0.275 ns) = 8.732 ns; Loc. = LCCOMB_X71_Y36_N26; Fanout = 1; COMB Node = 'COMP_V:inst4\|Equal0~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.646 ns" { COMP_V:inst4|Equal0~1 COMP_V:inst4|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.275 ns) 9.731 ns COMP_V:inst4\|Equal0~10 7 COMB LCCOMB_X72_Y35_N0 2 " "Info: 7: + IC(0.724 ns) + CELL(0.275 ns) = 9.731 ns; Loc. = LCCOMB_X72_Y35_N0; Fanout = 2; COMB Node = 'COMP_V:inst4\|Equal0~10'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.999 ns" { COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.275 ns) 11.005 ns COMP_V:inst4\|Mux0~8 8 COMB LCCOMB_X75_Y40_N2 1 " "Info: 8: + IC(0.999 ns) + CELL(0.275 ns) = 11.005 ns; Loc. = LCCOMB_X75_Y40_N2; Fanout = 1; COMB Node = 'COMP_V:inst4\|Mux0~8'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.274 ns" { COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.419 ns) 11.671 ns COMP_V:inst4\|Mux0~9 9 COMB LCCOMB_X75_Y40_N24 2 " "Info: 9: + IC(0.247 ns) + CELL(0.419 ns) = 11.671 ns; Loc. = LCCOMB_X75_Y40_N24; Fanout = 2; COMB Node = 'COMP_V:inst4\|Mux0~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.666 ns" { COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 12.375 ns CONTRLA:inst5\|Selector8~4 10 COMB LCCOMB_X75_Y40_N18 1 " "Info: 10: + IC(0.266 ns) + CELL(0.438 ns) = 12.375 ns; Loc. = LCCOMB_X75_Y40_N18; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector8~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.704 ns" { COMP_V:inst4|Mux0~9 CONTRLA:inst5|Selector8~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.366 ns) 14.643 ns CONTRLA:inst5\|current_state.incPC 11 REG LCFF_X94_Y44_N11 2 " "Info: 11: + IC(1.902 ns) + CELL(0.366 ns) = 14.643 ns; Loc. = LCFF_X94_Y44_N11; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.incPC'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.268 ns" { CONTRLA:inst5|Selector8~4 CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.999 ns ( 27.31 % ) " "Info: Total cell delay = 3.999 ns ( 27.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.644 ns ( 72.69 % ) " "Info: Total interconnect delay = 10.644 ns ( 72.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.643 ns" { iSW[2] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]~8 REGT_V:inst11|c_out[2]~45 REGT_V:inst11|c_out[2]~46 COMP_V:inst4|Equal0~1 COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CONTRLA:inst5|Selector8~4 CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.643 ns" { iSW[2] {} iSW[2]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]~8 {} REGT_V:inst11|c_out[2]~45 {} REGT_V:inst11|c_out[2]~46 {} COMP_V:inst4|Equal0~1 {} COMP_V:inst4|Equal0~4 {} COMP_V:inst4|Equal0~10 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CONTRLA:inst5|Selector8~4 {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 2.894ns 1.267ns 0.674ns 0.300ns 1.371ns 0.724ns 0.999ns 0.247ns 0.266ns 1.902ns } { 0.000ns 0.832ns 0.149ns 0.275ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.419ns 0.438ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 2.119 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_1\[0\]\" to destination register is 2.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.537 ns) 2.119 ns CONTRLA:inst5\|current_state.incPC 2 REG LCFF_X94_Y44_N11 2 " "Info: 2: + IC(0.730 ns) + CELL(0.537 ns) = 2.119 ns; Loc. = LCFF_X94_Y44_N11; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.incPC'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.267 ns" { GPIO_1[0] CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 65.55 % ) " "Info: Total cell delay = 1.389 ns ( 65.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.730 ns ( 34.45 % ) " "Info: Total interconnect delay = 0.730 ns ( 34.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.119 ns" { GPIO_1[0] CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.119 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.643 ns" { iSW[2] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]~8 REGT_V:inst11|c_out[2]~45 REGT_V:inst11|c_out[2]~46 COMP_V:inst4|Equal0~1 COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CONTRLA:inst5|Selector8~4 CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.643 ns" { iSW[2] {} iSW[2]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]~8 {} REGT_V:inst11|c_out[2]~45 {} REGT_V:inst11|c_out[2]~46 {} COMP_V:inst4|Equal0~1 {} COMP_V:inst4|Equal0~4 {} COMP_V:inst4|Equal0~10 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CONTRLA:inst5|Selector8~4 {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 2.894ns 1.267ns 0.674ns 0.300ns 1.371ns 0.724ns 0.999ns 0.247ns 0.266ns 1.902ns } { 0.000ns 0.832ns 0.149ns 0.275ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.419ns 0.438ns 0.366ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.119 ns" { GPIO_1[0] CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.119 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_50 CompOut REG16A_V:inst2\|c_out\[3\] 24.125 ns register " "Info: tco from clock \"iCLK_50\" to destination pin \"CompOut\" through register \"REG16A_V:inst2\|c_out\[3\]\" is 24.125 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 9.327 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to source register is 9.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.463 ns) + CELL(0.149 ns) 3.571 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X72_Y40_N16 3 " "Info: 2: + IC(2.463 ns) + CELL(0.149 ns) = 3.571 ns; Loc. = LCCOMB_X72_Y40_N16; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.612 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.787 ns) 5.328 ns STEP2:inst25\|inst1 3 REG LCFF_X75_Y37_N21 9 " "Info: 3: + IC(0.970 ns) + CELL(0.787 ns) = 5.328 ns; Loc. = LCFF_X75_Y37_N21; Fanout = 9; REG Node = 'STEP2:inst25\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.757 ns" { STEP2:inst25|inst3 STEP2:inst25|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 5.651 ns inst21 4 COMB LCCOMB_X75_Y37_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.323 ns) = 5.651 ns; Loc. = LCCOMB_X75_Y37_N20; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { STEP2:inst25|inst1 inst21 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.000 ns) 7.604 ns inst21~clkctrl 5 COMB CLKCTRL_G6 11 " "Info: 5: + IC(1.953 ns) + CELL(0.000 ns) = 7.604 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'inst21~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.953 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.537 ns) 9.327 ns REG16A_V:inst2\|c_out\[3\] 6 REG LCFF_X70_Y37_N13 1 " "Info: 6: + IC(1.186 ns) + CELL(0.537 ns) = 9.327 ns; Loc. = LCFF_X70_Y37_N13; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.723 ns" { inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 29.54 % ) " "Info: Total cell delay = 2.755 ns ( 29.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.572 ns ( 70.46 % ) " "Info: Total interconnect delay = 6.572 ns ( 70.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.327 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.327 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.000ns 1.953ns 1.186ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.323ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.548 ns + Longest register pin " "Info: + Longest register to pin delay is 14.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG16A_V:inst2\|c_out\[3\] 1 REG LCFF_X70_Y37_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X70_Y37_N13; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns CONTRLA:inst5\|Selector72~3 2 COMB LCCOMB_X70_Y37_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X70_Y37_N12; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector72~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 0.715 ns CONTRLA:inst5\|Selector72~4 3 COMB LCCOMB_X70_Y37_N22 57 " "Info: 3: + IC(0.243 ns) + CELL(0.149 ns) = 0.715 ns; Loc. = LCCOMB_X70_Y37_N22; Fanout = 57; COMB Node = 'CONTRLA:inst5\|Selector72~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.392 ns" { CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.420 ns) 2.007 ns REG_AR7:inst8\|ramdata~213 4 COMB LCCOMB_X70_Y38_N2 1 " "Info: 4: + IC(0.872 ns) + CELL(0.420 ns) = 2.007 ns; Loc. = LCCOMB_X70_Y38_N2; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~213'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.292 ns" { CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.438 ns) 2.911 ns REG_AR7:inst8\|ramdata~214 5 COMB LCCOMB_X69_Y38_N6 1 " "Info: 5: + IC(0.466 ns) + CELL(0.438 ns) = 2.911 ns; Loc. = LCCOMB_X69_Y38_N6; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~214'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.904 ns" { REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.150 ns) 3.788 ns REG_AR7:inst8\|ramdata~215 6 COMB LCCOMB_X68_Y37_N10 3 " "Info: 6: + IC(0.727 ns) + CELL(0.150 ns) = 3.788 ns; Loc. = LCCOMB_X68_Y37_N10; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~215'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.877 ns" { REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.438 ns) 5.012 ns REGT_V:inst11\|c_out\[2\]~46 7 COMB LCCOMB_X68_Y40_N2 24 " "Info: 7: + IC(0.786 ns) + CELL(0.438 ns) = 5.012 ns; Loc. = LCCOMB_X68_Y40_N2; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[2\]~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.224 ns" { REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.420 ns) 5.732 ns COMP_V:inst4\|Equal0~1 8 COMB LCCOMB_X68_Y40_N18 1 " "Info: 8: + IC(0.300 ns) + CELL(0.420 ns) = 5.732 ns; Loc. = LCCOMB_X68_Y40_N18; Fanout = 1; COMB Node = 'COMP_V:inst4\|Equal0~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.720 ns" { REGT_V:inst11|c_out[2]~46 COMP_V:inst4|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.275 ns) 7.378 ns COMP_V:inst4\|Equal0~4 9 COMB LCCOMB_X71_Y36_N26 1 " "Info: 9: + IC(1.371 ns) + CELL(0.275 ns) = 7.378 ns; Loc. = LCCOMB_X71_Y36_N26; Fanout = 1; COMB Node = 'COMP_V:inst4\|Equal0~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.646 ns" { COMP_V:inst4|Equal0~1 COMP_V:inst4|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.275 ns) 8.377 ns COMP_V:inst4\|Equal0~10 10 COMB LCCOMB_X72_Y35_N0 2 " "Info: 10: + IC(0.724 ns) + CELL(0.275 ns) = 8.377 ns; Loc. = LCCOMB_X72_Y35_N0; Fanout = 2; COMB Node = 'COMP_V:inst4\|Equal0~10'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.999 ns" { COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.275 ns) 9.651 ns COMP_V:inst4\|Mux0~8 11 COMB LCCOMB_X75_Y40_N2 1 " "Info: 11: + IC(0.999 ns) + CELL(0.275 ns) = 9.651 ns; Loc. = LCCOMB_X75_Y40_N2; Fanout = 1; COMB Node = 'COMP_V:inst4\|Mux0~8'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.274 ns" { COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.419 ns) 10.317 ns COMP_V:inst4\|Mux0~9 12 COMB LCCOMB_X75_Y40_N24 2 " "Info: 12: + IC(0.247 ns) + CELL(0.419 ns) = 10.317 ns; Loc. = LCCOMB_X75_Y40_N24; Fanout = 2; COMB Node = 'COMP_V:inst4\|Mux0~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.666 ns" { COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(2.652 ns) 14.548 ns CompOut 13 PIN PIN_H29 0 " "Info: 13: + IC(1.579 ns) + CELL(2.652 ns) = 14.548 ns; Loc. = PIN_H29; Fanout = 0; PIN Node = 'CompOut'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.231 ns" { COMP_V:inst4|Mux0~9 CompOut } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 1120 1296 680 "CompOut" "" } { 336 1576 1623 352 "CompOut" "" } { 302 1872 1891 368 "CompOut" "" } { 656 1088 1135 672 "CompOut" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.234 ns ( 42.85 % ) " "Info: Total cell delay = 6.234 ns ( 42.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.314 ns ( 57.15 % ) " "Info: Total interconnect delay = 8.314 ns ( 57.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.548 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 COMP_V:inst4|Equal0~1 COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CompOut } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.548 ns" { REG16A_V:inst2|c_out[3] {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~213 {} REG_AR7:inst8|ramdata~214 {} REG_AR7:inst8|ramdata~215 {} REGT_V:inst11|c_out[2]~46 {} COMP_V:inst4|Equal0~1 {} COMP_V:inst4|Equal0~4 {} COMP_V:inst4|Equal0~10 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CompOut {} } { 0.000ns 0.000ns 0.243ns 0.872ns 0.466ns 0.727ns 0.786ns 0.300ns 1.371ns 0.724ns 0.999ns 0.247ns 1.579ns } { 0.000ns 0.323ns 0.149ns 0.420ns 0.438ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.275ns 0.419ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.327 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.327 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.000ns 1.953ns 1.186ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.323ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.548 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 COMP_V:inst4|Equal0~1 COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CompOut } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.548 ns" { REG16A_V:inst2|c_out[3] {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~213 {} REG_AR7:inst8|ramdata~214 {} REG_AR7:inst8|ramdata~215 {} REGT_V:inst11|c_out[2]~46 {} COMP_V:inst4|Equal0~1 {} COMP_V:inst4|Equal0~4 {} COMP_V:inst4|Equal0~10 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CompOut {} } { 0.000ns 0.000ns 0.243ns 0.872ns 0.466ns 0.727ns 0.786ns 0.300ns 1.371ns 0.724ns 0.999ns 0.247ns 1.579ns } { 0.000ns 0.323ns 0.149ns 0.420ns 0.438ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.275ns 0.419ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iSW\[1\] ALU\[8\] 16.328 ns Longest " "Info: Longest tpd from source pin \"iSW\[1\]\" to destination pin \"ALU\[8\]\" is 16.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[1\] 1 PIN PIN_AB26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 2; PIN Node = 'iSW\[1\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[1] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 376 544 -72 "iSW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.832 ns) + CELL(0.149 ns) 3.813 ns lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[1\]~9 2 COMB LCCOMB_X74_Y37_N16 1 " "Info: 2: + IC(2.832 ns) + CELL(0.149 ns) = 3.813 ns; Loc. = LCCOMB_X74_Y37_N16; Fanout = 1; COMB Node = 'lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[1\]~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.981 ns" { iSW[1] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[1]~9 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.410 ns) 5.765 ns REGT_V:inst11\|c_out\[1\]~48 3 COMB LCCOMB_X67_Y39_N20 2 " "Info: 3: + IC(1.542 ns) + CELL(0.410 ns) = 5.765 ns; Loc. = LCCOMB_X67_Y39_N20; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[1\]~48'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.952 ns" { lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[1]~9 REGT_V:inst11|c_out[1]~48 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.150 ns) 6.890 ns REGT_V:inst11\|c_out\[1\]~49 4 COMB LCCOMB_X70_Y36_N2 23 " "Info: 4: + IC(0.975 ns) + CELL(0.150 ns) = 6.890 ns; Loc. = LCCOMB_X70_Y36_N2; Fanout = 23; COMB Node = 'REGT_V:inst11\|c_out\[1\]~49'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.125 ns" { REGT_V:inst11|c_out[1]~48 REGT_V:inst11|c_out[1]~49 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.414 ns) 8.267 ns ALU_V:inst1\|Add0~42 5 COMB LCCOMB_X68_Y36_N20 2 " "Info: 5: + IC(0.963 ns) + CELL(0.414 ns) = 8.267 ns; Loc. = LCCOMB_X68_Y36_N20; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~42'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.377 ns" { REGT_V:inst11|c_out[1]~49 ALU_V:inst1|Add0~42 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.338 ns ALU_V:inst1\|Add0~44 6 COMB LCCOMB_X68_Y36_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.338 ns; Loc. = LCCOMB_X68_Y36_N22; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~44'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~42 ALU_V:inst1|Add0~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.409 ns ALU_V:inst1\|Add0~46 7 COMB LCCOMB_X68_Y36_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.409 ns; Loc. = LCCOMB_X68_Y36_N24; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.480 ns ALU_V:inst1\|Add0~48 8 COMB LCCOMB_X68_Y36_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.480 ns; Loc. = LCCOMB_X68_Y36_N26; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~48'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.551 ns ALU_V:inst1\|Add0~50 9 COMB LCCOMB_X68_Y36_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.551 ns; Loc. = LCCOMB_X68_Y36_N28; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.697 ns ALU_V:inst1\|Add0~52 10 COMB LCCOMB_X68_Y36_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 8.697 ns; Loc. = LCCOMB_X68_Y36_N30; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~52'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.768 ns ALU_V:inst1\|Add0~54 11 COMB LCCOMB_X68_Y35_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.768 ns; Loc. = LCCOMB_X68_Y35_N0; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~54'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.178 ns ALU_V:inst1\|Add0~55 12 COMB LCCOMB_X68_Y35_N2 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 9.178 ns; Loc. = LCCOMB_X68_Y35_N2; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~55'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.275 ns) 10.183 ns ALU_V:inst1\|Add0~96 13 COMB LCCOMB_X67_Y36_N18 1 " "Info: 13: + IC(0.730 ns) + CELL(0.275 ns) = 10.183 ns; Loc. = LCCOMB_X67_Y36_N18; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~96'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.005 ns" { ALU_V:inst1|Add0~55 ALU_V:inst1|Add0~96 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.149 ns) 10.769 ns ALU_V:inst1\|Add0~97 14 COMB LCCOMB_X66_Y36_N0 6 " "Info: 14: + IC(0.437 ns) + CELL(0.149 ns) = 10.769 ns; Loc. = LCCOMB_X66_Y36_N0; Fanout = 6; COMB Node = 'ALU_V:inst1\|Add0~97'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_V:inst1|Add0~96 ALU_V:inst1|Add0~97 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.751 ns) + CELL(2.808 ns) 16.328 ns ALU\[8\] 15 PIN PIN_B26 0 " "Info: 15: + IC(2.751 ns) + CELL(2.808 ns) = 16.328 ns; Loc. = PIN_B26; Fanout = 0; PIN Node = 'ALU\[8\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.559 ns" { ALU_V:inst1|Add0~97 ALU[8] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.098 ns ( 37.35 % ) " "Info: Total cell delay = 6.098 ns ( 37.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.230 ns ( 62.65 % ) " "Info: Total interconnect delay = 10.230 ns ( 62.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "16.328 ns" { iSW[1] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[1]~9 REGT_V:inst11|c_out[1]~48 REGT_V:inst11|c_out[1]~49 ALU_V:inst1|Add0~42 ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~55 ALU_V:inst1|Add0~96 ALU_V:inst1|Add0~97 ALU[8] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "16.328 ns" { iSW[1] {} iSW[1]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[1]~9 {} REGT_V:inst11|c_out[1]~48 {} REGT_V:inst11|c_out[1]~49 {} ALU_V:inst1|Add0~42 {} ALU_V:inst1|Add0~44 {} ALU_V:inst1|Add0~46 {} ALU_V:inst1|Add0~48 {} ALU_V:inst1|Add0~50 {} ALU_V:inst1|Add0~52 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~55 {} ALU_V:inst1|Add0~96 {} ALU_V:inst1|Add0~97 {} ALU[8] {} } { 0.000ns 0.000ns 2.832ns 1.542ns 0.975ns 0.963ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.730ns 0.437ns 2.751ns } { 0.000ns 0.832ns 0.149ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.410ns 0.275ns 0.149ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REG_AR7:inst8\|ramdata~56 iSW\[4\] GPIO_1\[0\] 4.400 ns register " "Info: th for register \"REG_AR7:inst8\|ramdata~56\" (data pin = \"iSW\[4\]\", clock pin = \"GPIO_1\[0\]\") is 4.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 9.871 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_1\[0\]\" to destination register is 9.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.787 ns) 3.138 ns CONTRLA:inst5\|current_state.xor4 2 REG LCFF_X74_Y41_N13 1 " "Info: 2: + IC(1.499 ns) + CELL(0.787 ns) = 3.138 ns; Loc. = LCFF_X74_Y41_N13; Fanout = 1; REG Node = 'CONTRLA:inst5\|current_state.xor4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.286 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.398 ns) 3.858 ns CONTRLA:inst5\|Selector72~2 3 COMB LCCOMB_X74_Y41_N30 3 " "Info: 3: + IC(0.322 ns) + CELL(0.398 ns) = 3.858 ns; Loc. = LCCOMB_X74_Y41_N30; Fanout = 3; COMB Node = 'CONTRLA:inst5\|Selector72~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.720 ns" { CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.406 ns) 5.039 ns CONTRLA:inst5\|WideOr75~3 4 COMB LCCOMB_X75_Y37_N12 3 " "Info: 4: + IC(0.775 ns) + CELL(0.406 ns) = 5.039 ns; Loc. = LCCOMB_X75_Y37_N12; Fanout = 3; COMB Node = 'CONTRLA:inst5\|WideOr75~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.181 ns" { CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 5.443 ns CONTRLA:inst5\|WideOr82~0 5 COMB LCCOMB_X75_Y37_N28 2 " "Info: 5: + IC(0.254 ns) + CELL(0.150 ns) = 5.443 ns; Loc. = LCCOMB_X75_Y37_N28; Fanout = 2; COMB Node = 'CONTRLA:inst5\|WideOr82~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.393 ns) 6.098 ns inst18 6 COMB LCCOMB_X75_Y37_N2 1 " "Info: 6: + IC(0.262 ns) + CELL(0.393 ns) = 6.098 ns; Loc. = LCCOMB_X75_Y37_N2; Fanout = 1; COMB Node = 'inst18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.655 ns" { CONTRLA:inst5|WideOr82~0 inst18 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.000 ns) 8.132 ns inst18~clkctrl 7 COMB CLKCTRL_G4 128 " "Info: 7: + IC(2.034 ns) + CELL(0.000 ns) = 8.132 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'inst18~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.034 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.537 ns) 9.871 ns REG_AR7:inst8\|ramdata~56 8 REG LCFF_X69_Y38_N3 1 " "Info: 8: + IC(1.202 ns) + CELL(0.537 ns) = 9.871 ns; Loc. = LCFF_X69_Y38_N3; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~56'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.739 ns" { inst18~clkctrl REG_AR7:inst8|ramdata~56 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.523 ns ( 35.69 % ) " "Info: Total cell delay = 3.523 ns ( 35.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.348 ns ( 64.31 % ) " "Info: Total interconnect delay = 6.348 ns ( 64.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.871 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~56 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.871 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.xor4 {} CONTRLA:inst5|Selector72~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~56 {} } { 0.000ns 0.000ns 1.499ns 0.322ns 0.775ns 0.254ns 0.262ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.737 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[4\] 1 PIN PIN_AC26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AC26; Fanout = 2; PIN Node = 'iSW\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[4] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 376 544 -72 "iSW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.741 ns) + CELL(0.149 ns) 3.722 ns lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[4\]~6 2 COMB LCCOMB_X69_Y38_N4 1 " "Info: 2: + IC(2.741 ns) + CELL(0.149 ns) = 3.722 ns; Loc. = LCCOMB_X69_Y38_N4; Fanout = 1; COMB Node = 'lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[4\]~6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.890 ns" { iSW[4] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.438 ns) 4.626 ns REGT_V:inst11\|c_out\[4\]~39 3 COMB LCCOMB_X68_Y38_N18 2 " "Info: 3: + IC(0.466 ns) + CELL(0.438 ns) = 4.626 ns; Loc. = LCCOMB_X68_Y38_N18; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[4\]~39'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.904 ns" { lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]~6 REGT_V:inst11|c_out[4]~39 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 5.031 ns REGT_V:inst11\|c_out\[4\]~40 4 COMB LCCOMB_X68_Y38_N28 23 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 5.031 ns; Loc. = LCCOMB_X68_Y38_N28; Fanout = 23; COMB Node = 'REGT_V:inst11\|c_out\[4\]~40'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.405 ns" { REGT_V:inst11|c_out[4]~39 REGT_V:inst11|c_out[4]~40 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.149 ns) 5.653 ns REG_AR7:inst8\|ramdata~56feeder 5 COMB LCCOMB_X69_Y38_N2 1 " "Info: 5: + IC(0.473 ns) + CELL(0.149 ns) = 5.653 ns; Loc. = LCCOMB_X69_Y38_N2; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~56feeder'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.622 ns" { REGT_V:inst11|c_out[4]~40 REG_AR7:inst8|ramdata~56feeder } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.737 ns REG_AR7:inst8\|ramdata~56 6 REG LCFF_X69_Y38_N3 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 5.737 ns; Loc. = LCFF_X69_Y38_N3; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~56'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { REG_AR7:inst8|ramdata~56feeder REG_AR7:inst8|ramdata~56 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.802 ns ( 31.41 % ) " "Info: Total cell delay = 1.802 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.935 ns ( 68.59 % ) " "Info: Total interconnect delay = 3.935 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.737 ns" { iSW[4] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]~6 REGT_V:inst11|c_out[4]~39 REGT_V:inst11|c_out[4]~40 REG_AR7:inst8|ramdata~56feeder REG_AR7:inst8|ramdata~56 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "5.737 ns" { iSW[4] {} iSW[4]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]~6 {} REGT_V:inst11|c_out[4]~39 {} REGT_V:inst11|c_out[4]~40 {} REG_AR7:inst8|ramdata~56feeder {} REG_AR7:inst8|ramdata~56 {} } { 0.000ns 0.000ns 2.741ns 0.466ns 0.255ns 0.473ns 0.000ns } { 0.000ns 0.832ns 0.149ns 0.438ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.871 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~56 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.871 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.xor4 {} CONTRLA:inst5|Selector72~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~56 {} } { 0.000ns 0.000ns 1.499ns 0.322ns 0.775ns 0.254ns 0.262ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.737 ns" { iSW[4] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]~6 REGT_V:inst11|c_out[4]~39 REGT_V:inst11|c_out[4]~40 REG_AR7:inst8|ramdata~56feeder REG_AR7:inst8|ramdata~56 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "5.737 ns" { iSW[4] {} iSW[4]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]~6 {} REGT_V:inst11|c_out[4]~39 {} REGT_V:inst11|c_out[4]~40 {} REG_AR7:inst8|ramdata~56feeder {} REG_AR7:inst8|ramdata~56 {} } { 0.000ns 0.000ns 2.741ns 0.466ns 0.255ns 0.473ns 0.000ns } { 0.000ns 0.832ns 0.149ns 0.438ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4397 " "Info: Peak virtual memory: 4397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 14:56:26 2022 " "Info: Processing ended: Fri May 27 14:56:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
