
*** Running vivado
    with args -log FPGA_7segment.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_7segment.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source FPGA_7segment.tcl -notrace
Command: synth_design -top FPGA_7segment -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10860

*** Running vivado
    with args -log FPGA_7segment.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_7segment.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source FPGA_7segment.tcl -notrace
Command: synth_design -top FPGA_7segment -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 460
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGA_7segment' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:203]
INFO: [Synth 8-6157] synthesizing module 'Decode_And_Execute' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:372]
INFO: [Synth 8-6157] synthesizing module 'SUB' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:486]
INFO: [Synth 8-6157] synthesizing module 'NOT' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:23]
INFO: [Synth 8-6157] synthesizing module 'Universal_Gate' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Universal_Gate' (1#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:5]
INFO: [Synth 8-6155] done synthesizing module 'NOT' (2#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:478]
INFO: [Synth 8-6157] synthesizing module 'Ripple_Carry_Adder_4bit' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:463]
INFO: [Synth 8-6157] synthesizing module 'Full_Adder' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:448]
INFO: [Synth 8-6157] synthesizing module 'Majority' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:435]
INFO: [Synth 8-6157] synthesizing module 'AND' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:14]
INFO: [Synth 8-6155] done synthesizing module 'AND' (3#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:14]
INFO: [Synth 8-6157] synthesizing module 'OR' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:39]
INFO: [Synth 8-6157] synthesizing module 'NAND' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:30]
INFO: [Synth 8-6155] done synthesizing module 'NAND' (4#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:30]
INFO: [Synth 8-6155] done synthesizing module 'OR' (5#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Majority' (6#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:435]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder' (7#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:448]
INFO: [Synth 8-6155] done synthesizing module 'Ripple_Carry_Adder_4bit' (8#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:463]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (9#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:478]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (10#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:486]
INFO: [Synth 8-6157] synthesizing module 'BW_OR' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:395]
INFO: [Synth 8-6155] done synthesizing module 'BW_OR' (11#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:395]
INFO: [Synth 8-6157] synthesizing module 'BW_AND' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:405]
INFO: [Synth 8-6155] done synthesizing module 'BW_AND' (12#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:405]
INFO: [Synth 8-6157] synthesizing module 'R_Shift' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:415]
INFO: [Synth 8-6155] done synthesizing module 'R_Shift' (13#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:415]
INFO: [Synth 8-6157] synthesizing module 'L_Shift' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:425]
INFO: [Synth 8-6155] done synthesizing module 'L_Shift' (14#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:425]
INFO: [Synth 8-6157] synthesizing module 'Compare_LS' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:543]
INFO: [Synth 8-6155] done synthesizing module 'Compare_LS' (15#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:543]
INFO: [Synth 8-6157] synthesizing module 'Compare_EQ' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:501]
INFO: [Synth 8-6155] done synthesizing module 'Compare_EQ' (16#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:501]
INFO: [Synth 8-6157] synthesizing module 'MUX_8x1_4bit' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:179]
INFO: [Synth 8-6157] synthesizing module 'Mux_4x1_4bit' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:153]
INFO: [Synth 8-6157] synthesizing module 'Mux_2x1_4bit' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:86]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2x1_4bit' (17#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:86]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4x1_4bit' (18#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:153]
INFO: [Synth 8-6155] done synthesizing module 'MUX_8x1_4bit' (19#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:179]
INFO: [Synth 8-6155] done synthesizing module 'Decode_And_Execute' (20#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:372]
INFO: [Synth 8-6157] synthesizing module 'MUX_8x1_7bit' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:191]
INFO: [Synth 8-6157] synthesizing module 'Mux_4x1_7bit' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:166]
INFO: [Synth 8-6157] synthesizing module 'Mux_2x1_7bit' [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:111]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:147]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:148]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:149]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2x1_7bit' (21#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:111]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4x1_7bit' (22#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:166]
INFO: [Synth 8-6155] done synthesizing module 'MUX_8x1_7bit' (23#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:191]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_7segment' (24#1) [C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Advanced/Lab2_110062271_Decode_And_Execute_4bit_fpga.v:203]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.227 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.227 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.227 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1017.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/wilso/OneDrive/Lab_2/Vivado/Decode_and_Execute_FPGA/Decode_and_Execute_FPGA.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/wilso/OneDrive/Lab_2/Vivado/Decode_and_Execute_FPGA/Decode_and_Execute_FPGA.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/wilso/OneDrive/Lab_2/Vivado/Decode_and_Execute_FPGA/Decode_and_Execute_FPGA.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_7segment_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_7segment_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1060.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1060.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1060.766 ; gain = 43.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1060.766 ; gain = 43.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1060.766 ; gain = 43.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1060.766 ; gain = 43.539
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'D1/m5/a3' (AND) to 'D1/m5/a4'
INFO: [Synth 8-223] decloning instance 'D1/m7/n2' (NOT) to 'D1/m7/n5'
INFO: [Synth 8-223] decloning instance 'D1/m7/n3' (NOT) to 'D1/m7/n6'
INFO: [Synth 8-223] decloning instance 'D1/m7/n4' (NOT) to 'D1/m7/n7'
INFO: [Synth 8-223] decloning instance 'D1/m7/a11' (AND) to 'D1/m7/a13'
INFO: [Synth 8-223] decloning instance 'D1/m8/a4' (AND) to 'D1/m8/a5'
INFO: [Synth 8-223] decloning instance 'D1/m8/a4' (AND) to 'D1/m8/a6'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'T2'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'T3'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'T4'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'T5'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'T6'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'T7'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'Y5'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'Y6'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'U1'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'U3'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'U4'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'U6'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'U7'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'I1'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'I4'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'I5'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'I6'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'I7'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'O1'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'O2'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'O5'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'O6'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'P1'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'P2'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'P4'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'P5'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'P7'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'G1'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'G2'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'G3'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'G4'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'G5'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'G7'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'H5'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'H6'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'H7'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'J1'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'J2'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'J3'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'J4'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'J5'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'J6'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'J7'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'K1'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'K2'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'K4'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'K5'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'K6'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'K7'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'L1'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'L2'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'L3'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'L5'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'L6'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'L7'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'B1'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'B2'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'B3'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'B4'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'B5'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'N2'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'N3'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'N4'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'N7'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'M1'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'M3'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'M4'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'M5'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'M6'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'V1'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'V2'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'V3'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'V4'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'V7'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'C1'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'C2'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'C3'
INFO: [Synth 8-223] decloning instance 'A1' (AND) to 'C7'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'A3'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'A4'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'T1'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'Y1'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'Y2'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'Y3'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'Y4'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'Y7'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'U2'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'U5'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'I2'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'I3'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'O3'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'O4'
INFO: [Synth 8-223] decloning instance 'A2' (AND) to 'O7'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1060.766 ; gain = 43.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1060.766 ; gain = 43.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1060.766 ; gain = 43.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1060.766 ; gain = 43.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1060.805 ; gain = 43.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1060.805 ; gain = 43.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1060.805 ; gain = 43.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1060.805 ; gain = 43.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1060.805 ; gain = 43.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1060.805 ; gain = 43.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT4 |    11|
|3     |LUT5 |     5|
|4     |LUT6 |    11|
|5     |IBUF |    11|
|6     |OBUF |    11|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1060.805 ; gain = 43.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1060.805 ; gain = 0.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1060.805 ; gain = 43.578
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 1072.883 ; gain = 55.656
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'C:/Users/wilso/OneDrive/Lab_2/Vivado/Decode_and_Execute_FPGA/Decode_and_Execute_FPGA.runs/synth_1/FPGA_7segment.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FPGA_7segment_utilization_synth.rpt -pb FPGA_7segment_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 11 00:00:02 2023...
