verilog work "SIN_X.v"
