
Test_Bench_EEPROM_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001c70  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001e04  08001e04  00002e04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e34  08001e34  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001e34  08001e34  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001e34  08001e34  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e34  08001e34  00002e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001e38  08001e38  00002e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001e3c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001e48  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001e48  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003b26  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e58  00000000  00000000  00006b62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003f0  00000000  00000000  000079c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000002d0  00000000  00000000  00007db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ccfa  00000000  00000000  00008080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000552c  00000000  00000000  00024d7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ac61f  00000000  00000000  0002a2a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d68c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000de8  00000000  00000000  000d6908  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000d76f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001dec 	.word	0x08001dec

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08001dec 	.word	0x08001dec

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d8:	f000 f908 	bl	80003ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001dc:	f000 f804 	bl	80001e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e0:	f000 f83e 	bl	8000260 <MX_GPIO_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001e4:	bf00      	nop
 80001e6:	e7fd      	b.n	80001e4 <main+0x10>

080001e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b090      	sub	sp, #64	@ 0x40
 80001ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ee:	f107 0318 	add.w	r3, r7, #24
 80001f2:	2228      	movs	r2, #40	@ 0x28
 80001f4:	2100      	movs	r1, #0
 80001f6:	4618      	mov	r0, r3
 80001f8:	f001 fdcc 	bl	8001d94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001fc:	1d3b      	adds	r3, r7, #4
 80001fe:	2200      	movs	r2, #0
 8000200:	601a      	str	r2, [r3, #0]
 8000202:	605a      	str	r2, [r3, #4]
 8000204:	609a      	str	r2, [r3, #8]
 8000206:	60da      	str	r2, [r3, #12]
 8000208:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800020a:	2302      	movs	r3, #2
 800020c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800020e:	2301      	movs	r3, #1
 8000210:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000212:	2310      	movs	r3, #16
 8000214:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000216:	2300      	movs	r3, #0
 8000218:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800021a:	f107 0318 	add.w	r3, r7, #24
 800021e:	4618      	mov	r0, r3
 8000220:	f000 fbd2 	bl	80009c8 <HAL_RCC_OscConfig>
 8000224:	4603      	mov	r3, r0
 8000226:	2b00      	cmp	r3, #0
 8000228:	d001      	beq.n	800022e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800022a:	f000 f849 	bl	80002c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800022e:	230f      	movs	r3, #15
 8000230:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000232:	2300      	movs	r3, #0
 8000234:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000236:	2300      	movs	r3, #0
 8000238:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800023a:	2300      	movs	r3, #0
 800023c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800023e:	2300      	movs	r3, #0
 8000240:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	2100      	movs	r1, #0
 8000246:	4618      	mov	r0, r3
 8000248:	f001 fbe2 	bl	8001a10 <HAL_RCC_ClockConfig>
 800024c:	4603      	mov	r3, r0
 800024e:	2b00      	cmp	r3, #0
 8000250:	d001      	beq.n	8000256 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000252:	f000 f835 	bl	80002c0 <Error_Handler>
  }
}
 8000256:	bf00      	nop
 8000258:	3740      	adds	r7, #64	@ 0x40
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
	...

08000260 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b086      	sub	sp, #24
 8000264:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000266:	1d3b      	adds	r3, r7, #4
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]
 8000270:	60da      	str	r2, [r3, #12]
 8000272:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000274:	4b10      	ldr	r3, [pc, #64]	@ (80002b8 <MX_GPIO_Init+0x58>)
 8000276:	695b      	ldr	r3, [r3, #20]
 8000278:	4a0f      	ldr	r2, [pc, #60]	@ (80002b8 <MX_GPIO_Init+0x58>)
 800027a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800027e:	6153      	str	r3, [r2, #20]
 8000280:	4b0d      	ldr	r3, [pc, #52]	@ (80002b8 <MX_GPIO_Init+0x58>)
 8000282:	695b      	ldr	r3, [r3, #20]
 8000284:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000288:	603b      	str	r3, [r7, #0]
 800028a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Test_GPIO_Port, Test_Pin, GPIO_PIN_RESET);
 800028c:	2200      	movs	r2, #0
 800028e:	2110      	movs	r1, #16
 8000290:	480a      	ldr	r0, [pc, #40]	@ (80002bc <MX_GPIO_Init+0x5c>)
 8000292:	f000 fb81 	bl	8000998 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Test_Pin */
  GPIO_InitStruct.Pin = Test_Pin;
 8000296:	2310      	movs	r3, #16
 8000298:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800029a:	2301      	movs	r3, #1
 800029c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800029e:	2300      	movs	r3, #0
 80002a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002a2:	2300      	movs	r3, #0
 80002a4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(Test_GPIO_Port, &GPIO_InitStruct);
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	4619      	mov	r1, r3
 80002aa:	4804      	ldr	r0, [pc, #16]	@ (80002bc <MX_GPIO_Init+0x5c>)
 80002ac:	f000 f9ea 	bl	8000684 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80002b0:	bf00      	nop
 80002b2:	3718      	adds	r7, #24
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	40021000 	.word	0x40021000
 80002bc:	48000800 	.word	0x48000800

080002c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002c0:	b480      	push	{r7}
 80002c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002c4:	b672      	cpsid	i
}
 80002c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002c8:	bf00      	nop
 80002ca:	e7fd      	b.n	80002c8 <Error_Handler+0x8>

080002cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002cc:	b480      	push	{r7}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000310 <HAL_MspInit+0x44>)
 80002d4:	699b      	ldr	r3, [r3, #24]
 80002d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000310 <HAL_MspInit+0x44>)
 80002d8:	f043 0301 	orr.w	r3, r3, #1
 80002dc:	6193      	str	r3, [r2, #24]
 80002de:	4b0c      	ldr	r3, [pc, #48]	@ (8000310 <HAL_MspInit+0x44>)
 80002e0:	699b      	ldr	r3, [r3, #24]
 80002e2:	f003 0301 	and.w	r3, r3, #1
 80002e6:	607b      	str	r3, [r7, #4]
 80002e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002ea:	4b09      	ldr	r3, [pc, #36]	@ (8000310 <HAL_MspInit+0x44>)
 80002ec:	69db      	ldr	r3, [r3, #28]
 80002ee:	4a08      	ldr	r2, [pc, #32]	@ (8000310 <HAL_MspInit+0x44>)
 80002f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80002f4:	61d3      	str	r3, [r2, #28]
 80002f6:	4b06      	ldr	r3, [pc, #24]	@ (8000310 <HAL_MspInit+0x44>)
 80002f8:	69db      	ldr	r3, [r3, #28]
 80002fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80002fe:	603b      	str	r3, [r7, #0]
 8000300:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000302:	bf00      	nop
 8000304:	370c      	adds	r7, #12
 8000306:	46bd      	mov	sp, r7
 8000308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop
 8000310:	40021000 	.word	0x40021000

08000314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000318:	bf00      	nop
 800031a:	e7fd      	b.n	8000318 <NMI_Handler+0x4>

0800031c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000320:	bf00      	nop
 8000322:	e7fd      	b.n	8000320 <HardFault_Handler+0x4>

08000324 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000328:	bf00      	nop
 800032a:	e7fd      	b.n	8000328 <MemManage_Handler+0x4>

0800032c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000330:	bf00      	nop
 8000332:	e7fd      	b.n	8000330 <BusFault_Handler+0x4>

08000334 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000338:	bf00      	nop
 800033a:	e7fd      	b.n	8000338 <UsageFault_Handler+0x4>

0800033c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000340:	bf00      	nop
 8000342:	46bd      	mov	sp, r7
 8000344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000348:	4770      	bx	lr

0800034a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800034a:	b480      	push	{r7}
 800034c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800034e:	bf00      	nop
 8000350:	46bd      	mov	sp, r7
 8000352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000356:	4770      	bx	lr

08000358 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800035c:	bf00      	nop
 800035e:	46bd      	mov	sp, r7
 8000360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000364:	4770      	bx	lr

08000366 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000366:	b580      	push	{r7, lr}
 8000368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800036a:	f000 f885 	bl	8000478 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800036e:	bf00      	nop
 8000370:	bd80      	pop	{r7, pc}
	...

08000374 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000378:	4b06      	ldr	r3, [pc, #24]	@ (8000394 <SystemInit+0x20>)
 800037a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800037e:	4a05      	ldr	r2, [pc, #20]	@ (8000394 <SystemInit+0x20>)
 8000380:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000384:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000388:	bf00      	nop
 800038a:	46bd      	mov	sp, r7
 800038c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000390:	4770      	bx	lr
 8000392:	bf00      	nop
 8000394:	e000ed00 	.word	0xe000ed00

08000398 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000398:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80003d0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800039c:	f7ff ffea 	bl	8000374 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003a0:	480c      	ldr	r0, [pc, #48]	@ (80003d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80003a2:	490d      	ldr	r1, [pc, #52]	@ (80003d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003a4:	4a0d      	ldr	r2, [pc, #52]	@ (80003dc <LoopForever+0xe>)
  movs r3, #0
 80003a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003a8:	e002      	b.n	80003b0 <LoopCopyDataInit>

080003aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003ae:	3304      	adds	r3, #4

080003b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003b4:	d3f9      	bcc.n	80003aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003b6:	4a0a      	ldr	r2, [pc, #40]	@ (80003e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003b8:	4c0a      	ldr	r4, [pc, #40]	@ (80003e4 <LoopForever+0x16>)
  movs r3, #0
 80003ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003bc:	e001      	b.n	80003c2 <LoopFillZerobss>

080003be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003c0:	3204      	adds	r2, #4

080003c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003c4:	d3fb      	bcc.n	80003be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80003c6:	f001 fced 	bl	8001da4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80003ca:	f7ff ff03 	bl	80001d4 <main>

080003ce <LoopForever>:

LoopForever:
    b LoopForever
 80003ce:	e7fe      	b.n	80003ce <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003d0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80003d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003d8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80003dc:	08001e3c 	.word	0x08001e3c
  ldr r2, =_sbss
 80003e0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80003e4:	2000002c 	.word	0x2000002c

080003e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80003e8:	e7fe      	b.n	80003e8 <ADC1_2_IRQHandler>
	...

080003ec <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003f0:	4b08      	ldr	r3, [pc, #32]	@ (8000414 <HAL_Init+0x28>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	4a07      	ldr	r2, [pc, #28]	@ (8000414 <HAL_Init+0x28>)
 80003f6:	f043 0310 	orr.w	r3, r3, #16
 80003fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003fc:	2003      	movs	r0, #3
 80003fe:	f000 f90d 	bl	800061c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000402:	200f      	movs	r0, #15
 8000404:	f000 f808 	bl	8000418 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000408:	f7ff ff60 	bl	80002cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800040c:	2300      	movs	r3, #0
}
 800040e:	4618      	mov	r0, r3
 8000410:	bd80      	pop	{r7, pc}
 8000412:	bf00      	nop
 8000414:	40022000 	.word	0x40022000

08000418 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000420:	4b12      	ldr	r3, [pc, #72]	@ (800046c <HAL_InitTick+0x54>)
 8000422:	681a      	ldr	r2, [r3, #0]
 8000424:	4b12      	ldr	r3, [pc, #72]	@ (8000470 <HAL_InitTick+0x58>)
 8000426:	781b      	ldrb	r3, [r3, #0]
 8000428:	4619      	mov	r1, r3
 800042a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800042e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000432:	fbb2 f3f3 	udiv	r3, r2, r3
 8000436:	4618      	mov	r0, r3
 8000438:	f000 f917 	bl	800066a <HAL_SYSTICK_Config>
 800043c:	4603      	mov	r3, r0
 800043e:	2b00      	cmp	r3, #0
 8000440:	d001      	beq.n	8000446 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000442:	2301      	movs	r3, #1
 8000444:	e00e      	b.n	8000464 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	2b0f      	cmp	r3, #15
 800044a:	d80a      	bhi.n	8000462 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800044c:	2200      	movs	r2, #0
 800044e:	6879      	ldr	r1, [r7, #4]
 8000450:	f04f 30ff 	mov.w	r0, #4294967295
 8000454:	f000 f8ed 	bl	8000632 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000458:	4a06      	ldr	r2, [pc, #24]	@ (8000474 <HAL_InitTick+0x5c>)
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800045e:	2300      	movs	r3, #0
 8000460:	e000      	b.n	8000464 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000462:	2301      	movs	r3, #1
}
 8000464:	4618      	mov	r0, r3
 8000466:	3708      	adds	r7, #8
 8000468:	46bd      	mov	sp, r7
 800046a:	bd80      	pop	{r7, pc}
 800046c:	20000000 	.word	0x20000000
 8000470:	20000008 	.word	0x20000008
 8000474:	20000004 	.word	0x20000004

08000478 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800047c:	4b06      	ldr	r3, [pc, #24]	@ (8000498 <HAL_IncTick+0x20>)
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	461a      	mov	r2, r3
 8000482:	4b06      	ldr	r3, [pc, #24]	@ (800049c <HAL_IncTick+0x24>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	4413      	add	r3, r2
 8000488:	4a04      	ldr	r2, [pc, #16]	@ (800049c <HAL_IncTick+0x24>)
 800048a:	6013      	str	r3, [r2, #0]
}
 800048c:	bf00      	nop
 800048e:	46bd      	mov	sp, r7
 8000490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000494:	4770      	bx	lr
 8000496:	bf00      	nop
 8000498:	20000008 	.word	0x20000008
 800049c:	20000028 	.word	0x20000028

080004a0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
  return uwTick;  
 80004a4:	4b03      	ldr	r3, [pc, #12]	@ (80004b4 <HAL_GetTick+0x14>)
 80004a6:	681b      	ldr	r3, [r3, #0]
}
 80004a8:	4618      	mov	r0, r3
 80004aa:	46bd      	mov	sp, r7
 80004ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop
 80004b4:	20000028 	.word	0x20000028

080004b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b085      	sub	sp, #20
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	f003 0307 	and.w	r3, r3, #7
 80004c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004c8:	4b0c      	ldr	r3, [pc, #48]	@ (80004fc <__NVIC_SetPriorityGrouping+0x44>)
 80004ca:	68db      	ldr	r3, [r3, #12]
 80004cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80004ce:	68ba      	ldr	r2, [r7, #8]
 80004d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80004d4:	4013      	ands	r3, r2
 80004d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80004d8:	68fb      	ldr	r3, [r7, #12]
 80004da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80004dc:	68bb      	ldr	r3, [r7, #8]
 80004de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80004e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80004e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80004ea:	4a04      	ldr	r2, [pc, #16]	@ (80004fc <__NVIC_SetPriorityGrouping+0x44>)
 80004ec:	68bb      	ldr	r3, [r7, #8]
 80004ee:	60d3      	str	r3, [r2, #12]
}
 80004f0:	bf00      	nop
 80004f2:	3714      	adds	r7, #20
 80004f4:	46bd      	mov	sp, r7
 80004f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fa:	4770      	bx	lr
 80004fc:	e000ed00 	.word	0xe000ed00

08000500 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000504:	4b04      	ldr	r3, [pc, #16]	@ (8000518 <__NVIC_GetPriorityGrouping+0x18>)
 8000506:	68db      	ldr	r3, [r3, #12]
 8000508:	0a1b      	lsrs	r3, r3, #8
 800050a:	f003 0307 	and.w	r3, r3, #7
}
 800050e:	4618      	mov	r0, r3
 8000510:	46bd      	mov	sp, r7
 8000512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000516:	4770      	bx	lr
 8000518:	e000ed00 	.word	0xe000ed00

0800051c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800051c:	b480      	push	{r7}
 800051e:	b083      	sub	sp, #12
 8000520:	af00      	add	r7, sp, #0
 8000522:	4603      	mov	r3, r0
 8000524:	6039      	str	r1, [r7, #0]
 8000526:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800052c:	2b00      	cmp	r3, #0
 800052e:	db0a      	blt.n	8000546 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	b2da      	uxtb	r2, r3
 8000534:	490c      	ldr	r1, [pc, #48]	@ (8000568 <__NVIC_SetPriority+0x4c>)
 8000536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800053a:	0112      	lsls	r2, r2, #4
 800053c:	b2d2      	uxtb	r2, r2
 800053e:	440b      	add	r3, r1
 8000540:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000544:	e00a      	b.n	800055c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	b2da      	uxtb	r2, r3
 800054a:	4908      	ldr	r1, [pc, #32]	@ (800056c <__NVIC_SetPriority+0x50>)
 800054c:	79fb      	ldrb	r3, [r7, #7]
 800054e:	f003 030f 	and.w	r3, r3, #15
 8000552:	3b04      	subs	r3, #4
 8000554:	0112      	lsls	r2, r2, #4
 8000556:	b2d2      	uxtb	r2, r2
 8000558:	440b      	add	r3, r1
 800055a:	761a      	strb	r2, [r3, #24]
}
 800055c:	bf00      	nop
 800055e:	370c      	adds	r7, #12
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr
 8000568:	e000e100 	.word	0xe000e100
 800056c:	e000ed00 	.word	0xe000ed00

08000570 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000570:	b480      	push	{r7}
 8000572:	b089      	sub	sp, #36	@ 0x24
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	f003 0307 	and.w	r3, r3, #7
 8000582:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000584:	69fb      	ldr	r3, [r7, #28]
 8000586:	f1c3 0307 	rsb	r3, r3, #7
 800058a:	2b04      	cmp	r3, #4
 800058c:	bf28      	it	cs
 800058e:	2304      	movcs	r3, #4
 8000590:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000592:	69fb      	ldr	r3, [r7, #28]
 8000594:	3304      	adds	r3, #4
 8000596:	2b06      	cmp	r3, #6
 8000598:	d902      	bls.n	80005a0 <NVIC_EncodePriority+0x30>
 800059a:	69fb      	ldr	r3, [r7, #28]
 800059c:	3b03      	subs	r3, #3
 800059e:	e000      	b.n	80005a2 <NVIC_EncodePriority+0x32>
 80005a0:	2300      	movs	r3, #0
 80005a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005a4:	f04f 32ff 	mov.w	r2, #4294967295
 80005a8:	69bb      	ldr	r3, [r7, #24]
 80005aa:	fa02 f303 	lsl.w	r3, r2, r3
 80005ae:	43da      	mvns	r2, r3
 80005b0:	68bb      	ldr	r3, [r7, #8]
 80005b2:	401a      	ands	r2, r3
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005b8:	f04f 31ff 	mov.w	r1, #4294967295
 80005bc:	697b      	ldr	r3, [r7, #20]
 80005be:	fa01 f303 	lsl.w	r3, r1, r3
 80005c2:	43d9      	mvns	r1, r3
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005c8:	4313      	orrs	r3, r2
         );
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	3724      	adds	r7, #36	@ 0x24
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
	...

080005d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	3b01      	subs	r3, #1
 80005e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80005e8:	d301      	bcc.n	80005ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80005ea:	2301      	movs	r3, #1
 80005ec:	e00f      	b.n	800060e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000618 <SysTick_Config+0x40>)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	3b01      	subs	r3, #1
 80005f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005f6:	210f      	movs	r1, #15
 80005f8:	f04f 30ff 	mov.w	r0, #4294967295
 80005fc:	f7ff ff8e 	bl	800051c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000600:	4b05      	ldr	r3, [pc, #20]	@ (8000618 <SysTick_Config+0x40>)
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000606:	4b04      	ldr	r3, [pc, #16]	@ (8000618 <SysTick_Config+0x40>)
 8000608:	2207      	movs	r2, #7
 800060a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800060c:	2300      	movs	r3, #0
}
 800060e:	4618      	mov	r0, r3
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	e000e010 	.word	0xe000e010

0800061c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000624:	6878      	ldr	r0, [r7, #4]
 8000626:	f7ff ff47 	bl	80004b8 <__NVIC_SetPriorityGrouping>
}
 800062a:	bf00      	nop
 800062c:	3708      	adds	r7, #8
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}

08000632 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000632:	b580      	push	{r7, lr}
 8000634:	b086      	sub	sp, #24
 8000636:	af00      	add	r7, sp, #0
 8000638:	4603      	mov	r3, r0
 800063a:	60b9      	str	r1, [r7, #8]
 800063c:	607a      	str	r2, [r7, #4]
 800063e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000640:	2300      	movs	r3, #0
 8000642:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000644:	f7ff ff5c 	bl	8000500 <__NVIC_GetPriorityGrouping>
 8000648:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800064a:	687a      	ldr	r2, [r7, #4]
 800064c:	68b9      	ldr	r1, [r7, #8]
 800064e:	6978      	ldr	r0, [r7, #20]
 8000650:	f7ff ff8e 	bl	8000570 <NVIC_EncodePriority>
 8000654:	4602      	mov	r2, r0
 8000656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800065a:	4611      	mov	r1, r2
 800065c:	4618      	mov	r0, r3
 800065e:	f7ff ff5d 	bl	800051c <__NVIC_SetPriority>
}
 8000662:	bf00      	nop
 8000664:	3718      	adds	r7, #24
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}

0800066a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800066a:	b580      	push	{r7, lr}
 800066c:	b082      	sub	sp, #8
 800066e:	af00      	add	r7, sp, #0
 8000670:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000672:	6878      	ldr	r0, [r7, #4]
 8000674:	f7ff ffb0 	bl	80005d8 <SysTick_Config>
 8000678:	4603      	mov	r3, r0
}
 800067a:	4618      	mov	r0, r3
 800067c:	3708      	adds	r7, #8
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
	...

08000684 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000684:	b480      	push	{r7}
 8000686:	b087      	sub	sp, #28
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800068e:	2300      	movs	r3, #0
 8000690:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000692:	e160      	b.n	8000956 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	681a      	ldr	r2, [r3, #0]
 8000698:	2101      	movs	r1, #1
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	fa01 f303 	lsl.w	r3, r1, r3
 80006a0:	4013      	ands	r3, r2
 80006a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	f000 8152 	beq.w	8000950 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	f003 0303 	and.w	r3, r3, #3
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	d005      	beq.n	80006c4 <HAL_GPIO_Init+0x40>
 80006b8:	683b      	ldr	r3, [r7, #0]
 80006ba:	685b      	ldr	r3, [r3, #4]
 80006bc:	f003 0303 	and.w	r3, r3, #3
 80006c0:	2b02      	cmp	r3, #2
 80006c2:	d130      	bne.n	8000726 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	689b      	ldr	r3, [r3, #8]
 80006c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80006ca:	697b      	ldr	r3, [r7, #20]
 80006cc:	005b      	lsls	r3, r3, #1
 80006ce:	2203      	movs	r2, #3
 80006d0:	fa02 f303 	lsl.w	r3, r2, r3
 80006d4:	43db      	mvns	r3, r3
 80006d6:	693a      	ldr	r2, [r7, #16]
 80006d8:	4013      	ands	r3, r2
 80006da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80006dc:	683b      	ldr	r3, [r7, #0]
 80006de:	68da      	ldr	r2, [r3, #12]
 80006e0:	697b      	ldr	r3, [r7, #20]
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	fa02 f303 	lsl.w	r3, r2, r3
 80006e8:	693a      	ldr	r2, [r7, #16]
 80006ea:	4313      	orrs	r3, r2
 80006ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	693a      	ldr	r2, [r7, #16]
 80006f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80006fa:	2201      	movs	r2, #1
 80006fc:	697b      	ldr	r3, [r7, #20]
 80006fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000702:	43db      	mvns	r3, r3
 8000704:	693a      	ldr	r2, [r7, #16]
 8000706:	4013      	ands	r3, r2
 8000708:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	685b      	ldr	r3, [r3, #4]
 800070e:	091b      	lsrs	r3, r3, #4
 8000710:	f003 0201 	and.w	r2, r3, #1
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	fa02 f303 	lsl.w	r3, r2, r3
 800071a:	693a      	ldr	r2, [r7, #16]
 800071c:	4313      	orrs	r3, r2
 800071e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	693a      	ldr	r2, [r7, #16]
 8000724:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	685b      	ldr	r3, [r3, #4]
 800072a:	f003 0303 	and.w	r3, r3, #3
 800072e:	2b03      	cmp	r3, #3
 8000730:	d017      	beq.n	8000762 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	68db      	ldr	r3, [r3, #12]
 8000736:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	005b      	lsls	r3, r3, #1
 800073c:	2203      	movs	r2, #3
 800073e:	fa02 f303 	lsl.w	r3, r2, r3
 8000742:	43db      	mvns	r3, r3
 8000744:	693a      	ldr	r2, [r7, #16]
 8000746:	4013      	ands	r3, r2
 8000748:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	689a      	ldr	r2, [r3, #8]
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	005b      	lsls	r3, r3, #1
 8000752:	fa02 f303 	lsl.w	r3, r2, r3
 8000756:	693a      	ldr	r2, [r7, #16]
 8000758:	4313      	orrs	r3, r2
 800075a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	693a      	ldr	r2, [r7, #16]
 8000760:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	685b      	ldr	r3, [r3, #4]
 8000766:	f003 0303 	and.w	r3, r3, #3
 800076a:	2b02      	cmp	r3, #2
 800076c:	d123      	bne.n	80007b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800076e:	697b      	ldr	r3, [r7, #20]
 8000770:	08da      	lsrs	r2, r3, #3
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	3208      	adds	r2, #8
 8000776:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800077a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	f003 0307 	and.w	r3, r3, #7
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	220f      	movs	r2, #15
 8000786:	fa02 f303 	lsl.w	r3, r2, r3
 800078a:	43db      	mvns	r3, r3
 800078c:	693a      	ldr	r2, [r7, #16]
 800078e:	4013      	ands	r3, r2
 8000790:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	691a      	ldr	r2, [r3, #16]
 8000796:	697b      	ldr	r3, [r7, #20]
 8000798:	f003 0307 	and.w	r3, r3, #7
 800079c:	009b      	lsls	r3, r3, #2
 800079e:	fa02 f303 	lsl.w	r3, r2, r3
 80007a2:	693a      	ldr	r2, [r7, #16]
 80007a4:	4313      	orrs	r3, r2
 80007a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80007a8:	697b      	ldr	r3, [r7, #20]
 80007aa:	08da      	lsrs	r2, r3, #3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	3208      	adds	r2, #8
 80007b0:	6939      	ldr	r1, [r7, #16]
 80007b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80007bc:	697b      	ldr	r3, [r7, #20]
 80007be:	005b      	lsls	r3, r3, #1
 80007c0:	2203      	movs	r2, #3
 80007c2:	fa02 f303 	lsl.w	r3, r2, r3
 80007c6:	43db      	mvns	r3, r3
 80007c8:	693a      	ldr	r2, [r7, #16]
 80007ca:	4013      	ands	r3, r2
 80007cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	685b      	ldr	r3, [r3, #4]
 80007d2:	f003 0203 	and.w	r2, r3, #3
 80007d6:	697b      	ldr	r3, [r7, #20]
 80007d8:	005b      	lsls	r3, r3, #1
 80007da:	fa02 f303 	lsl.w	r3, r2, r3
 80007de:	693a      	ldr	r2, [r7, #16]
 80007e0:	4313      	orrs	r3, r2
 80007e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	693a      	ldr	r2, [r7, #16]
 80007e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	685b      	ldr	r3, [r3, #4]
 80007ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	f000 80ac 	beq.w	8000950 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007f8:	4b5e      	ldr	r3, [pc, #376]	@ (8000974 <HAL_GPIO_Init+0x2f0>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	4a5d      	ldr	r2, [pc, #372]	@ (8000974 <HAL_GPIO_Init+0x2f0>)
 80007fe:	f043 0301 	orr.w	r3, r3, #1
 8000802:	6193      	str	r3, [r2, #24]
 8000804:	4b5b      	ldr	r3, [pc, #364]	@ (8000974 <HAL_GPIO_Init+0x2f0>)
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	f003 0301 	and.w	r3, r3, #1
 800080c:	60bb      	str	r3, [r7, #8]
 800080e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000810:	4a59      	ldr	r2, [pc, #356]	@ (8000978 <HAL_GPIO_Init+0x2f4>)
 8000812:	697b      	ldr	r3, [r7, #20]
 8000814:	089b      	lsrs	r3, r3, #2
 8000816:	3302      	adds	r3, #2
 8000818:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800081c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800081e:	697b      	ldr	r3, [r7, #20]
 8000820:	f003 0303 	and.w	r3, r3, #3
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	220f      	movs	r2, #15
 8000828:	fa02 f303 	lsl.w	r3, r2, r3
 800082c:	43db      	mvns	r3, r3
 800082e:	693a      	ldr	r2, [r7, #16]
 8000830:	4013      	ands	r3, r2
 8000832:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800083a:	d025      	beq.n	8000888 <HAL_GPIO_Init+0x204>
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	4a4f      	ldr	r2, [pc, #316]	@ (800097c <HAL_GPIO_Init+0x2f8>)
 8000840:	4293      	cmp	r3, r2
 8000842:	d01f      	beq.n	8000884 <HAL_GPIO_Init+0x200>
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	4a4e      	ldr	r2, [pc, #312]	@ (8000980 <HAL_GPIO_Init+0x2fc>)
 8000848:	4293      	cmp	r3, r2
 800084a:	d019      	beq.n	8000880 <HAL_GPIO_Init+0x1fc>
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	4a4d      	ldr	r2, [pc, #308]	@ (8000984 <HAL_GPIO_Init+0x300>)
 8000850:	4293      	cmp	r3, r2
 8000852:	d013      	beq.n	800087c <HAL_GPIO_Init+0x1f8>
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	4a4c      	ldr	r2, [pc, #304]	@ (8000988 <HAL_GPIO_Init+0x304>)
 8000858:	4293      	cmp	r3, r2
 800085a:	d00d      	beq.n	8000878 <HAL_GPIO_Init+0x1f4>
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	4a4b      	ldr	r2, [pc, #300]	@ (800098c <HAL_GPIO_Init+0x308>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d007      	beq.n	8000874 <HAL_GPIO_Init+0x1f0>
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	4a4a      	ldr	r2, [pc, #296]	@ (8000990 <HAL_GPIO_Init+0x30c>)
 8000868:	4293      	cmp	r3, r2
 800086a:	d101      	bne.n	8000870 <HAL_GPIO_Init+0x1ec>
 800086c:	2306      	movs	r3, #6
 800086e:	e00c      	b.n	800088a <HAL_GPIO_Init+0x206>
 8000870:	2307      	movs	r3, #7
 8000872:	e00a      	b.n	800088a <HAL_GPIO_Init+0x206>
 8000874:	2305      	movs	r3, #5
 8000876:	e008      	b.n	800088a <HAL_GPIO_Init+0x206>
 8000878:	2304      	movs	r3, #4
 800087a:	e006      	b.n	800088a <HAL_GPIO_Init+0x206>
 800087c:	2303      	movs	r3, #3
 800087e:	e004      	b.n	800088a <HAL_GPIO_Init+0x206>
 8000880:	2302      	movs	r3, #2
 8000882:	e002      	b.n	800088a <HAL_GPIO_Init+0x206>
 8000884:	2301      	movs	r3, #1
 8000886:	e000      	b.n	800088a <HAL_GPIO_Init+0x206>
 8000888:	2300      	movs	r3, #0
 800088a:	697a      	ldr	r2, [r7, #20]
 800088c:	f002 0203 	and.w	r2, r2, #3
 8000890:	0092      	lsls	r2, r2, #2
 8000892:	4093      	lsls	r3, r2
 8000894:	693a      	ldr	r2, [r7, #16]
 8000896:	4313      	orrs	r3, r2
 8000898:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800089a:	4937      	ldr	r1, [pc, #220]	@ (8000978 <HAL_GPIO_Init+0x2f4>)
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	089b      	lsrs	r3, r3, #2
 80008a0:	3302      	adds	r3, #2
 80008a2:	693a      	ldr	r2, [r7, #16]
 80008a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80008a8:	4b3a      	ldr	r3, [pc, #232]	@ (8000994 <HAL_GPIO_Init+0x310>)
 80008aa:	689b      	ldr	r3, [r3, #8]
 80008ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	43db      	mvns	r3, r3
 80008b2:	693a      	ldr	r2, [r7, #16]
 80008b4:	4013      	ands	r3, r2
 80008b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	685b      	ldr	r3, [r3, #4]
 80008bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d003      	beq.n	80008cc <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80008c4:	693a      	ldr	r2, [r7, #16]
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	4313      	orrs	r3, r2
 80008ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80008cc:	4a31      	ldr	r2, [pc, #196]	@ (8000994 <HAL_GPIO_Init+0x310>)
 80008ce:	693b      	ldr	r3, [r7, #16]
 80008d0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80008d2:	4b30      	ldr	r3, [pc, #192]	@ (8000994 <HAL_GPIO_Init+0x310>)
 80008d4:	68db      	ldr	r3, [r3, #12]
 80008d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	43db      	mvns	r3, r3
 80008dc:	693a      	ldr	r2, [r7, #16]
 80008de:	4013      	ands	r3, r2
 80008e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d003      	beq.n	80008f6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80008ee:	693a      	ldr	r2, [r7, #16]
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	4313      	orrs	r3, r2
 80008f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80008f6:	4a27      	ldr	r2, [pc, #156]	@ (8000994 <HAL_GPIO_Init+0x310>)
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80008fc:	4b25      	ldr	r3, [pc, #148]	@ (8000994 <HAL_GPIO_Init+0x310>)
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	43db      	mvns	r3, r3
 8000906:	693a      	ldr	r2, [r7, #16]
 8000908:	4013      	ands	r3, r2
 800090a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	685b      	ldr	r3, [r3, #4]
 8000910:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000914:	2b00      	cmp	r3, #0
 8000916:	d003      	beq.n	8000920 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000918:	693a      	ldr	r2, [r7, #16]
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	4313      	orrs	r3, r2
 800091e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000920:	4a1c      	ldr	r2, [pc, #112]	@ (8000994 <HAL_GPIO_Init+0x310>)
 8000922:	693b      	ldr	r3, [r7, #16]
 8000924:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000926:	4b1b      	ldr	r3, [pc, #108]	@ (8000994 <HAL_GPIO_Init+0x310>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	43db      	mvns	r3, r3
 8000930:	693a      	ldr	r2, [r7, #16]
 8000932:	4013      	ands	r3, r2
 8000934:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800093e:	2b00      	cmp	r3, #0
 8000940:	d003      	beq.n	800094a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000942:	693a      	ldr	r2, [r7, #16]
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	4313      	orrs	r3, r2
 8000948:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800094a:	4a12      	ldr	r2, [pc, #72]	@ (8000994 <HAL_GPIO_Init+0x310>)
 800094c:	693b      	ldr	r3, [r7, #16]
 800094e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	3301      	adds	r3, #1
 8000954:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	fa22 f303 	lsr.w	r3, r2, r3
 8000960:	2b00      	cmp	r3, #0
 8000962:	f47f ae97 	bne.w	8000694 <HAL_GPIO_Init+0x10>
  }
}
 8000966:	bf00      	nop
 8000968:	bf00      	nop
 800096a:	371c      	adds	r7, #28
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr
 8000974:	40021000 	.word	0x40021000
 8000978:	40010000 	.word	0x40010000
 800097c:	48000400 	.word	0x48000400
 8000980:	48000800 	.word	0x48000800
 8000984:	48000c00 	.word	0x48000c00
 8000988:	48001000 	.word	0x48001000
 800098c:	48001400 	.word	0x48001400
 8000990:	48001800 	.word	0x48001800
 8000994:	40010400 	.word	0x40010400

08000998 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
 80009a0:	460b      	mov	r3, r1
 80009a2:	807b      	strh	r3, [r7, #2]
 80009a4:	4613      	mov	r3, r2
 80009a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80009a8:	787b      	ldrb	r3, [r7, #1]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d003      	beq.n	80009b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80009ae:	887a      	ldrh	r2, [r7, #2]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80009b4:	e002      	b.n	80009bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80009b6:	887a      	ldrh	r2, [r7, #2]
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80009bc:	bf00      	nop
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr

080009c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80009d4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80009d8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80009da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80009de:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d102      	bne.n	80009ee <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80009e8:	2301      	movs	r3, #1
 80009ea:	f001 b80a 	b.w	8001a02 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80009f2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	f003 0301 	and.w	r3, r3, #1
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	f000 8161 	beq.w	8000cc6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000a04:	4bae      	ldr	r3, [pc, #696]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	f003 030c 	and.w	r3, r3, #12
 8000a0c:	2b04      	cmp	r3, #4
 8000a0e:	d00c      	beq.n	8000a2a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a10:	4bab      	ldr	r3, [pc, #684]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	f003 030c 	and.w	r3, r3, #12
 8000a18:	2b08      	cmp	r3, #8
 8000a1a:	d157      	bne.n	8000acc <HAL_RCC_OscConfig+0x104>
 8000a1c:	4ba8      	ldr	r3, [pc, #672]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000a1e:	685b      	ldr	r3, [r3, #4]
 8000a20:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8000a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a28:	d150      	bne.n	8000acc <HAL_RCC_OscConfig+0x104>
 8000a2a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a2e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a32:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000a36:	fa93 f3a3 	rbit	r3, r3
 8000a3a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000a3e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a42:	fab3 f383 	clz	r3, r3
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	2b3f      	cmp	r3, #63	@ 0x3f
 8000a4a:	d802      	bhi.n	8000a52 <HAL_RCC_OscConfig+0x8a>
 8000a4c:	4b9c      	ldr	r3, [pc, #624]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	e015      	b.n	8000a7e <HAL_RCC_OscConfig+0xb6>
 8000a52:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a56:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a5a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000a5e:	fa93 f3a3 	rbit	r3, r3
 8000a62:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8000a66:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a6a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000a6e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000a72:	fa93 f3a3 	rbit	r3, r3
 8000a76:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000a7a:	4b91      	ldr	r3, [pc, #580]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a7e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000a82:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8000a86:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8000a8a:	fa92 f2a2 	rbit	r2, r2
 8000a8e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8000a92:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000a96:	fab2 f282 	clz	r2, r2
 8000a9a:	b2d2      	uxtb	r2, r2
 8000a9c:	f042 0220 	orr.w	r2, r2, #32
 8000aa0:	b2d2      	uxtb	r2, r2
 8000aa2:	f002 021f 	and.w	r2, r2, #31
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	fa01 f202 	lsl.w	r2, r1, r2
 8000aac:	4013      	ands	r3, r2
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	f000 8108 	beq.w	8000cc4 <HAL_RCC_OscConfig+0x2fc>
 8000ab4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000ab8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	f040 80ff 	bne.w	8000cc4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	f000 bf9b 	b.w	8001a02 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000acc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000ad0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000adc:	d106      	bne.n	8000aec <HAL_RCC_OscConfig+0x124>
 8000ade:	4b78      	ldr	r3, [pc, #480]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a77      	ldr	r2, [pc, #476]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000ae4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ae8:	6013      	str	r3, [r2, #0]
 8000aea:	e036      	b.n	8000b5a <HAL_RCC_OscConfig+0x192>
 8000aec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000af0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d10c      	bne.n	8000b16 <HAL_RCC_OscConfig+0x14e>
 8000afc:	4b70      	ldr	r3, [pc, #448]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a6f      	ldr	r2, [pc, #444]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000b02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b06:	6013      	str	r3, [r2, #0]
 8000b08:	4b6d      	ldr	r3, [pc, #436]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a6c      	ldr	r2, [pc, #432]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000b0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b12:	6013      	str	r3, [r2, #0]
 8000b14:	e021      	b.n	8000b5a <HAL_RCC_OscConfig+0x192>
 8000b16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000b1a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000b26:	d10c      	bne.n	8000b42 <HAL_RCC_OscConfig+0x17a>
 8000b28:	4b65      	ldr	r3, [pc, #404]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a64      	ldr	r2, [pc, #400]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000b2e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b32:	6013      	str	r3, [r2, #0]
 8000b34:	4b62      	ldr	r3, [pc, #392]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a61      	ldr	r2, [pc, #388]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000b3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b3e:	6013      	str	r3, [r2, #0]
 8000b40:	e00b      	b.n	8000b5a <HAL_RCC_OscConfig+0x192>
 8000b42:	4b5f      	ldr	r3, [pc, #380]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a5e      	ldr	r2, [pc, #376]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000b48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b4c:	6013      	str	r3, [r2, #0]
 8000b4e:	4b5c      	ldr	r3, [pc, #368]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4a5b      	ldr	r2, [pc, #364]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000b54:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b58:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000b5e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d054      	beq.n	8000c14 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b6a:	f7ff fc99 	bl	80004a0 <HAL_GetTick>
 8000b6e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b72:	e00a      	b.n	8000b8a <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b74:	f7ff fc94 	bl	80004a0 <HAL_GetTick>
 8000b78:	4602      	mov	r2, r0
 8000b7a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000b7e:	1ad3      	subs	r3, r2, r3
 8000b80:	2b64      	cmp	r3, #100	@ 0x64
 8000b82:	d902      	bls.n	8000b8a <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8000b84:	2303      	movs	r3, #3
 8000b86:	f000 bf3c 	b.w	8001a02 <HAL_RCC_OscConfig+0x103a>
 8000b8a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b8e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b92:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000b96:	fa93 f3a3 	rbit	r3, r3
 8000b9a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8000b9e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ba2:	fab3 f383 	clz	r3, r3
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	2b3f      	cmp	r3, #63	@ 0x3f
 8000baa:	d802      	bhi.n	8000bb2 <HAL_RCC_OscConfig+0x1ea>
 8000bac:	4b44      	ldr	r3, [pc, #272]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	e015      	b.n	8000bde <HAL_RCC_OscConfig+0x216>
 8000bb2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000bb6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bba:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8000bbe:	fa93 f3a3 	rbit	r3, r3
 8000bc2:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8000bc6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000bca:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000bce:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000bd2:	fa93 f3a3 	rbit	r3, r3
 8000bd6:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000bda:	4b39      	ldr	r3, [pc, #228]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bde:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000be2:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8000be6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8000bea:	fa92 f2a2 	rbit	r2, r2
 8000bee:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8000bf2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000bf6:	fab2 f282 	clz	r2, r2
 8000bfa:	b2d2      	uxtb	r2, r2
 8000bfc:	f042 0220 	orr.w	r2, r2, #32
 8000c00:	b2d2      	uxtb	r2, r2
 8000c02:	f002 021f 	and.w	r2, r2, #31
 8000c06:	2101      	movs	r1, #1
 8000c08:	fa01 f202 	lsl.w	r2, r1, r2
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d0b0      	beq.n	8000b74 <HAL_RCC_OscConfig+0x1ac>
 8000c12:	e058      	b.n	8000cc6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c14:	f7ff fc44 	bl	80004a0 <HAL_GetTick>
 8000c18:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c1c:	e00a      	b.n	8000c34 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c1e:	f7ff fc3f 	bl	80004a0 <HAL_GetTick>
 8000c22:	4602      	mov	r2, r0
 8000c24:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	2b64      	cmp	r3, #100	@ 0x64
 8000c2c:	d902      	bls.n	8000c34 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	f000 bee7 	b.w	8001a02 <HAL_RCC_OscConfig+0x103a>
 8000c34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c38:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c3c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8000c40:	fa93 f3a3 	rbit	r3, r3
 8000c44:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8000c48:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c4c:	fab3 f383 	clz	r3, r3
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c54:	d802      	bhi.n	8000c5c <HAL_RCC_OscConfig+0x294>
 8000c56:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	e015      	b.n	8000c88 <HAL_RCC_OscConfig+0x2c0>
 8000c5c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c60:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c64:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8000c68:	fa93 f3a3 	rbit	r3, r3
 8000c6c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8000c70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c74:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000c78:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8000c7c:	fa93 f3a3 	rbit	r3, r3
 8000c80:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000c84:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc0 <HAL_RCC_OscConfig+0x2f8>)
 8000c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c88:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000c8c:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8000c90:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8000c94:	fa92 f2a2 	rbit	r2, r2
 8000c98:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8000c9c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000ca0:	fab2 f282 	clz	r2, r2
 8000ca4:	b2d2      	uxtb	r2, r2
 8000ca6:	f042 0220 	orr.w	r2, r2, #32
 8000caa:	b2d2      	uxtb	r2, r2
 8000cac:	f002 021f 	and.w	r2, r2, #31
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	fa01 f202 	lsl.w	r2, r1, r2
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d1b0      	bne.n	8000c1e <HAL_RCC_OscConfig+0x256>
 8000cbc:	e003      	b.n	8000cc6 <HAL_RCC_OscConfig+0x2fe>
 8000cbe:	bf00      	nop
 8000cc0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000cca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f003 0302 	and.w	r3, r3, #2
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	f000 816d 	beq.w	8000fb6 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000cdc:	4bcd      	ldr	r3, [pc, #820]	@ (8001014 <HAL_RCC_OscConfig+0x64c>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f003 030c 	and.w	r3, r3, #12
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d00c      	beq.n	8000d02 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000ce8:	4bca      	ldr	r3, [pc, #808]	@ (8001014 <HAL_RCC_OscConfig+0x64c>)
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f003 030c 	and.w	r3, r3, #12
 8000cf0:	2b08      	cmp	r3, #8
 8000cf2:	d16e      	bne.n	8000dd2 <HAL_RCC_OscConfig+0x40a>
 8000cf4:	4bc7      	ldr	r3, [pc, #796]	@ (8001014 <HAL_RCC_OscConfig+0x64c>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8000cfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000d00:	d167      	bne.n	8000dd2 <HAL_RCC_OscConfig+0x40a>
 8000d02:	2302      	movs	r3, #2
 8000d04:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d08:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8000d0c:	fa93 f3a3 	rbit	r3, r3
 8000d10:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8000d14:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d18:	fab3 f383 	clz	r3, r3
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d20:	d802      	bhi.n	8000d28 <HAL_RCC_OscConfig+0x360>
 8000d22:	4bbc      	ldr	r3, [pc, #752]	@ (8001014 <HAL_RCC_OscConfig+0x64c>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	e013      	b.n	8000d50 <HAL_RCC_OscConfig+0x388>
 8000d28:	2302      	movs	r3, #2
 8000d2a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d2e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8000d32:	fa93 f3a3 	rbit	r3, r3
 8000d36:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8000d40:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8000d44:	fa93 f3a3 	rbit	r3, r3
 8000d48:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8000d4c:	4bb1      	ldr	r3, [pc, #708]	@ (8001014 <HAL_RCC_OscConfig+0x64c>)
 8000d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d50:	2202      	movs	r2, #2
 8000d52:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8000d56:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8000d5a:	fa92 f2a2 	rbit	r2, r2
 8000d5e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8000d62:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8000d66:	fab2 f282 	clz	r2, r2
 8000d6a:	b2d2      	uxtb	r2, r2
 8000d6c:	f042 0220 	orr.w	r2, r2, #32
 8000d70:	b2d2      	uxtb	r2, r2
 8000d72:	f002 021f 	and.w	r2, r2, #31
 8000d76:	2101      	movs	r1, #1
 8000d78:	fa01 f202 	lsl.w	r2, r1, r2
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d00a      	beq.n	8000d98 <HAL_RCC_OscConfig+0x3d0>
 8000d82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000d86:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	68db      	ldr	r3, [r3, #12]
 8000d8e:	2b01      	cmp	r3, #1
 8000d90:	d002      	beq.n	8000d98 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8000d92:	2301      	movs	r3, #1
 8000d94:	f000 be35 	b.w	8001a02 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d98:	4b9e      	ldr	r3, [pc, #632]	@ (8001014 <HAL_RCC_OscConfig+0x64c>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000da0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000da4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	691b      	ldr	r3, [r3, #16]
 8000dac:	21f8      	movs	r1, #248	@ 0xf8
 8000dae:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db2:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8000db6:	fa91 f1a1 	rbit	r1, r1
 8000dba:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8000dbe:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8000dc2:	fab1 f181 	clz	r1, r1
 8000dc6:	b2c9      	uxtb	r1, r1
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	4992      	ldr	r1, [pc, #584]	@ (8001014 <HAL_RCC_OscConfig+0x64c>)
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dd0:	e0f1      	b.n	8000fb6 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000dd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000dd6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	68db      	ldr	r3, [r3, #12]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	f000 8083 	beq.w	8000eea <HAL_RCC_OscConfig+0x522>
 8000de4:	2301      	movs	r3, #1
 8000de6:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dea:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8000dee:	fa93 f3a3 	rbit	r3, r3
 8000df2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8000df6:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000dfa:	fab3 f383 	clz	r3, r3
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000e04:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e10:	f7ff fb46 	bl	80004a0 <HAL_GetTick>
 8000e14:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e18:	e00a      	b.n	8000e30 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e1a:	f7ff fb41 	bl	80004a0 <HAL_GetTick>
 8000e1e:	4602      	mov	r2, r0
 8000e20:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	2b02      	cmp	r3, #2
 8000e28:	d902      	bls.n	8000e30 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	f000 bde9 	b.w	8001a02 <HAL_RCC_OscConfig+0x103a>
 8000e30:	2302      	movs	r3, #2
 8000e32:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e36:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8000e3a:	fa93 f3a3 	rbit	r3, r3
 8000e3e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8000e42:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e46:	fab3 f383 	clz	r3, r3
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e4e:	d802      	bhi.n	8000e56 <HAL_RCC_OscConfig+0x48e>
 8000e50:	4b70      	ldr	r3, [pc, #448]	@ (8001014 <HAL_RCC_OscConfig+0x64c>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	e013      	b.n	8000e7e <HAL_RCC_OscConfig+0x4b6>
 8000e56:	2302      	movs	r3, #2
 8000e58:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e5c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8000e60:	fa93 f3a3 	rbit	r3, r3
 8000e64:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8000e68:	2302      	movs	r3, #2
 8000e6a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8000e6e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8000e72:	fa93 f3a3 	rbit	r3, r3
 8000e76:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8000e7a:	4b66      	ldr	r3, [pc, #408]	@ (8001014 <HAL_RCC_OscConfig+0x64c>)
 8000e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e7e:	2202      	movs	r2, #2
 8000e80:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8000e84:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8000e88:	fa92 f2a2 	rbit	r2, r2
 8000e8c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8000e90:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8000e94:	fab2 f282 	clz	r2, r2
 8000e98:	b2d2      	uxtb	r2, r2
 8000e9a:	f042 0220 	orr.w	r2, r2, #32
 8000e9e:	b2d2      	uxtb	r2, r2
 8000ea0:	f002 021f 	and.w	r2, r2, #31
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eaa:	4013      	ands	r3, r2
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d0b4      	beq.n	8000e1a <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb0:	4b58      	ldr	r3, [pc, #352]	@ (8001014 <HAL_RCC_OscConfig+0x64c>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000eb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000ebc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	691b      	ldr	r3, [r3, #16]
 8000ec4:	21f8      	movs	r1, #248	@ 0xf8
 8000ec6:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eca:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8000ece:	fa91 f1a1 	rbit	r1, r1
 8000ed2:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8000ed6:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8000eda:	fab1 f181 	clz	r1, r1
 8000ede:	b2c9      	uxtb	r1, r1
 8000ee0:	408b      	lsls	r3, r1
 8000ee2:	494c      	ldr	r1, [pc, #304]	@ (8001014 <HAL_RCC_OscConfig+0x64c>)
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	600b      	str	r3, [r1, #0]
 8000ee8:	e065      	b.n	8000fb6 <HAL_RCC_OscConfig+0x5ee>
 8000eea:	2301      	movs	r3, #1
 8000eec:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ef0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000ef4:	fa93 f3a3 	rbit	r3, r3
 8000ef8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8000efc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f00:	fab3 f383 	clz	r3, r3
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000f0a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	461a      	mov	r2, r3
 8000f12:	2300      	movs	r3, #0
 8000f14:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f16:	f7ff fac3 	bl	80004a0 <HAL_GetTick>
 8000f1a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f1e:	e00a      	b.n	8000f36 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f20:	f7ff fabe 	bl	80004a0 <HAL_GetTick>
 8000f24:	4602      	mov	r2, r0
 8000f26:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000f2a:	1ad3      	subs	r3, r2, r3
 8000f2c:	2b02      	cmp	r3, #2
 8000f2e:	d902      	bls.n	8000f36 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8000f30:	2303      	movs	r3, #3
 8000f32:	f000 bd66 	b.w	8001a02 <HAL_RCC_OscConfig+0x103a>
 8000f36:	2302      	movs	r3, #2
 8000f38:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f3c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000f40:	fa93 f3a3 	rbit	r3, r3
 8000f44:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8000f48:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f4c:	fab3 f383 	clz	r3, r3
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f54:	d802      	bhi.n	8000f5c <HAL_RCC_OscConfig+0x594>
 8000f56:	4b2f      	ldr	r3, [pc, #188]	@ (8001014 <HAL_RCC_OscConfig+0x64c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	e013      	b.n	8000f84 <HAL_RCC_OscConfig+0x5bc>
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f62:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000f66:	fa93 f3a3 	rbit	r3, r3
 8000f6a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8000f6e:	2302      	movs	r3, #2
 8000f70:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8000f74:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000f78:	fa93 f3a3 	rbit	r3, r3
 8000f7c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000f80:	4b24      	ldr	r3, [pc, #144]	@ (8001014 <HAL_RCC_OscConfig+0x64c>)
 8000f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f84:	2202      	movs	r2, #2
 8000f86:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8000f8a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000f8e:	fa92 f2a2 	rbit	r2, r2
 8000f92:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8000f96:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8000f9a:	fab2 f282 	clz	r2, r2
 8000f9e:	b2d2      	uxtb	r2, r2
 8000fa0:	f042 0220 	orr.w	r2, r2, #32
 8000fa4:	b2d2      	uxtb	r2, r2
 8000fa6:	f002 021f 	and.w	r2, r2, #31
 8000faa:	2101      	movs	r1, #1
 8000fac:	fa01 f202 	lsl.w	r2, r1, r2
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1b4      	bne.n	8000f20 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fb6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000fba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f003 0308 	and.w	r3, r3, #8
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	f000 8119 	beq.w	80011fe <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fcc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000fd0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	695b      	ldr	r3, [r3, #20]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	f000 8082 	beq.w	80010e2 <HAL_RCC_OscConfig+0x71a>
 8000fde:	2301      	movs	r3, #1
 8000fe0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000fe8:	fa93 f3a3 	rbit	r3, r3
 8000fec:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8000ff0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ff4:	fab3 f383 	clz	r3, r3
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	4b06      	ldr	r3, [pc, #24]	@ (8001018 <HAL_RCC_OscConfig+0x650>)
 8000ffe:	4413      	add	r3, r2
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	461a      	mov	r2, r3
 8001004:	2301      	movs	r3, #1
 8001006:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001008:	f7ff fa4a 	bl	80004a0 <HAL_GetTick>
 800100c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001010:	e00f      	b.n	8001032 <HAL_RCC_OscConfig+0x66a>
 8001012:	bf00      	nop
 8001014:	40021000 	.word	0x40021000
 8001018:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800101c:	f7ff fa40 	bl	80004a0 <HAL_GetTick>
 8001020:	4602      	mov	r2, r0
 8001022:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	2b02      	cmp	r3, #2
 800102a:	d902      	bls.n	8001032 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	f000 bce8 	b.w	8001a02 <HAL_RCC_OscConfig+0x103a>
 8001032:	2302      	movs	r3, #2
 8001034:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001038:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800103c:	fa93 f2a3 	rbit	r2, r3
 8001040:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001044:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800104e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001052:	2202      	movs	r2, #2
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800105a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	fa93 f2a3 	rbit	r2, r3
 8001064:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001068:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001072:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001076:	2202      	movs	r2, #2
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800107e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	fa93 f2a3 	rbit	r2, r3
 8001088:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800108c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001090:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001092:	4bb0      	ldr	r3, [pc, #704]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 8001094:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001096:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800109a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800109e:	2102      	movs	r1, #2
 80010a0:	6019      	str	r1, [r3, #0]
 80010a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80010a6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	fa93 f1a3 	rbit	r1, r3
 80010b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80010b4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80010b8:	6019      	str	r1, [r3, #0]
  return result;
 80010ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80010be:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	fab3 f383 	clz	r3, r3
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	f003 031f 	and.w	r3, r3, #31
 80010d4:	2101      	movs	r1, #1
 80010d6:	fa01 f303 	lsl.w	r3, r1, r3
 80010da:	4013      	ands	r3, r2
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d09d      	beq.n	800101c <HAL_RCC_OscConfig+0x654>
 80010e0:	e08d      	b.n	80011fe <HAL_RCC_OscConfig+0x836>
 80010e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80010e6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80010ea:	2201      	movs	r2, #1
 80010ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80010f2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	fa93 f2a3 	rbit	r2, r3
 80010fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001100:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001104:	601a      	str	r2, [r3, #0]
  return result;
 8001106:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800110a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800110e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001110:	fab3 f383 	clz	r3, r3
 8001114:	b2db      	uxtb	r3, r3
 8001116:	461a      	mov	r2, r3
 8001118:	4b8f      	ldr	r3, [pc, #572]	@ (8001358 <HAL_RCC_OscConfig+0x990>)
 800111a:	4413      	add	r3, r2
 800111c:	009b      	lsls	r3, r3, #2
 800111e:	461a      	mov	r2, r3
 8001120:	2300      	movs	r3, #0
 8001122:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001124:	f7ff f9bc 	bl	80004a0 <HAL_GetTick>
 8001128:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800112c:	e00a      	b.n	8001144 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800112e:	f7ff f9b7 	bl	80004a0 <HAL_GetTick>
 8001132:	4602      	mov	r2, r0
 8001134:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	2b02      	cmp	r3, #2
 800113c:	d902      	bls.n	8001144 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 800113e:	2303      	movs	r3, #3
 8001140:	f000 bc5f 	b.w	8001a02 <HAL_RCC_OscConfig+0x103a>
 8001144:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001148:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800114c:	2202      	movs	r2, #2
 800114e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001150:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001154:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	fa93 f2a3 	rbit	r2, r3
 800115e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001162:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800116c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001170:	2202      	movs	r2, #2
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001178:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	fa93 f2a3 	rbit	r2, r3
 8001182:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001186:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001190:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001194:	2202      	movs	r2, #2
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800119c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	fa93 f2a3 	rbit	r2, r3
 80011a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011aa:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80011ae:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011b0:	4b68      	ldr	r3, [pc, #416]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 80011b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011b8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80011bc:	2102      	movs	r1, #2
 80011be:	6019      	str	r1, [r3, #0]
 80011c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011c4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	fa93 f1a3 	rbit	r1, r3
 80011ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011d2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80011d6:	6019      	str	r1, [r3, #0]
  return result;
 80011d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011dc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	fab3 f383 	clz	r3, r3
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	f003 031f 	and.w	r3, r3, #31
 80011f2:	2101      	movs	r1, #1
 80011f4:	fa01 f303 	lsl.w	r3, r1, r3
 80011f8:	4013      	ands	r3, r2
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d197      	bne.n	800112e <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001202:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 0304 	and.w	r3, r3, #4
 800120e:	2b00      	cmp	r3, #0
 8001210:	f000 819c 	beq.w	800154c <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001214:	2300      	movs	r3, #0
 8001216:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800121a:	4b4e      	ldr	r3, [pc, #312]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d116      	bne.n	8001254 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001226:	4b4b      	ldr	r3, [pc, #300]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 8001228:	69db      	ldr	r3, [r3, #28]
 800122a:	4a4a      	ldr	r2, [pc, #296]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 800122c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001230:	61d3      	str	r3, [r2, #28]
 8001232:	4b48      	ldr	r3, [pc, #288]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 8001234:	69db      	ldr	r3, [r3, #28]
 8001236:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800123a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800123e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001248:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800124c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800124e:	2301      	movs	r3, #1
 8001250:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001254:	4b41      	ldr	r3, [pc, #260]	@ (800135c <HAL_RCC_OscConfig+0x994>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800125c:	2b00      	cmp	r3, #0
 800125e:	d11a      	bne.n	8001296 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001260:	4b3e      	ldr	r3, [pc, #248]	@ (800135c <HAL_RCC_OscConfig+0x994>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a3d      	ldr	r2, [pc, #244]	@ (800135c <HAL_RCC_OscConfig+0x994>)
 8001266:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800126a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800126c:	f7ff f918 	bl	80004a0 <HAL_GetTick>
 8001270:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001274:	e009      	b.n	800128a <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001276:	f7ff f913 	bl	80004a0 <HAL_GetTick>
 800127a:	4602      	mov	r2, r0
 800127c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	2b64      	cmp	r3, #100	@ 0x64
 8001284:	d901      	bls.n	800128a <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8001286:	2303      	movs	r3, #3
 8001288:	e3bb      	b.n	8001a02 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800128a:	4b34      	ldr	r3, [pc, #208]	@ (800135c <HAL_RCC_OscConfig+0x994>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001292:	2b00      	cmp	r3, #0
 8001294:	d0ef      	beq.n	8001276 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001296:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800129a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d106      	bne.n	80012b4 <HAL_RCC_OscConfig+0x8ec>
 80012a6:	4b2b      	ldr	r3, [pc, #172]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 80012a8:	6a1b      	ldr	r3, [r3, #32]
 80012aa:	4a2a      	ldr	r2, [pc, #168]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 80012ac:	f043 0301 	orr.w	r3, r3, #1
 80012b0:	6213      	str	r3, [r2, #32]
 80012b2:	e035      	b.n	8001320 <HAL_RCC_OscConfig+0x958>
 80012b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012b8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d10c      	bne.n	80012de <HAL_RCC_OscConfig+0x916>
 80012c4:	4b23      	ldr	r3, [pc, #140]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 80012c6:	6a1b      	ldr	r3, [r3, #32]
 80012c8:	4a22      	ldr	r2, [pc, #136]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 80012ca:	f023 0301 	bic.w	r3, r3, #1
 80012ce:	6213      	str	r3, [r2, #32]
 80012d0:	4b20      	ldr	r3, [pc, #128]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 80012d2:	6a1b      	ldr	r3, [r3, #32]
 80012d4:	4a1f      	ldr	r2, [pc, #124]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 80012d6:	f023 0304 	bic.w	r3, r3, #4
 80012da:	6213      	str	r3, [r2, #32]
 80012dc:	e020      	b.n	8001320 <HAL_RCC_OscConfig+0x958>
 80012de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012e2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	2b05      	cmp	r3, #5
 80012ec:	d10c      	bne.n	8001308 <HAL_RCC_OscConfig+0x940>
 80012ee:	4b19      	ldr	r3, [pc, #100]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 80012f0:	6a1b      	ldr	r3, [r3, #32]
 80012f2:	4a18      	ldr	r2, [pc, #96]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 80012f4:	f043 0304 	orr.w	r3, r3, #4
 80012f8:	6213      	str	r3, [r2, #32]
 80012fa:	4b16      	ldr	r3, [pc, #88]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 80012fc:	6a1b      	ldr	r3, [r3, #32]
 80012fe:	4a15      	ldr	r2, [pc, #84]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 8001300:	f043 0301 	orr.w	r3, r3, #1
 8001304:	6213      	str	r3, [r2, #32]
 8001306:	e00b      	b.n	8001320 <HAL_RCC_OscConfig+0x958>
 8001308:	4b12      	ldr	r3, [pc, #72]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 800130a:	6a1b      	ldr	r3, [r3, #32]
 800130c:	4a11      	ldr	r2, [pc, #68]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 800130e:	f023 0301 	bic.w	r3, r3, #1
 8001312:	6213      	str	r3, [r2, #32]
 8001314:	4b0f      	ldr	r3, [pc, #60]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 8001316:	6a1b      	ldr	r3, [r3, #32]
 8001318:	4a0e      	ldr	r2, [pc, #56]	@ (8001354 <HAL_RCC_OscConfig+0x98c>)
 800131a:	f023 0304 	bic.w	r3, r3, #4
 800131e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001320:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001324:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	2b00      	cmp	r3, #0
 800132e:	f000 8085 	beq.w	800143c <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001332:	f7ff f8b5 	bl	80004a0 <HAL_GetTick>
 8001336:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800133a:	e011      	b.n	8001360 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800133c:	f7ff f8b0 	bl	80004a0 <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	f241 3288 	movw	r2, #5000	@ 0x1388
 800134c:	4293      	cmp	r3, r2
 800134e:	d907      	bls.n	8001360 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8001350:	2303      	movs	r3, #3
 8001352:	e356      	b.n	8001a02 <HAL_RCC_OscConfig+0x103a>
 8001354:	40021000 	.word	0x40021000
 8001358:	10908120 	.word	0x10908120
 800135c:	40007000 	.word	0x40007000
 8001360:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001364:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001368:	2202      	movs	r2, #2
 800136a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800136c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001370:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	fa93 f2a3 	rbit	r2, r3
 800137a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800137e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001388:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800138c:	2202      	movs	r2, #2
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001394:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	fa93 f2a3 	rbit	r2, r3
 800139e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013a2:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80013a6:	601a      	str	r2, [r3, #0]
  return result;
 80013a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013ac:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80013b0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013b2:	fab3 f383 	clz	r3, r3
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d102      	bne.n	80013c8 <HAL_RCC_OscConfig+0xa00>
 80013c2:	4b98      	ldr	r3, [pc, #608]	@ (8001624 <HAL_RCC_OscConfig+0xc5c>)
 80013c4:	6a1b      	ldr	r3, [r3, #32]
 80013c6:	e013      	b.n	80013f0 <HAL_RCC_OscConfig+0xa28>
 80013c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013cc:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80013d0:	2202      	movs	r2, #2
 80013d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013d8:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	fa93 f2a3 	rbit	r2, r3
 80013e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013e6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	4b8d      	ldr	r3, [pc, #564]	@ (8001624 <HAL_RCC_OscConfig+0xc5c>)
 80013ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013f0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80013f4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80013f8:	2102      	movs	r1, #2
 80013fa:	6011      	str	r1, [r2, #0]
 80013fc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001400:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001404:	6812      	ldr	r2, [r2, #0]
 8001406:	fa92 f1a2 	rbit	r1, r2
 800140a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800140e:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001412:	6011      	str	r1, [r2, #0]
  return result;
 8001414:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001418:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800141c:	6812      	ldr	r2, [r2, #0]
 800141e:	fab2 f282 	clz	r2, r2
 8001422:	b2d2      	uxtb	r2, r2
 8001424:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001428:	b2d2      	uxtb	r2, r2
 800142a:	f002 021f 	and.w	r2, r2, #31
 800142e:	2101      	movs	r1, #1
 8001430:	fa01 f202 	lsl.w	r2, r1, r2
 8001434:	4013      	ands	r3, r2
 8001436:	2b00      	cmp	r3, #0
 8001438:	d080      	beq.n	800133c <HAL_RCC_OscConfig+0x974>
 800143a:	e07d      	b.n	8001538 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800143c:	f7ff f830 	bl	80004a0 <HAL_GetTick>
 8001440:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001444:	e00b      	b.n	800145e <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001446:	f7ff f82b 	bl	80004a0 <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001456:	4293      	cmp	r3, r2
 8001458:	d901      	bls.n	800145e <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e2d1      	b.n	8001a02 <HAL_RCC_OscConfig+0x103a>
 800145e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001462:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001466:	2202      	movs	r2, #2
 8001468:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800146a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800146e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	fa93 f2a3 	rbit	r2, r3
 8001478:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800147c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001486:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800148a:	2202      	movs	r2, #2
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001492:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	fa93 f2a3 	rbit	r2, r3
 800149c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014a0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80014a4:	601a      	str	r2, [r3, #0]
  return result;
 80014a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014aa:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80014ae:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014b0:	fab3 f383 	clz	r3, r3
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d102      	bne.n	80014c6 <HAL_RCC_OscConfig+0xafe>
 80014c0:	4b58      	ldr	r3, [pc, #352]	@ (8001624 <HAL_RCC_OscConfig+0xc5c>)
 80014c2:	6a1b      	ldr	r3, [r3, #32]
 80014c4:	e013      	b.n	80014ee <HAL_RCC_OscConfig+0xb26>
 80014c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014ca:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80014ce:	2202      	movs	r2, #2
 80014d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014d6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	fa93 f2a3 	rbit	r2, r3
 80014e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014e4:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	4b4e      	ldr	r3, [pc, #312]	@ (8001624 <HAL_RCC_OscConfig+0xc5c>)
 80014ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ee:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80014f2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80014f6:	2102      	movs	r1, #2
 80014f8:	6011      	str	r1, [r2, #0]
 80014fa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80014fe:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001502:	6812      	ldr	r2, [r2, #0]
 8001504:	fa92 f1a2 	rbit	r1, r2
 8001508:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800150c:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001510:	6011      	str	r1, [r2, #0]
  return result;
 8001512:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001516:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800151a:	6812      	ldr	r2, [r2, #0]
 800151c:	fab2 f282 	clz	r2, r2
 8001520:	b2d2      	uxtb	r2, r2
 8001522:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001526:	b2d2      	uxtb	r2, r2
 8001528:	f002 021f 	and.w	r2, r2, #31
 800152c:	2101      	movs	r1, #1
 800152e:	fa01 f202 	lsl.w	r2, r1, r2
 8001532:	4013      	ands	r3, r2
 8001534:	2b00      	cmp	r3, #0
 8001536:	d186      	bne.n	8001446 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001538:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 800153c:	2b01      	cmp	r3, #1
 800153e:	d105      	bne.n	800154c <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001540:	4b38      	ldr	r3, [pc, #224]	@ (8001624 <HAL_RCC_OscConfig+0xc5c>)
 8001542:	69db      	ldr	r3, [r3, #28]
 8001544:	4a37      	ldr	r2, [pc, #220]	@ (8001624 <HAL_RCC_OscConfig+0xc5c>)
 8001546:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800154a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800154c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001550:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	699b      	ldr	r3, [r3, #24]
 8001558:	2b00      	cmp	r3, #0
 800155a:	f000 8251 	beq.w	8001a00 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800155e:	4b31      	ldr	r3, [pc, #196]	@ (8001624 <HAL_RCC_OscConfig+0xc5c>)
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f003 030c 	and.w	r3, r3, #12
 8001566:	2b08      	cmp	r3, #8
 8001568:	f000 820f 	beq.w	800198a <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800156c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001570:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	699b      	ldr	r3, [r3, #24]
 8001578:	2b02      	cmp	r3, #2
 800157a:	f040 8165 	bne.w	8001848 <HAL_RCC_OscConfig+0xe80>
 800157e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001582:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001586:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800158a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800158c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001590:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	fa93 f2a3 	rbit	r2, r3
 800159a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800159e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80015a2:	601a      	str	r2, [r3, #0]
  return result;
 80015a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015a8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80015ac:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ae:	fab3 f383 	clz	r3, r3
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80015b8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	461a      	mov	r2, r3
 80015c0:	2300      	movs	r3, #0
 80015c2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c4:	f7fe ff6c 	bl	80004a0 <HAL_GetTick>
 80015c8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015cc:	e009      	b.n	80015e2 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015ce:	f7fe ff67 	bl	80004a0 <HAL_GetTick>
 80015d2:	4602      	mov	r2, r0
 80015d4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e20f      	b.n	8001a02 <HAL_RCC_OscConfig+0x103a>
 80015e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015e6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80015ea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80015ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015f4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	fa93 f2a3 	rbit	r2, r3
 80015fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001602:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001606:	601a      	str	r2, [r3, #0]
  return result;
 8001608:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800160c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001610:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001612:	fab3 f383 	clz	r3, r3
 8001616:	b2db      	uxtb	r3, r3
 8001618:	2b3f      	cmp	r3, #63	@ 0x3f
 800161a:	d805      	bhi.n	8001628 <HAL_RCC_OscConfig+0xc60>
 800161c:	4b01      	ldr	r3, [pc, #4]	@ (8001624 <HAL_RCC_OscConfig+0xc5c>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	e02a      	b.n	8001678 <HAL_RCC_OscConfig+0xcb0>
 8001622:	bf00      	nop
 8001624:	40021000 	.word	0x40021000
 8001628:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800162c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001630:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001634:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001636:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800163a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	fa93 f2a3 	rbit	r2, r3
 8001644:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001648:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001652:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001656:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001660:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	fa93 f2a3 	rbit	r2, r3
 800166a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800166e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	4bca      	ldr	r3, [pc, #808]	@ (80019a0 <HAL_RCC_OscConfig+0xfd8>)
 8001676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001678:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800167c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001680:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001684:	6011      	str	r1, [r2, #0]
 8001686:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800168a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800168e:	6812      	ldr	r2, [r2, #0]
 8001690:	fa92 f1a2 	rbit	r1, r2
 8001694:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001698:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800169c:	6011      	str	r1, [r2, #0]
  return result;
 800169e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80016a2:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80016a6:	6812      	ldr	r2, [r2, #0]
 80016a8:	fab2 f282 	clz	r2, r2
 80016ac:	b2d2      	uxtb	r2, r2
 80016ae:	f042 0220 	orr.w	r2, r2, #32
 80016b2:	b2d2      	uxtb	r2, r2
 80016b4:	f002 021f 	and.w	r2, r2, #31
 80016b8:	2101      	movs	r1, #1
 80016ba:	fa01 f202 	lsl.w	r2, r1, r2
 80016be:	4013      	ands	r3, r2
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d184      	bne.n	80015ce <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016c4:	4bb6      	ldr	r3, [pc, #728]	@ (80019a0 <HAL_RCC_OscConfig+0xfd8>)
 80016c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016c8:	f023 020f 	bic.w	r2, r3, #15
 80016cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016d0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016d8:	49b1      	ldr	r1, [pc, #708]	@ (80019a0 <HAL_RCC_OscConfig+0xfd8>)
 80016da:	4313      	orrs	r3, r2
 80016dc:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80016de:	4bb0      	ldr	r3, [pc, #704]	@ (80019a0 <HAL_RCC_OscConfig+0xfd8>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 80016e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016ea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	6a19      	ldr	r1, [r3, #32]
 80016f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	430b      	orrs	r3, r1
 8001700:	49a7      	ldr	r1, [pc, #668]	@ (80019a0 <HAL_RCC_OscConfig+0xfd8>)
 8001702:	4313      	orrs	r3, r2
 8001704:	604b      	str	r3, [r1, #4]
 8001706:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800170a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800170e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001712:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001714:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001718:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	fa93 f2a3 	rbit	r2, r3
 8001722:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001726:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800172a:	601a      	str	r2, [r3, #0]
  return result;
 800172c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001730:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001734:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001736:	fab3 f383 	clz	r3, r3
 800173a:	b2db      	uxtb	r3, r3
 800173c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001740:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	461a      	mov	r2, r3
 8001748:	2301      	movs	r3, #1
 800174a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800174c:	f7fe fea8 	bl	80004a0 <HAL_GetTick>
 8001750:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001754:	e009      	b.n	800176a <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001756:	f7fe fea3 	bl	80004a0 <HAL_GetTick>
 800175a:	4602      	mov	r2, r0
 800175c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	2b02      	cmp	r3, #2
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e14b      	b.n	8001a02 <HAL_RCC_OscConfig+0x103a>
 800176a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800176e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001772:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001776:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001778:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800177c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	fa93 f2a3 	rbit	r2, r3
 8001786:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800178a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800178e:	601a      	str	r2, [r3, #0]
  return result;
 8001790:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001794:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001798:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800179a:	fab3 f383 	clz	r3, r3
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2b3f      	cmp	r3, #63	@ 0x3f
 80017a2:	d802      	bhi.n	80017aa <HAL_RCC_OscConfig+0xde2>
 80017a4:	4b7e      	ldr	r3, [pc, #504]	@ (80019a0 <HAL_RCC_OscConfig+0xfd8>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	e027      	b.n	80017fa <HAL_RCC_OscConfig+0xe32>
 80017aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017ae:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80017b2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80017b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017bc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	fa93 f2a3 	rbit	r2, r3
 80017c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017ca:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017d4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80017d8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017e2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	fa93 f2a3 	rbit	r2, r3
 80017ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017f0:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	4b6a      	ldr	r3, [pc, #424]	@ (80019a0 <HAL_RCC_OscConfig+0xfd8>)
 80017f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017fa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80017fe:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001802:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001806:	6011      	str	r1, [r2, #0]
 8001808:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800180c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001810:	6812      	ldr	r2, [r2, #0]
 8001812:	fa92 f1a2 	rbit	r1, r2
 8001816:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800181a:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 800181e:	6011      	str	r1, [r2, #0]
  return result;
 8001820:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001824:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001828:	6812      	ldr	r2, [r2, #0]
 800182a:	fab2 f282 	clz	r2, r2
 800182e:	b2d2      	uxtb	r2, r2
 8001830:	f042 0220 	orr.w	r2, r2, #32
 8001834:	b2d2      	uxtb	r2, r2
 8001836:	f002 021f 	and.w	r2, r2, #31
 800183a:	2101      	movs	r1, #1
 800183c:	fa01 f202 	lsl.w	r2, r1, r2
 8001840:	4013      	ands	r3, r2
 8001842:	2b00      	cmp	r3, #0
 8001844:	d087      	beq.n	8001756 <HAL_RCC_OscConfig+0xd8e>
 8001846:	e0db      	b.n	8001a00 <HAL_RCC_OscConfig+0x1038>
 8001848:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800184c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001850:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001854:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001856:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800185a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	fa93 f2a3 	rbit	r2, r3
 8001864:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001868:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800186c:	601a      	str	r2, [r3, #0]
  return result;
 800186e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001872:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001876:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001878:	fab3 f383 	clz	r3, r3
 800187c:	b2db      	uxtb	r3, r3
 800187e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001882:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	461a      	mov	r2, r3
 800188a:	2300      	movs	r3, #0
 800188c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800188e:	f7fe fe07 	bl	80004a0 <HAL_GetTick>
 8001892:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001896:	e009      	b.n	80018ac <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001898:	f7fe fe02 	bl	80004a0 <HAL_GetTick>
 800189c:	4602      	mov	r2, r0
 800189e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d901      	bls.n	80018ac <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 80018a8:	2303      	movs	r3, #3
 80018aa:	e0aa      	b.n	8001a02 <HAL_RCC_OscConfig+0x103a>
 80018ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018b0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80018b4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80018b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018be:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	fa93 f2a3 	rbit	r2, r3
 80018c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018cc:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80018d0:	601a      	str	r2, [r3, #0]
  return result;
 80018d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018d6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80018da:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018dc:	fab3 f383 	clz	r3, r3
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	2b3f      	cmp	r3, #63	@ 0x3f
 80018e4:	d802      	bhi.n	80018ec <HAL_RCC_OscConfig+0xf24>
 80018e6:	4b2e      	ldr	r3, [pc, #184]	@ (80019a0 <HAL_RCC_OscConfig+0xfd8>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	e027      	b.n	800193c <HAL_RCC_OscConfig+0xf74>
 80018ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018f0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80018f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80018f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018fe:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	fa93 f2a3 	rbit	r2, r3
 8001908:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800190c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001916:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800191a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800191e:	601a      	str	r2, [r3, #0]
 8001920:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001924:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	fa93 f2a3 	rbit	r2, r3
 800192e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001932:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	4b19      	ldr	r3, [pc, #100]	@ (80019a0 <HAL_RCC_OscConfig+0xfd8>)
 800193a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800193c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001940:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001944:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001948:	6011      	str	r1, [r2, #0]
 800194a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800194e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001952:	6812      	ldr	r2, [r2, #0]
 8001954:	fa92 f1a2 	rbit	r1, r2
 8001958:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800195c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001960:	6011      	str	r1, [r2, #0]
  return result;
 8001962:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001966:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800196a:	6812      	ldr	r2, [r2, #0]
 800196c:	fab2 f282 	clz	r2, r2
 8001970:	b2d2      	uxtb	r2, r2
 8001972:	f042 0220 	orr.w	r2, r2, #32
 8001976:	b2d2      	uxtb	r2, r2
 8001978:	f002 021f 	and.w	r2, r2, #31
 800197c:	2101      	movs	r1, #1
 800197e:	fa01 f202 	lsl.w	r2, r1, r2
 8001982:	4013      	ands	r3, r2
 8001984:	2b00      	cmp	r3, #0
 8001986:	d187      	bne.n	8001898 <HAL_RCC_OscConfig+0xed0>
 8001988:	e03a      	b.n	8001a00 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800198a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800198e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	699b      	ldr	r3, [r3, #24]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d104      	bne.n	80019a4 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e031      	b.n	8001a02 <HAL_RCC_OscConfig+0x103a>
 800199e:	bf00      	nop
 80019a0:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80019a4:	4b19      	ldr	r3, [pc, #100]	@ (8001a0c <HAL_RCC_OscConfig+0x1044>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80019ac:	4b17      	ldr	r3, [pc, #92]	@ (8001a0c <HAL_RCC_OscConfig+0x1044>)
 80019ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80019b4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80019b8:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 80019bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019c0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	69db      	ldr	r3, [r3, #28]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d117      	bne.n	80019fc <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80019cc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80019d0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80019d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019d8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d10b      	bne.n	80019fc <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80019e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80019e8:	f003 020f 	and.w	r2, r3, #15
 80019ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019f0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d001      	beq.n	8001a00 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e000      	b.n	8001a02 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40021000 	.word	0x40021000

08001a10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b09e      	sub	sp, #120	@ 0x78
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d101      	bne.n	8001a28 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e154      	b.n	8001cd2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a28:	4b89      	ldr	r3, [pc, #548]	@ (8001c50 <HAL_RCC_ClockConfig+0x240>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0307 	and.w	r3, r3, #7
 8001a30:	683a      	ldr	r2, [r7, #0]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d910      	bls.n	8001a58 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a36:	4b86      	ldr	r3, [pc, #536]	@ (8001c50 <HAL_RCC_ClockConfig+0x240>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f023 0207 	bic.w	r2, r3, #7
 8001a3e:	4984      	ldr	r1, [pc, #528]	@ (8001c50 <HAL_RCC_ClockConfig+0x240>)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	4313      	orrs	r3, r2
 8001a44:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a46:	4b82      	ldr	r3, [pc, #520]	@ (8001c50 <HAL_RCC_ClockConfig+0x240>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0307 	and.w	r3, r3, #7
 8001a4e:	683a      	ldr	r2, [r7, #0]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d001      	beq.n	8001a58 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e13c      	b.n	8001cd2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0302 	and.w	r3, r3, #2
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d008      	beq.n	8001a76 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a64:	4b7b      	ldr	r3, [pc, #492]	@ (8001c54 <HAL_RCC_ClockConfig+0x244>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	4978      	ldr	r1, [pc, #480]	@ (8001c54 <HAL_RCC_ClockConfig+0x244>)
 8001a72:	4313      	orrs	r3, r2
 8001a74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0301 	and.w	r3, r3, #1
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f000 80cd 	beq.w	8001c1e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d137      	bne.n	8001afc <HAL_RCC_ClockConfig+0xec>
 8001a8c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a90:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001a94:	fa93 f3a3 	rbit	r3, r3
 8001a98:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001a9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a9c:	fab3 f383 	clz	r3, r3
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001aa4:	d802      	bhi.n	8001aac <HAL_RCC_ClockConfig+0x9c>
 8001aa6:	4b6b      	ldr	r3, [pc, #428]	@ (8001c54 <HAL_RCC_ClockConfig+0x244>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	e00f      	b.n	8001acc <HAL_RCC_ClockConfig+0xbc>
 8001aac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ab0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ab4:	fa93 f3a3 	rbit	r3, r3
 8001ab8:	667b      	str	r3, [r7, #100]	@ 0x64
 8001aba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001abe:	663b      	str	r3, [r7, #96]	@ 0x60
 8001ac0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001ac2:	fa93 f3a3 	rbit	r3, r3
 8001ac6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001ac8:	4b62      	ldr	r3, [pc, #392]	@ (8001c54 <HAL_RCC_ClockConfig+0x244>)
 8001aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001acc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ad0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001ad2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001ad4:	fa92 f2a2 	rbit	r2, r2
 8001ad8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001ada:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001adc:	fab2 f282 	clz	r2, r2
 8001ae0:	b2d2      	uxtb	r2, r2
 8001ae2:	f042 0220 	orr.w	r2, r2, #32
 8001ae6:	b2d2      	uxtb	r2, r2
 8001ae8:	f002 021f 	and.w	r2, r2, #31
 8001aec:	2101      	movs	r1, #1
 8001aee:	fa01 f202 	lsl.w	r2, r1, r2
 8001af2:	4013      	ands	r3, r2
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d171      	bne.n	8001bdc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e0ea      	b.n	8001cd2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d137      	bne.n	8001b74 <HAL_RCC_ClockConfig+0x164>
 8001b04:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b08:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001b0c:	fa93 f3a3 	rbit	r3, r3
 8001b10:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001b12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b14:	fab3 f383 	clz	r3, r3
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b1c:	d802      	bhi.n	8001b24 <HAL_RCC_ClockConfig+0x114>
 8001b1e:	4b4d      	ldr	r3, [pc, #308]	@ (8001c54 <HAL_RCC_ClockConfig+0x244>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	e00f      	b.n	8001b44 <HAL_RCC_ClockConfig+0x134>
 8001b24:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b28:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b2c:	fa93 f3a3 	rbit	r3, r3
 8001b30:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b36:	643b      	str	r3, [r7, #64]	@ 0x40
 8001b38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b3a:	fa93 f3a3 	rbit	r3, r3
 8001b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b40:	4b44      	ldr	r3, [pc, #272]	@ (8001c54 <HAL_RCC_ClockConfig+0x244>)
 8001b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b44:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b48:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001b4a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001b4c:	fa92 f2a2 	rbit	r2, r2
 8001b50:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001b52:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001b54:	fab2 f282 	clz	r2, r2
 8001b58:	b2d2      	uxtb	r2, r2
 8001b5a:	f042 0220 	orr.w	r2, r2, #32
 8001b5e:	b2d2      	uxtb	r2, r2
 8001b60:	f002 021f 	and.w	r2, r2, #31
 8001b64:	2101      	movs	r1, #1
 8001b66:	fa01 f202 	lsl.w	r2, r1, r2
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d135      	bne.n	8001bdc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e0ae      	b.n	8001cd2 <HAL_RCC_ClockConfig+0x2c2>
 8001b74:	2302      	movs	r3, #2
 8001b76:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b7a:	fa93 f3a3 	rbit	r3, r3
 8001b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b82:	fab3 f383 	clz	r3, r3
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b8a:	d802      	bhi.n	8001b92 <HAL_RCC_ClockConfig+0x182>
 8001b8c:	4b31      	ldr	r3, [pc, #196]	@ (8001c54 <HAL_RCC_ClockConfig+0x244>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	e00d      	b.n	8001bae <HAL_RCC_ClockConfig+0x19e>
 8001b92:	2302      	movs	r3, #2
 8001b94:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b98:	fa93 f3a3 	rbit	r3, r3
 8001b9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	623b      	str	r3, [r7, #32]
 8001ba2:	6a3b      	ldr	r3, [r7, #32]
 8001ba4:	fa93 f3a3 	rbit	r3, r3
 8001ba8:	61fb      	str	r3, [r7, #28]
 8001baa:	4b2a      	ldr	r3, [pc, #168]	@ (8001c54 <HAL_RCC_ClockConfig+0x244>)
 8001bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bae:	2202      	movs	r2, #2
 8001bb0:	61ba      	str	r2, [r7, #24]
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	fa92 f2a2 	rbit	r2, r2
 8001bb8:	617a      	str	r2, [r7, #20]
  return result;
 8001bba:	697a      	ldr	r2, [r7, #20]
 8001bbc:	fab2 f282 	clz	r2, r2
 8001bc0:	b2d2      	uxtb	r2, r2
 8001bc2:	f042 0220 	orr.w	r2, r2, #32
 8001bc6:	b2d2      	uxtb	r2, r2
 8001bc8:	f002 021f 	and.w	r2, r2, #31
 8001bcc:	2101      	movs	r1, #1
 8001bce:	fa01 f202 	lsl.w	r2, r1, r2
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d101      	bne.n	8001bdc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e07a      	b.n	8001cd2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bdc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c54 <HAL_RCC_ClockConfig+0x244>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f023 0203 	bic.w	r2, r3, #3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	491a      	ldr	r1, [pc, #104]	@ (8001c54 <HAL_RCC_ClockConfig+0x244>)
 8001bea:	4313      	orrs	r3, r2
 8001bec:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bee:	f7fe fc57 	bl	80004a0 <HAL_GetTick>
 8001bf2:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bf4:	e00a      	b.n	8001c0c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bf6:	f7fe fc53 	bl	80004a0 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d901      	bls.n	8001c0c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e062      	b.n	8001cd2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c0c:	4b11      	ldr	r3, [pc, #68]	@ (8001c54 <HAL_RCC_ClockConfig+0x244>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f003 020c 	and.w	r2, r3, #12
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d1eb      	bne.n	8001bf6 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c50 <HAL_RCC_ClockConfig+0x240>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0307 	and.w	r3, r3, #7
 8001c26:	683a      	ldr	r2, [r7, #0]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d215      	bcs.n	8001c58 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c2c:	4b08      	ldr	r3, [pc, #32]	@ (8001c50 <HAL_RCC_ClockConfig+0x240>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f023 0207 	bic.w	r2, r3, #7
 8001c34:	4906      	ldr	r1, [pc, #24]	@ (8001c50 <HAL_RCC_ClockConfig+0x240>)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c3c:	4b04      	ldr	r3, [pc, #16]	@ (8001c50 <HAL_RCC_ClockConfig+0x240>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0307 	and.w	r3, r3, #7
 8001c44:	683a      	ldr	r2, [r7, #0]
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d006      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e041      	b.n	8001cd2 <HAL_RCC_ClockConfig+0x2c2>
 8001c4e:	bf00      	nop
 8001c50:	40022000 	.word	0x40022000
 8001c54:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0304 	and.w	r3, r3, #4
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d008      	beq.n	8001c76 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c64:	4b1d      	ldr	r3, [pc, #116]	@ (8001cdc <HAL_RCC_ClockConfig+0x2cc>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	491a      	ldr	r1, [pc, #104]	@ (8001cdc <HAL_RCC_ClockConfig+0x2cc>)
 8001c72:	4313      	orrs	r3, r2
 8001c74:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0308 	and.w	r3, r3, #8
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d009      	beq.n	8001c96 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c82:	4b16      	ldr	r3, [pc, #88]	@ (8001cdc <HAL_RCC_ClockConfig+0x2cc>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	691b      	ldr	r3, [r3, #16]
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	4912      	ldr	r1, [pc, #72]	@ (8001cdc <HAL_RCC_ClockConfig+0x2cc>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001c96:	f000 f829 	bl	8001cec <HAL_RCC_GetSysClockFreq>
 8001c9a:	4601      	mov	r1, r0
 8001c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001cdc <HAL_RCC_ClockConfig+0x2cc>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ca4:	22f0      	movs	r2, #240	@ 0xf0
 8001ca6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca8:	693a      	ldr	r2, [r7, #16]
 8001caa:	fa92 f2a2 	rbit	r2, r2
 8001cae:	60fa      	str	r2, [r7, #12]
  return result;
 8001cb0:	68fa      	ldr	r2, [r7, #12]
 8001cb2:	fab2 f282 	clz	r2, r2
 8001cb6:	b2d2      	uxtb	r2, r2
 8001cb8:	40d3      	lsrs	r3, r2
 8001cba:	4a09      	ldr	r2, [pc, #36]	@ (8001ce0 <HAL_RCC_ClockConfig+0x2d0>)
 8001cbc:	5cd3      	ldrb	r3, [r2, r3]
 8001cbe:	fa21 f303 	lsr.w	r3, r1, r3
 8001cc2:	4a08      	ldr	r2, [pc, #32]	@ (8001ce4 <HAL_RCC_ClockConfig+0x2d4>)
 8001cc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001cc6:	4b08      	ldr	r3, [pc, #32]	@ (8001ce8 <HAL_RCC_ClockConfig+0x2d8>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7fe fba4 	bl	8000418 <HAL_InitTick>
  
  return HAL_OK;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3778      	adds	r7, #120	@ 0x78
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	08001e04 	.word	0x08001e04
 8001ce4:	20000000 	.word	0x20000000
 8001ce8:	20000004 	.word	0x20000004

08001cec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b087      	sub	sp, #28
 8001cf0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60bb      	str	r3, [r7, #8]
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	2300      	movs	r3, #0
 8001d00:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d02:	2300      	movs	r3, #0
 8001d04:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001d06:	4b1f      	ldr	r3, [pc, #124]	@ (8001d84 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f003 030c 	and.w	r3, r3, #12
 8001d12:	2b04      	cmp	r3, #4
 8001d14:	d002      	beq.n	8001d1c <HAL_RCC_GetSysClockFreq+0x30>
 8001d16:	2b08      	cmp	r3, #8
 8001d18:	d003      	beq.n	8001d22 <HAL_RCC_GetSysClockFreq+0x36>
 8001d1a:	e029      	b.n	8001d70 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001d88 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d1e:	613b      	str	r3, [r7, #16]
      break;
 8001d20:	e029      	b.n	8001d76 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	0c9b      	lsrs	r3, r3, #18
 8001d26:	f003 030f 	and.w	r3, r3, #15
 8001d2a:	4a18      	ldr	r2, [pc, #96]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d2c:	5cd3      	ldrb	r3, [r2, r3]
 8001d2e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8001d30:	4b14      	ldr	r3, [pc, #80]	@ (8001d84 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d34:	f003 030f 	and.w	r3, r3, #15
 8001d38:	4a15      	ldr	r2, [pc, #84]	@ (8001d90 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d3a:	5cd3      	ldrb	r3, [r2, r3]
 8001d3c:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d008      	beq.n	8001d5a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001d48:	4a0f      	ldr	r2, [pc, #60]	@ (8001d88 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	fb02 f303 	mul.w	r3, r2, r3
 8001d56:	617b      	str	r3, [r7, #20]
 8001d58:	e007      	b.n	8001d6a <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001d5a:	4a0b      	ldr	r2, [pc, #44]	@ (8001d88 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	fb02 f303 	mul.w	r3, r2, r3
 8001d68:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	613b      	str	r3, [r7, #16]
      break;
 8001d6e:	e002      	b.n	8001d76 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d70:	4b05      	ldr	r3, [pc, #20]	@ (8001d88 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d72:	613b      	str	r3, [r7, #16]
      break;
 8001d74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d76:	693b      	ldr	r3, [r7, #16]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	371c      	adds	r7, #28
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	40021000 	.word	0x40021000
 8001d88:	007a1200 	.word	0x007a1200
 8001d8c:	08001e14 	.word	0x08001e14
 8001d90:	08001e24 	.word	0x08001e24

08001d94 <memset>:
 8001d94:	4402      	add	r2, r0
 8001d96:	4603      	mov	r3, r0
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d100      	bne.n	8001d9e <memset+0xa>
 8001d9c:	4770      	bx	lr
 8001d9e:	f803 1b01 	strb.w	r1, [r3], #1
 8001da2:	e7f9      	b.n	8001d98 <memset+0x4>

08001da4 <__libc_init_array>:
 8001da4:	b570      	push	{r4, r5, r6, lr}
 8001da6:	4d0d      	ldr	r5, [pc, #52]	@ (8001ddc <__libc_init_array+0x38>)
 8001da8:	4c0d      	ldr	r4, [pc, #52]	@ (8001de0 <__libc_init_array+0x3c>)
 8001daa:	1b64      	subs	r4, r4, r5
 8001dac:	10a4      	asrs	r4, r4, #2
 8001dae:	2600      	movs	r6, #0
 8001db0:	42a6      	cmp	r6, r4
 8001db2:	d109      	bne.n	8001dc8 <__libc_init_array+0x24>
 8001db4:	4d0b      	ldr	r5, [pc, #44]	@ (8001de4 <__libc_init_array+0x40>)
 8001db6:	4c0c      	ldr	r4, [pc, #48]	@ (8001de8 <__libc_init_array+0x44>)
 8001db8:	f000 f818 	bl	8001dec <_init>
 8001dbc:	1b64      	subs	r4, r4, r5
 8001dbe:	10a4      	asrs	r4, r4, #2
 8001dc0:	2600      	movs	r6, #0
 8001dc2:	42a6      	cmp	r6, r4
 8001dc4:	d105      	bne.n	8001dd2 <__libc_init_array+0x2e>
 8001dc6:	bd70      	pop	{r4, r5, r6, pc}
 8001dc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8001dcc:	4798      	blx	r3
 8001dce:	3601      	adds	r6, #1
 8001dd0:	e7ee      	b.n	8001db0 <__libc_init_array+0xc>
 8001dd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8001dd6:	4798      	blx	r3
 8001dd8:	3601      	adds	r6, #1
 8001dda:	e7f2      	b.n	8001dc2 <__libc_init_array+0x1e>
 8001ddc:	08001e34 	.word	0x08001e34
 8001de0:	08001e34 	.word	0x08001e34
 8001de4:	08001e34 	.word	0x08001e34
 8001de8:	08001e38 	.word	0x08001e38

08001dec <_init>:
 8001dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dee:	bf00      	nop
 8001df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001df2:	bc08      	pop	{r3}
 8001df4:	469e      	mov	lr, r3
 8001df6:	4770      	bx	lr

08001df8 <_fini>:
 8001df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dfa:	bf00      	nop
 8001dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dfe:	bc08      	pop	{r3}
 8001e00:	469e      	mov	lr, r3
 8001e02:	4770      	bx	lr
