Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\LinF\Documents\School\Winter2023\3TB4\TRON-3TB4-Winter-2023\lab4\lab4_tut\nios_system.qsys --block-symbol-file --output-directory=C:\Users\LinF\Documents\School\Winter2023\3TB4\TRON-3TB4-Winter-2023\lab4\lab4_tut\nios_system --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading lab4_tut/nios_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 17.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_processor [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory
Progress: Adding switchs [altera_avalon_pio 17.1]
Progress: Parameterizing module switchs
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2_processor: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.switchs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.switchs: switchs.s1 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\LinF\Documents\School\Winter2023\3TB4\TRON-3TB4-Winter-2023\lab4\lab4_tut\nios_system.qsys --synthesis=VERILOG --output-directory=C:\Users\LinF\Documents\School\Winter2023\3TB4\TRON-3TB4-Winter-2023\lab4\lab4_tut\nios_system\synthesis --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading lab4_tut/nios_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 17.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_processor [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory
Progress: Adding switchs [altera_avalon_pio 17.1]
Progress: Parameterizing module switchs
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2_processor: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.switchs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.switchs: switchs.s1 must be connected to an Avalon-MM master
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: LEDs: Starting RTL generation for module 'nios_system_LEDs'
Info: LEDs:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/LinF/AppData/Local/Temp/alt9429_2846048601529724968.dir/0002_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/LinF/AppData/Local/Temp/alt9429_2846048601529724968.dir/0002_LEDs_gen//nios_system_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'nios_system_LEDs'
Info: LEDs: "nios_system" instantiated altera_avalon_pio "LEDs"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/LinF/AppData/Local/Temp/alt9429_2846048601529724968.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/LinF/AppData/Local/Temp/alt9429_2846048601529724968.dir/0003_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_processor: Starting RTL generation for module 'nios_system_nios2_processor'
Info: nios2_processor:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_processor --dir=C:/Users/LinF/AppData/Local/Temp/alt9429_2846048601529724968.dir/0004_nios2_processor_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/LinF/AppData/Local/Temp/alt9429_2846048601529724968.dir/0004_nios2_processor_gen//nios_system_nios2_processor_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_processor: # 2023.03.13 13:45:24 (*) Starting Nios II generation
Info: nios2_processor: # 2023.03.13 13:45:24 (*)   Checking for plaintext license.
Info: nios2_processor: # 2023.03.13 13:45:25 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64
Info: nios2_processor: # 2023.03.13 13:45:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_processor: # 2023.03.13 13:45:25 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_processor: # 2023.03.13 13:45:25 (*)   Plaintext license not found.
Info: nios2_processor: # 2023.03.13 13:45:25 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_processor: # 2023.03.13 13:45:25 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64
Info: nios2_processor: # 2023.03.13 13:45:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_processor: # 2023.03.13 13:45:25 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_processor: # 2023.03.13 13:45:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_processor: # 2023.03.13 13:45:25 (*)   Elaborating CPU configuration settings
Info: nios2_processor: # 2023.03.13 13:45:25 (*)   Creating all objects for CPU
Info: nios2_processor: # 2023.03.13 13:45:25 (*)     Testbench
Info: nios2_processor: # 2023.03.13 13:45:25 (*)     Instruction decoding
Info: nios2_processor: # 2023.03.13 13:45:25 (*)       Instruction fields
Info: nios2_processor: # 2023.03.13 13:45:26 (*)       Instruction decodes
Info: nios2_processor: # 2023.03.13 13:45:26 (*)       Signals for RTL simulation waveforms
Info: nios2_processor: # 2023.03.13 13:45:26 (*)       Instruction controls
Info: nios2_processor: # 2023.03.13 13:45:26 (*)     Pipeline frontend
Info: nios2_processor: # 2023.03.13 13:45:26 (*)     Pipeline backend
Info: nios2_processor: # 2023.03.13 13:45:29 (*)   Generating RTL from CPU objects
Info: nios2_processor: # 2023.03.13 13:45:31 (*)   Creating encrypted RTL
Info: nios2_processor: # 2023.03.13 13:45:33 (*) Done Nios II generation
Info: nios2_processor: Done RTL generation for module 'nios_system_nios2_processor'
Info: nios2_processor: "nios_system" instantiated altera_nios2_qsys "nios2_processor"
Info: onchip_memory: Starting RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory --dir=C:/Users/LinF/AppData/Local/Temp/alt9429_2846048601529724968.dir/0005_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/LinF/AppData/Local/Temp/alt9429_2846048601529724968.dir/0005_onchip_memory_gen//nios_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: switchs: Starting RTL generation for module 'nios_system_switchs'
Info: switchs:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switchs --dir=C:/Users/LinF/AppData/Local/Temp/alt9429_2846048601529724968.dir/0006_switchs_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/LinF/AppData/Local/Temp/alt9429_2846048601529724968.dir/0006_switchs_gen//nios_system_switchs_component_configuration.pl  --do_build_sim=0  ]
Info: switchs: Done RTL generation for module 'nios_system_switchs'
Info: switchs: "nios_system" instantiated altera_avalon_pio "switchs"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: nios2_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_processor_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_processor_data_master_limiter"
Info: Reusing file C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab4/lab4_tut/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab4/lab4_tut/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab4/lab4_tut/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab4/lab4_tut/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 29 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
