{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453099743014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453099743029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 22:49:02 2016 " "Processing started: Sun Apr 10 22:49:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453099743029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453099743029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_file_wrap -c reg_file_wrap " "Command: quartus_map --read_settings_files=on --write_settings_files=off reg_file_wrap -c reg_file_wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453099743029 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1453099743951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_wrap.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_wrap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_wrap " "Found entity 1: reg_file_wrap" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453099769182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453099769182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_file_wrap " "Elaborating entity \"reg_file_wrap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1453099769232 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_file.sv 1 1 " "Using design file reg_file.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453099769283 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1453099769283 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "reg_file reg_file.sv(18) " "Verilog HDL Parameter Declaration warning at reg_file.sv(18): Parameter Declaration in module \"reg_file\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "reg_file.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1453099769295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf\"" {  } { { "reg_file_wrap.sv" "rf" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453099769295 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "reg_file.sv(18) " "Verilog HDL error at reg_file.sv(18): constant value overflow" {  } { { "reg_file.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file.sv" 18 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1453099769295 "|reg_file_wrap|reg_file:rf"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "reg_file:rf\|RF " "RAM logic \"reg_file:rf\|RF\" is uninferred due to inappropriate RAM size" {  } { { "reg_file.sv" "RF" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file.sv" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1453099769748 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1453099769748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1453099770412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1453099771436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771436 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "62 " "Design contains 62 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[1\] " "No output dependent on input pin \"rs_addr_i\[1\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[2\] " "No output dependent on input pin \"rs_addr_i\[2\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[3\] " "No output dependent on input pin \"rs_addr_i\[3\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[4\] " "No output dependent on input pin \"rs_addr_i\[4\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[5\] " "No output dependent on input pin \"rs_addr_i\[5\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[6\] " "No output dependent on input pin \"rs_addr_i\[6\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[7\] " "No output dependent on input pin \"rs_addr_i\[7\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[8\] " "No output dependent on input pin \"rs_addr_i\[8\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[9\] " "No output dependent on input pin \"rs_addr_i\[9\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[10\] " "No output dependent on input pin \"rs_addr_i\[10\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[11\] " "No output dependent on input pin \"rs_addr_i\[11\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[12\] " "No output dependent on input pin \"rs_addr_i\[12\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[13\] " "No output dependent on input pin \"rs_addr_i\[13\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[14\] " "No output dependent on input pin \"rs_addr_i\[14\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[15\] " "No output dependent on input pin \"rs_addr_i\[15\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[16\] " "No output dependent on input pin \"rs_addr_i\[16\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[17\] " "No output dependent on input pin \"rs_addr_i\[17\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[18\] " "No output dependent on input pin \"rs_addr_i\[18\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[19\] " "No output dependent on input pin \"rs_addr_i\[19\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[20\] " "No output dependent on input pin \"rs_addr_i\[20\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[21\] " "No output dependent on input pin \"rs_addr_i\[21\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[22\] " "No output dependent on input pin \"rs_addr_i\[22\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[23\] " "No output dependent on input pin \"rs_addr_i\[23\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[24\] " "No output dependent on input pin \"rs_addr_i\[24\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[25\] " "No output dependent on input pin \"rs_addr_i\[25\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[26\] " "No output dependent on input pin \"rs_addr_i\[26\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[27\] " "No output dependent on input pin \"rs_addr_i\[27\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[28\] " "No output dependent on input pin \"rs_addr_i\[28\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[29\] " "No output dependent on input pin \"rs_addr_i\[29\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[30\] " "No output dependent on input pin \"rs_addr_i\[30\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_addr_i\[31\] " "No output dependent on input pin \"rs_addr_i\[31\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rs_addr_i[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[1\] " "No output dependent on input pin \"rd_addr_i\[1\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[2\] " "No output dependent on input pin \"rd_addr_i\[2\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[3\] " "No output dependent on input pin \"rd_addr_i\[3\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[4\] " "No output dependent on input pin \"rd_addr_i\[4\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[5\] " "No output dependent on input pin \"rd_addr_i\[5\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[6\] " "No output dependent on input pin \"rd_addr_i\[6\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[7\] " "No output dependent on input pin \"rd_addr_i\[7\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[8\] " "No output dependent on input pin \"rd_addr_i\[8\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[9\] " "No output dependent on input pin \"rd_addr_i\[9\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[10\] " "No output dependent on input pin \"rd_addr_i\[10\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[11\] " "No output dependent on input pin \"rd_addr_i\[11\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[12\] " "No output dependent on input pin \"rd_addr_i\[12\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[13\] " "No output dependent on input pin \"rd_addr_i\[13\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[14\] " "No output dependent on input pin \"rd_addr_i\[14\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[15\] " "No output dependent on input pin \"rd_addr_i\[15\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[16\] " "No output dependent on input pin \"rd_addr_i\[16\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[17\] " "No output dependent on input pin \"rd_addr_i\[17\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[18\] " "No output dependent on input pin \"rd_addr_i\[18\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[19\] " "No output dependent on input pin \"rd_addr_i\[19\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[20\] " "No output dependent on input pin \"rd_addr_i\[20\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[21\] " "No output dependent on input pin \"rd_addr_i\[21\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[22\] " "No output dependent on input pin \"rd_addr_i\[22\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[23\] " "No output dependent on input pin \"rd_addr_i\[23\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[24\] " "No output dependent on input pin \"rd_addr_i\[24\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[25\] " "No output dependent on input pin \"rd_addr_i\[25\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[26\] " "No output dependent on input pin \"rd_addr_i\[26\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[27\] " "No output dependent on input pin \"rd_addr_i\[27\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[28\] " "No output dependent on input pin \"rd_addr_i\[28\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[29\] " "No output dependent on input pin \"rd_addr_i\[29\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[30\] " "No output dependent on input pin \"rd_addr_i\[30\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr_i\[31\] " "No output dependent on input pin \"rd_addr_i\[31\]\"" {  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453099771655 "|reg_file_wrap|rd_addr_i[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1453099771655 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "592 " "Implemented 592 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "162 " "Implemented 162 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1453099771655 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1453099771655 ""} { "Info" "ICUT_CUT_TM_LCELLS" "302 " "Implemented 302 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1453099771655 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1453099771655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453099771702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 22:49:31 2016 " "Processing ended: Sun Apr 10 22:49:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453099771702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453099771702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453099771702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453099771702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453099775045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453099775045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 22:49:34 2016 " "Processing started: Sun Apr 10 22:49:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453099775045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1453099775045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off reg_file_wrap -c reg_file_wrap " "Command: quartus_fit --read_settings_files=off --write_settings_files=off reg_file_wrap -c reg_file_wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1453099775045 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1453099775295 ""}
{ "Info" "0" "" "Project  = reg_file_wrap" {  } {  } 0 0 "Project  = reg_file_wrap" 0 0 "Fitter" 0 0 1453099775295 ""}
{ "Info" "0" "" "Revision = reg_file_wrap" {  } {  } 0 0 "Revision = reg_file_wrap" 0 0 "Fitter" 0 0 1453099775311 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1453099775473 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "reg_file_wrap EP4CE40F29C6 " "Selected device EP4CE40F29C6 for design \"reg_file_wrap\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1453099775483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1453099775608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1453099775608 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1453099776045 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1453099776045 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C6 " "Device EP4CE30F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1453099776202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C6 " "Device EP4CE55F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1453099776202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C6 " "Device EP4CE75F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1453099776202 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1453099776202 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/" { { 0 { 0 ""} 0 1029 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1453099776202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/" { { 0 { 0 ""} 0 1031 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1453099776202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/" { { 0 { 0 ""} 0 1033 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1453099776202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/" { { 0 { 0 ""} 0 1035 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1453099776202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/" { { 0 { 0 ""} 0 1037 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1453099776202 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1453099776202 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1453099776202 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "290 290 " "No exact pin location assignment(s) for 290 pins of 290 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1453099777249 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reg_file_wrap.sdc " "Synopsys Design Constraints File file not found: 'reg_file_wrap.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1453099777655 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1453099777655 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1453099777670 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1453099777670 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1453099777670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1453099777733 ""}  } { { "reg_file_wrap.sv" "" { Text "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/reg_file_wrap.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/" { { 0 { 0 ""} 0 925 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1453099777733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1453099778428 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1453099778429 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1453099778430 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1453099778432 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1453099778432 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1453099778436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1453099778436 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1453099778436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1453099778467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1453099778467 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1453099778467 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "289 unused 2.5V 161 128 0 " "Number of I/O pins in group: 289 (unused VREF, 2.5V VCCIO, 161 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1453099778467 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1453099778467 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1453099778467 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 54 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1453099778483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 73 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1453099778483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 65 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1453099778483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1453099778483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1453099778483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1453099778483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1453099778483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 66 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1453099778483 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1453099778483 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1453099778483 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453099779014 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1453099779034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1453099782842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453099783021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1453099783061 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1453099797170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453099797170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1453099797780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y11 X10_Y21 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21" {  } { { "loc" "" { Generic "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21"} { { 12 { 0 ""} 0 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1453099799670 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1453099799670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453099800702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1453099800702 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1453099800702 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1453099800733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1453099800827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1453099801275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1453099801342 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1453099801758 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453099802481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/output_files/reg_file_wrap.fit.smsg " "Generated suppressed messages file C:/Users/Daniel/Documents/CSE141L/lab1/reg_file/src/output_files/reg_file_wrap.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1453099803612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453099804139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 22:50:04 2016 " "Processing ended: Sun Apr 10 22:50:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453099804139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453099804139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453099804139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1453099804139 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1453099806826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453099806826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 22:50:06 2016 " "Processing started: Sun Apr 10 22:50:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453099806826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1453099806826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off reg_file_wrap -c reg_file_wrap " "Command: quartus_asm --read_settings_files=off --write_settings_files=off reg_file_wrap -c reg_file_wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1453099806826 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1453099808435 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1453099808498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453099809123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 22:50:09 2016 " "Processing ended: Sun Apr 10 22:50:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453099809123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453099809123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453099809123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1453099809123 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1453099809764 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1453099812123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453099812123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 22:50:11 2016 " "Processing started: Sun Apr 10 22:50:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453099812123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453099812123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta reg_file_wrap -c reg_file_wrap " "Command: quartus_sta reg_file_wrap -c reg_file_wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453099812123 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1453099812342 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1453099812592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1453099812701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1453099812701 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reg_file_wrap.sdc " "Synopsys Design Constraints File file not found: 'reg_file_wrap.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1453099813202 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1453099813202 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1453099813217 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1453099813217 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1453099813217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1453099813217 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1453099813233 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1453099813249 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1453099813514 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1453099813514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.479 " "Worst-case setup slack is -2.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099813530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099813530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.479            -214.407 clk  " "   -2.479            -214.407 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099813530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453099813530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.370 " "Worst-case hold slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099813530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099813530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 clk  " "    0.370               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099813530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453099813530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1453099813545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1453099813562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099813570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099813570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -294.000 clk  " "   -3.000            -294.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099813570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453099813570 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1453099813674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1453099813717 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1453099814498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1453099814835 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1453099814874 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1453099814874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.128 " "Worst-case setup slack is -2.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099814889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099814889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.128            -173.586 clk  " "   -2.128            -173.586 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099814889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453099814889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.336 " "Worst-case hold slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099814904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099814904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 clk  " "    0.336               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099814904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453099814904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1453099814920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1453099814937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099814951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099814951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -294.000 clk  " "   -3.000            -294.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099814951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453099814951 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1453099815373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1453099815811 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1453099815811 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1453099815811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.927 " "Worst-case setup slack is -0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099815827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099815827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.927             -55.584 clk  " "   -0.927             -55.584 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099815827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453099815827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099815842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099815842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 clk  " "    0.192               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099815842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453099815842 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1453099815842 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1453099815868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099815874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099815874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -310.048 clk  " "   -3.000            -310.048 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453099815874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453099815874 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1453099817358 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1453099817358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453099817655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 22:50:17 2016 " "Processing ended: Sun Apr 10 22:50:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453099817655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453099817655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453099817655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453099817655 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Quartus II Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453099818514 ""}
