   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f10x.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.align	1
  16              		.global	SystemInit
  17              		.syntax unified
  18              		.thumb
  19              		.thumb_func
  20              		.fpu softvfp
  22              	SystemInit:
  23              	.LFB29:
  24              		.file 1 "lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c"
   1:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
   2:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
   3:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @author  MCD Application Team
   5:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @version V3.5.0
   6:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @date    11-March-2011
   7:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 
   9:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     user application:
  11:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      This function is called at startup just after reset and 
  14:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      before branch to main program. This call is made inside
  15:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      the "startup_stm32f10x_xx.s" file.
  16:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  17:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                  by the user application to setup the SysTick 
  19:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                  timer or configure other parameters.
  20:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                     
  21:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                 be called whenever the core clock is changed
  23:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                 during program execution.
  24:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  25:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to
  27:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    configure the system clock before to branch to main program.
  28:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  29:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  30:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  31:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  32:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  33:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on
  34:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. 
  35:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  36:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    are using different crystal you have to adapt the HSE value to your own
  37:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    configuration.
  38:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *        
  39:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  40:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @attention
  41:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  42:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  43:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  44:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  45:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  46:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  47:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  48:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  49:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  50:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  51:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  52:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  53:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup CMSIS
  54:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  55:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  56:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  57:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  58:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  59:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */  
  60:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
  61:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  62:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  63:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  64:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  65:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #include "stm32f10x.h"
  66:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  67:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  68:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  69:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  70:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  71:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  72:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  73:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  74:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  75:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  76:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  77:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  78:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  79:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  80:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  81:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  82:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  83:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
  84:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  85:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
  86:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    IMPORTANT NOTE:
  87:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    ============== 
  88:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  89:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  90:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
  91:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       maximum frequency.
  92:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
  93:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  94:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source.
  95:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  96:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  97:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density Value line devices an external 8MHz 
  98:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           crystal is used to drive the System clock.
  99:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
 100:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           used to drive the System clock.
 101:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
 102:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           the System clock.
 103:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
 104:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     */
 105:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 106:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 107:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 108:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #define SYSCLK_FREQ_24MHz  24000000
 109:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 110:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 111:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */ 
 112:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
 113:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
 114:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
 115:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
 116:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 117:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 118:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 119:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density and XL-density devices) or on 
 120:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ 
 121:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 122:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
 123:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 124:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 125:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 126:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      Internal SRAM. */ 
 127:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define VECT_TAB_SRAM */
 128:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 129:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                                   This value must be a multiple of 0x200. */
 130:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 131:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 132:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 133:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 134:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 135:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 136:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
 137:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 138:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 139:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 140:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 141:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 142:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 143:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 144:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
 145:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 146:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 147:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 148:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*******************************************************************************
 149:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *  Clock Definitions
 150:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *******************************************************************************/
 151:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 152:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Cloc
 153:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 154:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Cl
 155:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 156:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Cl
 157:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 158:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Cl
 159:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 160:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Cl
 161:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 162:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cl
 163:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 164:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
 165:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 166:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 167:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 168:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 169:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 170:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 171:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 172:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 173:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 174:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 175:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 176:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void);
 177:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 178:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 179:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 180:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 181:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 182:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 183:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 184:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 185:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 186:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 187:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 188:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 189:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo72(void);
 190:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 191:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 192:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 193:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SystemInit_ExtMemCtl(void); 
 194:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 195:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 196:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 197:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 198:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 199:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 200:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 201:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 202:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 203:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 204:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 205:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 206:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 207:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         SystemCoreClock variable.
 208:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 209:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 210:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 211:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 212:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit (void)
 213:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
  25              		.loc 1 213 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
 214:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 215:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Set HSION bit */
 216:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
  30              		.loc 1 216 0
  31 0000 374B     		ldr	r3, .L15
 213:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  32              		.loc 1 213 0
  33 0002 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.loc 1 216 0
  37 0004 1A68     		ldr	r2, [r3]
  38 0006 42F00102 		orr	r2, r2, #1
  39 000a 1A60     		str	r2, [r3]
 217:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 218:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 219:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 220:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  40              		.loc 1 220 0
  41 000c 5968     		ldr	r1, [r3, #4]
  42 000e 354A     		ldr	r2, .L15+4
  43 0010 0A40     		ands	r2, r2, r1
  44 0012 5A60     		str	r2, [r3, #4]
 221:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 222:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 223:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
 224:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 225:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 226:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  45              		.loc 1 226 0
  46 0014 1A68     		ldr	r2, [r3]
  47 0016 22F08472 		bic	r2, r2, #17301504
  48 001a 22F48032 		bic	r2, r2, #65536
  49 001e 1A60     		str	r2, [r3]
 227:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 228:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 229:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  50              		.loc 1 229 0
  51 0020 1A68     		ldr	r2, [r3]
  52 0022 22F48022 		bic	r2, r2, #262144
  53 0026 1A60     		str	r2, [r3]
 230:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 231:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 232:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  54              		.loc 1 232 0
  55 0028 5A68     		ldr	r2, [r3, #4]
  56 002a 22F4FE02 		bic	r2, r2, #8323072
  57 002e 5A60     		str	r2, [r3, #4]
 233:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 234:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 235:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 236:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 237:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 238:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 239:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 240:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 241:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 242:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 243:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 244:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 245:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 246:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 247:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 248:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;      
 249:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 250:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 251:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
  58              		.loc 1 251 0
  59 0030 4FF41F02 		mov	r2, #10420224
  60 0034 9A60     		str	r2, [r3, #8]
  61              	.LBB8:
  62              	.LBB9:
  63              	.LBB10:
 252:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 253:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 254:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 255:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #ifdef DATA_IN_ExtSRAM
 256:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     SystemInit_ExtMemCtl(); 
 257:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #endif /* DATA_IN_ExtSRAM */
 258:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 259:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 260:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 261:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
 262:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClock();
 263:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 264:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef VECT_TAB_SRAM
 265:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 266:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 267:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 268:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 269:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 270:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 271:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 272:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 273:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 274:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         be used by the user application to setup the SysTick timer or configure
 275:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         other parameters.
 276:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           
 277:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 278:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 279:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         based on this variable will be incorrect.         
 280:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     
 281:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   - The system frequency computed by this function is not the real 
 282:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 283:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           constant and the selected clock source:
 284:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             
 285:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 286:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                              
 287:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 288:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                          
 289:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 290:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 291:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         
 292:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 293:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             8 MHz) but the real value may vary depending on the variations
 294:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             in voltage and temperature.   
 295:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    
 296:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 297:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
 298:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 299:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              Otherwise, this function may have wrong result.
 300:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                
 301:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         - The result of this function could be not correct when using fractional
 302:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           value for HSE crystal.
 303:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 304:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 305:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 306:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
 307:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 308:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 309:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 310:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef  STM32F10X_CL
 311:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 312:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 313:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 314:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 315:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1factor = 0;
 316:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
 317:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 318:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 319:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 320:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 321:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   switch (tmp)
 322:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 323:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 324:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 325:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 326:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 327:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSE_VALUE;
 328:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 329:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 330:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 331:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 332:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 333:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 334:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 335:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL      
 336:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 337:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 338:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 339:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 340:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 341:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 342:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 343:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 344:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 345:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 346:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 347:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 348:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 349:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 350:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 351:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 352:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 353:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 354:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 355:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 356:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {
 357:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 358:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 359:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #endif
 360:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 361:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 362:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = pllmull >> 18;
 363:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 364:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllmull != 0x0D)
 365:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 366:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          pllmull += 2;
 367:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 368:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 369:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 370:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         pllmull = 13 / 2; 
 371:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 372:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****             
 373:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 374:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 375:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 376:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 377:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 378:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 379:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {/* PREDIV1 selected as PLL clock entry */
 380:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 381:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* Get PREDIV1 clock source and division factor */
 382:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 383:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 384:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 385:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if (prediv1source == 0)
 386:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         { 
 387:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 388:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 389:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 390:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 391:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 392:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           
 393:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 394:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 395:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 396:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 397:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 398:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 399:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */ 
 400:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 401:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 402:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     default:
 403:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 404:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 405:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 406:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 407:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 408:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get HCLK prescaler */
 409:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 410:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 411:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 412:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 413:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 414:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 415:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 416:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 417:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 418:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 419:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void)
 420:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 421:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 422:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockToHSE();
 423:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 424:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo24();
 425:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 426:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo36();
 427:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 428:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo48();
 429:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 430:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo56();  
 431:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 432:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo72();
 433:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 434:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 435:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 436:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source (default after reset) */ 
 437:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 438:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 439:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 440:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 441:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *          before jump to __main
 442:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 443:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 444:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 445:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 446:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 447:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 448:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 449:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 	      This function configures the external SRAM mounted on STM3210E-EVAL
 450:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 451:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         data memory (including heap and stack).
 452:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 453:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 454:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 455:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 456:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 457:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 458:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 459:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 460:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable FSMC clock */
 461:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 462:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 463:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 464:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 465:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 466:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 467:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 468:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 469:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 470:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 471:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 472:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 473:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
 474:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 475:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
 476:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
 477:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 478:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 479:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 480:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 481:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
 482:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 483:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 484:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 485:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 486:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 487:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 488:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 489:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 490:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 491:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 492:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 493:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 494:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 495:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 496:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 497:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 498:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 499:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 500:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockToHSE(void)
 501:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 502:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 503:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 504:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 505:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 506:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 507:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 508:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 509:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 510:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 511:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 512:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 513:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 514:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 515:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 516:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 517:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 518:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 519:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 520:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 521:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 522:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 523:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 524:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 525:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 526:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 527:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
 528:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 529:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 530:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 531:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 532:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 533:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 534:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 535:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 536:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 537:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     if (HSE_VALUE <= 24000000)
 538:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 539:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 540:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 541:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	else
 542:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 543:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 544:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 545:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 546:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 547:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 548:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 549:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 550:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 551:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 552:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 553:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 554:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 555:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 556:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 557:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select HSE as system clock source */
 558:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 559:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 560:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 561:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 562:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 563:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 564:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 565:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 566:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 567:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 568:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 569:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 570:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 571:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 572:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 573:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 574:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 575:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 576:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 577:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 578:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 579:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo24(void)
 580:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 581:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 582:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 583:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 584:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 585:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 586:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 587:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 588:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 589:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 590:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 591:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 592:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 593:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 594:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 595:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 596:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 597:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 598:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 599:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 600:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 601:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 602:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 603:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 604:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 605:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL 
 606:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 607:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 608:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 609:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 610:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 611:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 612:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 613:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 614:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 615:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 616:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 617:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 618:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 619:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 620:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 621:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 622:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 623:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 624:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 625:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 626:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 627:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 628:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 629:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 630:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 631:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 632:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 633:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 634:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 635:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 636:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 637:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 638:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 639:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 640:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 641:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 642:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }   
 643:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 644:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 645:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 646:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 647:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 648:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 649:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 650:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 651:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 652:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 653:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 654:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 655:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 656:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 657:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 658:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 659:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 660:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 661:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 662:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 663:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 664:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 665:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 666:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 667:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 668:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 669:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 670:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 671:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 672:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 673:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 674:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 675:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 676:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 677:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 36MHz and configure HCLK, PCLK2 
 678:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 679:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 680:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 681:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 682:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 683:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo36(void)
 684:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 685:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 686:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 687:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 688:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 689:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 690:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 691:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 692:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 693:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 694:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 695:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 696:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 697:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 698:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 699:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 700:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 701:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 702:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 703:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 704:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 705:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 706:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 707:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 708:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 709:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 710:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 711:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 712:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 1 wait state */
 713:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 714:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 715:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 716:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 717:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 718:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 719:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 720:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 721:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 722:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 723:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 724:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 725:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 726:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 727:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 728:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 36 MHz */ 
 729:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 730:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 731:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
 732:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 733:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	/*!< PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 734:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */
 735:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 736:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 737:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 738:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 739:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 740:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 741:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 742:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 743:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 744:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 745:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 746:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 747:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 748:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 749:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz */
 750:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 751:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL9);
 752:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 753:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 754:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 755:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 756:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 757:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 758:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 759:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 760:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 761:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 762:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 763:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 764:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 765:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 766:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 767:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 768:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 769:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 770:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 771:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 772:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 773:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 774:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 775:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 776:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 777:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 778:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 48MHz and configure HCLK, PCLK2 
 779:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 780:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 781:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 782:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 783:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 784:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo48(void)
 785:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 786:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 787:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 788:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 789:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 790:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 791:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 792:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 793:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 794:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 795:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 796:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 797:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 798:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 799:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 801:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 802:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 803:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 804:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 805:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 806:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 807:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 808:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 809:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 810:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 811:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 812:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 813:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 1 wait state */
 814:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 815:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 816:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 817:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 818:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 819:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 820:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 821:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 822:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 823:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 824:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 825:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 826:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 827:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 828:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 829:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 830:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 831:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 832:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 833:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 834:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 835:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 836:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 837:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 838:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 839:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 840:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 841:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 842:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 843:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 844:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 48 MHz */ 
 845:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 846:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 847:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 848:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 849:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 6 = 48 MHz */
 850:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 851:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL6);
 852:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 853:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 854:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 855:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 856:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 857:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 858:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 859:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 860:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 861:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 862:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 863:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 864:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 865:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 866:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 867:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 868:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 869:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 870:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 871:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 872:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 873:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 874:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 875:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 876:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 877:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 878:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 879:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 56MHz and configure HCLK, PCLK2 
 880:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 881:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 882:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 883:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 884:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 885:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo56(void)
 886:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 887:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 888:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 889:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/   
 890:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 891:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 892:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 893:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 894:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 895:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 896:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 897:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 898:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 899:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 900:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 901:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 902:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 903:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 904:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 905:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 906:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 907:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 908:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 909:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 910:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 911:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 912:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 913:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 914:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 2 wait state */
 915:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 916:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 917:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 918:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 919:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 920:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 921:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 922:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 923:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 924:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 925:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 926:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 927:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 928:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 929:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 930:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 931:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 932:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 933:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 934:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 935:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 936:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 937:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 938:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 939:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 940:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 941:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 942:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 943:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 944:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 945:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 7 = 56 MHz */ 
 946:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 947:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 948:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL7); 
 949:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else     
 950:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */
 951:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 952:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL7);
 953:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 954:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 955:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 956:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 957:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 958:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 959:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 960:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 961:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 962:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 963:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 964:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 965:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 966:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 967:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 968:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 969:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 970:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 971:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 972:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 973:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 974:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 975:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 976:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 977:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 978:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 979:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 980:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 981:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 72MHz and configure HCLK, PCLK2 
 982:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 983:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 984:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 985:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 986:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 987:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo72(void)
 988:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 989:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
  64              		.loc 1 989 0
  65 0036 0022     		movs	r2, #0
  66 0038 0092     		str	r2, [sp]
  67 003a 0192     		str	r2, [sp, #4]
 990:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 991:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 992:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 993:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
  68              		.loc 1 993 0
  69 003c 1A68     		ldr	r2, [r3]
  70 003e 42F48032 		orr	r2, r2, #65536
  71 0042 1A60     		str	r2, [r3]
  72              	.L3:
 994:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 995:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 996:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 997:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 998:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
  73              		.loc 1 998 0
  74 0044 1A68     		ldr	r2, [r3]
  75 0046 02F40032 		and	r2, r2, #131072
  76 004a 0192     		str	r2, [sp, #4]
 999:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
  77              		.loc 1 999 0
  78 004c 009A     		ldr	r2, [sp]
  79 004e 0132     		adds	r2, r2, #1
  80 0050 0092     		str	r2, [sp]
1000:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
  81              		.loc 1 1000 0
  82 0052 019A     		ldr	r2, [sp, #4]
  83 0054 1AB9     		cbnz	r2, .L2
  84 0056 009A     		ldr	r2, [sp]
  85 0058 B2F5A06F 		cmp	r2, #1280
  86 005c F2D1     		bne	.L3
  87              	.L2:
1001:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1002:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
  88              		.loc 1 1002 0
  89 005e 1A68     		ldr	r2, [r3]
  90 0060 12F40032 		ands	r2, r2, #131072
1003:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
1004:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
  91              		.loc 1 1004 0
  92 0064 18BF     		it	ne
  93 0066 0122     		movne	r2, #1
1005:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
1006:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
1007:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
1008:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
  94              		.loc 1 1008 0
  95 0068 0192     		str	r2, [sp, #4]
1009:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
1010:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1011:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
  96              		.loc 1 1011 0
  97 006a 019A     		ldr	r2, [sp, #4]
  98 006c 012A     		cmp	r2, #1
  99 006e 05D0     		beq	.L6
 100              	.L9:
 101              	.LBE10:
 102              	.LBE9:
 103              	.LBE8:
 267:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 104              		.loc 1 267 0
 105 0070 4FF00062 		mov	r2, #134217728
 106 0074 1C4B     		ldr	r3, .L15+8
 107 0076 9A60     		str	r2, [r3, #8]
 269:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 108              		.loc 1 269 0
 109 0078 02B0     		add	sp, sp, #8
 110              	.LCFI1:
 111              		.cfi_remember_state
 112              		.cfi_def_cfa_offset 0
 113              		@ sp needed
 114 007a 7047     		bx	lr
 115              	.L6:
 116              	.LCFI2:
 117              		.cfi_restore_state
 118              	.LBB13:
 119              	.LBB12:
 120              	.LBB11:
1012:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
1013:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
1014:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 121              		.loc 1 1014 0
 122 007c 1B4A     		ldr	r2, .L15+12
 123 007e 1168     		ldr	r1, [r2]
 124 0080 41F01001 		orr	r1, r1, #16
 125 0084 1160     		str	r1, [r2]
1015:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1016:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 2 wait state */
1017:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 126              		.loc 1 1017 0
 127 0086 1168     		ldr	r1, [r2]
 128 0088 21F00301 		bic	r1, r1, #3
 129 008c 1160     		str	r1, [r2]
1018:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 130              		.loc 1 1018 0
 131 008e 1168     		ldr	r1, [r2]
 132 0090 41F00201 		orr	r1, r1, #2
 133 0094 1160     		str	r1, [r2]
1019:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1020:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
1021:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
1022:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 134              		.loc 1 1022 0
 135 0096 5A68     		ldr	r2, [r3, #4]
 136 0098 5A60     		str	r2, [r3, #4]
1023:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
1024:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
1025:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 137              		.loc 1 1025 0
 138 009a 5A68     		ldr	r2, [r3, #4]
 139 009c 5A60     		str	r2, [r3, #4]
1026:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
1027:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
1028:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 140              		.loc 1 1028 0
 141 009e 5A68     		ldr	r2, [r3, #4]
 142 00a0 42F48062 		orr	r2, r2, #1024
 143 00a4 5A60     		str	r2, [r3, #4]
1029:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1030:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
1031:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
1032:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
1033:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
1034:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
1035:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
1036:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
1037:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
1038:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
1039:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
1040:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
1041:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
1042:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
1043:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
1044:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
1045:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
1046:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
1047:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
1048:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
1049:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
1050:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
1051:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
1052:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
1053:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
1054:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 144              		.loc 1 1054 0
 145 00a6 5A68     		ldr	r2, [r3, #4]
 146 00a8 22F47C12 		bic	r2, r2, #4128768
 147 00ac 5A60     		str	r2, [r3, #4]
1055:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                                         RCC_CFGR_PLLMULL));
1056:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 148              		.loc 1 1056 0
 149 00ae 5A68     		ldr	r2, [r3, #4]
 150 00b0 42F4E812 		orr	r2, r2, #1900544
 151 00b4 5A60     		str	r2, [r3, #4]
1057:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
1058:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1059:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
1060:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 152              		.loc 1 1060 0
 153 00b6 1A68     		ldr	r2, [r3]
 154 00b8 42F08072 		orr	r2, r2, #16777216
 155 00bc 1A60     		str	r2, [r3]
 156              	.L7:
1061:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1062:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
1063:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 157              		.loc 1 1063 0
 158 00be 1A68     		ldr	r2, [r3]
 159 00c0 9201     		lsls	r2, r2, #6
 160 00c2 FCD5     		bpl	.L7
1064:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
1065:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
1066:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
1067:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
1068:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 161              		.loc 1 1068 0
 162 00c4 5A68     		ldr	r2, [r3, #4]
 163 00c6 22F00302 		bic	r2, r2, #3
 164 00ca 5A60     		str	r2, [r3, #4]
1069:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 165              		.loc 1 1069 0
 166 00cc 5A68     		ldr	r2, [r3, #4]
 167 00ce 42F00202 		orr	r2, r2, #2
 168 00d2 5A60     		str	r2, [r3, #4]
 169              	.L8:
1070:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1071:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
1072:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 170              		.loc 1 1072 0
 171 00d4 5A68     		ldr	r2, [r3, #4]
 172 00d6 02F00C02 		and	r2, r2, #12
 173 00da 082A     		cmp	r2, #8
 174 00dc FAD1     		bne	.L8
 175 00de C7E7     		b	.L9
 176              	.L16:
 177              		.align	2
 178              	.L15:
 179 00e0 00100240 		.word	1073876992
 180 00e4 0000FFF8 		.word	-117506048
 181 00e8 00ED00E0 		.word	-536810240
 182 00ec 00200240 		.word	1073881088
 183              	.LBE11:
 184              	.LBE12:
 185              	.LBE13:
 186              		.cfi_endproc
 187              	.LFE29:
 189              		.align	1
 190              		.global	SystemCoreClockUpdate
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 194              		.fpu softvfp
 196              	SystemCoreClockUpdate:
 197              	.LFB30:
 307:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 198              		.loc 1 307 0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 203              	.LVL0:
 319:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 204              		.loc 1 319 0
 205 00f0 134A     		ldr	r2, .L27
 206 00f2 144B     		ldr	r3, .L27+4
 207 00f4 5168     		ldr	r1, [r2, #4]
 208              	.LVL1:
 209 00f6 01F00C01 		and	r1, r1, #12
 210              	.LVL2:
 321:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 211              		.loc 1 321 0
 212 00fa 0429     		cmp	r1, #4
 213 00fc 0CD0     		beq	.L19
 214 00fe 0829     		cmp	r1, #8
 215 0100 0CD0     		beq	.L20
 216 0102 1149     		ldr	r1, .L27+8
 217              	.LVL3:
 218              	.L25:
 357:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 219              		.loc 1 357 0
 220 0104 1960     		str	r1, [r3]
 409:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 221              		.loc 1 409 0
 222 0106 5268     		ldr	r2, [r2, #4]
 223 0108 C2F30312 		ubfx	r2, r2, #4, #4
 224 010c 1A44     		add	r2, r2, r3
 225 010e 1179     		ldrb	r1, [r2, #4]	@ zero_extendqisi2
 226              	.LVL4:
 411:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 227              		.loc 1 411 0
 228 0110 1A68     		ldr	r2, [r3]
 229 0112 CA40     		lsrs	r2, r2, r1
 230 0114 1A60     		str	r2, [r3]
 231 0116 7047     		bx	lr
 232              	.LVL5:
 233              	.L19:
 327:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 234              		.loc 1 327 0
 235 0118 0C49     		ldr	r1, .L27+12
 236              	.LVL6:
 237 011a F3E7     		b	.L25
 238              	.LVL7:
 239              	.L20:
 332:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 240              		.loc 1 332 0
 241 011c 5168     		ldr	r1, [r2, #4]
 242              	.LVL8:
 333:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 243              		.loc 1 333 0
 244 011e 5068     		ldr	r0, [r2, #4]
 245              	.LVL9:
 336:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 246              		.loc 1 336 0
 247 0120 C1F38341 		ubfx	r1, r1, #18, #4
 248              	.LVL10:
 338:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 249              		.loc 1 338 0
 250 0124 C003     		lsls	r0, r0, #15
 251              	.LVL11:
 336:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 252              		.loc 1 336 0
 253 0126 01F10201 		add	r1, r1, #2
 254              	.LVL12:
 338:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 255              		.loc 1 338 0
 256 012a 02D4     		bmi	.L23
 341:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 257              		.loc 1 341 0
 258 012c 0848     		ldr	r0, .L27+16
 259              	.L26:
 357:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 260              		.loc 1 357 0
 261 012e 4143     		muls	r1, r0, r1
 262              	.LVL13:
 263 0130 E8E7     		b	.L25
 264              	.LVL14:
 265              	.L23:
 351:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 266              		.loc 1 351 0
 267 0132 5068     		ldr	r0, [r2, #4]
 268 0134 8003     		lsls	r0, r0, #14
 353:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 269              		.loc 1 353 0
 270 0136 4CBF     		ite	mi
 271 0138 0348     		ldrmi	r0, .L27+8
 357:lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 272              		.loc 1 357 0
 273 013a 0448     		ldrpl	r0, .L27+12
 274 013c F7E7     		b	.L26
 275              	.L28:
 276 013e 00BF     		.align	2
 277              	.L27:
 278 0140 00100240 		.word	1073876992
 279 0144 00000000 		.word	.LANCHOR0
 280 0148 00127A00 		.word	8000000
 281 014c 0024F400 		.word	16000000
 282 0150 00093D00 		.word	4000000
 283              		.cfi_endproc
 284              	.LFE30:
 286              		.global	AHBPrescTable
 287              		.global	SystemCoreClock
 288              		.data
 289              		.align	2
 290              		.set	.LANCHOR0,. + 0
 293              	SystemCoreClock:
 294 0000 00A24A04 		.word	72000000
 297              	AHBPrescTable:
 298 0004 00       		.byte	0
 299 0005 00       		.byte	0
 300 0006 00       		.byte	0
 301 0007 00       		.byte	0
 302 0008 00       		.byte	0
 303 0009 00       		.byte	0
 304 000a 00       		.byte	0
 305 000b 00       		.byte	0
 306 000c 01       		.byte	1
 307 000d 02       		.byte	2
 308 000e 03       		.byte	3
 309 000f 04       		.byte	4
 310 0010 06       		.byte	6
 311 0011 07       		.byte	7
 312 0012 08       		.byte	8
 313 0013 09       		.byte	9
 314              		.text
 315              	.Letext0:
 316              		.file 2 "/opt/gcc-arm/gcc-arm-none-eabi-6_2-2016q4/arm-none-eabi/include/machine/_default_types.h"
 317              		.file 3 "/opt/gcc-arm/gcc-arm-none-eabi-6_2-2016q4/arm-none-eabi/include/sys/_stdint.h"
 318              		.file 4 "./lib/CMSIS/CM3/CoreSupport/core_cm3.h"
 319              		.file 5 "lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.h"
 320              		.file 6 "lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f10x.c
     /tmp/ccwW8giM.s:15     .text:0000000000000000 $t
     /tmp/ccwW8giM.s:22     .text:0000000000000000 SystemInit
     /tmp/ccwW8giM.s:179    .text:00000000000000e0 $d
     /tmp/ccwW8giM.s:189    .text:00000000000000f0 $t
     /tmp/ccwW8giM.s:196    .text:00000000000000f0 SystemCoreClockUpdate
     /tmp/ccwW8giM.s:278    .text:0000000000000140 $d
     /tmp/ccwW8giM.s:297    .data:0000000000000004 AHBPrescTable
     /tmp/ccwW8giM.s:293    .data:0000000000000000 SystemCoreClock
     /tmp/ccwW8giM.s:289    .data:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
