
---------- Begin Simulation Statistics ----------
final_tick                               875405322000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87002                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    87282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11706.71                       # Real time elapsed on the host
host_tick_rate                               74778056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018505752                       # Number of instructions simulated
sim_ops                                    1021787385                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.875405                       # Number of seconds simulated
sim_ticks                                875405322000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.427102                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              120891324                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           138276714                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16475463                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188843542                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16319293                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16463466                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          144173                       # Number of indirect misses.
system.cpu0.branchPred.lookups              239677835                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1663130                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819899                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9751757                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016973                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28335576                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466297                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       59545526                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892414706                       # Number of instructions committed
system.cpu0.commit.committedOps             893236834                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1558567816                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.573114                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.381098                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1142257220     73.29%     73.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    243829071     15.64%     88.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     61009638      3.91%     92.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     54803787      3.52%     96.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     16114240      1.03%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5842700      0.37%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2007030      0.13%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4368554      0.28%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28335576      1.82%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1558567816                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341648                       # Number of function calls committed.
system.cpu0.commit.int_insts                863524595                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414296                       # Number of loads committed
system.cpu0.commit.membars                    1641877                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641886      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491124256     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234183     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762687     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893236834                       # Class of committed instruction
system.cpu0.commit.refs                     390996905                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892414706                       # Number of Instructions Simulated
system.cpu0.committedOps                    893236834                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.930555                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.930555                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            191820623                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6729066                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           119630225                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             977724535                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               666868306                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                701709940                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9761666                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12925656                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3503434                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  239677835                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                179249590                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    903358719                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4216196                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          268                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1005452013                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          128                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               32970782                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139117                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         653819416                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         137210617                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.583596                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1573663969                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.640981                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.882268                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               844822617     53.69%     53.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               549013694     34.89%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               110896624      7.05%     95.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                51959690      3.30%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7447069      0.47%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6631278      0.42%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1220968      0.08%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643386      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28643      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1573663969                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      149191714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9793117                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               228922786                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.541675                       # Inst execution rate
system.cpu0.iew.exec_refs                   414260436                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 113481478                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              160816367                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            305596295                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1904830                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5088307                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117080476                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          952761286                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            300778958                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3458983                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            933228479                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1011296                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1975033                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9761666                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3679098                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        74955                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        18532689                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11765                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11119                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3644165                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25181999                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6497867                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11119                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       817184                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8975933                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                385476203                       # num instructions consuming a value
system.cpu0.iew.wb_count                    926768539                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.856645                       # average fanout of values written-back
system.cpu0.iew.wb_producers                330216358                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.537926                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     926800861                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1137208681                       # number of integer regfile reads
system.cpu0.int_regfile_writes              592025237                       # number of integer regfile writes
system.cpu0.ipc                              0.517986                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.517986                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643418      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            509263895     54.37%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839629      0.84%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639156      0.17%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           302658686     32.31%     87.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113642612     12.13%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             936687463                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     996174                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001064                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 173438     17.41%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                712495     71.52%     88.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               110238     11.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             936040149                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3448093231                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    926768473                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1012295674                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 947076662                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                936687463                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5684624                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       59524448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            58300                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3218327                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27430407                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1573663969                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.595227                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.794612                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          879319893     55.88%     55.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          499175594     31.72%     87.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          160155536     10.18%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27336734      1.74%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3987732      0.25%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3114247      0.20%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             404521      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             116390      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              53322      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1573663969                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.543683                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14744740                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2476444                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           305596295                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117080476                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1554                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1722855683                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27955188                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168702562                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569166779                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3605148                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               679744319                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7174352                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 4701                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1179289769                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             968403976                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          622483320                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                691503550                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12166024                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9761666                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23671117                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                53316536                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1179289713                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        280755                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4681                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10302376                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4677                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2482995191                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1920667009                       # The number of ROB writes
system.cpu0.timesIdled                       20425667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1510                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.693509                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11223815                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13252273                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2905562                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18108643                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            240171                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         326966                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           86795                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20530823                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24462                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819652                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1995730                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300348                       # Number of branches committed
system.cpu1.commit.bw_lim_events               768503                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459620                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29955815                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41846100                       # Number of instructions committed
system.cpu1.commit.committedOps              42665940                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232437642                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183559                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.782554                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    212885163     91.59%     91.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9790252      4.21%     95.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3702584      1.59%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3368904      1.45%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1104167      0.48%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       186549      0.08%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       554269      0.24%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        77251      0.03%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       768503      0.33%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232437642                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317297                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40180354                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552616                       # Number of loads committed
system.cpu1.commit.membars                    1639370                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639370      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24988843     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372268     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665318      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42665940                       # Class of committed instruction
system.cpu1.commit.refs                      16037598                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41846100                       # Number of Instructions Simulated
system.cpu1.committedOps                     42665940                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.685432                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.685432                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178059464                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               914541                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10053168                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              82164021                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15517799                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39569086                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1996774                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2165399                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2217997                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20530823                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11284002                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    220698962                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               563033                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      93978295                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5813212                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.086295                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13755541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11463986                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.395011                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237361120                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.409669                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.922302                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               180719547     76.14%     76.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33291832     14.03%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14520417      6.12%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4879848      2.06%     98.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  913415      0.38%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1660867      0.70%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1344422      0.57%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3457      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27315      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237361120                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         552047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2037464                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13334841                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.220345                       # Inst execution rate
system.cpu1.iew.exec_refs                    18181792                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5270660                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              157018850                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19907695                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2045861                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1641469                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8229891                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72614246                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12911132                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1633436                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52422978                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1007359                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               662603                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1996774                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2334956                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39420                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          224217                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10737                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2174                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1792                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8355079                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3744909                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2174                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       621632                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1415832                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26693886                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51561210                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785388                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20965052                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216723                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51588657                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67613702                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32355106                       # number of integer regfile writes
system.cpu1.ipc                              0.175888                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175888                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639579      3.03%      3.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33734504     62.41%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  55      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14087004     26.06%     91.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4595174      8.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              54056414                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     928285                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017173                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 150321     16.19%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                677854     73.02%     89.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               100107     10.78%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53345105                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         346462253                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51561198                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102563598                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66489259                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 54056414                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6124987                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29948305                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            60047                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3665367                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21208139                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237361120                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.227739                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.653887                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          201864873     85.05%     85.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24076528     10.14%     95.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6973227      2.94%     98.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2687421      1.13%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1219353      0.51%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             264715      0.11%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             181238      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67366      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26399      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237361120                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.227211                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12961016                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2364178                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19907695                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8229891                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu1.numCycles                       237913167                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1512890822                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              163440146                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27215527                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3464123                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18170673                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                695229                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8420                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             98482634                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77840756                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49592249                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38351773                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10538764                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1996774                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15382389                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22376722                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        98482622                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         19365                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               778                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9145568                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           770                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   304289854                       # The number of ROB reads
system.cpu1.rob.rob_writes                  150172278                       # The number of ROB writes
system.cpu1.timesIdled                          34852                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.295612                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9665361                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10037177                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2007165                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14634385                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            251105                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         309981                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           58876                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16992787                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24630                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819661                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1577617                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230138                       # Number of branches committed
system.cpu2.commit.bw_lim_events               621340                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459685                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17610452                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41653036                       # Number of instructions committed
system.cpu2.commit.committedOps              42472891                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    231791543                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183237                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.779345                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    212482036     91.67%     91.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9546731      4.12%     95.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3612821      1.56%     97.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3385354      1.46%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1082247      0.47%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       200401      0.09%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       781548      0.34%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        79065      0.03%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       621340      0.27%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    231791543                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318262                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39996345                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489943                       # Number of loads committed
system.cpu2.commit.membars                    1639379                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639379      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24871632     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309604     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652135      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42472891                       # Class of committed instruction
system.cpu2.commit.refs                      15961751                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41653036                       # Number of Instructions Simulated
system.cpu2.committedOps                     42472891                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.653762                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.653762                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            187966212                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               433857                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8829797                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66799334                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                11850063                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31276102                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1578652                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               821630                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2248615                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16992787                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9179185                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    222055101                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               420334                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      73242911                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4016400                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.072157                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10856342                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9916466                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.311015                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         234919644                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.319341                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.785554                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               188821575     80.38%     80.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                28165145     11.99%     92.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11387160      4.85%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4088992      1.74%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1000921      0.43%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  982429      0.42%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  443366      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3352      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26704      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           234919644                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         576697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1618800                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12080248                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.213015                       # Inst execution rate
system.cpu2.iew.exec_refs                    18112519                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5242666                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              163721476                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16044081                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1269244                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1525445                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6740022                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60075783                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12869853                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1567833                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50164334                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                948218                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               716947                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1578652                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2512618                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        39636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          219688                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        10497                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2092                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1672                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4554138                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2268214                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2092                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       527071                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1091729                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25580209                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49295557                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.791477                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20246142                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.209326                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49321285                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64223782                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31373099                       # number of integer regfile writes
system.cpu2.ipc                              0.176873                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176873                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639611      3.17%      3.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31482844     60.86%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14040437     27.14%     91.17% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4569125      8.83%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51732167                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     914933                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017686                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 143765     15.71%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                675489     73.83%     89.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                95676     10.46%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51007474                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         339356569                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49295545                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         77679696                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56271025                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51732167                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3804758                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17602891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            57685                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1345073                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11259965                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    234919644                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.220212                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.647320                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          201156587     85.63%     85.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22796688      9.70%     95.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6606711      2.81%     98.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2619654      1.12%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1223439      0.52%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             248080      0.11%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             176171      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              66599      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              25715      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      234919644                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.219673                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9142353                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1707282                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16044081                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6740022                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    232                       # number of misc regfile reads
system.cpu2.numCycles                       235496341                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1515308907                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              171824308                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27106487                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5185706                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                13988851                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                542323                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7329                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             81668113                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              63869419                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40660504                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30693235                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10589017                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1578652                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16816176                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13554017                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        81668101                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         18422                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               834                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10685184                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           832                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   291252337                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123300464                       # The number of ROB writes
system.cpu2.timesIdled                          33144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.314618                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11520962                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11961800                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3018092                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17873044                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            236480                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         346936                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          110456                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20618866                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22786                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819629                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2169565                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10571954                       # Number of branches committed
system.cpu3.commit.bw_lim_events               654065                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459582                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       29131545                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42591910                       # Number of instructions committed
system.cpu3.commit.committedOps              43411720                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    233528131                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185895                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.776871                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    213415059     91.39%     91.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10099467      4.32%     95.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3800767      1.63%     97.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3477319      1.49%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1158926      0.50%     99.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       209280      0.09%     99.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       628598      0.27%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        84650      0.04%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       654065      0.28%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    233528131                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292107                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40873835                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11833662                       # Number of loads committed
system.cpu3.commit.membars                    1639321                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639321      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25382591     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12653291     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736376      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43411720                       # Class of committed instruction
system.cpu3.commit.refs                      16389679                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42591910                       # Number of Instructions Simulated
system.cpu3.committedOps                     43411720                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.612175                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.612175                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            177895310                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               852551                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10481818                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              82721378                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15579559                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 40820974                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2170598                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2141741                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2093217                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20618866                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12182908                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    221021291                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               613707                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      93824488                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6038250                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.086259                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14519219                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11757442                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.392516                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         238559658                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.407132                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.902044                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               180767446     75.77%     75.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                34194936     14.33%     90.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15346541      6.43%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4854413      2.03%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  847831      0.36%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1063735      0.45%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1455450      0.61%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3108      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26198      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           238559658                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         473576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2214757                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13376312                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.222509                       # Inst execution rate
system.cpu3.iew.exec_refs                    18798349                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5383054                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              157665439                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             19804154                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1944202                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1885605                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8179173                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           72518533                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13415295                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1795654                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53187151                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1037149                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               806155                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2170598                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2623335                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        47045                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          233775                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13441                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2111                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1468                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7970492                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3623156                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2111                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       758416                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1456341                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26710005                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52198140                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.784558                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20955550                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.218372                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52228967                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                68399437                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32826343                       # number of integer regfile writes
system.cpu3.ipc                              0.178184                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.178184                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639547      2.98%      2.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33999133     61.84%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14625470     26.60%     91.42% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4718509      8.58%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54982805                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     925841                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016839                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 141434     15.28%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                684621     73.95%     89.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                99783     10.78%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54269084                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         349514812                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52198128                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        101626360                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  66694551                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54982805                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5823982                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       29106812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            63730                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3364400                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20510684                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    238559658                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.230478                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.658962                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          202737714     84.98%     84.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23946516     10.04%     95.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7319087      3.07%     98.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2759205      1.16%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1251411      0.52%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             278834      0.12%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             174393      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              65656      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26842      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      238559658                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.230022                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12396528                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2356596                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            19804154                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8179173                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    226                       # number of misc regfile reads
system.cpu3.numCycles                       239033234                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1511772268                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              164082249                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27606763                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3386123                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18300976                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                710231                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7296                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             98490973                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              78061338                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49846576                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 39424652                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10045106                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2170598                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             14558793                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22239813                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        98490961                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         22390                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               811                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7952532                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           803                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   305415992                       # The number of ROB reads
system.cpu3.rob.rob_writes                  150123160                       # The number of ROB writes
system.cpu3.timesIdled                          26110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4418593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8799067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       696869                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        58659                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58202839                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4686385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116824871                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4745044                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1488984                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3041194                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1339173                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              966                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            602                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2928052                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2928023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1488984                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            96                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13216074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13216074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    477324864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               477324864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1377                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4418700                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4418700    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4418700                       # Request fanout histogram
system.membus.respLayer1.occupancy        23786780500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22511842000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                277                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5447890622.302158                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32173570485.635372                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          135     97.12%     97.12% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.84% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.56% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 268511513500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118148525500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 757256796500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9116722                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9116722                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9116722                       # number of overall hits
system.cpu2.icache.overall_hits::total        9116722                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        62463                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         62463                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        62463                       # number of overall misses
system.cpu2.icache.overall_misses::total        62463                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1108373500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1108373500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1108373500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1108373500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9179185                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9179185                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9179185                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9179185                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006805                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006805                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006805                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006805                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 17744.480733                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17744.480733                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 17744.480733                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17744.480733                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          128                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        51911                       # number of writebacks
system.cpu2.icache.writebacks::total            51911                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10520                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10520                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10520                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10520                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        51943                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        51943                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        51943                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        51943                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    897953000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    897953000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    897953000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    897953000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005659                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005659                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005659                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005659                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 17287.276438                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17287.276438                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 17287.276438                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17287.276438                       # average overall mshr miss latency
system.cpu2.icache.replacements                 51911                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9116722                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9116722                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        62463                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        62463                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1108373500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1108373500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9179185                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9179185                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006805                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006805                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 17744.480733                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17744.480733                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10520                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10520                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        51943                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        51943                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    897953000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    897953000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005659                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005659                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 17287.276438                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17287.276438                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.133270                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9017639                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            51911                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           173.713452                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        400498500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.133270                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972915                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972915                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18410313                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18410313                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13537691                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13537691                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13537691                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13537691                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2573532                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2573532                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2573532                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2573532                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 331521521826                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 331521521826                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 331521521826                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 331521521826                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16111223                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16111223                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16111223                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16111223                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.159735                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.159735                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.159735                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.159735                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 128819.661782                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 128819.661782                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 128819.661782                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 128819.661782                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2373013                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       385299                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            38441                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4650                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.731303                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.860000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1011903                       # number of writebacks
system.cpu2.dcache.writebacks::total          1011903                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1968529                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1968529                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1968529                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1968529                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       605003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       605003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       605003                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       605003                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69531614460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69531614460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69531614460                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69531614460                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037552                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037552                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037552                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037552                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 114927.718474                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 114927.718474                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 114927.718474                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 114927.718474                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1011903                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10965392                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10965392                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1494097                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1494097                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 153339386500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 153339386500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12459489                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12459489                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.119916                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.119916                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102630.141483                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102630.141483                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1198478                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1198478                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       295619                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       295619                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30539434000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30539434000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023726                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023726                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103306.736035                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103306.736035                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2572299                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2572299                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1079435                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1079435                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 178182135326                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 178182135326                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651734                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651734                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.295595                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.295595                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 165069.814603                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 165069.814603                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       770051                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       770051                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309384                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309384                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38992180460                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38992180460                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084722                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084722                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126031.664404                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126031.664404                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          328                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          205                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2815500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2815500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.384615                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.384615                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 13734.146341                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13734.146341                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           95                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           95                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          110                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          110                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1903500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1903500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.206379                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.206379                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 17304.545455                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17304.545455                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          176                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1155000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1155000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.473118                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.473118                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6562.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6562.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          171                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1004000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1004000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.459677                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.459677                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5871.345029                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5871.345029                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       190500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       190500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       170500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       170500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400875                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400875                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418786                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418786                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44464366500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44464366500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819661                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819661                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.510926                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.510926                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106174.433959                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106174.433959                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418786                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418786                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44045580500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44045580500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.510926                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.510926                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105174.433959                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105174.433959                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.698311                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14962848                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1023656                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.617067                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        400510000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.698311                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.865572                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.865572                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34887261                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34887261                       # Number of data accesses
system.cpu3.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6142130451.219512                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34161695829.032600                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          119     96.75%     96.75% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.56% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 268512071500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   119923276500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 755482045500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12132733                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12132733                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12132733                       # number of overall hits
system.cpu3.icache.overall_hits::total       12132733                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        50175                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         50175                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        50175                       # number of overall misses
system.cpu3.icache.overall_misses::total        50175                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    909621500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    909621500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    909621500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    909621500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12182908                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12182908                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12182908                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12182908                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004118                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004118                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004118                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004118                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 18128.978575                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18128.978575                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 18128.978575                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18128.978575                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          121                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    60.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          121                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        41409                       # number of writebacks
system.cpu3.icache.writebacks::total            41409                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         8734                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8734                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         8734                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8734                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        41441                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        41441                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        41441                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        41441                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    734418500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    734418500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    734418500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    734418500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003402                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003402                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003402                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003402                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 17722.026495                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17722.026495                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 17722.026495                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17722.026495                       # average overall mshr miss latency
system.cpu3.icache.replacements                 41409                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12132733                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12132733                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        50175                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        50175                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    909621500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    909621500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12182908                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12182908                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004118                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004118                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 18128.978575                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18128.978575                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         8734                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8734                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        41441                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        41441                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    734418500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    734418500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003402                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003402                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 17722.026495                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17722.026495                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.133133                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12034363                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            41409                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           290.621918                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        406795500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.133133                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.972910                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.972910                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24407257                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24407257                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14031960                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14031960                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14031960                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14031960                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2653019                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2653019                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2653019                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2653019                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 326314881498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 326314881498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 326314881498                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 326314881498                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16684979                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16684979                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16684979                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16684979                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.159006                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.159006                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.159006                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.159006                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 122997.566734                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 122997.566734                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 122997.566734                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 122997.566734                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2571696                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       526781                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            44007                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6514                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    58.438339                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.869051                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1024553                       # number of writebacks
system.cpu3.dcache.writebacks::total          1024553                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2039973                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2039973                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2039973                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2039973                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       613046                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       613046                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       613046                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       613046                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  69246748415                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  69246748415                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  69246748415                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69246748415                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036742                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036742                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036742                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036742                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112955.224265                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112955.224265                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112955.224265                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112955.224265                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1024553                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11387367                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11387367                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1561630                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1561630                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 155329980000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 155329980000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12948997                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12948997                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120599                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120599                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 99466.570186                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99466.570186                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1262317                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1262317                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299313                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299313                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30420699500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30420699500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023115                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023115                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 101635.075991                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101635.075991                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2644593                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2644593                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1091389                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1091389                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 170984901498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 170984901498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735982                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735982                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.292129                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.292129                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 156667.239177                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 156667.239177                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       777656                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       777656                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313733                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313733                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  38826048915                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  38826048915                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083976                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083976                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123755.068530                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123755.068530                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          354                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          354                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          158                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3928500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3928500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.308594                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.308594                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24863.924051                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24863.924051                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           70                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           70                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           88                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2597000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2597000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.171875                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.171875                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 29511.363636                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29511.363636                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          224                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          224                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          163                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1216000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1216000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.421189                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.421189                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7460.122699                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7460.122699                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1079000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1079000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.421189                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.421189                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6619.631902                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6619.631902                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       501500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       501500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       475500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       475500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396526                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396526                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423103                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423103                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  44565424500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  44565424500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819629                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819629                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516213                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516213                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 105329.965753                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 105329.965753                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423103                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423103                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44142321500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44142321500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516213                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516213                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 104329.965753                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 104329.965753                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.158986                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15465305                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1035962                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.928448                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        406807000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.158986                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.879968                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.879968                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36047006                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36047006                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       776533500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2668324711.651886                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11388043500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   861427719000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13977603000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    152155569                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       152155569                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    152155569                       # number of overall hits
system.cpu0.icache.overall_hits::total      152155569                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27094021                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27094021                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27094021                       # number of overall misses
system.cpu0.icache.overall_misses::total     27094021                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 364908627992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 364908627992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 364908627992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 364908627992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    179249590                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    179249590                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    179249590                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    179249590                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151152                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151152                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151152                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151152                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13468.234486                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13468.234486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13468.234486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13468.234486                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3644                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.061538                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23905657                       # number of writebacks
system.cpu0.icache.writebacks::total         23905657                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3188330                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3188330                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3188330                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3188330                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23905691                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23905691                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23905691                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23905691                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 314518542495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 314518542495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 314518542495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 314518542495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.133365                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.133365                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.133365                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.133365                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13156.638831                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13156.638831                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13156.638831                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13156.638831                       # average overall mshr miss latency
system.cpu0.icache.replacements              23905657                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    152155569                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      152155569                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27094021                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27094021                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 364908627992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 364908627992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    179249590                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    179249590                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151152                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151152                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13468.234486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13468.234486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3188330                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3188330                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23905691                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23905691                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 314518542495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 314518542495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.133365                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.133365                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13156.638831                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13156.638831                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999930                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          176061035                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23905657                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.364827                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999930                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        382404869                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       382404869                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    348302518                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       348302518                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    348302518                       # number of overall hits
system.cpu0.dcache.overall_hits::total      348302518                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39771691                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39771691                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39771691                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39771691                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 957185720335                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 957185720335                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 957185720335                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 957185720335                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388074209                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388074209                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388074209                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388074209                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102485                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102485                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102485                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102485                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24067.010888                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24067.010888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24067.010888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24067.010888                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4627099                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       198370                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           125664                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2440                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    36.821198                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.299180                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31286426                       # number of writebacks
system.cpu0.dcache.writebacks::total         31286426                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8892484                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8892484                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8892484                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8892484                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30879207                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30879207                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30879207                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30879207                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 501667287803                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 501667287803                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 501667287803                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 501667287803                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079570                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079570                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079570                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079570                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16246.119526                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16246.119526                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16246.119526                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16246.119526                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31286426                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    247543839                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      247543839                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     30770662                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30770662                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 582703191500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 582703191500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278314501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278314501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110561                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110561                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18936.972870                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18936.972870                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4766878                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4766878                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26003784                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26003784                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 367748210000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 367748210000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.093433                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.093433                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14142.103703                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14142.103703                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    100758679                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     100758679                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9001029                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9001029                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 374482528835                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 374482528835                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759708                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759708                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.082007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.082007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41604.413099                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41604.413099                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4125606                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4125606                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4875423                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4875423                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 133919077803                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 133919077803                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044419                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044419                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27468.196668                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27468.196668                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1810                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1810                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1273                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1273                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     87611000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     87611000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.412910                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.412910                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 68822.466614                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 68822.466614                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1245                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1245                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1117500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1117500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009082                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009082                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39910.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39910.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2784                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2784                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          218                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          218                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1702500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1702500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3002                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3002                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.072618                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.072618                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7809.633028                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7809.633028                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          217                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          217                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1487500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1487500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.072285                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.072285                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6854.838710                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6854.838710                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403073                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403073                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416826                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416826                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  44963997000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  44963997000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819899                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819899                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508387                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508387                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 107872.342416                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 107872.342416                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416826                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416826                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44547171000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44547171000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508387                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508387                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 106872.342416                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 106872.342416                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970649                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          380006014                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31295786                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.142402                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970649                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999083                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999083                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        809096202                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       809096202                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23700586                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29847805                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               50246                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               95100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               49154                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               93848                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               38964                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               95616                       # number of demand (read+write) hits
system.l2.demand_hits::total                 53971319                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23700586                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29847805                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              50246                       # number of overall hits
system.l2.overall_hits::.cpu1.data              95100                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              49154                       # number of overall hits
system.l2.overall_hits::.cpu2.data              93848                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              38964                       # number of overall hits
system.l2.overall_hits::.cpu3.data              95616                       # number of overall hits
system.l2.overall_hits::total                53971319                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            205104                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1438357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2412                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            920396                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2789                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            918145                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2477                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            928867                       # number of demand (read+write) misses
system.l2.demand_misses::total                4418547                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           205104                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1438357                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2412                       # number of overall misses
system.l2.overall_misses::.cpu1.data           920396                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2789                       # number of overall misses
system.l2.overall_misses::.cpu2.data           918145                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2477                       # number of overall misses
system.l2.overall_misses::.cpu3.data           928867                       # number of overall misses
system.l2.overall_misses::total               4418547                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  16624264000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 152292010000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    217010500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 111038496500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    253479000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 110516708000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    228430000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 110308605000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     501479003000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  16624264000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 152292010000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    217010500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 111038496500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    253479000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 110516708000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    228430000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 110308605000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    501479003000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23905690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31286162                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1015496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           51943                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1011993                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           41441                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1024483                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58389866                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23905690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31286162                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1015496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          51943                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1011993                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          41441                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1024483                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58389866                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.008580                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.045974                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.045805                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.906351                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.053693                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.907264                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.059772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.906669                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075673                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.008580                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.045974                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.045805                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.906351                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.053693                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.907264                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.059772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.906669                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075673                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81052.851236                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105879.145442                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89971.185738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120642.089383                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90885.263535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120369.558185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92220.427937                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118756.081333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113494.097268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81052.851236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105879.145442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89971.185738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120642.089383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90885.263535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120369.558185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92220.427937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118756.081333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113494.097268                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3041194                       # number of writebacks
system.l2.writebacks::total                   3041194                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             86                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            326                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            148                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            354                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            186                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            159                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1537                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            86                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           326                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           148                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           354                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           186                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           159                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1537                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       205066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1438271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       920248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       917959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       928708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4417010                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       205066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1438271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       920248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       917959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       928708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4417010                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14571392500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 137902316501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    171931000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101825181000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    204565500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 101323887001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    189936000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 101011264000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 457200473502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14571392500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 137902316501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    171931000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101825181000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    204565500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 101323887001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    189936000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 101011264000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 457200473502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.008578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.045971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.039614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.906205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.046878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.907080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.053980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.906514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075647                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.008578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.045971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.039614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.906205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.046878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.907080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.053980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.906514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075647                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71057.086499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95880.620899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82421.380633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110649.717250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84010.472279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110379.534381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84906.571301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108765.364356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103509.041977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71057.086499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95880.620899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82421.380633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110649.717250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84010.472279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110379.534381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84906.571301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108765.364356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103509.041977                       # average overall mshr miss latency
system.l2.replacements                        9118367                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8418066                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8418066                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8418066                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8418066                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49667940                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49667940                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49667940                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49667940                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   70                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                142                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       241000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        60500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       332000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              212                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.677419                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.589744                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.507937                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.669811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5355.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1440.476190                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1326.086957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2338.028169                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       913500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       840500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       464500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       634000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2852500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.937500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.677419                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.589744                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.507937                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.669811                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20011.904762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20195.652174                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19812.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20088.028169                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               76                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.560000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.562500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.684685                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1843.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   388.157895                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           76                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       574000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       285000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       323500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       362500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1545000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.560000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.562500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.684685                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20218.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20138.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20328.947368                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4408193                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            36876                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            37577                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            40037                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4522683                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         882631                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         680458                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         679269                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         685667                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2928025                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  96774707500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81440673500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81236614000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81132268500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  340584263500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5290824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       725704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7450708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.166823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.948593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.947580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.944830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.392986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109643.449528                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119685.084899                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119594.172559                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118326.051130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116318.768965                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       882631                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       680458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       679269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       685667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2928025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87948397500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74636093500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74443924000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  74275598500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 311304013500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.166823                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.948593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.947580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.944830                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.392986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99643.449528                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109685.084899                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109594.172559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 108326.051130                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106318.768965                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23700586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         50246                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         49154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         38964                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23838950                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       205104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2789                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2477                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           212782                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  16624264000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    217010500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    253479000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    228430000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17323183500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23905690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        51943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        41441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24051732                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.008580                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.045805                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.053693                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.059772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81052.851236                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89971.185738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90885.263535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92220.427937                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81412.823923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          326                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          354                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          240                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           958                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       205066                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2086                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2435                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2237                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       211824                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14571392500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    171931000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    204565500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    189936000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15137825000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.008578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.039614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.046878                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.053980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71057.086499                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82421.380633                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84010.472279                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84906.571301                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71464.163645                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25439612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        58224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        56271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        55579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25609686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       555726                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       239938                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       238876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       243200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1277740                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  55517302500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29597823000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29280094000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29176336500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 143571556000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25995338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       298162                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       295147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26887426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.021378                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.804724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.809346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.813980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047522                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99900.495028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123356.129500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122574.448668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 119968.488898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112363.670230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           86                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          148                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          159                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          579                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       555640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       239790                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       238690                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       243041                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1277161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  49953919001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27189087500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  26879963001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  26735665500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 130758635002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021375                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.804227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.808716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.813447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89903.388887                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113387.078277                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112614.533500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 110004.754342                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102382.264258                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 7                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           28                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              96                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           103                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.766667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.932039                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           96                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       442000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       392000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       503000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       543000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1880000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.766667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.932039                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19217.391304                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19600                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        20120                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19392.857143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19583.333333                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999889                       # Cycle average of tags in use
system.l2.tags.total_refs                   116465665                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9118374                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.772635                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.804839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.206468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.723423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.044180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.015636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.058643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.993756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.057616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.095328                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.621951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.034476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.292553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 940928838                       # Number of tag accesses
system.l2.tags.data_accesses                940928838                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      13124160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      92049216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        133504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58895872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        155840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      58749376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        143168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59437312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          282688448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     13124160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       133504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       155840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       143168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13556672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    194636416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       194636416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         205065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1438269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         920248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         917959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         928708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4417007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3041194                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3041194                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14992095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        105150396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           152505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67278403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           178020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67111056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           163545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         67896905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             322922926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14992095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       152505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       178020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       163545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15486166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      222338625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222338625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      222338625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14992095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       105150396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          152505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67278403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          178020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67111056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          163545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        67896905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            545261551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2973755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    205065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1363487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    915128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    912449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    921537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003474633250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184147                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184147                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9614480                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2798105                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4417007                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3041194                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4417007                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3041194                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  92583                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 67439                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            217416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            303937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            381275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            261871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            353844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            283344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            281527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            268341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            243087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           243528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           260973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           248485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           270847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           213245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           270425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            176378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            188074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            216722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            225113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            190287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            189636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           184108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           209105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           192229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           157924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167217                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 193256088000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21622120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            274339038000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44689.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63439.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1560365                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1584250                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 36.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4417007                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3041194                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1442252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1104155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  833156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  451865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  123320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   64570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   48872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  23336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 126237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 186980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 210918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 213493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 205391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 205303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 211257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 202939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 194491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 186623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 183046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 183603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4153520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.453476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.032084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.657241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3104099     74.73%     74.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       749657     18.05%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       125270      3.02%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50919      1.23%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23670      0.57%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15120      0.36%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11101      0.27%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9318      0.22%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64366      1.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4153520                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.483364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.111960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    236.657070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184146    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184147                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.148653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.577166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171682     93.23%     93.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              694      0.38%     93.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9400      5.10%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1766      0.96%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              477      0.26%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              102      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184147                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              276763136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5925312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190318464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               282688448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            194636416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       316.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       217.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    322.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    222.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  875405305500                       # Total gap between requests
system.mem_ctrls.avgGap                     117374.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     13124160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     87263168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       133504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58568192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       155840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58396736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       143168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     58978368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190318464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14992095.284520100802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 99683159.111522972584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 152505.355684826412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 66904084.917135104537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 178020.393620590767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66708225.929656848311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 163544.813359039632                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 67372640.441863805056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 217406108.024552315474                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       205065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1438269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       920248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       917959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       928708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3041194                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6128702500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  78924514750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     84113500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63512771500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    101948250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63110535750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     95806000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  62380645750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21080000044750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29886.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54874.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40322.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69017.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41867.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68750.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42827.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67169.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6931488.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14545450920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7731063945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14415167340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7632986760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     69103360560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     187666468260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     178120723200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       479215220985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.420959                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 461012492000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29231540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 385161290000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          15110788980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8031544455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16461220020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7889862960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     69103360560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     326243271690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61424467680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       504264516345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.035470                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 156441252500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29231540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 689732529500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5860894217.054263                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33369932891.218594                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        42500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 268511091500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119349968000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 756055354000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11222137                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11222137                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11222137                       # number of overall hits
system.cpu1.icache.overall_hits::total       11222137                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        61865                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         61865                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        61865                       # number of overall misses
system.cpu1.icache.overall_misses::total        61865                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1037796500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1037796500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1037796500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1037796500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11284002                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11284002                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11284002                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11284002                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005483                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005483                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005483                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005483                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16775.179827                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16775.179827                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16775.179827                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16775.179827                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52626                       # number of writebacks
system.cpu1.icache.writebacks::total            52626                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9207                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9207                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9207                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9207                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52658                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52658                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52658                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52658                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    875800000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    875800000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    875800000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    875800000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004667                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004667                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004667                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004667                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16631.850811                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16631.850811                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16631.850811                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16631.850811                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52626                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11222137                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11222137                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        61865                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        61865                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1037796500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1037796500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11284002                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11284002                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005483                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005483                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16775.179827                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16775.179827                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9207                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9207                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52658                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52658                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    875800000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    875800000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004667                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004667                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16631.850811                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16631.850811                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.952306                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11122281                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52626                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           211.345742                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393522500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.952306                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         22620662                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        22620662                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13564440                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13564440                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13564440                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13564440                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2597683                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2597683                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2597683                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2597683                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 333154856427                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 333154856427                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 333154856427                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 333154856427                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16162123                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16162123                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16162123                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16162123                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.160727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.160727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.160727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.160727                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 128250.774412                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128250.774412                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 128250.774412                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 128250.774412                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2433310                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       277974                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39786                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3311                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.159956                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.954696                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1015387                       # number of writebacks
system.cpu1.dcache.writebacks::total          1015387                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1989258                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1989258                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1989258                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1989258                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       608425                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       608425                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       608425                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       608425                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69882364985                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69882364985                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69882364985                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69882364985                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037645                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037645                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037645                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037645                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114857.813182                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114857.813182                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114857.813182                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114857.813182                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1015387                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10981646                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10981646                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1515536                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1515536                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 156340132500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 156340132500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12497182                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12497182                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.121270                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.121270                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103158.309997                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103158.309997                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1216862                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1216862                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       298674                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       298674                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30890050500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30890050500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023899                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023899                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103423.968943                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103423.968943                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2582794                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2582794                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1082147                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1082147                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 176814723927                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 176814723927                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664941                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664941                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.295270                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.295270                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 163392.518694                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 163392.518694                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       772396                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       772396                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       309751                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       309751                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38992314485                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38992314485                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084517                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084517                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125882.771920                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125882.771920                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3097000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3097000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.346311                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.346311                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 18325.443787                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18325.443787                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           70                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           70                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           99                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2231000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2231000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.202869                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.202869                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 22535.353535                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22535.353535                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1068000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1068000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.423295                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.423295                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7167.785235                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7167.785235                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       934000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       934000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.420455                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.420455                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6310.810811                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6310.810811                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       160000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       160000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       146000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       146000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401816                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401816                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417836                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417836                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44658252000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44658252000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819652                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819652                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509772                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509772                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 106879.857169                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 106879.857169                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417836                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417836                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44240416000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44240416000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509772                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509772                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 105879.857169                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 105879.857169                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.263799                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14993013                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1026103                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.611606                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393534000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.263799                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.914494                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.914494                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34991361                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34991361                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 875405322000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50941630                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11459260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49971780                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6077173                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1034                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           637                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1671                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           62                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           62                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7491558                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7491558                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24051732                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26889899                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          103                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          103                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71717036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     93868968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       157942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3057505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       155797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3048057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       124291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3085566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175215162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3059926144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4004645184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6738176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129976192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6646656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129528832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5302400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131137920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7473901504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9163100                       # Total snoops (count)
system.tol2bus.snoopTraffic                 197413056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         67553392                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085170                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.315886                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62298640     92.22%     92.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4965556      7.35%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 109905      0.16%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 149006      0.22%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  30285      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           67553392                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116802291979                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1536546768                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          78168396                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1554976869                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          62328601                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46944941943                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35888209021                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1540221254                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          79228418                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2372287748500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61497                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                    61578                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42944.15                       # Real time elapsed on the host
host_tick_rate                               34856490                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2640944202                       # Number of instructions simulated
sim_ops                                    2644428329                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.496882                       # Number of seconds simulated
sim_ticks                                1496882426500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.728408                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               73848323                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            74049435                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3286962                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         77265362                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             94387                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         104105                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9718                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78215271                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7283                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         49389                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3273374                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  55521001                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6224878                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         156528                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57920718                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           406368110                       # Number of instructions committed
system.cpu0.commit.committedOps             406417856                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2959488869                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.137327                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.852039                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2844130347     96.10%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     51843499      1.75%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7148478      0.24%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3182065      0.11%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2089754      0.07%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2246995      0.08%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     37021780      1.25%     99.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5601073      0.19%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6224878      0.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2959488869                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 128306143                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              210986                       # Number of function calls committed.
system.cpu0.commit.int_insts                340703912                       # Number of committed integer instructions.
system.cpu0.commit.loads                    112039222                       # Number of loads committed
system.cpu0.commit.membars                      96775                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97498      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       217079730     53.41%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          10163      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1324      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      54325573     13.37%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           706      0.00%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       8460525      2.08%     68.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      2501740      0.62%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       2828945      0.70%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      2815146      0.69%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       60562136     14.90%     85.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        360862      0.09%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     51526475     12.68%     98.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      5847033      1.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        406417856                       # Class of committed instruction
system.cpu0.commit.refs                     118296506                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  406368110                       # Number of Instructions Simulated
system.cpu0.committedOps                    406417856                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.336515                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.336515                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2831637972                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                13728                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62655912                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             493583032                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                26595382                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 69169067                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3385726                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                23742                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             37993550                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78215271                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9726753                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2952532904                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                80103                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     572275489                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          106                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                6798662                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.026235                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          12849250                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          73942710                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.191953                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2968781697                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.192788                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.620765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2584785439     87.07%     87.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               296691912      9.99%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12743612      0.43%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                64198712      2.16%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2585318      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   80305      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 7059406      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  624912      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   12081      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2968781697                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                134602134                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               123934341                       # number of floating regfile writes
system.cpu0.idleCycles                       12544102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3366133                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59744333                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.303926                       # Inst execution rate
system.cpu0.iew.exec_refs                   604955388                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6357607                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1475124282                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            128330015                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             67936                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1485790                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6851948                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          463434868                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            598597781                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2845335                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            906101985                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               8330031                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            807368750                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3385726                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            826739369                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     46611123                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           93975                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          166                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       117675                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16290793                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       594664                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        117675                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       653249                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2712884                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                369474326                       # num instructions consuming a value
system.cpu0.iew.wb_count                    421283014                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824495                       # average fanout of values written-back
system.cpu0.iew.wb_producers                304629825                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.141307                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     421748667                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               948058608                       # number of integer regfile reads
system.cpu0.int_regfile_writes              231821911                       # number of integer regfile writes
system.cpu0.ipc                              0.136304                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.136304                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100832      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            230246787     25.33%     25.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10194      0.00%     25.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1326      0.00%     25.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           54686034      6.02%     31.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                709      0.00%     31.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            9386480      1.03%     32.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           2505394      0.28%     32.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            2828945      0.31%     32.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           2879770      0.32%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.30% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           368203028     40.51%     73.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             368704      0.04%     73.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      231785060     25.50%     99.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       5944056      0.65%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             908947319                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              355074997                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          665392154                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    129870018                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         163622949                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  140594731                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.154679                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3745370      2.66%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1429      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                16130      0.01%      2.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  14      0.00%      2.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             13745091      9.78%     12.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                4804      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              91779385     65.28%     77.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11424      0.01%     77.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         31290518     22.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             563      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             694366221                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4264569405                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    291412996                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        356946578                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 463255637                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                908947319                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             179231                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       57017015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2690492                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         22703                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57944689                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2968781697                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.306168                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.069470                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2669013574     89.90%     89.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           88973073      3.00%     92.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           44416416      1.50%     94.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27257374      0.92%     95.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           76896502      2.59%     97.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           45708945      1.54%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7583105      0.26%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3721735      0.13%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5210973      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2968781697                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.304880                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3005272                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1918491                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           128330015                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6851948                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              135052269                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              70932635                       # number of misc regfile writes
system.cpu0.numCycles                      2981325799                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12439161                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2402004914                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            344727122                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             132230160                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41591529                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             365331597                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2481953                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            675523511                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             475922317                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404790782                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 82568028                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1420797                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3385726                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            438805738                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                60063665                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        156234107                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       519289404                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        425762                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11534                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                255979666                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11308                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3417566932                       # The number of ROB reads
system.cpu0.rob.rob_writes                  937978300                       # The number of ROB writes
system.cpu0.timesIdled                         118813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3316                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.819104                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               73836164                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73969973                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3281267                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         77159953                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             69039                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          71898                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2859                       # Number of indirect misses.
system.cpu1.branchPred.lookups               78060453                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1919                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         48659                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3273185                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  55327031                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6200405                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         154155                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       58117030                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           405358873                       # Number of instructions committed
system.cpu1.commit.committedOps             405409923                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2955418319                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.137175                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.851832                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2840492437     96.11%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     51588940      1.75%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7094412      0.24%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3159271      0.11%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2053067      0.07%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2243859      0.08%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     36981953      1.25%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5603975      0.19%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6200405      0.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2955418319                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 128439546                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              160226                       # Number of function calls committed.
system.cpu1.commit.int_insts                339597556                       # Number of committed integer instructions.
system.cpu1.commit.loads                    111822548                       # Number of loads committed
system.cpu1.commit.membars                      98578                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        98578      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       216388550     53.38%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            398      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      54368321     13.41%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       8502272      2.10%     68.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      2510301      0.62%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       2828896      0.70%     70.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      2836347      0.70%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60345777     14.89%     85.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        136594      0.03%     85.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     51525430     12.71%     98.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      5867979      1.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        405409923                       # Class of committed instruction
system.cpu1.commit.refs                     117875780                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  405358873                       # Number of Instructions Simulated
system.cpu1.committedOps                    405409923                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.319973                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.319973                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2830781574                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8117                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            62604395                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             492845210                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                24611187                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 67883001                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3383133                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                19637                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             38071103                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   78060453                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9687811                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2950642024                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71766                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     571668440                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                6782430                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.026308                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10696759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          73905203                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.192662                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2964729998                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.192848                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.621080                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2581261160     87.07%     87.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               296275146      9.99%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12641370      0.43%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                64197385      2.17%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2555028      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   61336      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7105499      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  631348      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1726      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2964729998                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                134847549                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               124098356                       # number of floating regfile writes
system.cpu1.idleCycles                        2485848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3369225                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                59572971                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.304887                       # Inst execution rate
system.cpu1.iew.exec_refs                   604018256                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6159095                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1474314323                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            128162316                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             64159                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1510669                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6650970                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          462618651                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            597859161                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2850292                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            904665896                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               8355612                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            807242609                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3383133                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            826673271                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     46563751                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88324                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       116297                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16339768                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       597738                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        116297                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       655527                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2713698                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                369419593                       # num instructions consuming a value
system.cpu1.iew.wb_count                    420380179                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824288                       # average fanout of values written-back
system.cpu1.iew.wb_producers                304508062                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.141675                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     420853728                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               946126320                       # number of integer regfile reads
system.cpu1.int_regfile_writes              231102875                       # number of integer regfile writes
system.cpu1.ipc                              0.136613                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.136613                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           100683      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            229606388     25.30%     25.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 405      0.00%     25.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  480      0.00%     25.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           54746835      6.03%     31.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            9447684      1.04%     32.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           2514136      0.28%     32.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            2828896      0.31%     32.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           2906955      0.32%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           367600845     40.51%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             141419      0.02%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      231649867     25.53%     99.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       5971595      0.66%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             907516188                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              354981253                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          665348975                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    130059780                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         163978102                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  140316624                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.154616                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3749810      2.67%      2.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 1680      0.00%      2.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                10144      0.01%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  22      0.00%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             13655819      9.73%     12.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                5756      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              91651364     65.32%     77.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  165      0.00%     77.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         31241347     22.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             517      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             692750876                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4257423531                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    290320399                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        355965565                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 462441954                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                907516188                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             176697                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       57208728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2693508                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         22542                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     58061678                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2964729998                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.306104                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.069655                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2665748359     89.92%     89.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           88455487      2.98%     92.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           44387687      1.50%     94.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           27140267      0.92%     95.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           76768324      2.59%     97.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           45685791      1.54%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7626629      0.26%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3737131      0.13%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5180323      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2964729998                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.305848                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3029417                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1933990                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           128162316                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6650970                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              135276003                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              71046137                       # number of misc regfile writes
system.cpu1.numCycles                      2967215846                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    26419743                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2401743785                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            344087210                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             132472168                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                39583255                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             365029253                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2490603                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            674632678                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             475182972                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          404392298                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 81376816                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1058182                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3383133                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            438344606                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                60305088                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        156607396                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       518025282                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        298403                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              8870                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                256595443                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          8848                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3412731633                       # The number of ROB reads
system.cpu1.rob.rob_writes                  936374009                       # The number of ROB writes
system.cpu1.timesIdled                          24256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.813571                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               73851275                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            73989212                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3278879                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         77179739                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             70239                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          74982                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4743                       # Number of indirect misses.
system.cpu2.branchPred.lookups               78086415                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1895                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         48361                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3270690                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  55345774                       # Number of branches committed
system.cpu2.commit.bw_lim_events              6181052                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         154080                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       58104332                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           405466426                       # Number of instructions committed
system.cpu2.commit.committedOps             405517032                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   2959686207                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.137014                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.851532                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   2844817996     96.12%     96.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     51556584      1.74%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      7053464      0.24%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3125046      0.11%     98.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2045987      0.07%     98.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2243584      0.08%     98.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     37009360      1.25%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      5653134      0.19%     99.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      6181052      0.21%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   2959686207                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 128451371                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              161430                       # Number of function calls committed.
system.cpu2.commit.int_insts                339705041                       # Number of committed integer instructions.
system.cpu2.commit.loads                    111852901                       # Number of loads committed
system.cpu2.commit.membars                      97615                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        97615      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       216470265     53.38%     53.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            426      0.00%     53.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             480      0.00%     53.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      54379042     13.41%     66.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       8495674      2.10%     68.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      2507283      0.62%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       2828896      0.70%     70.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      2833047      0.70%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       60358512     14.88%     85.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        138363      0.03%     85.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     51542750     12.71%     98.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      5864679      1.45%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        405517032                       # Class of committed instruction
system.cpu2.commit.refs                     117904304                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  405466426                       # Number of Instructions Simulated
system.cpu2.committedOps                    405517032                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.327855                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.327855                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           2835785016                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8302                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            62623935                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             492940125                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                24593663                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 67085978                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3380509                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                20684                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             38148494                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   78086415                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9690636                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   2954860234                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                71756                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     571773352                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                6777396                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.026281                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10744728                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          73921514                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.192439                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        2968993660                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.192607                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.620654                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              2585417119     87.08%     87.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               296361550      9.98%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12660325      0.43%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                64208770      2.16%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2552484      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   64681      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 7096290      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  630044      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2397      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          2968993660                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                134858628                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               124116479                       # number of floating regfile writes
system.cpu2.idleCycles                        2205518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3366184                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                59587021                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.304568                       # Inst execution rate
system.cpu2.iew.exec_refs                   604215026                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6157846                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1475521744                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            128188604                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             65355                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1511553                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6648218                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          462716027                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            598057180                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2851477                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            904931115                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               8352231                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            808582510                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3380509                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            827961723                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     46531061                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           88134                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       115559                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16335703                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       596815                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        115559                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       654563                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2711621                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                370018339                       # num instructions consuming a value
system.cpu2.iew.wb_count                    420470977                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.824221                       # average fanout of values written-back
system.cpu2.iew.wb_producers                304977031                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.141516                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     420944532                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               946422877                       # number of integer regfile reads
system.cpu2.int_regfile_writes              231165274                       # number of integer regfile writes
system.cpu2.ipc                              0.136466                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.136466                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           100293      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            229675009     25.30%     25.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 437      0.00%     25.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  480      0.00%     25.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           54760099      6.03%     31.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            9441099      1.04%     32.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           2510923      0.28%     32.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            2828896      0.31%     32.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           2904411      0.32%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           367709867     40.51%     73.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             142246      0.02%     73.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      231739286     25.53%     99.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       5969546      0.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             907782592                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              354940842                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          665397467                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    130075952                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         163978535                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  140266148                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.154515                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3769808      2.69%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1647      0.00%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                14376      0.01%      2.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  25      0.00%      2.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             13504648      9.63%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                5702      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              91709719     65.38%     77.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   39      0.00%     77.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         31259671     22.29%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             513      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             693007605                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        4262120788                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    290395025                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        356052042                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 462538914                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                907782592                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             177113                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       57198995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2693263                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         23033                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     58065994                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   2968993660                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.305754                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.069608                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         2670271491     89.94%     89.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           88146928      2.97%     92.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           44326827      1.49%     94.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           27134727      0.91%     95.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           76810411      2.59%     97.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           45736775      1.54%     99.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7579120      0.26%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3721458      0.13%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5265923      0.18%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     2968993660                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.305527                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3025496                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1929517                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           128188604                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6648218                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              135287902                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              71043942                       # number of misc regfile writes
system.cpu2.numCycles                      2971199178                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    22435444                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2404371507                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            344179395                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             132704374                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                39546846                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             367270442                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              2498887                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            674759455                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             475279488                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          404470917                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 80678447                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1027132                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3380509                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            440646227                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                60291522                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        156603311                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       518156144                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        370124                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             10205                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                257530301                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         10171                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  3417104471                       # The number of ROB reads
system.cpu2.rob.rob_writes                  936558548                       # The number of ROB writes
system.cpu2.timesIdled                          23215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.820802                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               73805860                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            73938356                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3276885                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         77137106                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             69255                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          72087                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2832                       # Number of indirect misses.
system.cpu3.branchPred.lookups               78030596                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2046                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         48667                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          3269250                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  55309404                       # Number of branches committed
system.cpu3.commit.bw_lim_events              6163757                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         154172                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58137933                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           405245041                       # Number of instructions committed
system.cpu3.commit.committedOps             405296133                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   2957955977                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.137019                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.851358                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   2843074604     96.12%     96.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     51581317      1.74%     97.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      7072085      0.24%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3136121      0.11%     98.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2055794      0.07%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2241309      0.08%     98.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     36994424      1.25%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      5636566      0.19%     99.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      6163757      0.21%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   2957955977                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 128389276                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              159858                       # Number of function calls committed.
system.cpu3.commit.int_insts                339518207                       # Number of committed integer instructions.
system.cpu3.commit.loads                    111797234                       # Number of loads committed
system.cpu3.commit.membars                      98537                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        98537      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       216343775     53.38%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            344      0.00%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      54350235     13.41%     66.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       8491574      2.10%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      2507588      0.62%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       2828672      0.70%     70.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      2831111      0.70%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       60328308     14.88%     85.81% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        135413      0.03%     85.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     51517593     12.71%     98.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      5862503      1.45%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        405296133                       # Class of committed instruction
system.cpu3.commit.refs                     117843817                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  405245041                       # Number of Instructions Simulated
system.cpu3.committedOps                    405296133                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.327298                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.327298                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           2834265131                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 7658                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            62588122                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             492728464                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                24525178                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 66955402                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               3379685                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                20113                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             38142363                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   78030596                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9656473                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   2953254923                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                71375                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     571507578                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                6774640                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.026279                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          10625516                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          73875115                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.192469                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        2967267759                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.192630                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.620685                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              2583849349     87.08%     87.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               296260329      9.98%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12648469      0.43%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                64166115      2.16%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2552050      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   63013      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 7094684      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  632043      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1707      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          2967267759                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                134782423                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               124050984                       # number of floating regfile writes
system.cpu3.idleCycles                        2083525                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3364428                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                59555761                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.304639                       # Inst execution rate
system.cpu3.iew.exec_refs                   604015866                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   6152260                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1473611957                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            128146060                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             64259                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1506468                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6643826                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          462527756                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            597863606                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2849721                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            904581014                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               8365959                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            808660286                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               3379685                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            828059484                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     46518448                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           88178                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       116509                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16348826                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       597243                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        116509                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       654321                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2710107                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                369841628                       # num instructions consuming a value
system.cpu3.iew.wb_count                    420265837                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824201                       # average fanout of values written-back
system.cpu3.iew.wb_producers                304823749                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.141535                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     420741161                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               946063112                       # number of integer regfile reads
system.cpu3.int_regfile_writes              231061778                       # number of integer regfile writes
system.cpu3.ipc                              0.136476                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.136476                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           100710      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            229561665     25.30%     25.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 346      0.00%     25.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  480      0.00%     25.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           54727441      6.03%     31.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            9435720      1.04%     32.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           2511406      0.28%     32.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            2828672      0.31%     32.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           2901901      0.32%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           367623895     40.51%     73.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             140026      0.02%     73.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      231632268     25.53%     99.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       5966205      0.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             907430735                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              354814674                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          665121373                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    130007010                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         163930824                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  140272309                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.154582                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3773626      2.69%      2.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 1757      0.00%      2.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                10407      0.01%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  22      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             13548399      9.66%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                5875      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              91687491     65.36%     77.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  131      0.00%     77.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         31244053     22.27%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             548      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             692787660                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        4259970136                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    290258827                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        355945060                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 462350757                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                907430735                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             176999                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57231623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          2689971                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         22827                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     58096964                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   2967267759                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.305814                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.069559                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         2668589854     89.93%     89.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           88166766      2.97%     92.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           44351734      1.49%     94.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           27092612      0.91%     95.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           76794406      2.59%     97.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           45717012      1.54%     99.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7594003      0.26%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3735013      0.13%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5226359      0.18%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     2967267759                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.305599                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3023326                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1928404                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           128146060                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6643826                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              135214011                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              71009180                       # number of misc regfile writes
system.cpu3.numCycles                      2969351284                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    24282797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2402756059                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            343997504                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             132747593                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                39476404                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             367337418                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              2524548                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            674481646                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             475074135                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          404307327                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 80549569                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1101492                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               3379685                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            440818742                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                60309823                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        156536303                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       517945343                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        287300                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              8826                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                257456486                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          8809                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  3415213078                       # The number of ROB reads
system.cpu3.rob.rob_writes                  936188250                       # The number of ROB writes
system.cpu3.timesIdled                          22066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    194297453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     380673290                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     14195380                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      7692486                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    204194729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    180836414                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    412314288                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      188528900                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          192876725                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3184155                       # Transaction distribution
system.membus.trans_dist::WritebackClean          224                       # Transaction distribution
system.membus.trans_dist::CleanEvict        183193583                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            30504                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7883                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1380215                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1378838                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     192876726                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    574928853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              574928853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  12636156288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             12636156288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29711                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         194295328                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               194295328    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           194295328                       # Request fanout histogram
system.membus.respLayer1.occupancy       1003368894918                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             67.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        466679050247                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2148                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1075                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10496162.325581                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12287480.287779                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1075    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     67814000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1075                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1485599052000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  11283374500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9663407                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9663407                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9663407                       # number of overall hits
system.cpu2.icache.overall_hits::total        9663407                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27229                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27229                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27229                       # number of overall misses
system.cpu2.icache.overall_misses::total        27229                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1910354000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1910354000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1910354000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1910354000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9690636                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9690636                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9690636                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9690636                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002810                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002810                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002810                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002810                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 70158.801278                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 70158.801278                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 70158.801278                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 70158.801278                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          378                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24936                       # number of writebacks
system.cpu2.icache.writebacks::total            24936                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2293                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2293                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2293                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2293                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24936                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24936                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24936                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24936                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1752205000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1752205000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1752205000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1752205000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002573                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002573                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002573                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002573                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 70268.086301                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70268.086301                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 70268.086301                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70268.086301                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24936                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9663407                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9663407                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27229                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27229                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1910354000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1910354000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9690636                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9690636                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002810                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002810                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 70158.801278                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 70158.801278                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2293                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2293                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24936                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24936                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1752205000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1752205000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002573                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002573                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 70268.086301                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70268.086301                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9839369                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24968                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           394.079181                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19406208                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19406208                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     47389339                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        47389339                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     47389339                       # number of overall hits
system.cpu2.dcache.overall_hits::total       47389339                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     74390940                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      74390940                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     74390940                       # number of overall misses
system.cpu2.dcache.overall_misses::total     74390940                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 7240666563828                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 7240666563828                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 7240666563828                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 7240666563828                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    121780279                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    121780279                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    121780279                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    121780279                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.610862                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.610862                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.610862                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.610862                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 97332.639752                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97332.639752                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 97332.639752                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97332.639752                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2568484771                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       215617                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         47098275                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3213                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.534583                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    67.107688                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     51480519                       # number of writebacks
system.cpu2.dcache.writebacks::total         51480519                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     22927059                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     22927059                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     22927059                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     22927059                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     51463881                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     51463881                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     51463881                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     51463881                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 5604175602975                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 5604175602975                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 5604175602975                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 5604175602975                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.422596                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.422596                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.422596                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.422596                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 108895.316367                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108895.316367                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 108895.316367                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108895.316367                       # average overall mshr miss latency
system.cpu2.dcache.replacements              51480519                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     43099732                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       43099732                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     72682931                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     72682931                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 7141480257500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 7141480257500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    115782663                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115782663                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.627753                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.627753                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98255.259650                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98255.259650                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     21629194                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     21629194                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     51053737                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     51053737                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 5571151337500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 5571151337500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.440945                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.440945                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109123.281955                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109123.281955                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      4289607                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4289607                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1708009                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1708009                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  99186306328                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  99186306328                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5997616                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5997616                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.284781                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.284781                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 58071.301924                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58071.301924                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1297865                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1297865                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       410144                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       410144                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  33024265475                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  33024265475                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.068385                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.068385                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 80518.709222                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 80518.709222                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         5483                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5483                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1113                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1113                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     18023500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     18023500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         6596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.168739                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.168739                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 16193.620845                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16193.620845                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          234                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          234                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          879                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          879                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     12036000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     12036000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.133263                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.133263                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13692.832765                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13692.832765                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         2690                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2690                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2438                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2438                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     20009500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     20009500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         5128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.475429                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.475429                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8207.342084                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8207.342084                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2377                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2377                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     17762500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     17762500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.463534                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.463534                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7472.654607                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7472.654607                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1631500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1631500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1501500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1501500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1832                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1832                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        46529                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        46529                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   1947271000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   1947271000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        48361                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        48361                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.962118                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.962118                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 41850.695265                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 41850.695265                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        46528                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        46528                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   1900742000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   1900742000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.962098                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.962098                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 40851.573246                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 40851.573246                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.960544                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           98916443                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         51503585                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.920574                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.960544                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998767                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998767                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        295184286                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       295184286                       # Number of data accesses
system.cpu3.numPwrStateTransitions               2518                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1260                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9688424.603175                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   11921550.671090                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1260    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     67959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1260                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1484675011500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  12207415000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9631250                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9631250                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9631250                       # number of overall hits
system.cpu3.icache.overall_hits::total        9631250                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25223                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25223                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25223                       # number of overall misses
system.cpu3.icache.overall_misses::total        25223                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1791390500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1791390500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1791390500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1791390500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9656473                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9656473                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9656473                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9656473                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002612                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002612                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002612                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002612                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71022.102843                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71022.102843                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71022.102843                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71022.102843                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          292                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    19.466667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23602                       # number of writebacks
system.cpu3.icache.writebacks::total            23602                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1621                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1621                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1621                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1621                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23602                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23602                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23602                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23602                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1672559000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1672559000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1672559000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1672559000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002444                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002444                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002444                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002444                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 70865.138548                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70865.138548                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 70865.138548                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70865.138548                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23602                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9631250                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9631250                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25223                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25223                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1791390500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1791390500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9656473                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9656473                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002612                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002612                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71022.102843                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71022.102843                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1621                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1621                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23602                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23602                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1672559000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1672559000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002444                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002444                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 70865.138548                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70865.138548                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9794663                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23634                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           414.431032                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19336548                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19336548                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     47195645                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        47195645                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     47195645                       # number of overall hits
system.cpu3.dcache.overall_hits::total       47195645                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     74537762                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      74537762                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     74537762                       # number of overall misses
system.cpu3.dcache.overall_misses::total     74537762                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7239641689897                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7239641689897                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7239641689897                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7239641689897                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    121733407                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    121733407                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    121733407                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    121733407                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.612303                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.612303                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.612303                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.612303                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 97127.167434                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97127.167434                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 97127.167434                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97127.167434                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2565897441                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       215177                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         47077294                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3264                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.503928                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    65.924326                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     51457994                       # number of writebacks
system.cpu3.dcache.writebacks::total         51457994                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     23096206                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     23096206                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     23096206                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     23096206                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     51441556                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     51441556                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     51441556                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     51441556                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 5601100723760                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 5601100723760                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 5601100723760                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 5601100723760                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.422576                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.422576                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.422576                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.422576                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 108882.801363                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 108882.801363                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 108882.801363                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 108882.801363                       # average overall mshr miss latency
system.cpu3.dcache.replacements              51457991                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     43066610                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       43066610                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     72673676                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     72673676                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 7129765522000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 7129765522000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    115740286                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    115740286                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.627903                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.627903                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98106.576059                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98106.576059                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     21642662                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     21642662                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     51031014                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     51031014                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 5567473666500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 5567473666500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.440910                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.440910                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109099.804807                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109099.804807                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      4129035                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4129035                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1864086                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1864086                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 109876167897                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 109876167897                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      5993121                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      5993121                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.311038                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.311038                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 58943.722498                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58943.722498                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1453544                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1453544                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       410542                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       410542                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  33627057260                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  33627057260                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.068502                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.068502                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 81908.933215                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 81908.933215                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         4622                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4622                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1170                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1170                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     37937000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     37937000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         5792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.202003                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.202003                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 32424.786325                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 32424.786325                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          166                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          166                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1004                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1004                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     29772000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     29772000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.173343                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.173343                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 29653.386454                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29653.386454                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         2227                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2227                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     15989500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     15989500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         4403                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4403                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.494208                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.494208                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7348.115809                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7348.115809                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2111                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2111                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     14075500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14075500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.479446                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.479446                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6667.693036                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6667.693036                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3602000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3602000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3405000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3405000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1918                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1918                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        46749                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        46749                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   1946250497                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   1946250497                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        48667                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        48667                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.960589                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.960589                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 41631.917196                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 41631.917196                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        46749                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        46749                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   1899501497                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   1899501497                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.960589                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.960589                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 40631.917196                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 40631.917196                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.956575                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           98698982                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         51481038                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.917191                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.956575                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998643                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998643                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        295065546                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       295065546                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1322                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          661                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9409850.226929                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12565704.359496                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          661    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     36416500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            661                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1490662515500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6219911000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9608878                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9608878                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9608878                       # number of overall hits
system.cpu0.icache.overall_hits::total        9608878                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117874                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117874                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117874                       # number of overall misses
system.cpu0.icache.overall_misses::total       117874                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9147010000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9147010000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9147010000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9147010000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9726752                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9726752                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9726752                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9726752                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012119                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012119                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012119                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012119                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 77599.894803                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77599.894803                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 77599.894803                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77599.894803                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4081                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.014706                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109847                       # number of writebacks
system.cpu0.icache.writebacks::total           109847                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8027                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8027                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8027                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8027                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109847                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109847                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109847                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109847                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8549723500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8549723500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8549723500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8549723500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011293                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011293                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011293                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011293                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77833.017743                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77833.017743                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77833.017743                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77833.017743                       # average overall mshr miss latency
system.cpu0.icache.replacements                109847                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9608878                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9608878                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9147010000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9147010000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9726752                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9726752                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012119                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012119                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 77599.894803                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77599.894803                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8027                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8027                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109847                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109847                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8549723500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8549723500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011293                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011293                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77833.017743                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77833.017743                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9718948                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109879                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            88.451369                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19563351                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19563351                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47830195                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47830195                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47830195                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47830195                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     74312588                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      74312588                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     74312588                       # number of overall misses
system.cpu0.dcache.overall_misses::total     74312588                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7244093490816                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7244093490816                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7244093490816                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7244093490816                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    122142783                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    122142783                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    122142783                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    122142783                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.608408                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.608408                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.608408                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.608408                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 97481.378132                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97481.378132                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 97481.378132                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97481.378132                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2571465031                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       237568                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         47146995                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3386                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.541441                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.161843                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     51509090                       # number of writebacks
system.cpu0.dcache.writebacks::total         51509090                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     22819688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     22819688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     22819688                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     22819688                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     51492900                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     51492900                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     51492900                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     51492900                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5607017963447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5607017963447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5607017963447                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5607017963447                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.421580                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.421580                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.421580                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.421580                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 108889.147114                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108889.147114                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 108889.147114                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108889.147114                       # average overall mshr miss latency
system.cpu0.dcache.replacements              51509089                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     43818245                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       43818245                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     72122968                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     72122968                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 7097545952000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 7097545952000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    115941213                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    115941213                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.622065                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.622065                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 98408.955549                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98408.955549                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21062464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21062464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     51060504                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     51060504                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5569371942500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5569371942500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.440400                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.440400                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 109073.971195                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109073.971195                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4011950                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4011950                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2189620                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2189620                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 146547538816                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 146547538816                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6201570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6201570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.353075                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.353075                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66928.297520                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66928.297520                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1757224                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1757224                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       432396                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       432396                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  37646020947                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  37646020947                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.069724                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.069724                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87063.758562                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87063.758562                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         6003                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6003                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1149                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1149                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     47265000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     47265000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.160654                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160654                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41135.770235                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41135.770235                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          943                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          943                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          206                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          206                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2002000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2002000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.028803                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.028803                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9718.446602                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9718.446602                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3884                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3884                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2338                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2338                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     14481000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     14481000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6222                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6222                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.375763                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.375763                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6193.755346                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6193.755346                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2313                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2313                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     12267000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     12267000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.371745                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.371745                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5303.501946                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5303.501946                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       640500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       640500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       541500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       541500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3759                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3759                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        45630                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        45630                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1970341999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1970341999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        49389                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        49389                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.923890                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.923890                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 43180.845913                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 43180.845913                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        45630                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        45630                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1924711999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1924711999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.923890                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.923890                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 42180.845913                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 42180.845913                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.982460                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           99387886                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         51531275                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.928691                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.982460                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999452                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999452                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        295942337                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       295942337                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10945                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2690050                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5422                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2702448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6019                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2703986                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5764                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2698341                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10822975                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10945                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2690050                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5422                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2702448                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6019                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2703986                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5764                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2698341                       # number of overall hits
system.l2.overall_hits::total                10822975                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             98903                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          48816908                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19271                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          48758182                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             18917                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          48775884                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             17838                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          48758449                       # number of demand (read+write) misses
system.l2.demand_misses::total              195264352                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            98903                       # number of overall misses
system.l2.overall_misses::.cpu0.data         48816908                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19271                       # number of overall misses
system.l2.overall_misses::.cpu1.data         48758182                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            18917                       # number of overall misses
system.l2.overall_misses::.cpu2.data         48775884                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            17838                       # number of overall misses
system.l2.overall_misses::.cpu3.data         48758449                       # number of overall misses
system.l2.overall_misses::total             195264352                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8248351000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5474423221412                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1794199999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5468406625410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1639899500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 5471480075913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1564819000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 5468540535906                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     21896097728140                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8248351000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5474423221412                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1794199999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5468406625410                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1639899500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 5471480075913                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1564819000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 5468540535906                       # number of overall miss cycles
system.l2.overall_miss_latency::total    21896097728140                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109848                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        51506958                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24693                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        51460630                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24936                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        51479870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23602                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        51456790                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            206087327                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109848                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       51506958                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24693                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       51460630                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24936                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       51479870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23602                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       51456790                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           206087327                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.900362                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.947773                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.780424                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.947485                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.758622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.947475                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.755783                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.947561                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.947484                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.900362                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.947773                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.780424                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.947485                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.758622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.947475                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.755783                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.947561                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.947484                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83398.390342                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112141.949290                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93103.627160                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112153.620195                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 86689.194904                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112175.928496                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87723.904025                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112155.752450                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112135.663801                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83398.390342                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112141.949290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93103.627160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112153.620195                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 86689.194904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112175.928496                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87723.904025                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112155.752450                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112135.663801                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3184152                       # number of writebacks
system.l2.writebacks::total                   3184152                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            842                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         248867                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2783                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         250425                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         249965                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2657                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         250379                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1008596                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           842                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        248867                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2783                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        250425                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        249965                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2657                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        250379                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1008596                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        98061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48568041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     48507757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        16239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     48525919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        15181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     48508070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         194255756                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        98061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48568041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     48507757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        16239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     48525919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        15181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     48508070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        194255756                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7218790513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4973722474516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1438982007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 4968196595976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1294503507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 4971164516487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1228586005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 4968353926985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 19892618375996                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7218790513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4973722474516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1438982007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 4968196595976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1294503507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 4971164516487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1228586005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 4968353926985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 19892618375996                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.892697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.942941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.667720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.942619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.651227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.942619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.643208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.942695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.942590                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.892697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.942941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.667720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.942619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.651227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.942619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.643208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.942695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.942590                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73615.305912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102407.310901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87274.503093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102420.662245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 79715.715684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102443.490385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80929.188130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102423.244771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102404.267372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73615.305912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102407.310901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87274.503093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102420.662245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 79715.715684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102443.490385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80929.188130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102423.244771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102404.267372                       # average overall mshr miss latency
system.l2.replacements                      374853147                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4136798                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4136798                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4136801                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4136801                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    189842679                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        189842679                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          224                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            224                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    189842903                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    189842903                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          224                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          224                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             602                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             695                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             690                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             667                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2654                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1958                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2416                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          2079                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2372                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               8825                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     11058500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     14143500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     10599500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     11816500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     47618000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2560                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         3111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2769                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         3039                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11479                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.764844                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.776599                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.750813                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.780520                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.768795                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5647.854954                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5854.097682                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  5098.364598                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4981.661046                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5395.807365                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           93                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          144                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           91                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          112                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             440                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1865                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2272                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1988                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2260                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          8385                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     41190997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     51554997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     44367998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     49779999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    186893991                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.728516                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.730312                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.717949                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.743666                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.730464                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22086.325469                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22691.459947                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22317.906439                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22026.548230                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22289.086583                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            82                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            80                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                225                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          187                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          301                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          361                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          253                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1208500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1774000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       976000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1525000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5483500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          204                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          383                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          407                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          333                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1327                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.785901                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.886978                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.759760                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.830445                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6462.566845                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5893.687708                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2703.601108                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  6027.667984                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4975.952813                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          187                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          296                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          360                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          251                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1094                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3709500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      6059000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      7341500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      5136500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     22246500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.772846                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.884521                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.753754                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.824416                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19836.898396                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20469.594595                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20393.055556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20464.143426                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20335.009141                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            99810                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            99251                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            99303                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            98963                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                397327                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         360497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         339451                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         339564                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         339481                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1378993                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  36800602999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  34118068499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  32231734497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  32824614000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  135975019995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       460307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       438702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       438867                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       438444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1776320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.783166                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.773762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.773729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.774286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102082.966014                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100509.553659                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 94920.941257                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 96690.577676                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98604.575944                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           15                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data           18                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data           14                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               60                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       360484                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       339436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       339546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       339467                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1378933                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  33195428499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  30723124500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  28835648498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  29429681002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 122183882499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.783138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.773728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.773688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.774254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.776286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92085.719474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90512.274773                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 84924.129567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 86693.790566                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88607.555624                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5422                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28150                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        98903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        18917                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        17838                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           154929                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8248351000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1794199999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1639899500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1564819000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13247269499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109848                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24693                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24936                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183079                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.900362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.780424                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.758622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.755783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.846241                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83398.390342                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93103.627160                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 86689.194904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87723.904025                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85505.421832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          842                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2783                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2678                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2657                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8960                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        98061                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16488                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        16239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        15181                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       145969                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7218790513                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1438982007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1294503507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1228586005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11180862032                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.892697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.667720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.651227                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.643208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.797301                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73615.305912                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87274.503093                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 79715.715684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80929.188130                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76597.510650                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2590240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2603197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2604683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2599378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10397498                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48456411                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     48418731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     48436320                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     48418968                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       193730430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5437622618413                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5434288556911                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 5439248341416                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 5435715921906                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 21746875438646                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     51046651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     51021928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     51041003                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     51018346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     204127928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.949257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.948979                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.948969                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.949050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.949064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112216.784244                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112235.253685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112296.895004                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112264.183778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112253.276053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       248854                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       250410                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       249947                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       250365                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       999576                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48207557                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     48168321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     48186373                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     48168603                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    192730854                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4940527046017                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 4937473471476                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 4942328867989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 4938924245983                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 19759253631465                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.944382                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.944071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.944072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.944143                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.944167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102484.493168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102504.579129                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102566.940823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102534.097698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102522.524139                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   399070630                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 374853211                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.064605                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.533171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.039031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.346159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.345929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.017697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.339052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.022763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.331914                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.539581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.114784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.114780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.114673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.114561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3575491859                       # Number of tag accesses
system.l2.tags.data_accesses               3575491859                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6275840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3108351872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1055232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3104492672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       1039296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3105655744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        971584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3104513792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        12432356032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6275840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1055232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      1039296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       971584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9341952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    203785920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       203785920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          98060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48567998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       48507698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          16239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       48525871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          15181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       48508028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           194255563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3184155                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3184155                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4192607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2076550447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           704953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2073972289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           694307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2074749285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           649072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2073986398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8305499358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4192607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       704953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       694307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       649072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6240939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      136140231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            136140231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      136140231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4192607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2076550447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          704953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2073972289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          694307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2074749285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          649072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2073986398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8441639589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1639798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     98061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48155639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  48097949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     16239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  48111093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     15181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  48098119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000909024250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       102463                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       102463                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           254968447                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1549288                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   194255564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3184379                       # Number of write requests accepted
system.mem_ctrls.readBursts                 194255564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3184379                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1646795                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1544581                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          15148219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          15517660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          14338026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          12531470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          11670007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9048742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9001386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8345321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           9279694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7758037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6626124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6584758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         15827615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         18005743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         17016752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15909215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            130327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            126574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            125840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            125004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             94246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           100229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            80694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           111183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            89139                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 8209886759613                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               963043845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            11821301178363                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42624.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61374.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                143974932                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1454064                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             194255564                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3184379                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  272120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  575896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1720646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4742858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                10512171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                26590284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                40884323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                32433038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                26828863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                19722887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               13659364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                9041261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3394587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1560818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 493356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 176265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  49483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  62202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  83901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  98232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 109552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 110801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 109749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 109172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 109110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 108784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 109301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  28121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     48819584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.650068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.778563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.179808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     19615289     40.18%     40.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     13651487     27.96%     68.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5033437     10.31%     78.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2609543      5.35%     83.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1661391      3.40%     87.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1140363      2.34%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       838952      1.72%     91.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       644393      1.32%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3624729      7.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     48819584                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       102463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1879.788636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    424.140534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2282.338417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         51642     50.40%     50.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         4174      4.07%     54.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         3743      3.65%     58.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047         3870      3.78%     61.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559         4771      4.66%     66.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071         4590      4.48%     71.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583         4066      3.97%     75.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         4197      4.10%     79.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         4531      4.42%     83.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         4264      4.16%     87.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         3624      3.54%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         2946      2.88%     94.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655         2192      2.14%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167         1524      1.49%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          958      0.93%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          624      0.61%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703          389      0.38%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215          220      0.21%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           94      0.09%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239           39      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        102463                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       102463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.100962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           102284     99.83%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      0.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               84      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               44      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        102463                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            12326961216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               105394880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               104947712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             12432356096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            203800256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8235.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        70.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8305.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    136.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        64.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    64.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1496882419500                       # Total gap between requests
system.mem_ctrls.avgGap                       7581.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6275904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3081960896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1055232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3078268736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst      1039296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3079109952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       971584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3078279616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    104947712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4192649.929543414153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2058919819.912789821625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 704953.162198140053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2056453253.444618463516                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 694307.035476443241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2057015232.117831230164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 649071.685791482567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2056460521.884548902512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 70110858.503020837903                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        98061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48567998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     48507698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        16239                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     48525871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        15181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     48508028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3184379                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3159416000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2955681691033                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    746947000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 2952687913030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    613663000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 2954958364771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    591568000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 2952861615529                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 37291834044250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32218.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60856.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45302.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60870.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     37789.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     60894.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38967.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60873.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11710865.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         173552836800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          92245531785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        692636677320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4080447900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     118162696080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     679410509340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2667685920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1762756385145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1177.618465                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1616227000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  49984220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1445281979500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         175018964400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          93024789495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        682589926200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4479349860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     118162696080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     679497849300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2594136480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1755367711815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1172.682424                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1407489250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  49984220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1445490717250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2392                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1197                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11090310.359231                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11619061.921389                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1197    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     67959500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1197                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1483607325000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13275101500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9661536                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9661536                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9661536                       # number of overall hits
system.cpu1.icache.overall_hits::total        9661536                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26275                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26275                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26275                       # number of overall misses
system.cpu1.icache.overall_misses::total        26275                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2018458000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2018458000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2018458000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2018458000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9687811                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9687811                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9687811                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9687811                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002712                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002712                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002712                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002712                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76820.475737                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76820.475737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76820.475737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76820.475737                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          215                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    23.888889                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24693                       # number of writebacks
system.cpu1.icache.writebacks::total            24693                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1582                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1582                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1582                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1582                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24693                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24693                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24693                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24693                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1899996000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1899996000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1899996000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1899996000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002549                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002549                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002549                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002549                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76944.721176                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76944.721176                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76944.721176                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76944.721176                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24693                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9661536                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9661536                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26275                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26275                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2018458000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2018458000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9687811                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9687811                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002712                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002712                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76820.475737                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76820.475737                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1582                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1582                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24693                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24693                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1899996000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1899996000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76944.721176                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76944.721176                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9838743                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24725                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           397.926916                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19400315                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19400315                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     47463370                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        47463370                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     47463370                       # number of overall hits
system.cpu1.dcache.overall_hits::total       47463370                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     74298672                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      74298672                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     74298672                       # number of overall misses
system.cpu1.dcache.overall_misses::total     74298672                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7206339983557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7206339983557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7206339983557                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7206339983557                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    121762042                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    121762042                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    121762042                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    121762042                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.610196                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.610196                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.610196                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.610196                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 96991.504553                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96991.504553                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 96991.504553                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96991.504553                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2569945414                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       213860                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         47109508                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3249                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.552584                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.823330                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     51460249                       # number of writebacks
system.cpu1.dcache.writebacks::total         51460249                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     22856230                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     22856230                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     22856230                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     22856230                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     51442442                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     51442442                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     51442442                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     51442442                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 5601027175699                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 5601027175699                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 5601027175699                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 5601027175699                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.422483                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.422483                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.422483                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.422483                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 108879.496345                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108879.496345                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 108879.496345                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108879.496345                       # average overall mshr miss latency
system.cpu1.dcache.replacements              51460247                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     43512698                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       43512698                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     72249584                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     72249584                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 7092100403000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 7092100403000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    115762282                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    115762282                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.624120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.624120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98161.124402                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98161.124402                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     21216595                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     21216595                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     51032989                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     51032989                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 5566102747500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5566102747500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.440843                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.440843                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109068.719206                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109068.719206                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3950672                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3950672                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2049088                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2049088                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 114239580557                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 114239580557                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5999760                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5999760                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.341528                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.341528                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 55751.427248                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55751.427248                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1639635                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1639635                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       409453                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       409453                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34924428199                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34924428199                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.068245                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.068245                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85295.328643                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85295.328643                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4488                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4488                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1409                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1409                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     59223000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     59223000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         5897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.238935                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.238935                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42031.937544                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42031.937544                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          313                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          313                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1096                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1096                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     35469000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     35469000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.185857                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.185857                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 32362.226277                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32362.226277                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2454                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2454                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1971                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1971                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     16811000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16811000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4425                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4425                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.445424                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.445424                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8529.173009                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8529.173009                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1908                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1908                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     15074000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     15074000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.431186                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.431186                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7900.419287                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7900.419287                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2872000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2872000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2701000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2701000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1997                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1997                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        46662                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        46662                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1960482000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1960482000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        48659                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        48659                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.958959                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.958959                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42014.530024                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42014.530024                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        46662                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        46662                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1913820000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1913820000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.958959                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.958959                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41014.530024                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41014.530024                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.956730                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           98967801                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         51482910                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.922343                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.956730                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998648                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998648                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        295124928                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       295124928                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1496882426500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         204362942                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7320953                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    201954059                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       371669040                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           33028                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          8112                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          41140                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          597                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1818223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1818223                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183079                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    204179879                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       329542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    154560171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        74079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    154416928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    154477620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        70806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    154409956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             618413910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14060416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6593026112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3160704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6586935232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3191808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   6589463744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3021056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   6586544832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            26379403904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       374975977                       # Total snoops (count)
system.tol2bus.snoopTraffic                 209830592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        581076519                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.363904                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.521107                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              380252638     65.44%     65.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1              191147452     32.90%     98.33% # Request fanout histogram
system.tol2bus.snoop_fanout::2                8775605      1.51%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 845793      0.15%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  55031      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          581076519                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       412248465575                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       77417779291                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38766595                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       77384422159                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          36752756                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       77458734200                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165249797                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       77386763440                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38459038                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
