// Seed: 768119674
module module_0 (
    output tri id_0,
    input wand id_1,
    output wand id_2,
    input uwire id_3,
    output tri0 id_4,
    output supply1 id_5,
    input wand id_6,
    output wand id_7,
    input tri0 id_8,
    output wire id_9,
    output wor id_10,
    output wor id_11,
    input tri1 id_12,
    input tri0 id_13,
    input supply1 id_14,
    output wand id_15
);
  assign id_15 = 1;
  wire id_17;
  assign id_2 = id_13 > 1;
endmodule
module module_1 (
    input  uwire   id_0,
    output supply1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wire id_4;
endmodule
