/*!
 * @skip  $ld:$
 * @file  f_du_reg_ctb.h
 * @brief レジスタアドレス定義ヘッダ(CTB)
 * @date  2015/08/18 FJT) Yoshida
 *
 * All Rights Reserved, Copyright (C) FUJITSU LIMITED 2018
 */

/*!
 * @addtogroup RRH_RRH
 * @{
 */
#ifndef F_DU_REG_CTB_H
#define F_DU_REG_CTB_H

/*!
 * @name CTBレジスタアドレス
 * @note CTBレジスタアドレス
 * @{
 */
#define D_DU_REG_CTB_FPGAVER                (0xa0000000)
#define D_DU_REG_CTB_REGCHK                 (0xa0000004)
#define D_DU_REG_CTB_BID                    (0xa0000008)
#define D_DU_REG_CTB_RTC1                   (0xa0000010)
#define D_DU_REG_CTB_RTC2                   (0xa0000014)
#define D_DU_REG_CTB_PWR                    (0xa0000020)
#define D_DU_REG_CTB_SFPPSSD                (0xa0000028)
#define D_DU_REG_CTB_FANPWR                 (0xa0000030)
#define D_DU_REG_CTB_FANOCPRST              (0xa0000034)
#define D_DU_REG_CTB_RST                    (0xa0000040)
#define D_DU_REG_CTB_RSTPHY2                (0xa0000048)
#define D_DU_REG_CTB_PHYPWR2                (0xa0000054)
#define D_DU_REG_CTB_CLKCNT                 (0xa0000060)
#define D_DU_REG_CTB_MONSEL                 (0xa0000070)
#define D_DU_REG_CTB_SRSTREQ                (0xa0000100)
#define D_DU_REG_CTB_IRQAISG                (0xa0000110)
#define D_DU_REG_CTB_IRQAISGM               (0xa0000114)
#define D_DU_REG_CTB_SV1INF                 (0xa0000150)
#define D_DU_REG_CTB_SV2INF                 (0xa0000154)
#define D_DU_REG_CTB_SV3INF                 (0xa0000158)
#define D_DU_REG_CTB_SV4INF                 (0xa000015c)
#define D_DU_REG_CTB_SV5INF                 (0xa0000160)
#define D_DU_REG_CTB_SV6INF                 (0xa0000164)
#define D_DU_REG_CTB_SV7INF                 (0xa0000168)
#define D_DU_REG_CTB_SV8INF                 (0xa000016c)
#define D_DU_REG_CTB_SV9INF                 (0xa0000170)
#define D_DU_REG_CTB_SV10INF                (0xa0000174)
#define D_DU_REG_CTB_SV11INF                (0xa0000178)
#define D_DU_REG_CTB_SV12INF                (0xa000017c)
#define D_DU_REG_CTB_SV13INF                (0xa0000180)
#define D_DU_REG_CTB_SV14INF                (0xa0000184)
#define D_DU_REG_CTB_SV15INF                (0xa0000188)
#define D_DU_REG_CTB_SV16INF                (0xa000018c)
#define D_DU_REG_CTB_SV1CMPM                (0xa0000190)
#define D_DU_REG_CTB_SV2CMPM                (0xa0000194)
#define D_DU_REG_CTB_SV3CMPM                (0xa0000198)
#define D_DU_REG_CTB_SV4CMPM                (0xa000019c)
#define D_DU_REG_CTB_SV5CMPM                (0xa00001a0)
#define D_DU_REG_CTB_SV6CMPM                (0xa00001a4)
#define D_DU_REG_CTB_SV7CMPM                (0xa00001a8)
#define D_DU_REG_CTB_SV8CMPM                (0xa00001ac)
#define D_DU_REG_CTB_SV9CMPM                (0xa00001b0)
#define D_DU_REG_CTB_SV10CMPM               (0xa00001b4)
#define D_DU_REG_CTB_SV11CMPM               (0xa00001b8)
#define D_DU_REG_CTB_SV12CMPM               (0xa00001bc)
#define D_DU_REG_CTB_SV13CMPM               (0xa00001c0)
#define D_DU_REG_CTB_SV14CMPM               (0xa00001c4)
#define D_DU_REG_CTB_SV15CMPM               (0xa00001c8)
#define D_DU_REG_CTB_SV16CMPM               (0xa00001cc)
#define D_DU_REG_CTB_STA1                   (0xa0000200)
#define D_DU_REG_CTB_STA1M                  (0xa0000204)
#define D_DU_REG_CTB_STA1F                  (0xa0000208)
#define D_DU_REG_CTB_STA2                   (0xa0000210)
#define D_DU_REG_CTB_STA2M                  (0xa0000214)
#define D_DU_REG_CTB_STA2F                  (0xa0000218)
#define D_DU_REG_CTB_TDDISM                 (0xa00002a0)
#define D_DU_REG_CTB_SFPSTA                 (0xa0000300)
#define D_DU_REG_CTB_SFPSTAM                (0xa0000304)
#define D_DU_REG_CTB_SFPSTAF                (0xa0000308)
#define D_DU_REG_CTB_PTPPLLSTA              (0xa0000370)
#define D_DU_REG_CTB_JCPLLALM               (0xa0000380)
#define D_DU_REG_CTB_TAC1CNT                (0xa00003c0)
#define D_DU_REG_CTB_TAC2CNT                (0xa00003c4)
#define D_DU_REG_CTB_TAC3CNT                (0xa00003c8)
#define D_DU_REG_CTB_SFPTXEN                (0xa0000400)
#define D_DU_REG_CTB_SFPRATE                (0xa0000404)
#define D_DU_REG_CTB_CFG                    (0xa0000600)
#define D_DU_REG_CTB_CFGSET1                (0xa0000604)
#define D_DU_REG_CTB_CFGSET2                (0xa0000608)
#define D_DU_REG_CTB_CFGSET3                (0xa000060c)
#define D_DU_REG_CTB_CFGSET4                (0xa0000610)
#define D_DU_REG_CTB_GPIFSET                (0xa0000700)
#define D_DU_REG_CTB_GPIFCK                 (0xa0000704)
#define D_DU_REG_CTB_GPIFEN                 (0xa0000708)
#define D_DU_REG_CTB_GPIFOE                 (0xa000070c)
#define D_DU_REG_CTB_GPIFTXD                (0xa0000710)
#define D_DU_REG_CTB_GPIFRXD                (0xa0000714)
#define D_DU_REG_CTB_SYSLED                 (0xa0000800)
#define D_DU_REG_CTB_ICPHYCNT1              (0xa0000910)
#define D_DU_REG_CTB_ICPHYCNT2              (0xa0000914)
#define D_DU_REG_CTB_ICPHYCNT3              (0xa0000918)
#define D_DU_REG_CTB_ICPHYCNT4              (0xa000091c)
#define D_DU_REG_CTB_ICPHYCNT5              (0xa0000920)
#define D_DU_REG_CTB_ICPHYCNT6              (0xa0000924)
#define D_DU_REG_CTB_ICPHYCNT7              (0xa0000928)
#define D_DU_REG_CTB_ICPHYCNT8              (0xa000092c)
#define D_DU_REG_CTB_SVPROT                 (0xa0000960)
#define D_DU_REG_CTB_LEDTIM                 (0xa0000970)
#define D_DU_REG_CTB_SVIFERR                (0xa0000980)
#define D_DU_REG_CTB_TRXSVIFTXEN            (0xa0000988)
#define D_DU_REG_CTB_TRXSVIFTXD4            (0xa000098c)
#define D_DU_REG_CTB_TRXSVIFTXD3            (0xa0000990)
#define D_DU_REG_CTB_TRXSVIFTXD2            (0xa0000994)
#define D_DU_REG_CTB_TRXSVIFTXD1            (0xa0000998)
#define D_DU_REG_CTB_TRXSVIFRXD4            (0xa000099c)
#define D_DU_REG_CTB_TRXSVIFRXD3            (0xa00009a0)
#define D_DU_REG_CTB_TRXSVIFRXD2            (0xa00009a4)
#define D_DU_REG_CTB_TRXSVIFRXD1            (0xa00009a8)
#define D_DU_REG_CTB_ICNOTDONE              (0xa0000b00)
#define D_DU_REG_CTB_ICNOTDONEM             (0xa0000b04)
#define D_DU_REG_CTB_ICTXERR                (0xa0000b10)
#define D_DU_REG_CTB_ICTXMSK                (0xa0000b14)
#define D_DU_REG_CTB_ICRXERR                (0xa0000b20)
#define D_DU_REG_CTB_ICRXMSK                (0xa0000b24)
#define D_DU_REG_CTB_ICRXERR2               (0xa0000b30)
#define D_DU_REG_CTB_SWWORK                 (0xa0000c00)

#define D_DU_REG_CTB_SWWORK_DPMODE          (0xa0000c20)
#define D_DU_REG_CTB_SWWORK_DPETYPE         (0xa0000c24)
#define D_DU_REG_CTB_SWWORK_RESERVE1        (0xa0000c28)
#define D_DU_REG_CTB_SWWORK_RESERVE2        (0xa0000c2c)
#define D_DU_REG_CTB_SWWORK_DP_CUMAC_H      (0xa0000c30)
#define D_DU_REG_CTB_SWWORK_DP_CUMAC_L      (0xa0000c34)
#define D_DU_REG_CTB_SWWORK_DP_RUMAC_H      (0xa0000c38)
#define D_DU_REG_CTB_SWWORK_DP_RUMAC_L      (0xa0000c3c)

#define D_DU_REG_CTB_ETHCDRCTRL             (0xa0000d00)
#define D_DU_REG_CTB_ETHCDRSTA              (0xa0000d04)
#define D_DU_REG_CTB_RDYCHK                 (0xa0000f00)
#define D_DU_REG_CTB_SYSPLLRST              (0xa0000f14)
#define D_DU_REG_CTB_SYSLOGRST              (0xa0000f18)
#define D_DU_REG_CTB_ICDBG                  (0xa0000f20)
#define D_DU_REG_CTB_ICTEST                 (0xa0000f24)
#define D_DU_REG_CTB_ICRSTSTA1              (0xa0000f30)
#define D_DU_REG_CTB_ICRSTSTA2              (0xa0000f34)
#define D_DU_REG_CTB_ICPRBSLOCK             (0xa0000f38)
#define D_DU_REG_CTB_ICDBGMON               (0xa0000f3c)
#define D_DU_REG_CTB_TRXSVIFTST             (0xa0000f50)
#define D_DU_REG_CTB_DIPSW                  (0xa0000f70)
#define D_DU_REG_CTB_IRQDN                  (0xa0000f80)
#define D_DU_REG_CTB_IRQSTA                 (0xa0000f84)
#define D_DU_REG_CTB_CFGDBG                 (0xa0000f90)
#define D_DU_REG_CTB_SYS10MEN               (0xa0000f94)
#define D_DU_REG_CTB_SYS10MULCK             (0xa0000f98)
#define D_DU_REG_CTB_RSTM                   (0xa0000fa0)
#define D_DU_REG_CTB_RSTWAIT                (0xa0000fa4)
#define D_DU_REG_CTB_TESTJPLLALM            (0xa0000fb0)
#define D_DU_REG_CTB_DBGBRGACT              (0xa0000fc0)
#define D_DU_REG_CTB_CAP                    (0xa0000fd0)
#define D_DU_REG_CTB_CAPEXT                 (0xa0000fd4)
#define D_DU_REG_CTB_CAPINT                 (0xa0000fd8)
#define D_DU_REG_CTB_DBGVER                 (0xa0000fe0)
#define D_DU_REG_CTB_CTTEST                 (0xa0000ff0)
#define D_DU_REG_CTB_PORREQ                 (0xa0000ffc)

#define D_DU_REGBIT_CTB_FANPWR_ON			0x00000001		/*	FAN Power ON bit:B[0]			*//*	5G-商用DU	*/
#define D_DU_REGBIT_CTB_STA1_FANPSALM		0x00000002		/*	FAN Mount bit:B[1]				*//*	5G-商用DU	*/
#define D_DU_REGBIT_CTB_STA1_FANUNMOUNT		0x01000000		/*	FAN Mount bit:B[24]				*//*	5G-商用DU	*/
#define D_DU_REGMSK_CTB_TAC1CNT				0x0000ffff		/*	FAN Speed valid bit:B[0:15]		*//*	5G-商用DU	*/

/* @} */
#endif
/* @} */
