{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1607957363554 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "monochr EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"monochr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607957363563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607957363602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607957363602 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607957363703 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607957363709 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607957363838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607957363838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607957363838 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607957363838 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 1388 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607957363840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 1390 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607957363840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 1392 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607957363840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 1394 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607957363840 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607957363840 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607957363842 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1607957363847 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1607957364226 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "monochr.sdc " "Synopsys Design Constraints File file not found: 'monochr.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607957364227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607957364227 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COMP_CCD\|line_ready_reg~2\|combout " "Node \"COMP_CCD\|line_ready_reg~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607957364231 ""} { "Warning" "WSTA_SCC_NODE" "COMP_CCD\|line_ready_reg~2\|datad " "Node \"COMP_CCD\|line_ready_reg~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607957364231 ""}  } { { "source/pzs_test.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/pzs_test.vhd" 128 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1607957364231 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1607957364235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1607957364236 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607957364236 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50Mhz~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk50Mhz~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607957364265 ""}  } { { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 1383 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607957364265 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607957364548 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607957364549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607957364549 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607957364550 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607957364551 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607957364552 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607957364553 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607957364553 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607957364554 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1607957364555 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607957364555 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607957364586 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1607957364590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607957365428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607957365546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607957365559 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607957366998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607957366998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607957367298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1607957368083 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607957368083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607957368906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1607957368907 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607957368907 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1607957368926 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607957368985 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607957369190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607957369243 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607957369469 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607957370062 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "28 Cyclone IV E " "28 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[0\] 3.3-V LVTTL L10 " "Pin adc_data_in\[0\] uses I/O standard 3.3-V LVTTL at L10" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[0] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[0\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 8 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[1\] 3.3-V LVTTL M11 " "Pin adc_data_in\[1\] uses I/O standard 3.3-V LVTTL at M11" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[1] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[1\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 9 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[2\] 3.3-V LVTTL P14 " "Pin adc_data_in\[2\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[2] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[2\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 10 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[3\] 3.3-V LVTTL L13 " "Pin adc_data_in\[3\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[3] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[3\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 11 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[4\] 3.3-V LVTTL L12 " "Pin adc_data_in\[4\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[4] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[4\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 12 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[5\] 3.3-V LVTTL J13 " "Pin adc_data_in\[5\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[5] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[5\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 13 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[6\] 3.3-V LVTTL K12 " "Pin adc_data_in\[6\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[6] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[6\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 14 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[7\] 3.3-V LVTTL K11 " "Pin adc_data_in\[7\] uses I/O standard 3.3-V LVTTL at K11" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[7] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[7\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 15 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[8\] 3.3-V LVTTL K10 " "Pin adc_data_in\[8\] uses I/O standard 3.3-V LVTTL at K10" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[8] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[8\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 16 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[9\] 3.3-V LVTTL J14 " "Pin adc_data_in\[9\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[9] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[9\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 17 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[10\] 3.3-V LVTTL F14 " "Pin adc_data_in\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[10] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[10\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 18 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data_in\[11\] 3.3-V LVTTL D15 " "Pin adc_data_in\[11\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_data_in[11] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data_in\[11\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 19 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_otr 3.3-V LVCMOS C15 " "Pin adc_otr uses I/O standard 3.3-V LVCMOS at C15" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { adc_otr } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_otr" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 29 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "trigger_start 3.3-V LVCMOS R16 " "Pin trigger_start uses I/O standard 3.3-V LVCMOS at R16" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { trigger_start } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trigger_start" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 30 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_rxf 3.3-V LVCMOS L14 " "Pin usb_rxf uses I/O standard 3.3-V LVCMOS at L14" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_rxf } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_rxf" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 42 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_sda 3.3-V LVCMOS K16 " "Pin r_sda uses I/O standard 3.3-V LVCMOS at K16" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { r_sda } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_sda" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 45 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[0\] 3.3-V LVCMOS C14 " "Pin usb_data\[0\] uses I/O standard 3.3-V LVCMOS at C14" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[0] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[0\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 20 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[1\] 3.3-V LVCMOS M10 " "Pin usb_data\[1\] uses I/O standard 3.3-V LVCMOS at M10" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[1] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[1\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 21 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[2\] 3.3-V LVCMOS A15 " "Pin usb_data\[2\] uses I/O standard 3.3-V LVCMOS at A15" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[2] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[2\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 22 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[3\] 3.3-V LVCMOS N13 " "Pin usb_data\[3\] uses I/O standard 3.3-V LVCMOS at N13" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[3] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[3\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 23 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[4\] 3.3-V LVCMOS N14 " "Pin usb_data\[4\] uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[4] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[4\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 24 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[5\] 3.3-V LVCMOS D14 " "Pin usb_data\[5\] uses I/O standard 3.3-V LVCMOS at D14" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[5] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[5\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 25 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[6\] 3.3-V LVCMOS M12 " "Pin usb_data\[6\] uses I/O standard 3.3-V LVCMOS at M12" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[6] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[6\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 26 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[7\] 3.3-V LVCMOS C16 " "Pin usb_data\[7\] uses I/O standard 3.3-V LVCMOS at C16" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[7] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[7\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 27 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "button 3.3-V LVCMOS J16 " "Pin button uses I/O standard 3.3-V LVCMOS at J16" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { button } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 31 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50Mhz 3.3-V LVCMOS E16 " "Pin clk50Mhz uses I/O standard 3.3-V LVCMOS at E16" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { clk50Mhz } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50Mhz" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 32 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_txe 3.3-V LVCMOS D16 " "Pin usb_txe uses I/O standard 3.3-V LVCMOS at D16" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_txe } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_txe" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 38 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_clk 3.3-V LVCMOS J11 " "Pin usb_clk uses I/O standard 3.3-V LVCMOS at J11" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_clk } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_clk" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 37 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1607957370245 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1607957370245 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "9 " "Following 9 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "r_sda a permanently disabled " "Pin r_sda has a permanently disabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { r_sda } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_sda" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 45 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607957370247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[0\] a permanently enabled " "Pin usb_data\[0\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[0] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[0\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 20 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607957370247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[1\] a permanently enabled " "Pin usb_data\[1\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[1] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[1\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 21 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607957370247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[2\] a permanently enabled " "Pin usb_data\[2\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[2] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[2\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 22 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607957370247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[3\] a permanently enabled " "Pin usb_data\[3\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[3] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[3\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 23 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607957370247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[4\] a permanently enabled " "Pin usb_data\[4\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[4] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[4\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 24 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607957370247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[5\] a permanently enabled " "Pin usb_data\[5\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[5] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[5\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 25 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607957370247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[6\] a permanently enabled " "Pin usb_data\[6\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[6] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[6\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 26 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607957370247 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[7\] a permanently enabled " "Pin usb_data\[7\] has a permanently enabled output enable" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { usb_data[7] } } } { "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[7\]" } } } } { "source/monochr.vhd" "" { Text "C:/TIM/Project/monochr/altera/source/monochr.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/TIM/Project/monochr/altera/" { { 0 { 0 ""} 0 27 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1607957370247 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1607957370247 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TIM/Project/monochr/altera/output_files/monochr.fit.smsg " "Generated suppressed messages file C:/TIM/Project/monochr/altera/output_files/monochr.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607957370305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5062 " "Peak virtual memory: 5062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607957370666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 17:49:30 2020 " "Processing ended: Mon Dec 14 17:49:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607957370666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607957370666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607957370666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607957370666 ""}
