/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  reg [5:0] _03_;
  wire [16:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[119] | _01_;
  assign celloutsig_0_4z = in_data[34] | celloutsig_0_0z;
  assign celloutsig_0_7z = celloutsig_0_3z | celloutsig_0_5z;
  assign celloutsig_0_2z = celloutsig_0_0z | _00_;
  assign celloutsig_0_3z = celloutsig_0_0z ^ in_data[1];
  assign celloutsig_1_3z = celloutsig_1_1z ^ in_data[119];
  assign celloutsig_1_5z = celloutsig_1_1z ^ celloutsig_1_4z;
  assign celloutsig_1_17z = celloutsig_1_2z[6] ^ celloutsig_1_12z;
  assign celloutsig_0_9z = celloutsig_0_0z ^ celloutsig_0_5z;
  assign celloutsig_0_10z = celloutsig_0_5z ^ celloutsig_0_2z;
  assign celloutsig_0_23z = celloutsig_0_15z ^ celloutsig_0_5z;
  assign celloutsig_0_27z = celloutsig_0_5z ^ in_data[57];
  assign celloutsig_0_31z = celloutsig_0_20z ^ celloutsig_0_2z;
  reg [3:0] _18_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _18_ <= 4'h0;
    else _18_ <= in_data[117:114];
  assign { _02_[3:1], _01_ } = _18_;
  reg [16:0] _19_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 17'h00000;
    else _19_ <= { in_data[65:51], celloutsig_0_0z, celloutsig_0_0z };
  assign { _04_[16:8], _00_, _04_[6:0] } = _19_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 6'h00;
    else _03_ <= { in_data[63:59], celloutsig_0_5z };
  assign celloutsig_0_34z = { _03_[2:1], celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_23z } == { celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_11z };
  assign celloutsig_0_19z = { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_9z } == { celloutsig_0_14z[0], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_28z = { _03_, celloutsig_0_27z } == { _04_[6:1], celloutsig_0_5z };
  assign celloutsig_1_7z = { celloutsig_1_2z[4:3], celloutsig_1_5z } > { _02_[1], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_14z, celloutsig_1_1z } > { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_16z = { celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_5z } > { celloutsig_1_10z[3], celloutsig_1_4z, _02_[3:1], _01_ };
  assign celloutsig_1_18z = { in_data[103:100], celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_4z } > celloutsig_1_2z[14:8];
  assign celloutsig_1_19z = { celloutsig_1_10z[2:1], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_17z } > { _02_[1], _01_, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_8z };
  assign celloutsig_0_5z = { _04_[9:8], _00_, _04_[6:2], celloutsig_0_2z } > { _00_, _04_[6:1], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z } > in_data[73:71];
  assign celloutsig_0_8z = { in_data[70:58], celloutsig_0_6z, celloutsig_0_3z } > { _04_[14:8], _00_, _04_[6:0] };
  assign celloutsig_0_15z = { _04_[13:8], _00_, _04_[6:4], celloutsig_0_3z } > { _04_[14:13], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_24z = { in_data[50:41], celloutsig_0_11z } > in_data[42:28];
  assign celloutsig_0_0z = in_data[9] & ~(in_data[45]);
  assign celloutsig_1_4z = _02_[1] & ~(_02_[2]);
  assign celloutsig_1_8z = in_data[132] & ~(celloutsig_1_1z);
  assign celloutsig_1_12z = celloutsig_1_8z & ~(celloutsig_1_6z[3]);
  assign celloutsig_0_17z = celloutsig_0_6z & ~(in_data[30]);
  assign celloutsig_0_20z = _04_[1] & ~(celloutsig_0_5z);
  assign celloutsig_0_35z = { celloutsig_0_11z[2], celloutsig_0_8z, celloutsig_0_24z } % { 1'h1, celloutsig_0_28z, celloutsig_0_20z };
  assign celloutsig_1_2z = { in_data[145:135], _02_[3:1], _01_, celloutsig_1_1z } % { 1'h1, in_data[144:139], _02_[3:1], _01_, _02_[3:1], _01_, in_data[96] };
  assign celloutsig_1_9z = { celloutsig_1_2z[10:9], celloutsig_1_1z } % { 1'h1, in_data[132:131] };
  assign celloutsig_1_10z = { _02_[3:1], celloutsig_1_5z } % { 1'h1, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_2z[13:11] % { 1'h1, celloutsig_1_6z[1:0] };
  assign celloutsig_1_14z = { celloutsig_1_2z[2:1], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_12z } % { 1'h1, _02_[2], celloutsig_1_9z };
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z } % { 1'h1, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_8z } % { 1'h1, in_data[41:40] };
  assign celloutsig_0_14z = { celloutsig_0_9z, celloutsig_0_6z, _03_ } % { 1'h1, _04_[6:2], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_6z = { in_data[129], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z } <<< { _02_[3], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign _02_[0] = _01_;
  assign _04_[7] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
