# Output products list for <pci_core1>
pci_core1\doc\README
pci_core1\doc\cardbus.htm
pci_core1\doc\compact.htm
pci_core1\doc\pci32_readme.txt
pci_core1\doc\pci_ds206.pdf
pci_core1\doc\pci_gsg157.pdf
pci_core1\doc\pci_ug159.pdf
pci_core1\verilog\README
pci_core1\verilog\example\README
pci_core1\verilog\example\func_sim\README
pci_core1\verilog\example\func_sim\modelsim.do
pci_core1\verilog\example\func_sim\ping_tb.f
pci_core1\verilog\example\post_sim\README
pci_core1\verilog\example\post_sim\modelsim.do
pci_core1\verilog\example\post_sim\ping_tb.f
pci_core1\verilog\example\source\README
pci_core1\verilog\example\source\busrecord.v
pci_core1\verilog\example\source\cfg_ping.v
pci_core1\verilog\example\source\dumb_arbiter.v
pci_core1\verilog\example\source\dumb_targ32.v
pci_core1\verilog\example\source\glbl.v
pci_core1\verilog\example\source\pcim_top.v
pci_core1\verilog\example\source\ping.v
pci_core1\verilog\example\source\ping_tb.v
pci_core1\verilog\example\source\stimulus.v
pci_core1\verilog\example\synthesis\README
pci_core1\verilog\example\synthesis\WORK\
pci_core1\verilog\example\synthesis\run_xst.bat
pci_core1\verilog\example\synthesis\run_xst.cmd
pci_core1\verilog\example\synthesis\run_xst.prj
pci_core1\verilog\example\xilinx\README
pci_core1\verilog\example\xilinx\run_xilinx.bat
pci_core1\verilog\src\README
pci_core1\verilog\src\ucf\README
pci_core1\verilog\src\wrap\README
pci_core1\verilog\src\wrap\pcim_lc_66_3_s.v
pci_core1\verilog\src\xpci\README
pci_core1\verilog\src\xpci\cfg.v
pci_core1\verilog\src\xpci\pci_lc_i.ngo
pci_core1\verilog\src\xpci\pci_lc_i.v
pci_core1\verilog\src\xpci\pcim_top.v
pci_core1\verilog\src\xpci\userapp.v
pci_core1.xco
pci_core1_flist.txt
pci_core1_xmdf.tcl
