<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LUTk: Kernel/Sources/arch/board/stm32/f401re/includes/bsp_clocks.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LUTk
   &#160;<span id="projectnumber">ver. 0.1</span>
   </div>
   <div id="projectbrief">Light Utility Kernel forhighly constrained MCUs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_52bed8acfaac088d5968cb2c84d7645d.html">Kernel</a></li><li class="navelem"><a class="el" href="dir_39367a37897e12d23cdc0a46bdea3cb1.html">Sources</a></li><li class="navelem"><a class="el" href="dir_68942970b2bc587aea60f7af04a7cb58.html">arch</a></li><li class="navelem"><a class="el" href="dir_8e4a5a464e0eedff7b0fb13665e6312b.html">board</a></li><li class="navelem"><a class="el" href="dir_eb40a386194a9cd645302c15f57c3853.html">stm32</a></li><li class="navelem"><a class="el" href="dir_caf19acd8df6a79362593177515f0d5b.html">f401re</a></li><li class="navelem"><a class="el" href="dir_b93c745bb1129377339cc9384c72052d.html">includes</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">bsp_clocks.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="error__types_8h_source.html">error_types.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="bsp__gpio_8h_source.html">bsp_gpio.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stdint_8h_source.html">stdint.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for bsp_clocks.h:</div>
<div class="dyncontent">
<div class="center"><img src="bsp__clocks_8h__incl.png" border="0" usemap="#_kernel_2_sources_2arch_2board_2stm32_2f401re_2includes_2bsp__clocks_8h" alt=""/></div>
<map name="_kernel_2_sources_2arch_2board_2stm32_2f401re_2includes_2bsp__clocks_8h" id="_kernel_2_sources_2arch_2board_2stm32_2f401re_2includes_2bsp__clocks_8h">
<area shape="rect" id="node2" href="error__types_8h.html" title="error_types.h" alt="" coords="17,184,125,211"/>
<area shape="rect" id="node3" href="bsp__usart_8h.html" title="bsp_usart.h" alt="" coords="22,109,120,136"/>
<area shape="rect" id="node4" href="bsp__gpio_8h.html" title="bsp_gpio.h" alt="" coords="144,109,236,136"/>
<area shape="rect" id="node5" href="stdint_8h.html" title="stdint.h" alt="" coords="196,184,266,211"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="bsp__clocks_8h__dep__incl.png" border="0" usemap="#_kernel_2_sources_2arch_2board_2stm32_2f401re_2includes_2bsp__clocks_8hdep" alt=""/></div>
<map name="_kernel_2_sources_2arch_2board_2stm32_2f401re_2includes_2bsp__clocks_8hdep" id="_kernel_2_sources_2arch_2board_2stm32_2f401re_2includes_2bsp__clocks_8hdep">
<area shape="rect" id="node2" href="bsp__clocks_8c.html" title="Kernel/Sources/arch\l/board/stm32/f401re\l/src/bsp_clocks.c" alt="" coords="5,109,160,165"/>
<area shape="rect" id="node3" href="bsp__usart_8c.html" title="Kernel/Sources/arch\l/board/stm32/f401re\l/src/bsp_usart.c" alt="" coords="184,109,339,165"/>
</map>
</div>
</div>
<p><a href="bsp__clocks_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5d90893e6a5c6e0be4c7d78220a99e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a5d90893e6a5c6e0be4c7d78220a99e72">RCC_CR_ADDRESS</a>&#160;&#160;&#160;0x40023800</td></tr>
<tr class="memdesc:a5d90893e6a5c6e0be4c7d78220a99e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Control Register address.  <a href="#a5d90893e6a5c6e0be4c7d78220a99e72">More...</a><br /></td></tr>
<tr class="separator:a5d90893e6a5c6e0be4c7d78220a99e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fcf7c04f16b1dd27c577a9a14c5ff96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a2fcf7c04f16b1dd27c577a9a14c5ff96">RCC_CR_REGISTER</a>&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__clocks_8h.html#a5d90893e6a5c6e0be4c7d78220a99e72">RCC_CR_ADDRESS</a>)</td></tr>
<tr class="separator:a2fcf7c04f16b1dd27c577a9a14c5ff96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefbe0661a046e5156a8d1efb28acc7c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#aefbe0661a046e5156a8d1efb28acc7c1">RCC_PLLCFGR_ADDRESS</a>&#160;&#160;&#160;0x40023804</td></tr>
<tr class="memdesc:aefbe0661a046e5156a8d1efb28acc7c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL Configuration Register address.  <a href="#aefbe0661a046e5156a8d1efb28acc7c1">More...</a><br /></td></tr>
<tr class="separator:aefbe0661a046e5156a8d1efb28acc7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2d60b66a5292f1c04c7c3ebfe9df335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#ad2d60b66a5292f1c04c7c3ebfe9df335">RCC_PLLCFGR_REGISTER</a>&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__clocks_8h.html#aefbe0661a046e5156a8d1efb28acc7c1">RCC_PLLCFGR_ADDRESS</a>)</td></tr>
<tr class="separator:ad2d60b66a5292f1c04c7c3ebfe9df335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91cfae801ddf98df5893db0b9a9027dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a91cfae801ddf98df5893db0b9a9027dd">RCC_CFGR_ADDRESS</a>&#160;&#160;&#160;0x40023808</td></tr>
<tr class="memdesc:a91cfae801ddf98df5893db0b9a9027dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Configuration Register address.  <a href="#a91cfae801ddf98df5893db0b9a9027dd">More...</a><br /></td></tr>
<tr class="separator:a91cfae801ddf98df5893db0b9a9027dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac454715dd9c4f8ba957cc53f318c58ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#ac454715dd9c4f8ba957cc53f318c58ac">RCC_CFGR_REGISTER</a>&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__clocks_8h.html#a91cfae801ddf98df5893db0b9a9027dd">RCC_CFGR_ADDRESS</a>)</td></tr>
<tr class="separator:ac454715dd9c4f8ba957cc53f318c58ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeed0a38fad05745c2280f5ae24af5c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#aeeed0a38fad05745c2280f5ae24af5c7">RCC_AHB1ENR_ADDRESS</a>&#160;&#160;&#160;0x40023830</td></tr>
<tr class="memdesc:aeeed0a38fad05745c2280f5ae24af5c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC AHB1 peripheral clock enable register address.  <a href="#aeeed0a38fad05745c2280f5ae24af5c7">More...</a><br /></td></tr>
<tr class="separator:aeeed0a38fad05745c2280f5ae24af5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c6aae1c96c5acee8a320c6b2a8aaee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a4c6aae1c96c5acee8a320c6b2a8aaee5">RCC_AHB1ENR_REGISTER</a>&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__clocks_8h.html#aeeed0a38fad05745c2280f5ae24af5c7">RCC_AHB1ENR_ADDRESS</a>)</td></tr>
<tr class="separator:a4c6aae1c96c5acee8a320c6b2a8aaee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceec3e2cc1ffd17a8637d7437e1401fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#aceec3e2cc1ffd17a8637d7437e1401fa">RCC_APB1ENR_ADDRESS</a>&#160;&#160;&#160;0x40023840</td></tr>
<tr class="memdesc:aceec3e2cc1ffd17a8637d7437e1401fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC APB1 peripheral clock enable register address.  <a href="#aceec3e2cc1ffd17a8637d7437e1401fa">More...</a><br /></td></tr>
<tr class="separator:aceec3e2cc1ffd17a8637d7437e1401fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae3fa9b2133a67e3ca65db35f8ac9a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#aae3fa9b2133a67e3ca65db35f8ac9a4c">RCC_APB1ENR_REGISTER</a>&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__clocks_8h.html#aceec3e2cc1ffd17a8637d7437e1401fa">RCC_APB1ENR_ADDRESS</a>)</td></tr>
<tr class="separator:aae3fa9b2133a67e3ca65db35f8ac9a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dfd160b628ef272a6f6cf6b0476afab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a5dfd160b628ef272a6f6cf6b0476afab">RCC_APB2ENR_ADDRESS</a>&#160;&#160;&#160;0x40023844</td></tr>
<tr class="memdesc:a5dfd160b628ef272a6f6cf6b0476afab"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC APB2 peripheral clock enable register address.  <a href="#a5dfd160b628ef272a6f6cf6b0476afab">More...</a><br /></td></tr>
<tr class="separator:a5dfd160b628ef272a6f6cf6b0476afab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae721f66e88c2e4264580d95d5ffdd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#aae721f66e88c2e4264580d95d5ffdd59">RCC_APB2ENR_REGISTER</a>&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__clocks_8h.html#a5dfd160b628ef272a6f6cf6b0476afab">RCC_APB2ENR_ADDRESS</a>)</td></tr>
<tr class="separator:aae721f66e88c2e4264580d95d5ffdd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:a7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2ENR System configuration controller clock enable.  <a href="#a7a9d56a8aa1fa0f519ecbdf0d19dd4da">More...</a><br /></td></tr>
<tr class="separator:a7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff46fb3b30fc6792e4fd18fcb0941b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:a6ff46fb3b30fc6792e4fd18fcb0941b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1ENR GPIO A enable.  <a href="#a6ff46fb3b30fc6792e4fd18fcb0941b5">More...</a><br /></td></tr>
<tr class="separator:a6ff46fb3b30fc6792e4fd18fcb0941b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7f408f92e7fd49b0957b8cb4ff31ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#ad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ad7f408f92e7fd49b0957b8cb4ff31ca5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1ENR GPIO B enable.  <a href="#ad7f408f92e7fd49b0957b8cb4ff31ca5">More...</a><br /></td></tr>
<tr class="separator:ad7f408f92e7fd49b0957b8cb4ff31ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a8b42e33aef2a7bc2d41ad9d231733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#ae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ae8a8b42e33aef2a7bc2d41ad9d231733"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1ENR GPIO C enable.  <a href="#ae8a8b42e33aef2a7bc2d41ad9d231733">More...</a><br /></td></tr>
<tr class="separator:ae8a8b42e33aef2a7bc2d41ad9d231733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd8146e91c76f14af8dfe78a1c2d916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#aebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:aebd8146e91c76f14af8dfe78a1c2d916"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1ENR GPIO D enable.  <a href="#aebd8146e91c76f14af8dfe78a1c2d916">More...</a><br /></td></tr>
<tr class="separator:aebd8146e91c76f14af8dfe78a1c2d916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a9094e0e464eaa8e25f854f90abfc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:a67a9094e0e464eaa8e25f854f90abfc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1ENR GPIO E enable.  <a href="#a67a9094e0e464eaa8e25f854f90abfc6">More...</a><br /></td></tr>
<tr class="separator:a67a9094e0e464eaa8e25f854f90abfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb16afc550121895822ebb22108196b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#adb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:adb16afc550121895822ebb22108196b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1ENR GPIO H enable.  <a href="#adb16afc550121895822ebb22108196b6">More...</a><br /></td></tr>
<tr class="separator:adb16afc550121895822ebb22108196b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="memdesc:a5c19997ccd28464b80a7c3325da0ca60"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1ENR Power interface clock enable.  <a href="#a5c19997ccd28464b80a7c3325da0ca60">More...</a><br /></td></tr>
<tr class="separator:a5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#ab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="memdesc:ab840af4f735ec36419d61c7db3cfa00d"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1ENR USART2 clock enable.  <a href="#ab840af4f735ec36419d61c7db3cfa00d">More...</a><br /></td></tr>
<tr class="separator:ab840af4f735ec36419d61c7db3cfa00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:a4666bb90842e8134b32e6a34a0f165f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2ENR USART1 clock enable.  <a href="#a4666bb90842e8134b32e6a34a0f165f3">More...</a><br /></td></tr>
<tr class="separator:a4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0569d91f3b18ae130b7a09e0100c4459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:a0569d91f3b18ae130b7a09e0100c4459"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2ENR USART6 clock enable.  <a href="#a0569d91f3b18ae130b7a09e0100c4459">More...</a><br /></td></tr>
<tr class="separator:a0569d91f3b18ae130b7a09e0100c4459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7354703f289244a71753debf3ae26e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a7354703f289244a71753debf3ae26e46">RCC_CR_PLLI2SRDY</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="memdesc:a7354703f289244a71753debf3ae26e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CR PLLI2S ready flag.  <a href="#a7354703f289244a71753debf3ae26e46">More...</a><br /></td></tr>
<tr class="separator:a7354703f289244a71753debf3ae26e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ccb8964b640530f1080f9ea549d8133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="memdesc:a3ccb8964b640530f1080f9ea549d8133"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CR PLLI2S enabled.  <a href="#a3ccb8964b640530f1080f9ea549d8133">More...</a><br /></td></tr>
<tr class="separator:a3ccb8964b640530f1080f9ea549d8133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#afa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="memdesc:afa12d7ac6a7f0f91d066aeb2c6071888"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CR PLL ready flag.  <a href="#afa12d7ac6a7f0f91d066aeb2c6071888">More...</a><br /></td></tr>
<tr class="separator:afa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#ad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="memdesc:ad0e73d5b0a4883e074d40029b49ee47e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CR PLL enabled.  <a href="#ad0e73d5b0a4883e074d40029b49ee47e">More...</a><br /></td></tr>
<tr class="separator:ad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12241a92893b4023a40e85d3b371ac05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a12241a92893b4023a40e85d3b371ac05">RCC_CR_HSITRIM_DEF</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:a12241a92893b4023a40e85d3b371ac05"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CR HSI clock default trimming value.  <a href="#a12241a92893b4023a40e85d3b371ac05">More...</a><br /></td></tr>
<tr class="separator:a12241a92893b4023a40e85d3b371ac05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#af4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:af4fcacf94a97f7d49a70e089b39cf474"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CR HSI clock enabled.  <a href="#af4fcacf94a97f7d49a70e089b39cf474">More...</a><br /></td></tr>
<tr class="separator:af4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:a9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CR HSI clock ready flag.  <a href="#a9dbac3f2bc04f04ebafe1e66ae3fcf0d">More...</a><br /></td></tr>
<tr class="separator:a9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#acbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:acbac8bae4f0808b3c3a5185aa10081fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR System clock switch to HSI value.  <a href="#acbac8bae4f0808b3c3a5185aa10081fb">More...</a><br /></td></tr>
<tr class="separator:acbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#afb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:afb563f217242d969f4355d0818fde705"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR System clock switch to HSE value.  <a href="#afb563f217242d969f4355d0818fde705">More...</a><br /></td></tr>
<tr class="separator:afb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:a87389cacb2eaf53730da13a2a33cd487"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR System clock switch to PLL value.  <a href="#a87389cacb2eaf53730da13a2a33cd487">More...</a><br /></td></tr>
<tr class="separator:a87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:a6764639cf221e1ebc0b5448dcaed590a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR System clock switch to HSI status value.  <a href="#a6764639cf221e1ebc0b5448dcaed590a">More...</a><br /></td></tr>
<tr class="separator:a6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#ae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ae09a0202f441c1a43e69c62331d50a08"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR System clock switch to HSE status value.  <a href="#ae09a0202f441c1a43e69c62331d50a08">More...</a><br /></td></tr>
<tr class="separator:ae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:a2c67e2279804a83ef24438267d9d4a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR System clock switch to PLL status value.  <a href="#a2c67e2279804a83ef24438267d9d4a6c">More...</a><br /></td></tr>
<tr class="separator:a2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1351ccf5f6a5d9a6b91c4f533688d8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a1351ccf5f6a5d9a6b91c4f533688d8fb">RCC_CFGR_HPRE_EN</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:a1351ccf5f6a5d9a6b91c4f533688d8fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR AHB prescaller enabled state.  <a href="#a1351ccf5f6a5d9a6b91c4f533688d8fb">More...</a><br /></td></tr>
<tr class="separator:a1351ccf5f6a5d9a6b91c4f533688d8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe59bf63a37a12304f37d7babec3eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a3fe59bf63a37a12304f37d7babec3eeb">RCC_CFGR_HRPE_DIV1</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:a3fe59bf63a37a12304f37d7babec3eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR AHB prescaller value.  <a href="#a3fe59bf63a37a12304f37d7babec3eeb">More...</a><br /></td></tr>
<tr class="separator:a3fe59bf63a37a12304f37d7babec3eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4503de78658d3271cb5494adc96e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a7a4503de78658d3271cb5494adc96e41">RCC_CFGR_PPRE1_EN</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:a7a4503de78658d3271cb5494adc96e41"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR APB LS prescaller enabled state.  <a href="#a7a4503de78658d3271cb5494adc96e41">More...</a><br /></td></tr>
<tr class="separator:a7a4503de78658d3271cb5494adc96e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af832ad6844c907d9bb37c1536defcb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#af832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:af832ad6844c907d9bb37c1536defcb0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR APB LS prescaller value.  <a href="#af832ad6844c907d9bb37c1536defcb0d">More...</a><br /></td></tr>
<tr class="separator:af832ad6844c907d9bb37c1536defcb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a384b58d9f246cb60ed0d0bfa92cbf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a1a384b58d9f246cb60ed0d0bfa92cbf4">RCC_CFGR_PPRE2_EN</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:a1a384b58d9f246cb60ed0d0bfa92cbf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR APB HS prescaller enabled state.  <a href="#a1a384b58d9f246cb60ed0d0bfa92cbf4">More...</a><br /></td></tr>
<tr class="separator:a1a384b58d9f246cb60ed0d0bfa92cbf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a247aebf1999a38ea07785558d277bb1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:a247aebf1999a38ea07785558d277bb1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR APB HS prescaller value.  <a href="#a247aebf1999a38ea07785558d277bb1a">More...</a><br /></td></tr>
<tr class="separator:a247aebf1999a38ea07785558d277bb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaac3bc429eaa475ca5e431a020d4c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#afaac3bc429eaa475ca5e431a020d4c67">RCC_PLLCFGR_PLLM_MASK</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:afaac3bc429eaa475ca5e431a020d4c67"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_PLLCFGR PLLM bit mask.  <a href="#afaac3bc429eaa475ca5e431a020d4c67">More...</a><br /></td></tr>
<tr class="separator:afaac3bc429eaa475ca5e431a020d4c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90997335764397eb4be02c23676cda4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a90997335764397eb4be02c23676cda4a">RCC_PLLCFGR_PLLN_MASK</a>&#160;&#160;&#160;0x00007FC0</td></tr>
<tr class="memdesc:a90997335764397eb4be02c23676cda4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_PLLCFGR PLLN bit mask.  <a href="#a90997335764397eb4be02c23676cda4a">More...</a><br /></td></tr>
<tr class="separator:a90997335764397eb4be02c23676cda4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a7c5938dfdd0ab63dcf3b203da7dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a40a7c5938dfdd0ab63dcf3b203da7dd4">RCC_PLLCFGR_PLLP_MASK</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr class="memdesc:a40a7c5938dfdd0ab63dcf3b203da7dd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_PLLCFGR PLLP bit mask.  <a href="#a40a7c5938dfdd0ab63dcf3b203da7dd4">More...</a><br /></td></tr>
<tr class="separator:a40a7c5938dfdd0ab63dcf3b203da7dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c5c6a2e8d760ad7da85ae2c8076ee31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a6c5c6a2e8d760ad7da85ae2c8076ee31">RCC_PLLCFGR_PLLSRC_MASK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="memdesc:a6c5c6a2e8d760ad7da85ae2c8076ee31"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_PLLCFGR PLLSRC bit mask.  <a href="#a6c5c6a2e8d760ad7da85ae2c8076ee31">More...</a><br /></td></tr>
<tr class="separator:a6c5c6a2e8d760ad7da85ae2c8076ee31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4784939ce13e81f2cc64dda2b5d8770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#ad4784939ce13e81f2cc64dda2b5d8770">RCC_PLLCFGR_PLLQ_MASK</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr class="memdesc:ad4784939ce13e81f2cc64dda2b5d8770"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_PLLCFGR PLLQ bit mask.  <a href="#ad4784939ce13e81f2cc64dda2b5d8770">More...</a><br /></td></tr>
<tr class="separator:ad4784939ce13e81f2cc64dda2b5d8770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e5e28699fe923870e15fef3651ff3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a7e5e28699fe923870e15fef3651ff3ef">RCC_CFGR_SW_MASK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:a7e5e28699fe923870e15fef3651ff3ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR SW bit mask.  <a href="#a7e5e28699fe923870e15fef3651ff3ef">More...</a><br /></td></tr>
<tr class="separator:a7e5e28699fe923870e15fef3651ff3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a451045d952eb1caaa0090c9e8dc75082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a451045d952eb1caaa0090c9e8dc75082">RCC_CFGR_SWS_MASK</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:a451045d952eb1caaa0090c9e8dc75082"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR SWS bit mask.  <a href="#a451045d952eb1caaa0090c9e8dc75082">More...</a><br /></td></tr>
<tr class="separator:a451045d952eb1caaa0090c9e8dc75082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b024c33f9bd185d923b55af2360fec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a7b024c33f9bd185d923b55af2360fec5">RCC_CFGR_HRPE_MASK</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr class="memdesc:a7b024c33f9bd185d923b55af2360fec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR HRPE bit mask.  <a href="#a7b024c33f9bd185d923b55af2360fec5">More...</a><br /></td></tr>
<tr class="separator:a7b024c33f9bd185d923b55af2360fec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff38fa14905e578752b706e5c29b146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a2ff38fa14905e578752b706e5c29b146">RCC_CFGR_HPRE_VAL_MASK</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr class="memdesc:a2ff38fa14905e578752b706e5c29b146"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR HRPE value bit mask.  <a href="#a2ff38fa14905e578752b706e5c29b146">More...</a><br /></td></tr>
<tr class="separator:a2ff38fa14905e578752b706e5c29b146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1220a63e00de9ff4a2a45474ead3662d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a1220a63e00de9ff4a2a45474ead3662d">RCC_CFGR_PPRE1_MASK</a>&#160;&#160;&#160;0x00001C00</td></tr>
<tr class="memdesc:a1220a63e00de9ff4a2a45474ead3662d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR PPRE1 bit mask.  <a href="#a1220a63e00de9ff4a2a45474ead3662d">More...</a><br /></td></tr>
<tr class="separator:a1220a63e00de9ff4a2a45474ead3662d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebda6f102f65bc354b95232527021aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#aebda6f102f65bc354b95232527021aba">RCC_CFGR_PPRE1_VAL_MASK</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr class="memdesc:aebda6f102f65bc354b95232527021aba"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR PPRE1 value bit mask.  <a href="#aebda6f102f65bc354b95232527021aba">More...</a><br /></td></tr>
<tr class="separator:aebda6f102f65bc354b95232527021aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41aef118b0611444caa87df8ea302dc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a41aef118b0611444caa87df8ea302dc2">RCC_CFGR_PPRE2_MASK</a>&#160;&#160;&#160;0x0000E000</td></tr>
<tr class="memdesc:a41aef118b0611444caa87df8ea302dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR PPRE2 bit mask.  <a href="#a41aef118b0611444caa87df8ea302dc2">More...</a><br /></td></tr>
<tr class="separator:a41aef118b0611444caa87df8ea302dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb27fe14c6c6c2cb20f13aaf86f0900a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#adb27fe14c6c6c2cb20f13aaf86f0900a">RCC_CFGR_PPRE2_VAL_MASK</a>&#160;&#160;&#160;0x00006000</td></tr>
<tr class="memdesc:adb27fe14c6c6c2cb20f13aaf86f0900a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR PPRE2 value bit mask.  <a href="#adb27fe14c6c6c2cb20f13aaf86f0900a">More...</a><br /></td></tr>
<tr class="separator:adb27fe14c6c6c2cb20f13aaf86f0900a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f9913edb8b30eb2b8aa1b5d29b297e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a73f9913edb8b30eb2b8aa1b5d29b297e">RCC_CR_HSITRIM_MASK</a>&#160;&#160;&#160;0x000000F8</td></tr>
<tr class="memdesc:a73f9913edb8b30eb2b8aa1b5d29b297e"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock trimming field mask.  <a href="#a73f9913edb8b30eb2b8aa1b5d29b297e">More...</a><br /></td></tr>
<tr class="separator:a73f9913edb8b30eb2b8aa1b5d29b297e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5fc49687031bdd44fca9c909f74fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#add5fc49687031bdd44fca9c909f74fe0">RCC_PLLCFGR_PLLM_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:add5fc49687031bdd44fca9c909f74fe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_PLLCFGR PLLM bit field offset.  <a href="#add5fc49687031bdd44fca9c909f74fe0">More...</a><br /></td></tr>
<tr class="separator:add5fc49687031bdd44fca9c909f74fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0f70732fb3d933c96d741f27baec35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#adc0f70732fb3d933c96d741f27baec35">RCC_PLLCFGR_PLLN_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:adc0f70732fb3d933c96d741f27baec35"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_PLLCFGR PLLN bit field offset.  <a href="#adc0f70732fb3d933c96d741f27baec35">More...</a><br /></td></tr>
<tr class="separator:adc0f70732fb3d933c96d741f27baec35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a6c6234e6c59e7638d1a8edd237f591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a9a6c6234e6c59e7638d1a8edd237f591">RCC_PLLCFGR_PLLP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:a9a6c6234e6c59e7638d1a8edd237f591"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_PLLCFGR PLLP bit field offset.  <a href="#a9a6c6234e6c59e7638d1a8edd237f591">More...</a><br /></td></tr>
<tr class="separator:a9a6c6234e6c59e7638d1a8edd237f591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a001728588571f89b2b52e6a903e66395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a001728588571f89b2b52e6a903e66395">RCC_PLLCFGR_PLLSRC_OFFSET</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:a001728588571f89b2b52e6a903e66395"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_PLLCFGR PLLSRC bit field offset.  <a href="#a001728588571f89b2b52e6a903e66395">More...</a><br /></td></tr>
<tr class="separator:a001728588571f89b2b52e6a903e66395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa47b1576488cea5e741f58cce74337c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#aa47b1576488cea5e741f58cce74337c9">RCC_PLLCFGR_PLLQ_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:aa47b1576488cea5e741f58cce74337c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_PLLCFGR PLLQ bit field offset.  <a href="#aa47b1576488cea5e741f58cce74337c9">More...</a><br /></td></tr>
<tr class="separator:aa47b1576488cea5e741f58cce74337c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca5b474c16bb5c9b4bbedfabeba8e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#adca5b474c16bb5c9b4bbedfabeba8e25">RCC_CFGR_HRPE_OFFSET</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:adca5b474c16bb5c9b4bbedfabeba8e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR HPRE bit field offset.  <a href="#adca5b474c16bb5c9b4bbedfabeba8e25">More...</a><br /></td></tr>
<tr class="separator:adca5b474c16bb5c9b4bbedfabeba8e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f605f808c9ab7530142dd8808e83a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a1f605f808c9ab7530142dd8808e83a22">RCC_CFGR_PPRE1_OFFSET</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:a1f605f808c9ab7530142dd8808e83a22"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR PPRE1 bit field offset.  <a href="#a1f605f808c9ab7530142dd8808e83a22">More...</a><br /></td></tr>
<tr class="separator:a1f605f808c9ab7530142dd8808e83a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906e390883db586903c4b1144a182e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a906e390883db586903c4b1144a182e47">RCC_CFGR_PPRE2_OFFSET</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:a906e390883db586903c4b1144a182e47"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CFGR PPRE2 bit field offset.  <a href="#a906e390883db586903c4b1144a182e47">More...</a><br /></td></tr>
<tr class="separator:a906e390883db586903c4b1144a182e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4eb2ce50286dc96d4976b9689be1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#adc4eb2ce50286dc96d4976b9689be1d7">RCC_PLLM_VALUE</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:adc4eb2ce50286dc96d4976b9689be1d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Division factor for input clock. Divide by 16 the HSI clock.  <a href="#adc4eb2ce50286dc96d4976b9689be1d7">More...</a><br /></td></tr>
<tr class="separator:adc4eb2ce50286dc96d4976b9689be1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fa93ae89931a632e06eb0694ff62b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a11fa93ae89931a632e06eb0694ff62b7">RCC_PLLN_VALUE</a>&#160;&#160;&#160;336</td></tr>
<tr class="memdesc:a11fa93ae89931a632e06eb0694ff62b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiply factor for system clock. Multiply by 336 the VCO clock.  <a href="#a11fa93ae89931a632e06eb0694ff62b7">More...</a><br /></td></tr>
<tr class="separator:a11fa93ae89931a632e06eb0694ff62b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad812030f6e208e79df8e9bddb96c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a9ad812030f6e208e79df8e9bddb96c19">RCC_PLLP_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a9ad812030f6e208e79df8e9bddb96c19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Division factor for system clock. Divide by 4 the VCO clock.  <a href="#a9ad812030f6e208e79df8e9bddb96c19">More...</a><br /></td></tr>
<tr class="separator:a9ad812030f6e208e79df8e9bddb96c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0babc931753727d1ee6b56d41a51f598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a0babc931753727d1ee6b56d41a51f598">RCC_PLLQ_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:a0babc931753727d1ee6b56d41a51f598"><td class="mdescLeft">&#160;</td><td class="mdescRight">Division factor for USB OTG FS clock. Divide by 8 the VCO clock.  <a href="#a0babc931753727d1ee6b56d41a51f598">More...</a><br /></td></tr>
<tr class="separator:a0babc931753727d1ee6b56d41a51f598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae90c3d400891ac3355363979581bd924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#ae90c3d400891ac3355363979581bd924">RCC_PLLSRC_VALUE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ae90c3d400891ac3355363979581bd924"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL source clock set as HSI.  <a href="#ae90c3d400891ac3355363979581bd924">More...</a><br /></td></tr>
<tr class="separator:ae90c3d400891ac3355363979581bd924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89e6b2d1e86b7fb4831cb013ece2c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#ae89e6b2d1e86b7fb4831cb013ece2c52">RCC_HSI_BASE_FREQ</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="memdesc:ae89e6b2d1e86b7fb4831cb013ece2c52"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock frequency.  <a href="#ae89e6b2d1e86b7fb4831cb013ece2c52">More...</a><br /></td></tr>
<tr class="separator:ae89e6b2d1e86b7fb4831cb013ece2c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d723f47200a1da259e9c147f2de258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a19d723f47200a1da259e9c147f2de258">RCC_HSE_BASE_FREQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a19d723f47200a1da259e9c147f2de258"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE clock frequency (does not exists on STMF401RE)  <a href="#a19d723f47200a1da259e9c147f2de258">More...</a><br /></td></tr>
<tr class="separator:a19d723f47200a1da259e9c147f2de258"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ac9d4d589a659370f313ef156f6eff0e8"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70">CLOCK_IDENTIFIER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#ac9d4d589a659370f313ef156f6eff0e8">CLOCK_IDENTIFIER_T</a></td></tr>
<tr class="memdesc:ac9d4d589a659370f313ef156f6eff0e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Short hand for enum CLOCK_IDENTIFIER.  <a href="#ac9d4d589a659370f313ef156f6eff0e8">More...</a><br /></td></tr>
<tr class="separator:ac9d4d589a659370f313ef156f6eff0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ad0e92b49c1a7205e3460ca1e54fa9d70"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70">CLOCK_IDENTIFIER</a> { <br />
&#160;&#160;<a class="el" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a44aa8d3c1c8f980b372190786a4853f9">BSP_CLOCK_ID_SYSCLK</a>, 
<a class="el" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a58357d0569548d6c2ba44f27e0aa6ba6">BSP_CLOCK_ID_HCLK</a>, 
<a class="el" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a265c9dec4478eb66904a2dbc6954e598">BSP_CLOCK_ID_FCLK</a>, 
<a class="el" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a0493d0bbd7edf1aebadb342c5c38f709">BSP_CLOCK_ID_PCLK1</a>, 
<br />
&#160;&#160;<a class="el" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70aad62d8c78d2b4617724a82ec190a33ee">BSP_CLOCK_ID_PCLK2</a>, 
<a class="el" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70aad46d3b8852f9a4d711c15164bf1c0d3">BSP_CLOCK_ID_APB1_TIMER</a>, 
<a class="el" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a30cca3be6a7bad72d2c02e9b58ff4d50">BSP_CLOCK_ID_APB2_TIMER</a>
<br />
 }<tr class="memdesc:ad0e92b49c1a7205e3460ca1e54fa9d70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock identifer enumeration. Stores all accessible BSP clocks.  <a href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ad0e92b49c1a7205e3460ca1e54fa9d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aaf01af602e17579af5e6af009ae7a557"><td class="memItemLeft" align="right" valign="top"><a class="el" href="error__types_8h.html#acf146bc98f60f47c79d782f7523e339c">ERROR_CODE_E</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#aaf01af602e17579af5e6af009ae7a557">bsp_clk_usart_enable</a> (const <a class="el" href="bsp__usart_8h.html#a594f9d90a9a3875660da4512fb208cf9">USART_IDENTIFIER_E</a> usart_id)</td></tr>
<tr class="memdesc:aaf01af602e17579af5e6af009ae7a557"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the USART clocks.  <a href="#aaf01af602e17579af5e6af009ae7a557">More...</a><br /></td></tr>
<tr class="separator:aaf01af602e17579af5e6af009ae7a557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500b2e77b70c93b3f2b4a94cc9bcf79d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="error__types_8h.html#acf146bc98f60f47c79d782f7523e339c">ERROR_CODE_E</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a500b2e77b70c93b3f2b4a94cc9bcf79d">bsp_clk_gpio_enable</a> (const <a class="el" href="bsp__gpio_8h.html#ab086506332275a2a873dfce02ed5a3b8">GPIO_IDENTIFIER_E</a> gpio_id)</td></tr>
<tr class="memdesc:a500b2e77b70c93b3f2b4a94cc9bcf79d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the GPIO clocks.  <a href="#a500b2e77b70c93b3f2b4a94cc9bcf79d">More...</a><br /></td></tr>
<tr class="separator:a500b2e77b70c93b3f2b4a94cc9bcf79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a286d003315af35aa9dd72b86ba6d8420"><td class="memItemLeft" align="right" valign="top"><a class="el" href="error__types_8h.html#acf146bc98f60f47c79d782f7523e339c">ERROR_CODE_E</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#a286d003315af35aa9dd72b86ba6d8420">bsp_clk_sys_init</a> (void)</td></tr>
<tr class="memdesc:a286d003315af35aa9dd72b86ba6d8420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes system clocks.  <a href="#a286d003315af35aa9dd72b86ba6d8420">More...</a><br /></td></tr>
<tr class="separator:a286d003315af35aa9dd72b86ba6d8420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeded4b587684fa3383b3d42ee29af1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8h.html#aeeded4b587684fa3383b3d42ee29af1e">bsp_clocks_get_freq</a> (const <a class="el" href="bsp__clocks_8h.html#ac9d4d589a659370f313ef156f6eff0e8">CLOCK_IDENTIFIER_T</a> clk_id)</td></tr>
<tr class="memdesc:aeeded4b587684fa3383b3d42ee29af1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the frequencies in MHz of the clocks which identifer corresponds to the identifier given as parameter.  <a href="#aeeded4b587684fa3383b3d42ee29af1e">More...</a><br /></td></tr>
<tr class="separator:aeeded4b587684fa3383b3d42ee29af1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aeeed0a38fad05745c2280f5ae24af5c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeed0a38fad05745c2280f5ae24af5c7">&#9670;&nbsp;</a></span>RCC_AHB1ENR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_ADDRESS&#160;&#160;&#160;0x40023830</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC AHB1 peripheral clock enable register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00038">38</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a6ff46fb3b30fc6792e4fd18fcb0941b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ff46fb3b30fc6792e4fd18fcb0941b5">&#9670;&nbsp;</a></span>RCC_AHB1ENR_GPIOAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_GPIOAEN&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1ENR GPIO A enable. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00050">50</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="ad7f408f92e7fd49b0957b8cb4ff31ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7f408f92e7fd49b0957b8cb4ff31ca5">&#9670;&nbsp;</a></span>RCC_AHB1ENR_GPIOBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_GPIOBEN&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1ENR GPIO B enable. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00052">52</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="ae8a8b42e33aef2a7bc2d41ad9d231733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a8b42e33aef2a7bc2d41ad9d231733">&#9670;&nbsp;</a></span>RCC_AHB1ENR_GPIOCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_GPIOCEN&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1ENR GPIO C enable. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00054">54</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="aebd8146e91c76f14af8dfe78a1c2d916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebd8146e91c76f14af8dfe78a1c2d916">&#9670;&nbsp;</a></span>RCC_AHB1ENR_GPIODEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_GPIODEN&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1ENR GPIO D enable. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00056">56</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a67a9094e0e464eaa8e25f854f90abfc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67a9094e0e464eaa8e25f854f90abfc6">&#9670;&nbsp;</a></span>RCC_AHB1ENR_GPIOEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_GPIOEEN&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1ENR GPIO E enable. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00058">58</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="adb16afc550121895822ebb22108196b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb16afc550121895822ebb22108196b6">&#9670;&nbsp;</a></span>RCC_AHB1ENR_GPIOHEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_GPIOHEN&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1ENR GPIO H enable. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00060">60</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a4c6aae1c96c5acee8a320c6b2a8aaee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c6aae1c96c5acee8a320c6b2a8aaee5">&#9670;&nbsp;</a></span>RCC_AHB1ENR_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_REGISTER&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__clocks_8h.html#aeeed0a38fad05745c2280f5ae24af5c7">RCC_AHB1ENR_ADDRESS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00039">39</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="aceec3e2cc1ffd17a8637d7437e1401fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceec3e2cc1ffd17a8637d7437e1401fa">&#9670;&nbsp;</a></span>RCC_APB1ENR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_ADDRESS&#160;&#160;&#160;0x40023840</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC APB1 peripheral clock enable register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00041">41</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a5c19997ccd28464b80a7c3325da0ca60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c19997ccd28464b80a7c3325da0ca60">&#9670;&nbsp;</a></span>RCC_APB1ENR_PWREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_PWREN&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1ENR Power interface clock enable. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00062">62</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="aae3fa9b2133a67e3ca65db35f8ac9a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae3fa9b2133a67e3ca65db35f8ac9a4c">&#9670;&nbsp;</a></span>RCC_APB1ENR_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_REGISTER&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__clocks_8h.html#aceec3e2cc1ffd17a8637d7437e1401fa">RCC_APB1ENR_ADDRESS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00042">42</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="ab840af4f735ec36419d61c7db3cfa00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab840af4f735ec36419d61c7db3cfa00d">&#9670;&nbsp;</a></span>RCC_APB1ENR_USART2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_USART2EN&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1ENR USART2 clock enable. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00064">64</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a5dfd160b628ef272a6f6cf6b0476afab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dfd160b628ef272a6f6cf6b0476afab">&#9670;&nbsp;</a></span>RCC_APB2ENR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_ADDRESS&#160;&#160;&#160;0x40023844</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC APB2 peripheral clock enable register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00044">44</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="aae721f66e88c2e4264580d95d5ffdd59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae721f66e88c2e4264580d95d5ffdd59">&#9670;&nbsp;</a></span>RCC_APB2ENR_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_REGISTER&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__clocks_8h.html#a5dfd160b628ef272a6f6cf6b0476afab">RCC_APB2ENR_ADDRESS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00045">45</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a7a9d56a8aa1fa0f519ecbdf0d19dd4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a9d56a8aa1fa0f519ecbdf0d19dd4da">&#9670;&nbsp;</a></span>RCC_APB2ENR_SYSCFGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_SYSCFGEN&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2ENR System configuration controller clock enable. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00048">48</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a4666bb90842e8134b32e6a34a0f165f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4666bb90842e8134b32e6a34a0f165f3">&#9670;&nbsp;</a></span>RCC_APB2ENR_USART1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_USART1EN&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2ENR USART1 clock enable. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00066">66</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a0569d91f3b18ae130b7a09e0100c4459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0569d91f3b18ae130b7a09e0100c4459">&#9670;&nbsp;</a></span>RCC_APB2ENR_USART6EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_USART6EN&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2ENR USART6 clock enable. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00068">68</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a91cfae801ddf98df5893db0b9a9027dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91cfae801ddf98df5893db0b9a9027dd">&#9670;&nbsp;</a></span>RCC_CFGR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADDRESS&#160;&#160;&#160;0x40023808</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Configuration Register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00035">35</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a1351ccf5f6a5d9a6b91c4f533688d8fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1351ccf5f6a5d9a6b91c4f533688d8fb">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_EN&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR AHB prescaller enabled state. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00098">98</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a2ff38fa14905e578752b706e5c29b146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff38fa14905e578752b706e5c29b146">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_VAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_VAL_MASK&#160;&#160;&#160;0x00000070</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR HRPE value bit mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00128">128</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a3fe59bf63a37a12304f37d7babec3eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe59bf63a37a12304f37d7babec3eeb">&#9670;&nbsp;</a></span>RCC_CFGR_HRPE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HRPE_DIV1&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR AHB prescaller value. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00100">100</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a7b024c33f9bd185d923b55af2360fec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b024c33f9bd185d923b55af2360fec5">&#9670;&nbsp;</a></span>RCC_CFGR_HRPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HRPE_MASK&#160;&#160;&#160;0x000000F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR HRPE bit mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00126">126</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="adca5b474c16bb5c9b4bbedfabeba8e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca5b474c16bb5c9b4bbedfabeba8e25">&#9670;&nbsp;</a></span>RCC_CFGR_HRPE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HRPE_OFFSET&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR HPRE bit field offset. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00153">153</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="af832ad6844c907d9bb37c1536defcb0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af832ad6844c907d9bb37c1536defcb0d">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIV2&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR APB LS prescaller value. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00104">104</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a7a4503de78658d3271cb5494adc96e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a4503de78658d3271cb5494adc96e41">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_EN&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR APB LS prescaller enabled state. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00102">102</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a1220a63e00de9ff4a2a45474ead3662d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1220a63e00de9ff4a2a45474ead3662d">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_MASK&#160;&#160;&#160;0x00001C00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR PPRE1 bit mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00130">130</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a1f605f808c9ab7530142dd8808e83a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f605f808c9ab7530142dd8808e83a22">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_OFFSET&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR PPRE1 bit field offset. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00155">155</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="aebda6f102f65bc354b95232527021aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebda6f102f65bc354b95232527021aba">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_VAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_VAL_MASK&#160;&#160;&#160;0x00000C00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR PPRE1 value bit mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00132">132</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a247aebf1999a38ea07785558d277bb1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a247aebf1999a38ea07785558d277bb1a">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIV1&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR APB HS prescaller value. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00108">108</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a1a384b58d9f246cb60ed0d0bfa92cbf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a384b58d9f246cb60ed0d0bfa92cbf4">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_EN&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR APB HS prescaller enabled state. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00106">106</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a41aef118b0611444caa87df8ea302dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41aef118b0611444caa87df8ea302dc2">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_MASK&#160;&#160;&#160;0x0000E000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR PPRE2 bit mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00134">134</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a906e390883db586903c4b1144a182e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a906e390883db586903c4b1144a182e47">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_OFFSET&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR PPRE2 bit field offset. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00157">157</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="adb27fe14c6c6c2cb20f13aaf86f0900a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb27fe14c6c6c2cb20f13aaf86f0900a">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_VAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_VAL_MASK&#160;&#160;&#160;0x00006000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR PPRE2 value bit mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00136">136</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="ac454715dd9c4f8ba957cc53f318c58ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac454715dd9c4f8ba957cc53f318c58ac">&#9670;&nbsp;</a></span>RCC_CFGR_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_REGISTER&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__clocks_8h.html#a91cfae801ddf98df5893db0b9a9027dd">RCC_CFGR_ADDRESS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00036">36</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="afb563f217242d969f4355d0818fde705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb563f217242d969f4355d0818fde705">&#9670;&nbsp;</a></span>RCC_CFGR_SW_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_HSE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR System clock switch to HSE value. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00088">88</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="acbac8bae4f0808b3c3a5185aa10081fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbac8bae4f0808b3c3a5185aa10081fb">&#9670;&nbsp;</a></span>RCC_CFGR_SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_HSI&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR System clock switch to HSI value. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00086">86</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a7e5e28699fe923870e15fef3651ff3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e5e28699fe923870e15fef3651ff3ef">&#9670;&nbsp;</a></span>RCC_CFGR_SW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_MASK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR SW bit mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00122">122</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a87389cacb2eaf53730da13a2a33cd487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87389cacb2eaf53730da13a2a33cd487">&#9670;&nbsp;</a></span>RCC_CFGR_SW_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_PLL&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR System clock switch to PLL value. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00090">90</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="ae09a0202f441c1a43e69c62331d50a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae09a0202f441c1a43e69c62331d50a08">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_HSE&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR System clock switch to HSE status value. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00094">94</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a6764639cf221e1ebc0b5448dcaed590a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6764639cf221e1ebc0b5448dcaed590a">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_HSI&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR System clock switch to HSI status value. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00092">92</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a451045d952eb1caaa0090c9e8dc75082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a451045d952eb1caaa0090c9e8dc75082">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_MASK&#160;&#160;&#160;0x0000000C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR SWS bit mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00124">124</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a2c67e2279804a83ef24438267d9d4a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c67e2279804a83ef24438267d9d4a6c">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_PLL&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CFGR System clock switch to PLL status value. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00096">96</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a5d90893e6a5c6e0be4c7d78220a99e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d90893e6a5c6e0be4c7d78220a99e72">&#9670;&nbsp;</a></span>RCC_CR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_ADDRESS&#160;&#160;&#160;0x40023800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Control Register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00029">29</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="af4fcacf94a97f7d49a70e089b39cf474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4fcacf94a97f7d49a70e089b39cf474">&#9670;&nbsp;</a></span>RCC_CR_HSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CR HSI clock enabled. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00081">81</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dbac3f2bc04f04ebafe1e66ae3fcf0d">&#9670;&nbsp;</a></span>RCC_CR_HSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIRDY&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CR HSI clock ready flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00083">83</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a12241a92893b4023a40e85d3b371ac05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12241a92893b4023a40e85d3b371ac05">&#9670;&nbsp;</a></span>RCC_CR_HSITRIM_DEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSITRIM_DEF&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CR HSI clock default trimming value. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00079">79</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a73f9913edb8b30eb2b8aa1b5d29b297e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73f9913edb8b30eb2b8aa1b5d29b297e">&#9670;&nbsp;</a></span>RCC_CR_HSITRIM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSITRIM_MASK&#160;&#160;&#160;0x000000F8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI clock trimming field mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00139">139</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a3ccb8964b640530f1080f9ea549d8133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ccb8964b640530f1080f9ea549d8133">&#9670;&nbsp;</a></span>RCC_CR_PLLI2SON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLI2SON&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CR PLLI2S enabled. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00073">73</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a7354703f289244a71753debf3ae26e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7354703f289244a71753debf3ae26e46">&#9670;&nbsp;</a></span>RCC_CR_PLLI2SRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLI2SRDY&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CR PLLI2S ready flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00071">71</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="ad0e73d5b0a4883e074d40029b49ee47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e73d5b0a4883e074d40029b49ee47e">&#9670;&nbsp;</a></span>RCC_CR_PLLON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CR PLL enabled. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00077">77</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="afa12d7ac6a7f0f91d066aeb2c6071888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa12d7ac6a7f0f91d066aeb2c6071888">&#9670;&nbsp;</a></span>RCC_CR_PLLRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLRDY&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_CR PLL ready flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00075">75</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a2fcf7c04f16b1dd27c577a9a14c5ff96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fcf7c04f16b1dd27c577a9a14c5ff96">&#9670;&nbsp;</a></span>RCC_CR_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_REGISTER&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__clocks_8h.html#a5d90893e6a5c6e0be4c7d78220a99e72">RCC_CR_ADDRESS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00030">30</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a19d723f47200a1da259e9c147f2de258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d723f47200a1da259e9c147f2de258">&#9670;&nbsp;</a></span>RCC_HSE_BASE_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_HSE_BASE_FREQ&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSE clock frequency (does not exists on STMF401RE) </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00181">181</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="ae89e6b2d1e86b7fb4831cb013ece2c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae89e6b2d1e86b7fb4831cb013ece2c52">&#9670;&nbsp;</a></span>RCC_HSI_BASE_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_HSI_BASE_FREQ&#160;&#160;&#160;16000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00179">179</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="aefbe0661a046e5156a8d1efb28acc7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefbe0661a046e5156a8d1efb28acc7c1">&#9670;&nbsp;</a></span>RCC_PLLCFGR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_ADDRESS&#160;&#160;&#160;0x40023804</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC PLL Configuration Register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00032">32</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="afaac3bc429eaa475ca5e431a020d4c67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaac3bc429eaa475ca5e431a020d4c67">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLM_MASK&#160;&#160;&#160;0x0000003F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_PLLCFGR PLLM bit mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00111">111</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="add5fc49687031bdd44fca9c909f74fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add5fc49687031bdd44fca9c909f74fe0">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLM_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLM_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_PLLCFGR PLLM bit field offset. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00142">142</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a90997335764397eb4be02c23676cda4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90997335764397eb4be02c23676cda4a">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLN_MASK&#160;&#160;&#160;0x00007FC0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_PLLCFGR PLLN bit mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00113">113</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="adc0f70732fb3d933c96d741f27baec35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc0f70732fb3d933c96d741f27baec35">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLN_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_PLLCFGR PLLN bit field offset. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00144">144</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a40a7c5938dfdd0ab63dcf3b203da7dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40a7c5938dfdd0ab63dcf3b203da7dd4">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLP_MASK&#160;&#160;&#160;0x00030000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_PLLCFGR PLLP bit mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00115">115</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a9a6c6234e6c59e7638d1a8edd237f591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a6c6234e6c59e7638d1a8edd237f591">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_PLLCFGR PLLP bit field offset. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00146">146</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="ad4784939ce13e81f2cc64dda2b5d8770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4784939ce13e81f2cc64dda2b5d8770">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLQ_MASK&#160;&#160;&#160;0x0F000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_PLLCFGR PLLQ bit mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00119">119</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="aa47b1576488cea5e741f58cce74337c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa47b1576488cea5e741f58cce74337c9">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLQ_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_PLLCFGR PLLQ bit field offset. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00150">150</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a6c5c6a2e8d760ad7da85ae2c8076ee31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c5c6a2e8d760ad7da85ae2c8076ee31">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLSRC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLSRC_MASK&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_PLLCFGR PLLSRC bit mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00117">117</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a001728588571f89b2b52e6a903e66395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a001728588571f89b2b52e6a903e66395">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLSRC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLSRC_OFFSET&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC_PLLCFGR PLLSRC bit field offset. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00148">148</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="ad2d60b66a5292f1c04c7c3ebfe9df335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2d60b66a5292f1c04c7c3ebfe9df335">&#9670;&nbsp;</a></span>RCC_PLLCFGR_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_REGISTER&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__clocks_8h.html#aefbe0661a046e5156a8d1efb28acc7c1">RCC_PLLCFGR_ADDRESS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00033">33</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="adc4eb2ce50286dc96d4976b9689be1d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc4eb2ce50286dc96d4976b9689be1d7">&#9670;&nbsp;</a></span>RCC_PLLM_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLM_VALUE&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Division factor for input clock. Divide by 16 the HSI clock. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00164">164</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a11fa93ae89931a632e06eb0694ff62b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11fa93ae89931a632e06eb0694ff62b7">&#9670;&nbsp;</a></span>RCC_PLLN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLN_VALUE&#160;&#160;&#160;336</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiply factor for system clock. Multiply by 336 the VCO clock. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00166">166</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a9ad812030f6e208e79df8e9bddb96c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad812030f6e208e79df8e9bddb96c19">&#9670;&nbsp;</a></span>RCC_PLLP_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLP_VALUE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Division factor for system clock. Divide by 4 the VCO clock. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00168">168</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="a0babc931753727d1ee6b56d41a51f598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0babc931753727d1ee6b56d41a51f598">&#9670;&nbsp;</a></span>RCC_PLLQ_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLQ_VALUE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Division factor for USB OTG FS clock. Divide by 8 the VCO clock. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00170">170</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<a id="ae90c3d400891ac3355363979581bd924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae90c3d400891ac3355363979581bd924">&#9670;&nbsp;</a></span>RCC_PLLSRC_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLSRC_VALUE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL source clock set as HSI. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00172">172</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ac9d4d589a659370f313ef156f6eff0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9d4d589a659370f313ef156f6eff0e8">&#9670;&nbsp;</a></span>CLOCK_IDENTIFIER_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70">CLOCK_IDENTIFIER</a> <a class="el" href="bsp__clocks_8h.html#ac9d4d589a659370f313ef156f6eff0e8">CLOCK_IDENTIFIER_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Short hand for enum CLOCK_IDENTIFIER. </p>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00207">207</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ad0e92b49c1a7205e3460ca1e54fa9d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e92b49c1a7205e3460ca1e54fa9d70">&#9670;&nbsp;</a></span>CLOCK_IDENTIFIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70">CLOCK_IDENTIFIER</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock identifer enumeration. Stores all accessible BSP clocks. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad0e92b49c1a7205e3460ca1e54fa9d70a44aa8d3c1c8f980b372190786a4853f9"></a>BSP_CLOCK_ID_SYSCLK&#160;</td><td class="fielddoc"><p>System's clock identifier. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad0e92b49c1a7205e3460ca1e54fa9d70a58357d0569548d6c2ba44f27e0aa6ba6"></a>BSP_CLOCK_ID_HCLK&#160;</td><td class="fielddoc"><p>HCLK, used by AHB bus, core, etc. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad0e92b49c1a7205e3460ca1e54fa9d70a265c9dec4478eb66904a2dbc6954e598"></a>BSP_CLOCK_ID_FCLK&#160;</td><td class="fielddoc"><p>FCLK sued by the cortex core. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad0e92b49c1a7205e3460ca1e54fa9d70a0493d0bbd7edf1aebadb342c5c38f709"></a>BSP_CLOCK_ID_PCLK1&#160;</td><td class="fielddoc"><p>PCLK1 used as APB1 peripheral clocks. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad0e92b49c1a7205e3460ca1e54fa9d70aad62d8c78d2b4617724a82ec190a33ee"></a>BSP_CLOCK_ID_PCLK2&#160;</td><td class="fielddoc"><p>PCLK2 used as APB2 peripheral clocks. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad0e92b49c1a7205e3460ca1e54fa9d70aad46d3b8852f9a4d711c15164bf1c0d3"></a>BSP_CLOCK_ID_APB1_TIMER&#160;</td><td class="fielddoc"><p>PCLK1 used as APB1 timers clocks. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad0e92b49c1a7205e3460ca1e54fa9d70a30cca3be6a7bad72d2c02e9b58ff4d50"></a>BSP_CLOCK_ID_APB2_TIMER&#160;</td><td class="fielddoc"><p>PCLK1 used as APB2 timers clocks. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8h_source.html#l00188">188</a> of file <a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a44aa8d3c1c8f980b372190786a4853f9">BSP_CLOCK_ID_SYSCLK</a>,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a58357d0569548d6c2ba44f27e0aa6ba6">BSP_CLOCK_ID_HCLK</a>,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a265c9dec4478eb66904a2dbc6954e598">BSP_CLOCK_ID_FCLK</a>,      </div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a0493d0bbd7edf1aebadb342c5c38f709">BSP_CLOCK_ID_PCLK1</a>,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70aad62d8c78d2b4617724a82ec190a33ee">BSP_CLOCK_ID_PCLK2</a>,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70aad46d3b8852f9a4d711c15164bf1c0d3">BSP_CLOCK_ID_APB1_TIMER</a>,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a30cca3be6a7bad72d2c02e9b58ff4d50">BSP_CLOCK_ID_APB2_TIMER</a>,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;};</div><div class="ttc" id="bsp__clocks_8h_html_ad0e92b49c1a7205e3460ca1e54fa9d70a265c9dec4478eb66904a2dbc6954e598"><div class="ttname"><a href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a265c9dec4478eb66904a2dbc6954e598">BSP_CLOCK_ID_FCLK</a></div><div class="ttdoc">FCLK sued by the cortex core. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00195">bsp_clocks.h:195</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ad0e92b49c1a7205e3460ca1e54fa9d70a58357d0569548d6c2ba44f27e0aa6ba6"><div class="ttname"><a href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a58357d0569548d6c2ba44f27e0aa6ba6">BSP_CLOCK_ID_HCLK</a></div><div class="ttdoc">HCLK, used by AHB bus, core, etc. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00193">bsp_clocks.h:193</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ad0e92b49c1a7205e3460ca1e54fa9d70a0493d0bbd7edf1aebadb342c5c38f709"><div class="ttname"><a href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a0493d0bbd7edf1aebadb342c5c38f709">BSP_CLOCK_ID_PCLK1</a></div><div class="ttdoc">PCLK1 used as APB1 peripheral clocks. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00197">bsp_clocks.h:197</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ad0e92b49c1a7205e3460ca1e54fa9d70aad62d8c78d2b4617724a82ec190a33ee"><div class="ttname"><a href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70aad62d8c78d2b4617724a82ec190a33ee">BSP_CLOCK_ID_PCLK2</a></div><div class="ttdoc">PCLK2 used as APB2 peripheral clocks. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00199">bsp_clocks.h:199</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ad0e92b49c1a7205e3460ca1e54fa9d70aad46d3b8852f9a4d711c15164bf1c0d3"><div class="ttname"><a href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70aad46d3b8852f9a4d711c15164bf1c0d3">BSP_CLOCK_ID_APB1_TIMER</a></div><div class="ttdoc">PCLK1 used as APB1 timers clocks. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00201">bsp_clocks.h:201</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ad0e92b49c1a7205e3460ca1e54fa9d70a44aa8d3c1c8f980b372190786a4853f9"><div class="ttname"><a href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a44aa8d3c1c8f980b372190786a4853f9">BSP_CLOCK_ID_SYSCLK</a></div><div class="ttdoc">System&amp;#39;s clock identifier. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00191">bsp_clocks.h:191</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ad0e92b49c1a7205e3460ca1e54fa9d70a30cca3be6a7bad72d2c02e9b58ff4d50"><div class="ttname"><a href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a30cca3be6a7bad72d2c02e9b58ff4d50">BSP_CLOCK_ID_APB2_TIMER</a></div><div class="ttdoc">PCLK1 used as APB2 timers clocks. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00203">bsp_clocks.h:203</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a500b2e77b70c93b3f2b4a94cc9bcf79d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500b2e77b70c93b3f2b4a94cc9bcf79d">&#9670;&nbsp;</a></span>bsp_clk_gpio_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="error__types_8h.html#acf146bc98f60f47c79d782f7523e339c">ERROR_CODE_E</a> bsp_clk_gpio_enable </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="bsp__gpio_8h.html#ab086506332275a2a873dfce02ed5a3b8">GPIO_IDENTIFIER_E</a>&#160;</td>
          <td class="paramname"><em>gpio_id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the GPIO clocks. </p>
<p>Enables the GPIO clocks. This function will enable the peripheral clock used by the GPIO corresponding to the identifier given as parameter. If the identifier is unknown, the function has no effect.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">gpio_id</td><td>The GPIO identifier for which the clock should be enabled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>NO_ERROR is returned in case of success. Otherwise an error code is returned. Please refer to the list of the standard error codes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8c_source.html#l00145">145</a> of file <a class="el" href="bsp__clocks_8c_source.html">bsp_clocks.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;{</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> reg_val;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">switch</span>(gpio_id)</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="bsp__gpio_8h.html#a69f521b579d2c761dd65949f2bae88f3a4cb73b98ec508807d984052a1598950a">GPIO_ID_A</a>:</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            reg_val = <a class="code" href="bsp__clocks_8h.html#a6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="bsp__gpio_8h.html#a69f521b579d2c761dd65949f2bae88f3a9fc59b324d277c00de32d87f8072b56a">GPIO_ID_B</a>:</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            reg_val = <a class="code" href="bsp__clocks_8h.html#ad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="bsp__gpio_8h.html#a69f521b579d2c761dd65949f2bae88f3afae76fa0a334173cbea6472ae010d0a9">GPIO_ID_C</a>:</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            reg_val = <a class="code" href="bsp__clocks_8h.html#ae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="bsp__gpio_8h.html#a69f521b579d2c761dd65949f2bae88f3ad6df84175b0fc74ef3c655082b648918">GPIO_ID_D</a>:</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;            reg_val = <a class="code" href="bsp__clocks_8h.html#aebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="bsp__gpio_8h.html#a69f521b579d2c761dd65949f2bae88f3a496fabc0d5663f4956df5e9a4d275ed4">GPIO_ID_E</a>:</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            reg_val = <a class="code" href="bsp__clocks_8h.html#a67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="bsp__gpio_8h.html#a69f521b579d2c761dd65949f2bae88f3aa25ae326f6c8e013c190052d0a3c7d29">GPIO_ID_H</a>:</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;            reg_val = <a class="code" href="bsp__clocks_8h.html#adb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            reg_val = 0;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">if</span>(reg_val == 0)</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    {</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#if KERNEL_LOG_LEVEL == ERROR_LOG_LEVEL</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <a class="code" href="logger_8h.html#a580bb63c1418b2fc8456f9b6c5b6d39d">KERNEL_LOG_ERROR</a>(<span class="stringliteral">&quot;Wrong GPIO identifer&quot;</span>, </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                         gpio_id, </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                         <span class="keyword">sizeof</span>(gpio_id), </div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                         <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabbe6797281350f36c23d07d6f2d7f6e2">ERROR_INVALID_PARAM</a>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabbe6797281350f36c23d07d6f2d7f6e2">ERROR_INVALID_PARAM</a>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    }</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    *<a class="code" href="bsp__clocks_8h.html#a4c6aae1c96c5acee8a320c6b2a8aaee5">RCC_AHB1ENR_REGISTER</a> = *<a class="code" href="bsp__clocks_8h.html#a4c6aae1c96c5acee8a320c6b2a8aaee5">RCC_AHB1ENR_REGISTER</a> | reg_val;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">while</span>((*<a class="code" href="bsp__clocks_8h.html#a4c6aae1c96c5acee8a320c6b2a8aaee5">RCC_AHB1ENR_REGISTER</a> &amp; reg_val) == 0);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#if KERNEL_LOG_LEVEL &gt;= INFO_LOG_LEVEL</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        KERNEL_LOG_INFO(<span class="stringliteral">&quot;GPIO clock enabled&quot;</span>, </div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                        gpio_id, </div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                        <span class="keyword">sizeof</span>(gpio_id), </div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                        <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a>);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div><div class="ttc" id="stdint_8h_html_a324c5d28c0d82f502a234ab99efac87a"><div class="ttname"><a href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a></div><div class="ttdeci">unsigned uint32_t</div><div class="ttdoc">Defines uint32_t type as an exact width 32 bits integer. </div><div class="ttdef"><b>Definition:</b> <a href="stdint_8h_source.html#l00049">stdint.h:49</a></div></div>
<div class="ttc" id="logger_8h_html_a580bb63c1418b2fc8456f9b6c5b6d39d"><div class="ttname"><a href="logger_8h.html#a580bb63c1418b2fc8456f9b6c5b6d39d">KERNEL_LOG_ERROR</a></div><div class="ttdeci">void KERNEL_LOG_ERROR(const char *, const void *, const size_t, const ERROR_CODE_E)</div><div class="ttdef"><b>Definition:</b> <a href="logger_8c_source.html#l00002">logger.c:2</a></div></div>
<div class="ttc" id="error__types_8h_html_a4db9ee29f2ff83c71567c12f6bfbf28cabbe6797281350f36c23d07d6f2d7f6e2"><div class="ttname"><a href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabbe6797281350f36c23d07d6f2d7f6e2">ERROR_INVALID_PARAM</a></div><div class="ttdef"><b>Definition:</b> <a href="error__types_8h_source.html#l00033">error_types.h:33</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_adb16afc550121895822ebb22108196b6"><div class="ttname"><a href="bsp__clocks_8h.html#adb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a></div><div class="ttdeci">#define RCC_AHB1ENR_GPIOHEN</div><div class="ttdoc">AHB1ENR GPIO H enable. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00060">bsp_clocks.h:60</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a4c6aae1c96c5acee8a320c6b2a8aaee5"><div class="ttname"><a href="bsp__clocks_8h.html#a4c6aae1c96c5acee8a320c6b2a8aaee5">RCC_AHB1ENR_REGISTER</a></div><div class="ttdeci">#define RCC_AHB1ENR_REGISTER</div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00039">bsp_clocks.h:39</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ad7f408f92e7fd49b0957b8cb4ff31ca5"><div class="ttname"><a href="bsp__clocks_8h.html#ad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a></div><div class="ttdeci">#define RCC_AHB1ENR_GPIOBEN</div><div class="ttdoc">AHB1ENR GPIO B enable. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00052">bsp_clocks.h:52</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a67a9094e0e464eaa8e25f854f90abfc6"><div class="ttname"><a href="bsp__clocks_8h.html#a67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a></div><div class="ttdeci">#define RCC_AHB1ENR_GPIOEEN</div><div class="ttdoc">AHB1ENR GPIO E enable. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00058">bsp_clocks.h:58</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ae8a8b42e33aef2a7bc2d41ad9d231733"><div class="ttname"><a href="bsp__clocks_8h.html#ae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a></div><div class="ttdeci">#define RCC_AHB1ENR_GPIOCEN</div><div class="ttdoc">AHB1ENR GPIO C enable. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00054">bsp_clocks.h:54</a></div></div>
<div class="ttc" id="bsp__gpio_8h_html_a69f521b579d2c761dd65949f2bae88f3ad6df84175b0fc74ef3c655082b648918"><div class="ttname"><a href="bsp__gpio_8h.html#a69f521b579d2c761dd65949f2bae88f3ad6df84175b0fc74ef3c655082b648918">GPIO_ID_D</a></div><div class="ttdoc">GPIO identifier: bank D. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__gpio_8h_source.html#l00171">bsp_gpio.h:171</a></div></div>
<div class="ttc" id="bsp__gpio_8h_html_a69f521b579d2c761dd65949f2bae88f3afae76fa0a334173cbea6472ae010d0a9"><div class="ttname"><a href="bsp__gpio_8h.html#a69f521b579d2c761dd65949f2bae88f3afae76fa0a334173cbea6472ae010d0a9">GPIO_ID_C</a></div><div class="ttdoc">GPIO identifier: bank C. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__gpio_8h_source.html#l00169">bsp_gpio.h:169</a></div></div>
<div class="ttc" id="bsp__gpio_8h_html_a69f521b579d2c761dd65949f2bae88f3a9fc59b324d277c00de32d87f8072b56a"><div class="ttname"><a href="bsp__gpio_8h.html#a69f521b579d2c761dd65949f2bae88f3a9fc59b324d277c00de32d87f8072b56a">GPIO_ID_B</a></div><div class="ttdoc">GPIO identifier: bank B. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__gpio_8h_source.html#l00167">bsp_gpio.h:167</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_aebd8146e91c76f14af8dfe78a1c2d916"><div class="ttname"><a href="bsp__clocks_8h.html#aebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a></div><div class="ttdeci">#define RCC_AHB1ENR_GPIODEN</div><div class="ttdoc">AHB1ENR GPIO D enable. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00056">bsp_clocks.h:56</a></div></div>
<div class="ttc" id="bsp__gpio_8h_html_a69f521b579d2c761dd65949f2bae88f3aa25ae326f6c8e013c190052d0a3c7d29"><div class="ttname"><a href="bsp__gpio_8h.html#a69f521b579d2c761dd65949f2bae88f3aa25ae326f6c8e013c190052d0a3c7d29">GPIO_ID_H</a></div><div class="ttdoc">GPIO identifier: bank H. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__gpio_8h_source.html#l00175">bsp_gpio.h:175</a></div></div>
<div class="ttc" id="error__types_8h_html_a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94"><div class="ttname"><a href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a></div><div class="ttdef"><b>Definition:</b> <a href="error__types_8h_source.html#l00032">error_types.h:32</a></div></div>
<div class="ttc" id="bsp__gpio_8h_html_a69f521b579d2c761dd65949f2bae88f3a4cb73b98ec508807d984052a1598950a"><div class="ttname"><a href="bsp__gpio_8h.html#a69f521b579d2c761dd65949f2bae88f3a4cb73b98ec508807d984052a1598950a">GPIO_ID_A</a></div><div class="ttdoc">GPIO identifier: bank A. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__gpio_8h_source.html#l00165">bsp_gpio.h:165</a></div></div>
<div class="ttc" id="bsp__gpio_8h_html_a69f521b579d2c761dd65949f2bae88f3a496fabc0d5663f4956df5e9a4d275ed4"><div class="ttname"><a href="bsp__gpio_8h.html#a69f521b579d2c761dd65949f2bae88f3a496fabc0d5663f4956df5e9a4d275ed4">GPIO_ID_E</a></div><div class="ttdoc">GPIO identifier: bank E. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__gpio_8h_source.html#l00173">bsp_gpio.h:173</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a6ff46fb3b30fc6792e4fd18fcb0941b5"><div class="ttname"><a href="bsp__clocks_8h.html#a6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a></div><div class="ttdeci">#define RCC_AHB1ENR_GPIOAEN</div><div class="ttdoc">AHB1ENR GPIO A enable. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00050">bsp_clocks.h:50</a></div></div>
</div><!-- fragment --><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="bsp__clocks_8h_a500b2e77b70c93b3f2b4a94cc9bcf79d_cgraph.png" border="0" usemap="#bsp__clocks_8h_a500b2e77b70c93b3f2b4a94cc9bcf79d_cgraph" alt=""/></div>
<map name="bsp__clocks_8h_a500b2e77b70c93b3f2b4a94cc9bcf79d_cgraph" id="bsp__clocks_8h_a500b2e77b70c93b3f2b4a94cc9bcf79d_cgraph">
<area shape="rect" id="node2" href="logger_8h.html#a580bb63c1418b2fc8456f9b6c5b6d39d" title="KERNEL_LOG_ERROR" alt="" coords="211,5,369,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="bsp__clocks_8h_a500b2e77b70c93b3f2b4a94cc9bcf79d_icgraph.png" border="0" usemap="#bsp__clocks_8h_a500b2e77b70c93b3f2b4a94cc9bcf79d_icgraph" alt=""/></div>
<map name="bsp__clocks_8h_a500b2e77b70c93b3f2b4a94cc9bcf79d_icgraph" id="bsp__clocks_8h_a500b2e77b70c93b3f2b4a94cc9bcf79d_icgraph">
<area shape="rect" id="node2" href="bsp__clocks_8c.html#a286d003315af35aa9dd72b86ba6d8420" title="Initializes system clocks. " alt="" coords="211,5,339,32"/>
<area shape="rect" id="node3" href="bsp__usart_8c.html#ac8063a6773891c77be25ad972f915f35" title="Initializes the serial line. " alt="" coords="231,56,318,83"/>
<area shape="rect" id="node4" href="kickstart_8c.html#a2f5b4b826b94259f5b9cbc0de67973e1" title="Kernel kickstart routine. " alt="" coords="387,56,513,83"/>
</map>
</div>

</div>
</div>
<a id="a286d003315af35aa9dd72b86ba6d8420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a286d003315af35aa9dd72b86ba6d8420">&#9670;&nbsp;</a></span>bsp_clk_sys_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="error__types_8h.html#acf146bc98f60f47c79d782f7523e339c">ERROR_CODE_E</a> bsp_clk_sys_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes system clocks. </p>
<p>Initializes system clocks. The CPU, AHB and APB clocks are initialized. The function also sets the regulator output voltage needed by the clocks.</p>
<dl class="section return"><dt>Returns</dt><dd>NO_ERROR is returned in case of success. Otherwise an error code is returned. Please refer to the list of the standard error codes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8c_source.html#l00242">242</a> of file <a class="el" href="bsp__clocks_8c_source.html">bsp_clocks.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;{</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <a class="code" href="error__types_8h.html#acf146bc98f60f47c79d782f7523e339c">ERROR_CODE_E</a> error;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="comment">/* Check init state */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="bsp__clocks_8c.html#a7e7b4728df96b76f3a8042b7fb46aa8c">bsp_clk_init</a> != 0)</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    {</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#if KERNEL_LOG_LEVEL == ERROR_LOG_LEVEL</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <a class="code" href="logger_8h.html#a580bb63c1418b2fc8456f9b6c5b6d39d">KERNEL_LOG_ERROR</a>(<span class="stringliteral">&quot;System clock is already initialized&quot;</span>, </div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                         <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28ca9af911a6ba1c32ce22213d689cb59f86">ERROR_ALREADY_INIT</a>, </div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                         <span class="keyword">sizeof</span>(<a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28ca9af911a6ba1c32ce22213d689cb59f86">ERROR_ALREADY_INIT</a>), </div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                         <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28ca9af911a6ba1c32ce22213d689cb59f86">ERROR_ALREADY_INIT</a>);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28ca9af911a6ba1c32ce22213d689cb59f86">ERROR_ALREADY_INIT</a>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="comment">/* Enable the power interface clock and system clock controller */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    *<a class="code" href="bsp__clocks_8h.html#aae3fa9b2133a67e3ca65db35f8ac9a4c">RCC_APB1ENR_REGISTER</a> = *<a class="code" href="bsp__clocks_8h.html#aae3fa9b2133a67e3ca65db35f8ac9a4c">RCC_APB1ENR_REGISTER</a> | <a class="code" href="bsp__clocks_8h.html#a5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordflow">while</span>((*<a class="code" href="bsp__clocks_8h.html#aae3fa9b2133a67e3ca65db35f8ac9a4c">RCC_APB1ENR_REGISTER</a> &amp; <a class="code" href="bsp__clocks_8h.html#a5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>) == 0);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    *<a class="code" href="bsp__clocks_8h.html#aae721f66e88c2e4264580d95d5ffdd59">RCC_APB2ENR_REGISTER</a> = *<a class="code" href="bsp__clocks_8h.html#aae721f66e88c2e4264580d95d5ffdd59">RCC_APB2ENR_REGISTER</a> | <a class="code" href="bsp__clocks_8h.html#a7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keywordflow">while</span>((*<a class="code" href="bsp__clocks_8h.html#aae721f66e88c2e4264580d95d5ffdd59">RCC_APB2ENR_REGISTER</a> &amp; <a class="code" href="bsp__clocks_8h.html#a7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>) == 0);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="comment">/* Update voltage scaling */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    error = <a class="code" href="bsp__power_8h.html#abe4bd68d683c1ab3fbc83afb60b36ede">bsp_pwr_set_scaling</a>(<a class="code" href="bsp__power_8h.html#aeab31582495468040935b45b76f06553a8ddc2bb242e2a77509aad0d808c22339">POWER_SCALING_MODE_2</a>);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordflow">if</span>(error != <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a>)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    {</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        <span class="keywordflow">return</span> error;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    }</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    </div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">/* Set flash latency */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    error = <a class="code" href="bsp__flash_8h.html#a51f3c79743adab8e26ca7a5c6b33c55b">bsp_flash_set_latency</a>(<a class="code" href="bsp__flash_8h.html#ad230debff3c818a6f9ced62364bc86c0ad84e36d61f83d1f0104cb3384726476c">FLASH_LATENCY_WS_2</a>);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordflow">if</span>(error != <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a>)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <span class="keywordflow">return</span> error;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="comment">/* Init systems clocks */</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <a class="code" href="bsp__clocks_8c.html#a0ce28d57a364aa3702778c54bb4d3c05">bsp_clk_base_sys_init</a>();</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <a class="code" href="bsp__clocks_8c.html#a1b855e007d20366749d59e4eda97222f">bsp_clk_pll_init</a>();</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="bsp__clocks_8c.html#a69dea9163b1220130c719ac0b3b9327f">bsp_clk_switch_to_pll</a>();</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="comment">/* Init GPIO and USART clocks */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    error = <a class="code" href="bsp__clocks_8c.html#a500b2e77b70c93b3f2b4a94cc9bcf79d">bsp_clk_gpio_enable</a>(<a class="code" href="bsp__gpio_8h.html#a69f521b579d2c761dd65949f2bae88f3a4cb73b98ec508807d984052a1598950a">GPIO_ID_A</a>);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">if</span>(error != <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a>)</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    {</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        <span class="keywordflow">return</span> error;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    }</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    error = <a class="code" href="bsp__clocks_8c.html#aaf01af602e17579af5e6af009ae7a557">bsp_clk_usart_enable</a>(<a class="code" href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768abb138542d801249fd01ec62c34f52cff">USART_ID_2</a>);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">if</span>(error != <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a>)</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <span class="keywordflow">return</span> error;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    }</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#if KERNEL_LOG_LEVEL &gt;= INFO_LOG_LEVEL</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    KERNEL_LOG_INFO(<span class="stringliteral">&quot;System clock initialized&quot;</span>, </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                    <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a>, </div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                    <span class="keyword">sizeof</span>(<a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a>), </div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                    <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a>);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">/* Update init state */</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <a class="code" href="bsp__clocks_8c.html#a7e7b4728df96b76f3a8042b7fb46aa8c">bsp_clk_init</a> = 1;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;}</div><div class="ttc" id="logger_8h_html_a580bb63c1418b2fc8456f9b6c5b6d39d"><div class="ttname"><a href="logger_8h.html#a580bb63c1418b2fc8456f9b6c5b6d39d">KERNEL_LOG_ERROR</a></div><div class="ttdeci">void KERNEL_LOG_ERROR(const char *, const void *, const size_t, const ERROR_CODE_E)</div><div class="ttdef"><b>Definition:</b> <a href="logger_8c_source.html#l00002">logger.c:2</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a7a9d56a8aa1fa0f519ecbdf0d19dd4da"><div class="ttname"><a href="bsp__clocks_8h.html#a7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a></div><div class="ttdeci">#define RCC_APB2ENR_SYSCFGEN</div><div class="ttdoc">APB2ENR System configuration controller clock enable. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00048">bsp_clocks.h:48</a></div></div>
<div class="ttc" id="bsp__power_8h_html_aeab31582495468040935b45b76f06553a8ddc2bb242e2a77509aad0d808c22339"><div class="ttname"><a href="bsp__power_8h.html#aeab31582495468040935b45b76f06553a8ddc2bb242e2a77509aad0d808c22339">POWER_SCALING_MODE_2</a></div><div class="ttdoc">Power scaling mode 2. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__power_8h_source.html#l00041">bsp_power.h:41</a></div></div>
<div class="ttc" id="bsp__clocks_8c_html_a0ce28d57a364aa3702778c54bb4d3c05"><div class="ttname"><a href="bsp__clocks_8c.html#a0ce28d57a364aa3702778c54bb4d3c05">bsp_clk_base_sys_init</a></div><div class="ttdeci">void bsp_clk_base_sys_init(void)</div><div class="ttdoc">Initializes system clocks. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8c_source.html#l00046">bsp_clocks.c:46</a></div></div>
<div class="ttc" id="bsp__clocks_8c_html_a1b855e007d20366749d59e4eda97222f"><div class="ttname"><a href="bsp__clocks_8c.html#a1b855e007d20366749d59e4eda97222f">bsp_clk_pll_init</a></div><div class="ttdeci">void bsp_clk_pll_init(void)</div><div class="ttdoc">Initializes system PLL clocks. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8c_source.html#l00059">bsp_clocks.c:59</a></div></div>
<div class="ttc" id="bsp__flash_8h_html_a51f3c79743adab8e26ca7a5c6b33c55b"><div class="ttname"><a href="bsp__flash_8h.html#a51f3c79743adab8e26ca7a5c6b33c55b">bsp_flash_set_latency</a></div><div class="ttdeci">ERROR_CODE_E bsp_flash_set_latency(const FLASH_LATENCY_WS_E latency)</div><div class="ttdoc">Sets the flash latency. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__flash_8c_source.html#l00048">bsp_flash.c:48</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_aae3fa9b2133a67e3ca65db35f8ac9a4c"><div class="ttname"><a href="bsp__clocks_8h.html#aae3fa9b2133a67e3ca65db35f8ac9a4c">RCC_APB1ENR_REGISTER</a></div><div class="ttdeci">#define RCC_APB1ENR_REGISTER</div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00042">bsp_clocks.h:42</a></div></div>
<div class="ttc" id="error__types_8h_html_acf146bc98f60f47c79d782f7523e339c"><div class="ttname"><a href="error__types_8h.html#acf146bc98f60f47c79d782f7523e339c">ERROR_CODE_E</a></div><div class="ttdeci">enum ERROR_CODE ERROR_CODE_E</div><div class="ttdoc">Short name for enum ERROR_CODES. </div><div class="ttdef"><b>Definition:</b> <a href="error__types_8h_source.html#l00042">error_types.h:42</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_aae721f66e88c2e4264580d95d5ffdd59"><div class="ttname"><a href="bsp__clocks_8h.html#aae721f66e88c2e4264580d95d5ffdd59">RCC_APB2ENR_REGISTER</a></div><div class="ttdeci">#define RCC_APB2ENR_REGISTER</div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00045">bsp_clocks.h:45</a></div></div>
<div class="ttc" id="error__types_8h_html_a4db9ee29f2ff83c71567c12f6bfbf28ca9af911a6ba1c32ce22213d689cb59f86"><div class="ttname"><a href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28ca9af911a6ba1c32ce22213d689cb59f86">ERROR_ALREADY_INIT</a></div><div class="ttdef"><b>Definition:</b> <a href="error__types_8h_source.html#l00034">error_types.h:34</a></div></div>
<div class="ttc" id="bsp__clocks_8c_html_aaf01af602e17579af5e6af009ae7a557"><div class="ttname"><a href="bsp__clocks_8c.html#aaf01af602e17579af5e6af009ae7a557">bsp_clk_usart_enable</a></div><div class="ttdeci">ERROR_CODE_E bsp_clk_usart_enable(const USART_IDENTIFIER_E usart_id)</div><div class="ttdoc">Enables the USART clocks. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8c_source.html#l00197">bsp_clocks.c:197</a></div></div>
<div class="ttc" id="bsp__clocks_8c_html_a500b2e77b70c93b3f2b4a94cc9bcf79d"><div class="ttname"><a href="bsp__clocks_8c.html#a500b2e77b70c93b3f2b4a94cc9bcf79d">bsp_clk_gpio_enable</a></div><div class="ttdeci">ERROR_CODE_E bsp_clk_gpio_enable(const GPIO_IDENTIFIER_E gpio_id)</div><div class="ttdoc">Enables the GPIO clocks. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8c_source.html#l00145">bsp_clocks.c:145</a></div></div>
<div class="ttc" id="bsp__clocks_8c_html_a69dea9163b1220130c719ac0b3b9327f"><div class="ttname"><a href="bsp__clocks_8c.html#a69dea9163b1220130c719ac0b3b9327f">bsp_clk_switch_to_pll</a></div><div class="ttdeci">void bsp_clk_switch_to_pll(void)</div><div class="ttdoc">Sets the system clock to be driven by PLL output. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8c_source.html#l00087">bsp_clocks.c:87</a></div></div>
<div class="ttc" id="error__types_8h_html_a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94"><div class="ttname"><a href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a></div><div class="ttdef"><b>Definition:</b> <a href="error__types_8h_source.html#l00032">error_types.h:32</a></div></div>
<div class="ttc" id="bsp__clocks_8c_html_a7e7b4728df96b76f3a8042b7fb46aa8c"><div class="ttname"><a href="bsp__clocks_8c.html#a7e7b4728df96b76f3a8042b7fb46aa8c">bsp_clk_init</a></div><div class="ttdeci">static uint8_t bsp_clk_init</div><div class="ttdoc">Stores the system clock init state. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8c_source.html#l00028">bsp_clocks.c:28</a></div></div>
<div class="ttc" id="bsp__usart_8h_html_a58f9be3820e29e0fbf00e2466c3ee768abb138542d801249fd01ec62c34f52cff"><div class="ttname"><a href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768abb138542d801249fd01ec62c34f52cff">USART_ID_2</a></div><div class="ttdoc">USART 2 identifier. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__usart_8h_source.html#l00172">bsp_usart.h:172</a></div></div>
<div class="ttc" id="bsp__power_8h_html_abe4bd68d683c1ab3fbc83afb60b36ede"><div class="ttname"><a href="bsp__power_8h.html#abe4bd68d683c1ab3fbc83afb60b36ede">bsp_pwr_set_scaling</a></div><div class="ttdeci">ERROR_CODE_E bsp_pwr_set_scaling(const POWER_SCALING_E pwr_scaling)</div><div class="ttdoc">Sets the power scaling. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__power_8c_source.html#l00033">bsp_power.c:33</a></div></div>
<div class="ttc" id="bsp__gpio_8h_html_a69f521b579d2c761dd65949f2bae88f3a4cb73b98ec508807d984052a1598950a"><div class="ttname"><a href="bsp__gpio_8h.html#a69f521b579d2c761dd65949f2bae88f3a4cb73b98ec508807d984052a1598950a">GPIO_ID_A</a></div><div class="ttdoc">GPIO identifier: bank A. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__gpio_8h_source.html#l00165">bsp_gpio.h:165</a></div></div>
<div class="ttc" id="bsp__flash_8h_html_ad230debff3c818a6f9ced62364bc86c0ad84e36d61f83d1f0104cb3384726476c"><div class="ttname"><a href="bsp__flash_8h.html#ad230debff3c818a6f9ced62364bc86c0ad84e36d61f83d1f0104cb3384726476c">FLASH_LATENCY_WS_2</a></div><div class="ttdoc">Flash wait states: 2. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__flash_8h_source.html#l00052">bsp_flash.h:52</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a5c19997ccd28464b80a7c3325da0ca60"><div class="ttname"><a href="bsp__clocks_8h.html#a5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a></div><div class="ttdeci">#define RCC_APB1ENR_PWREN</div><div class="ttdoc">APB1ENR Power interface clock enable. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00062">bsp_clocks.h:62</a></div></div>
</div><!-- fragment --><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="bsp__clocks_8h_a286d003315af35aa9dd72b86ba6d8420_cgraph.png" border="0" usemap="#bsp__clocks_8h_a286d003315af35aa9dd72b86ba6d8420_cgraph" alt=""/></div>
<map name="bsp__clocks_8h_a286d003315af35aa9dd72b86ba6d8420_cgraph" id="bsp__clocks_8h_a286d003315af35aa9dd72b86ba6d8420_cgraph">
<area shape="rect" id="node2" href="logger_8h.html#a580bb63c1418b2fc8456f9b6c5b6d39d" title="KERNEL_LOG_ERROR" alt="" coords="396,299,555,325"/>
<area shape="rect" id="node3" href="bsp__power_8h.html#abe4bd68d683c1ab3fbc83afb60b36ede" title="Sets the power scaling. " alt="" coords="187,45,343,72"/>
<area shape="rect" id="node4" href="bsp__flash_8h.html#a51f3c79743adab8e26ca7a5c6b33c55b" title="Sets the flash latency. " alt="" coords="182,96,347,123"/>
<area shape="rect" id="node5" href="bsp__clocks_8c.html#a0ce28d57a364aa3702778c54bb4d3c05" title="Initializes system clocks. " alt="" coords="181,147,348,173"/>
<area shape="rect" id="node6" href="bsp__clocks_8c.html#a1b855e007d20366749d59e4eda97222f" title="Initializes system PLL clocks. " alt="" coords="203,197,326,224"/>
<area shape="rect" id="node7" href="bsp__clocks_8c.html#a69dea9163b1220130c719ac0b3b9327f" title="Sets the system clock to be driven by PLL output. " alt="" coords="183,248,346,275"/>
<area shape="rect" id="node8" href="bsp__clocks_8c.html#a500b2e77b70c93b3f2b4a94cc9bcf79d" title="Enables the GPIO clocks. " alt="" coords="186,299,343,325"/>
<area shape="rect" id="node9" href="bsp__clocks_8c.html#aaf01af602e17579af5e6af009ae7a557" title="Enables the USART clocks. " alt="" coords="183,349,346,376"/>
</map>
</div>

</div>
</div>
<a id="aaf01af602e17579af5e6af009ae7a557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf01af602e17579af5e6af009ae7a557">&#9670;&nbsp;</a></span>bsp_clk_usart_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="error__types_8h.html#acf146bc98f60f47c79d782f7523e339c">ERROR_CODE_E</a> bsp_clk_usart_enable </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="bsp__usart_8h.html#a594f9d90a9a3875660da4512fb208cf9">USART_IDENTIFIER_E</a>&#160;</td>
          <td class="paramname"><em>usart_id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the USART clocks. </p>
<p>Enables the USART clocks. This function will enable the peripheral clock used by the USART corresponding to the identifier given as parameter. If the identifier is unknown, the function has no effect.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart_id</td><td>The USART identifier for which the clock should be enabled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>NO_ERROR is returned in case of success. Otherwise an error code is returned. Please refer to the list of the standard error codes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8c_source.html#l00197">197</a> of file <a class="el" href="bsp__clocks_8c_source.html">bsp_clocks.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;{</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="error__types_8h.html#acf146bc98f60f47c79d782f7523e339c">ERROR_CODE_E</a> error;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    error = <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="comment">/* Select the USART interface */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">switch</span>(usart_id)</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768a512d550c862eac9ad45d923508bb0f7d">USART_ID_1</a>:</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            *<a class="code" href="bsp__clocks_8h.html#aae721f66e88c2e4264580d95d5ffdd59">RCC_APB2ENR_REGISTER</a> = *<a class="code" href="bsp__clocks_8h.html#aae721f66e88c2e4264580d95d5ffdd59">RCC_APB2ENR_REGISTER</a> | </div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                     <a class="code" href="bsp__clocks_8h.html#a4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            <span class="keywordflow">while</span>((*<a class="code" href="bsp__clocks_8h.html#aae721f66e88c2e4264580d95d5ffdd59">RCC_APB2ENR_REGISTER</a> &amp; <a class="code" href="bsp__clocks_8h.html#a4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>) == 0);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768abb138542d801249fd01ec62c34f52cff">USART_ID_2</a>:</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            *<a class="code" href="bsp__clocks_8h.html#aae3fa9b2133a67e3ca65db35f8ac9a4c">RCC_APB1ENR_REGISTER</a> = *<a class="code" href="bsp__clocks_8h.html#aae3fa9b2133a67e3ca65db35f8ac9a4c">RCC_APB1ENR_REGISTER</a> | </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                     <a class="code" href="bsp__clocks_8h.html#ab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;            <span class="keywordflow">while</span>((*<a class="code" href="bsp__clocks_8h.html#aae3fa9b2133a67e3ca65db35f8ac9a4c">RCC_APB1ENR_REGISTER</a> &amp; <a class="code" href="bsp__clocks_8h.html#ab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>) == 0);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768afd45e5de3678cbcada70f46bde327479">USART_ID_6</a>:</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            *<a class="code" href="bsp__clocks_8h.html#aae721f66e88c2e4264580d95d5ffdd59">RCC_APB2ENR_REGISTER</a> = *<a class="code" href="bsp__clocks_8h.html#aae721f66e88c2e4264580d95d5ffdd59">RCC_APB2ENR_REGISTER</a> | </div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                     <a class="code" href="bsp__clocks_8h.html#a0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;            <span class="keywordflow">while</span>((*<a class="code" href="bsp__clocks_8h.html#aae721f66e88c2e4264580d95d5ffdd59">RCC_APB2ENR_REGISTER</a> &amp; <a class="code" href="bsp__clocks_8h.html#a0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>) == 0);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#if KERNEL_LOG_LEVEL == ERROR_LOG_LEVEL</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            <a class="code" href="logger_8h.html#a580bb63c1418b2fc8456f9b6c5b6d39d">KERNEL_LOG_ERROR</a>(<span class="stringliteral">&quot;Wrong USART identifer&quot;</span>, </div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                            usart_id, </div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                            <span class="keyword">sizeof</span>(usart_id), </div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                            <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabbe6797281350f36c23d07d6f2d7f6e2">ERROR_INVALID_PARAM</a>);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            error = <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabbe6797281350f36c23d07d6f2d7f6e2">ERROR_INVALID_PARAM</a>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    }</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#if KERNEL_LOG_LEVEL &gt;= INFO_LOG_LEVEL</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    KERNEL_LOG_INFO(<span class="stringliteral">&quot;USART clock enabled&quot;</span>, </div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                    usart_id, </div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                    <span class="keyword">sizeof</span>(usart_id), </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                    <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a>);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">return</span> error;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;}</div><div class="ttc" id="logger_8h_html_a580bb63c1418b2fc8456f9b6c5b6d39d"><div class="ttname"><a href="logger_8h.html#a580bb63c1418b2fc8456f9b6c5b6d39d">KERNEL_LOG_ERROR</a></div><div class="ttdeci">void KERNEL_LOG_ERROR(const char *, const void *, const size_t, const ERROR_CODE_E)</div><div class="ttdef"><b>Definition:</b> <a href="logger_8c_source.html#l00002">logger.c:2</a></div></div>
<div class="ttc" id="error__types_8h_html_a4db9ee29f2ff83c71567c12f6bfbf28cabbe6797281350f36c23d07d6f2d7f6e2"><div class="ttname"><a href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabbe6797281350f36c23d07d6f2d7f6e2">ERROR_INVALID_PARAM</a></div><div class="ttdef"><b>Definition:</b> <a href="error__types_8h_source.html#l00033">error_types.h:33</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ab840af4f735ec36419d61c7db3cfa00d"><div class="ttname"><a href="bsp__clocks_8h.html#ab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a></div><div class="ttdeci">#define RCC_APB1ENR_USART2EN</div><div class="ttdoc">APB1ENR USART2 clock enable. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00064">bsp_clocks.h:64</a></div></div>
<div class="ttc" id="bsp__usart_8h_html_a58f9be3820e29e0fbf00e2466c3ee768afd45e5de3678cbcada70f46bde327479"><div class="ttname"><a href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768afd45e5de3678cbcada70f46bde327479">USART_ID_6</a></div><div class="ttdoc">USART 6 identifier. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__usart_8h_source.html#l00174">bsp_usart.h:174</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a4666bb90842e8134b32e6a34a0f165f3"><div class="ttname"><a href="bsp__clocks_8h.html#a4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a></div><div class="ttdeci">#define RCC_APB2ENR_USART1EN</div><div class="ttdoc">APB2ENR USART1 clock enable. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00066">bsp_clocks.h:66</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a0569d91f3b18ae130b7a09e0100c4459"><div class="ttname"><a href="bsp__clocks_8h.html#a0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a></div><div class="ttdeci">#define RCC_APB2ENR_USART6EN</div><div class="ttdoc">APB2ENR USART6 clock enable. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00068">bsp_clocks.h:68</a></div></div>
<div class="ttc" id="bsp__usart_8h_html_a58f9be3820e29e0fbf00e2466c3ee768a512d550c862eac9ad45d923508bb0f7d"><div class="ttname"><a href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768a512d550c862eac9ad45d923508bb0f7d">USART_ID_1</a></div><div class="ttdoc">USART 1 identifier. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__usart_8h_source.html#l00170">bsp_usart.h:170</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_aae3fa9b2133a67e3ca65db35f8ac9a4c"><div class="ttname"><a href="bsp__clocks_8h.html#aae3fa9b2133a67e3ca65db35f8ac9a4c">RCC_APB1ENR_REGISTER</a></div><div class="ttdeci">#define RCC_APB1ENR_REGISTER</div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00042">bsp_clocks.h:42</a></div></div>
<div class="ttc" id="error__types_8h_html_acf146bc98f60f47c79d782f7523e339c"><div class="ttname"><a href="error__types_8h.html#acf146bc98f60f47c79d782f7523e339c">ERROR_CODE_E</a></div><div class="ttdeci">enum ERROR_CODE ERROR_CODE_E</div><div class="ttdoc">Short name for enum ERROR_CODES. </div><div class="ttdef"><b>Definition:</b> <a href="error__types_8h_source.html#l00042">error_types.h:42</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_aae721f66e88c2e4264580d95d5ffdd59"><div class="ttname"><a href="bsp__clocks_8h.html#aae721f66e88c2e4264580d95d5ffdd59">RCC_APB2ENR_REGISTER</a></div><div class="ttdeci">#define RCC_APB2ENR_REGISTER</div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00045">bsp_clocks.h:45</a></div></div>
<div class="ttc" id="error__types_8h_html_a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94"><div class="ttname"><a href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a></div><div class="ttdef"><b>Definition:</b> <a href="error__types_8h_source.html#l00032">error_types.h:32</a></div></div>
<div class="ttc" id="bsp__usart_8h_html_a58f9be3820e29e0fbf00e2466c3ee768abb138542d801249fd01ec62c34f52cff"><div class="ttname"><a href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768abb138542d801249fd01ec62c34f52cff">USART_ID_2</a></div><div class="ttdoc">USART 2 identifier. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__usart_8h_source.html#l00172">bsp_usart.h:172</a></div></div>
</div><!-- fragment --><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="bsp__clocks_8h_aaf01af602e17579af5e6af009ae7a557_cgraph.png" border="0" usemap="#bsp__clocks_8h_aaf01af602e17579af5e6af009ae7a557_cgraph" alt=""/></div>
<map name="bsp__clocks_8h_aaf01af602e17579af5e6af009ae7a557_cgraph" id="bsp__clocks_8h_aaf01af602e17579af5e6af009ae7a557_cgraph">
<area shape="rect" id="node2" href="logger_8h.html#a580bb63c1418b2fc8456f9b6c5b6d39d" title="KERNEL_LOG_ERROR" alt="" coords="216,5,375,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="bsp__clocks_8h_aaf01af602e17579af5e6af009ae7a557_icgraph.png" border="0" usemap="#bsp__clocks_8h_aaf01af602e17579af5e6af009ae7a557_icgraph" alt=""/></div>
<map name="bsp__clocks_8h_aaf01af602e17579af5e6af009ae7a557_icgraph" id="bsp__clocks_8h_aaf01af602e17579af5e6af009ae7a557_icgraph">
<area shape="rect" id="node2" href="bsp__clocks_8c.html#a286d003315af35aa9dd72b86ba6d8420" title="Initializes system clocks. " alt="" coords="216,5,344,32"/>
<area shape="rect" id="node3" href="bsp__usart_8c.html#ac8063a6773891c77be25ad972f915f35" title="Initializes the serial line. " alt="" coords="237,56,323,83"/>
<area shape="rect" id="node4" href="kickstart_8c.html#a2f5b4b826b94259f5b9cbc0de67973e1" title="Kernel kickstart routine. " alt="" coords="392,56,519,83"/>
</map>
</div>

</div>
</div>
<a id="aeeded4b587684fa3383b3d42ee29af1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeded4b587684fa3383b3d42ee29af1e">&#9670;&nbsp;</a></span>bsp_clocks_get_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> bsp_clocks_get_freq </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="bsp__clocks_8h.html#ac9d4d589a659370f313ef156f6eff0e8">CLOCK_IDENTIFIER_T</a>&#160;</td>
          <td class="paramname"><em>clk_id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the frequencies in MHz of the clocks which identifer corresponds to the identifier given as parameter. </p>
<p>Get the frequencies of the clocks which identifer corresponds to the identifier given as parameter. The PLL parameters and other clocks register are read to return the correct frequency for a given clock.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_id</td><td>The identifier of the clock.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The frequency in MHz of the clock is returned. </dd></dl>

<p class="definition">Definition at line <a class="el" href="bsp__clocks_8c_source.html#l00307">307</a> of file <a class="el" href="bsp__clocks_8c_source.html">bsp_clocks.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;{</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <a class="code" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> sysclk;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <a class="code" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> factor;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="comment">/* Get Source clock */</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="keywordflow">if</span>((*<a class="code" href="bsp__clocks_8h.html#ac454715dd9c4f8ba957cc53f318c58ac">RCC_CFGR_REGISTER</a> &amp; <a class="code" href="bsp__clocks_8h.html#a451045d952eb1caaa0090c9e8dc75082">RCC_CFGR_SWS_MASK</a>) == <a class="code" href="bsp__clocks_8h.html#a2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>)</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    {</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        sysclk = <a class="code" href="bsp__clocks_8c.html#ac154ab5d2a56dd8e09e0545e9775112e">bsp_clock_get_pll_freq</a>();</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    }</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((*<a class="code" href="bsp__clocks_8h.html#ac454715dd9c4f8ba957cc53f318c58ac">RCC_CFGR_REGISTER</a> &amp; RCC_CFGR_SWS_MASK) == <a class="code" href="bsp__clocks_8h.html#a6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>)</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    {</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        sysclk = <a class="code" href="bsp__clocks_8h.html#ae89e6b2d1e86b7fb4831cb013ece2c52">RCC_HSI_BASE_FREQ</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    }</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((*<a class="code" href="bsp__clocks_8h.html#ac454715dd9c4f8ba957cc53f318c58ac">RCC_CFGR_REGISTER</a> &amp; RCC_CFGR_SWS_MASK) == <a class="code" href="bsp__clocks_8h.html#ae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>)</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    {</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        sysclk = <a class="code" href="bsp__clocks_8h.html#a19d723f47200a1da259e9c147f2de258">RCC_HSE_BASE_FREQ</a>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    }</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">else</span> </div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <span class="comment">/* We were  not able to detect the input clock */</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    }</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="comment">/* Divide by AHB prescaler */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">if</span>((*<a class="code" href="bsp__clocks_8h.html#ac454715dd9c4f8ba957cc53f318c58ac">RCC_CFGR_REGISTER</a> &amp; <a class="code" href="bsp__clocks_8h.html#a1351ccf5f6a5d9a6b91c4f533688d8fb">RCC_CFGR_HPRE_EN</a>) != 0)</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        factor = (*<a class="code" href="bsp__clocks_8h.html#ac454715dd9c4f8ba957cc53f318c58ac">RCC_CFGR_REGISTER</a> &amp; <a class="code" href="bsp__clocks_8h.html#a2ff38fa14905e578752b706e5c29b146">RCC_CFGR_HPRE_VAL_MASK</a>) &gt;&gt; </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                  <a class="code" href="bsp__clocks_8h.html#adca5b474c16bb5c9b4bbedfabeba8e25">RCC_CFGR_HRPE_OFFSET</a>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        sysclk /= (<a class="code" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>)<a class="code" href="bsp__clocks_8c.html#abed7da9c2bfa6c8191c3bf928e64041f">bsp_hpre_factor_lookup</a>[factor];</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    }</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">if</span>(clk_id == <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a58357d0569548d6c2ba44f27e0aa6ba6">BSP_CLOCK_ID_HCLK</a> || clk_id == <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a265c9dec4478eb66904a2dbc6954e598">BSP_CLOCK_ID_FCLK</a>)</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <span class="keywordflow">return</span> sysclk;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    }</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(clk_id == <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a0493d0bbd7edf1aebadb342c5c38f709">BSP_CLOCK_ID_PCLK1</a> || clk_id == <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70aad46d3b8852f9a4d711c15164bf1c0d3">BSP_CLOCK_ID_APB1_TIMER</a>)</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    {</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        <span class="comment">/* Get the APB1 prescaler */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <span class="keywordflow">if</span>((*<a class="code" href="bsp__clocks_8h.html#ac454715dd9c4f8ba957cc53f318c58ac">RCC_CFGR_REGISTER</a> &amp; <a class="code" href="bsp__clocks_8h.html#a7a4503de78658d3271cb5494adc96e41">RCC_CFGR_PPRE1_EN</a>) != 0)</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        {</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            factor = (*<a class="code" href="bsp__clocks_8h.html#ac454715dd9c4f8ba957cc53f318c58ac">RCC_CFGR_REGISTER</a> &amp; <a class="code" href="bsp__clocks_8h.html#aebda6f102f65bc354b95232527021aba">RCC_CFGR_PPRE1_VAL_MASK</a>) &gt;&gt; </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                      <a class="code" href="bsp__clocks_8h.html#a1f605f808c9ab7530142dd8808e83a22">RCC_CFGR_PPRE1_OFFSET</a>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;            sysclk /= (<a class="code" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>)<a class="code" href="bsp__clocks_8c.html#a1ef2cd1399c95dbe65a524595da1fc5c">bsp_ppre_factor_lookup</a>[factor];</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;            <span class="keywordflow">if</span>(clk_id == <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70aad46d3b8852f9a4d711c15164bf1c0d3">BSP_CLOCK_ID_APB1_TIMER</a>)</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            {</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                sysclk *= 2;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;            }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        }</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    }</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(clk_id == <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70aad62d8c78d2b4617724a82ec190a33ee">BSP_CLOCK_ID_PCLK2</a> || clk_id == <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a30cca3be6a7bad72d2c02e9b58ff4d50">BSP_CLOCK_ID_APB2_TIMER</a>)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    {</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        <span class="comment">/* Get the APB2 prescaler */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <span class="keywordflow">if</span>((*<a class="code" href="bsp__clocks_8h.html#ac454715dd9c4f8ba957cc53f318c58ac">RCC_CFGR_REGISTER</a> &amp; <a class="code" href="bsp__clocks_8h.html#a1a384b58d9f246cb60ed0d0bfa92cbf4">RCC_CFGR_PPRE2_EN</a>) != 0)</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        {</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;            factor = (*<a class="code" href="bsp__clocks_8h.html#ac454715dd9c4f8ba957cc53f318c58ac">RCC_CFGR_REGISTER</a> &amp; <a class="code" href="bsp__clocks_8h.html#adb27fe14c6c6c2cb20f13aaf86f0900a">RCC_CFGR_PPRE2_VAL_MASK</a>) &gt;&gt; </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                      <a class="code" href="bsp__clocks_8h.html#a906e390883db586903c4b1144a182e47">RCC_CFGR_PPRE2_OFFSET</a>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            sysclk /= <a class="code" href="bsp__clocks_8c.html#a1ef2cd1399c95dbe65a524595da1fc5c">bsp_ppre_factor_lookup</a>[factor];</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;            <span class="keywordflow">if</span>(clk_id == <a class="code" href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a30cca3be6a7bad72d2c02e9b58ff4d50">BSP_CLOCK_ID_APB2_TIMER</a>)</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;            {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                sysclk *= 2;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;            }</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        }</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    }</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordflow">else</span> </div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    {</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        sysclk = 0;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    }</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#if KERNEL_LOG_LEVEL &gt;= INFO_LOG_LEVEL</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    KERNEL_LOG_INFO(<span class="stringliteral">&quot;System clock frequency requested&quot;</span>, </div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                    (<span class="keywordtype">void</span>*)(<a class="code" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>)sysclk, </div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                    <span class="keyword">sizeof</span>(sysclk), </div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                    <a class="code" href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a>);</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordflow">return</span> sysclk;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;}</div><div class="ttc" id="stdint_8h_html_a324c5d28c0d82f502a234ab99efac87a"><div class="ttname"><a href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a></div><div class="ttdeci">unsigned uint32_t</div><div class="ttdoc">Defines uint32_t type as an exact width 32 bits integer. </div><div class="ttdef"><b>Definition:</b> <a href="stdint_8h_source.html#l00049">stdint.h:49</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a1f605f808c9ab7530142dd8808e83a22"><div class="ttname"><a href="bsp__clocks_8h.html#a1f605f808c9ab7530142dd8808e83a22">RCC_CFGR_PPRE1_OFFSET</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_OFFSET</div><div class="ttdoc">RCC_CFGR PPRE1 bit field offset. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00155">bsp_clocks.h:155</a></div></div>
<div class="ttc" id="bsp__clocks_8c_html_a1ef2cd1399c95dbe65a524595da1fc5c"><div class="ttname"><a href="bsp__clocks_8c.html#a1ef2cd1399c95dbe65a524595da1fc5c">bsp_ppre_factor_lookup</a></div><div class="ttdeci">static const uint8_t bsp_ppre_factor_lookup[4]</div><div class="ttdoc">PPRE prescaler factors lookup table. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8c_source.html#l00034">bsp_clocks.c:34</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ad0e92b49c1a7205e3460ca1e54fa9d70a265c9dec4478eb66904a2dbc6954e598"><div class="ttname"><a href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a265c9dec4478eb66904a2dbc6954e598">BSP_CLOCK_ID_FCLK</a></div><div class="ttdoc">FCLK sued by the cortex core. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00195">bsp_clocks.h:195</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_adb27fe14c6c6c2cb20f13aaf86f0900a"><div class="ttname"><a href="bsp__clocks_8h.html#adb27fe14c6c6c2cb20f13aaf86f0900a">RCC_CFGR_PPRE2_VAL_MASK</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_VAL_MASK</div><div class="ttdoc">RCC_CFGR PPRE2 value bit mask. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00136">bsp_clocks.h:136</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ad0e92b49c1a7205e3460ca1e54fa9d70a58357d0569548d6c2ba44f27e0aa6ba6"><div class="ttname"><a href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a58357d0569548d6c2ba44f27e0aa6ba6">BSP_CLOCK_ID_HCLK</a></div><div class="ttdoc">HCLK, used by AHB bus, core, etc. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00193">bsp_clocks.h:193</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ac454715dd9c4f8ba957cc53f318c58ac"><div class="ttname"><a href="bsp__clocks_8h.html#ac454715dd9c4f8ba957cc53f318c58ac">RCC_CFGR_REGISTER</a></div><div class="ttdeci">#define RCC_CFGR_REGISTER</div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00036">bsp_clocks.h:36</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ad0e92b49c1a7205e3460ca1e54fa9d70a0493d0bbd7edf1aebadb342c5c38f709"><div class="ttname"><a href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a0493d0bbd7edf1aebadb342c5c38f709">BSP_CLOCK_ID_PCLK1</a></div><div class="ttdoc">PCLK1 used as APB1 peripheral clocks. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00197">bsp_clocks.h:197</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_aebda6f102f65bc354b95232527021aba"><div class="ttname"><a href="bsp__clocks_8h.html#aebda6f102f65bc354b95232527021aba">RCC_CFGR_PPRE1_VAL_MASK</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_VAL_MASK</div><div class="ttdoc">RCC_CFGR PPRE1 value bit mask. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00132">bsp_clocks.h:132</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a906e390883db586903c4b1144a182e47"><div class="ttname"><a href="bsp__clocks_8h.html#a906e390883db586903c4b1144a182e47">RCC_CFGR_PPRE2_OFFSET</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_OFFSET</div><div class="ttdoc">RCC_CFGR PPRE2 bit field offset. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00157">bsp_clocks.h:157</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ad0e92b49c1a7205e3460ca1e54fa9d70aad62d8c78d2b4617724a82ec190a33ee"><div class="ttname"><a href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70aad62d8c78d2b4617724a82ec190a33ee">BSP_CLOCK_ID_PCLK2</a></div><div class="ttdoc">PCLK2 used as APB2 peripheral clocks. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00199">bsp_clocks.h:199</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_adca5b474c16bb5c9b4bbedfabeba8e25"><div class="ttname"><a href="bsp__clocks_8h.html#adca5b474c16bb5c9b4bbedfabeba8e25">RCC_CFGR_HRPE_OFFSET</a></div><div class="ttdeci">#define RCC_CFGR_HRPE_OFFSET</div><div class="ttdoc">RCC_CFGR HPRE bit field offset. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00153">bsp_clocks.h:153</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ad0e92b49c1a7205e3460ca1e54fa9d70aad46d3b8852f9a4d711c15164bf1c0d3"><div class="ttname"><a href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70aad46d3b8852f9a4d711c15164bf1c0d3">BSP_CLOCK_ID_APB1_TIMER</a></div><div class="ttdoc">PCLK1 used as APB1 timers clocks. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00201">bsp_clocks.h:201</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ae09a0202f441c1a43e69c62331d50a08"><div class="ttname"><a href="bsp__clocks_8h.html#ae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></div><div class="ttdeci">#define RCC_CFGR_SWS_HSE</div><div class="ttdoc">RCC_CFGR System clock switch to HSE status value. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00094">bsp_clocks.h:94</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a1351ccf5f6a5d9a6b91c4f533688d8fb"><div class="ttname"><a href="bsp__clocks_8h.html#a1351ccf5f6a5d9a6b91c4f533688d8fb">RCC_CFGR_HPRE_EN</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_EN</div><div class="ttdoc">RCC_CFGR AHB prescaller enabled state. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00098">bsp_clocks.h:98</a></div></div>
<div class="ttc" id="bsp__clocks_8c_html_abed7da9c2bfa6c8191c3bf928e64041f"><div class="ttname"><a href="bsp__clocks_8c.html#abed7da9c2bfa6c8191c3bf928e64041f">bsp_hpre_factor_lookup</a></div><div class="ttdeci">static const uint16_t bsp_hpre_factor_lookup[8]</div><div class="ttdoc">HRPE AHB prescaler factors lookup table. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8c_source.html#l00031">bsp_clocks.c:31</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a2ff38fa14905e578752b706e5c29b146"><div class="ttname"><a href="bsp__clocks_8h.html#a2ff38fa14905e578752b706e5c29b146">RCC_CFGR_HPRE_VAL_MASK</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_VAL_MASK</div><div class="ttdoc">RCC_CFGR HRPE value bit mask. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00128">bsp_clocks.h:128</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a451045d952eb1caaa0090c9e8dc75082"><div class="ttname"><a href="bsp__clocks_8h.html#a451045d952eb1caaa0090c9e8dc75082">RCC_CFGR_SWS_MASK</a></div><div class="ttdeci">#define RCC_CFGR_SWS_MASK</div><div class="ttdoc">RCC_CFGR SWS bit mask. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00124">bsp_clocks.h:124</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a1a384b58d9f246cb60ed0d0bfa92cbf4"><div class="ttname"><a href="bsp__clocks_8h.html#a1a384b58d9f246cb60ed0d0bfa92cbf4">RCC_CFGR_PPRE2_EN</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_EN</div><div class="ttdoc">RCC_CFGR APB HS prescaller enabled state. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00106">bsp_clocks.h:106</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a2c67e2279804a83ef24438267d9d4a6c"><div class="ttname"><a href="bsp__clocks_8h.html#a2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLL</div><div class="ttdoc">RCC_CFGR System clock switch to PLL status value. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00096">bsp_clocks.h:96</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ae89e6b2d1e86b7fb4831cb013ece2c52"><div class="ttname"><a href="bsp__clocks_8h.html#ae89e6b2d1e86b7fb4831cb013ece2c52">RCC_HSI_BASE_FREQ</a></div><div class="ttdeci">#define RCC_HSI_BASE_FREQ</div><div class="ttdoc">HSI clock frequency. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00179">bsp_clocks.h:179</a></div></div>
<div class="ttc" id="bsp__clocks_8c_html_ac154ab5d2a56dd8e09e0545e9775112e"><div class="ttname"><a href="bsp__clocks_8c.html#ac154ab5d2a56dd8e09e0545e9775112e">bsp_clock_get_pll_freq</a></div><div class="ttdeci">static uint32_t bsp_clock_get_pll_freq(void)</div><div class="ttdoc">Get the PLL output frequency in MHz. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8c_source.html#l00113">bsp_clocks.c:113</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a6764639cf221e1ebc0b5448dcaed590a"><div class="ttname"><a href="bsp__clocks_8h.html#a6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></div><div class="ttdeci">#define RCC_CFGR_SWS_HSI</div><div class="ttdoc">RCC_CFGR System clock switch to HSI status value. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00092">bsp_clocks.h:92</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_ad0e92b49c1a7205e3460ca1e54fa9d70a30cca3be6a7bad72d2c02e9b58ff4d50"><div class="ttname"><a href="bsp__clocks_8h.html#ad0e92b49c1a7205e3460ca1e54fa9d70a30cca3be6a7bad72d2c02e9b58ff4d50">BSP_CLOCK_ID_APB2_TIMER</a></div><div class="ttdoc">PCLK1 used as APB2 timers clocks. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00203">bsp_clocks.h:203</a></div></div>
<div class="ttc" id="error__types_8h_html_a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94"><div class="ttname"><a href="error__types_8h.html#a4db9ee29f2ff83c71567c12f6bfbf28cabf350750d0d4fabd8954c0f1e9bbae94">NO_ERROR</a></div><div class="ttdef"><b>Definition:</b> <a href="error__types_8h_source.html#l00032">error_types.h:32</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a19d723f47200a1da259e9c147f2de258"><div class="ttname"><a href="bsp__clocks_8h.html#a19d723f47200a1da259e9c147f2de258">RCC_HSE_BASE_FREQ</a></div><div class="ttdeci">#define RCC_HSE_BASE_FREQ</div><div class="ttdoc">HSE clock frequency (does not exists on STMF401RE) </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00181">bsp_clocks.h:181</a></div></div>
<div class="ttc" id="bsp__clocks_8h_html_a7a4503de78658d3271cb5494adc96e41"><div class="ttname"><a href="bsp__clocks_8h.html#a7a4503de78658d3271cb5494adc96e41">RCC_CFGR_PPRE1_EN</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_EN</div><div class="ttdoc">RCC_CFGR APB LS prescaller enabled state. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__clocks_8h_source.html#l00102">bsp_clocks.h:102</a></div></div>
</div><!-- fragment --><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="bsp__clocks_8h_aeeded4b587684fa3383b3d42ee29af1e_cgraph.png" border="0" usemap="#bsp__clocks_8h_aeeded4b587684fa3383b3d42ee29af1e_cgraph" alt=""/></div>
<map name="bsp__clocks_8h_aeeded4b587684fa3383b3d42ee29af1e_cgraph" id="bsp__clocks_8h_aeeded4b587684fa3383b3d42ee29af1e_cgraph">
<area shape="rect" id="node2" href="bsp__clocks_8c.html#ac154ab5d2a56dd8e09e0545e9775112e" title="Get the PLL output frequency in MHz. " alt="" coords="208,5,379,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="bsp__clocks_8h_aeeded4b587684fa3383b3d42ee29af1e_icgraph.png" border="0" usemap="#bsp__clocks_8h_aeeded4b587684fa3383b3d42ee29af1e_icgraph" alt=""/></div>
<map name="bsp__clocks_8h_aeeded4b587684fa3383b3d42ee29af1e_icgraph" id="bsp__clocks_8h_aeeded4b587684fa3383b3d42ee29af1e_icgraph">
<area shape="rect" id="node2" href="bsp__usart_8c.html#a39d14fff7f007d639de7a6db12fd8acf" title="Initializes the USART as UART. " alt="" coords="208,5,315,32"/>
<area shape="rect" id="node3" href="bsp__usart_8c.html#ac8063a6773891c77be25ad972f915f35" title="Initializes the serial line. " alt="" coords="363,5,449,32"/>
<area shape="rect" id="node4" href="kickstart_8c.html#a2f5b4b826b94259f5b9cbc0de67973e1" title="Kernel kickstart routine. " alt="" coords="497,5,624,32"/>
</map>
</div>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
