# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name x_126_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_126_V_read \
    op interface \
    ports { x_126_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name x_155_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_155_V_read \
    op interface \
    ports { x_155_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name x_162_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_162_V_read \
    op interface \
    ports { x_162_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name x_210_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_210_V_read \
    op interface \
    ports { x_210_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name x_213_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_213_V_read \
    op interface \
    ports { x_213_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name x_235_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_235_V_read \
    op interface \
    ports { x_235_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name x_245_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_245_V_read \
    op interface \
    ports { x_245_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name x_265_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_265_V_read \
    op interface \
    ports { x_265_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name x_269_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_269_V_read \
    op interface \
    ports { x_269_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name x_316_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_316_V_read \
    op interface \
    ports { x_316_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name x_319_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_319_V_read \
    op interface \
    ports { x_319_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name x_320_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_320_V_read \
    op interface \
    ports { x_320_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name x_345_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_345_V_read \
    op interface \
    ports { x_345_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name x_348_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_348_V_read \
    op interface \
    ports { x_348_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name x_350_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_350_V_read \
    op interface \
    ports { x_350_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name x_374_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_374_V_read \
    op interface \
    ports { x_374_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name x_401_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_401_V_read \
    op interface \
    ports { x_401_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name x_405_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_405_V_read \
    op interface \
    ports { x_405_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name x_437_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_437_V_read \
    op interface \
    ports { x_437_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name x_455_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_455_V_read \
    op interface \
    ports { x_455_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name x_461_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_461_V_read \
    op interface \
    ports { x_461_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name x_463_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_463_V_read \
    op interface \
    ports { x_463_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name x_497_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_497_V_read \
    op interface \
    ports { x_497_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name x_511_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_511_V_read \
    op interface \
    ports { x_511_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name x_514_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_514_V_read \
    op interface \
    ports { x_514_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name x_569_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_569_V_read \
    op interface \
    ports { x_569_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name x_573_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_573_V_read \
    op interface \
    ports { x_573_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name x_654_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_654_V_read \
    op interface \
    ports { x_654_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name x_655_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_655_V_read \
    op interface \
    ports { x_655_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 18 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


