xpm_cdc.sv,systemverilog,xpm,C:/Users/ultralyj/AppData/Local/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,C:/Users/ultralyj/AppData/Local/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Users/ultralyj/AppData/Local/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
imem.v,verilog,xil_defaultlib,../../../../Ares.srcs/sources_1/ip/imem_1/sim/imem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
