m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/CORE
Ealu
Z1 w1512478875
Z2 DPx8 lib_core 17 riscv_core_config 0 22 ibb;>MinE;hYh^5oW>F5z1
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
Z9 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
l0
L9
VYajDfY:m8Gj2;8<^Kb?iK2
!s100 TYS<N^L1dUOi8Y>J4a0ld0
Z10 OV;C;10.5c;63
33
Z11 !s110 1512544434
!i10b 1
Z12 !s108 1512544434.000000
Z13 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
Z14 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
!i113 1
Z15 o-quiet -2008 -work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 YajDfY:m8Gj2;8<^Kb?iK2
l21
L17
VMQ=aM3nTdidD]D?TUXXM61
!s100 DWW@_>D;TzBf3UHJ>EF1S1
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecore
Z17 w1512544167
R2
R3
R4
R5
R6
R7
R0
Z18 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd
Z19 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd
l0
L9
V9SJJDjZ;gD7h16B?7Dl_Y2
!s100 j_^UUoX_YjYXndC2XZYW<1
R10
33
R11
!i10b 1
R12
Z20 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
Z21 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
!i113 1
R15
R16
Acore_arch
R2
R3
R4
R5
R6
R7
DEx4 work 4 core 0 22 9SJJDjZ;gD7h16B?7Dl_Y2
l158
L19
Vg^oWh27jm?U6JFfU3kcH23
!s100 n79<bfN`nZ2RH]8ogV;833
R10
33
R11
!i10b 1
R12
R20
R21
!i113 1
R15
R16
Ecounter_calculation
Z22 w1512543721
R2
R3
R4
R5
R6
R7
R0
Z23 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
Z24 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
l0
L9
V:POaOJh;NnMFa39]HoLKP3
!s100 3;Un:1OAFoaWOkiIjcP]K1
R10
33
R11
!i10b 1
R12
Z25 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
Z26 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
!i113 1
R15
R16
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 :POaOJh;NnMFa39]HoLKP3
l20
L15
V@eA1gT31d[YzcR2JIMCi70
!s100 e_H>4dF1]WKM[lY06Ed1b0
R10
33
R11
!i10b 1
R12
R25
R26
!i113 1
R15
R16
Edecode
Z27 w1512740668
R2
R3
R4
R5
R6
R7
R0
Z28 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
Z29 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
l0
L9
VGB3cBlC?^JClTz_X::5K32
!s100 9K1YMG8Y9Lng_Ne1>3RaX0
R10
33
Z30 !s110 1512740697
!i10b 1
Z31 !s108 1512740697.000000
Z32 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
Z33 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
!i113 1
R15
R16
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 GB3cBlC?^JClTz_X::5K32
l43
L29
VX`F5@3GbGH>1KZaUnI0^_3
!s100 Q?l@_ol<Xz_B61<2mGdm32
R10
33
R30
!i10b 1
R31
R32
R33
!i113 1
R15
R16
Eexecute
Z34 w1512741632
R2
R3
R4
R5
R6
R7
R0
Z35 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
Z36 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
l0
L9
V9hOP^]470ATF]5mMme4Oj1
!s100 PHdg623H;z2A4mj<dcbGM1
R10
33
Z37 !s110 1512741648
!i10b 1
Z38 !s108 1512741648.000000
Z39 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
Z40 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
!i113 1
R15
R16
Aexecute_arch
R2
R3
R4
R5
R6
R7
Z41 DEx4 work 7 execute 0 22 9hOP^]470ATF]5mMme4Oj1
l51
L27
V;VRG8_J3OR6N:j;HP5]2Z1
!s100 CJSX`fDcCQgVC6<MGYSU?0
R10
33
R37
!i10b 1
R38
R39
R40
!i113 1
R15
R16
Efetch
R22
R2
R3
R4
R5
R6
R7
R0
Z42 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
Z43 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
l0
L9
V9f1VY;<[Fdf?PC_fT6MDT3
!s100 QRfDNj3==N7mSXiOIgIJh0
R10
33
R11
!i10b 1
R12
Z44 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
Z45 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
!i113 1
R15
R16
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 9f1VY;<[Fdf?PC_fT6MDT3
l25
L20
V=MjM0^TohV0VXHheD_Q3o1
!s100 [?0WW92AmnG^lS5_6CNHZ0
R10
33
R11
!i10b 1
R12
R44
R45
!i113 1
R15
R16
Ememory_access
R22
R2
R3
R4
R5
R6
R7
R0
Z46 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
Z47 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
l0
L9
VP1<6WkXh`PYMPJ7D`GCi]0
!s100 oPdV[X744Q?YzgU=kU?NR2
R10
33
R11
!i10b 1
R12
Z48 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
Z49 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
!i113 1
R15
R16
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 P1<6WkXh`PYMPJ7D`GCi]0
l32
L26
VI<CF`nFX[aM;NKnneFN<U0
!s100 XjZX[6UXCUG3?130m1Al[3
R10
33
R11
!i10b 1
R12
R48
R49
!i113 1
R15
R16
Eregisterfile
Z50 w1511774635
R2
R3
R4
R5
R6
R7
R0
Z51 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
Z52 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
l0
L9
V1L<hIm:I5OB<l6U62fQ_C0
!s100 PGCH^F?7EWaf6_`TbecFl2
R10
33
R11
!i10b 1
R12
Z53 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
Z54 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
!i113 1
R15
R16
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 1L<hIm:I5OB<l6U62fQ_C0
l24
L20
VoEahZ`8d^R5P`g?C4gIol3
!s100 ;g7Rla4?olj3?VWWnF81@0
R10
33
R11
!i10b 1
R12
R53
R54
!i113 1
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
R22
R0
8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
Vibb;>MinE;hYh^5oW>F5z1
!s100 [K[gA9JM=kIJSz<kLefkR0
R10
33
R11
!i10b 1
!s108 1512544433.000000
!s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
Ewriteback
Z55 w1512491495
R2
R3
R4
R5
R6
R7
R0
Z56 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
Z57 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
l0
L9
VViVd;13jz1UVWUQl9zo_m0
!s100 EnS;AD^lb493keRoTUf5Y3
R10
33
R11
!i10b 1
R12
Z58 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
Z59 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
!i113 1
R15
R16
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 ViVd;13jz1UVWUQl9zo_m0
l23
L22
V=hgKNgSXT=0O16HP?3[FM3
!s100 N8RCO7K[mMI5a=FaFoo^a3
R10
33
R11
!i10b 1
R12
R58
R59
!i113 1
R15
R16
