ROM_ADDR,CC,NXT_BASE_ADDR,PARITY,CTRL_WRD
IDLE_LD_AR,'1',IDLE,'0',CW_IDLE
LD_AI,'0',LD_BR,'0',CW_SLD_AI
LD_BR,'0',S_M1,'0',CW_SLD_BR
S_M1,'0',S_M3,'0',CW_SM1
S_M3,'0',S_M2,'0',CW_SM3
S_M2,'0',S_M4,'0',CW_SM2
S_M4,'1',S_M5,'0',CW_SM4
X_M5,'0',S_M6,'0',CW_SM5
X_M6,'0',S_S5,'0',CW_SM6
X_S5,'0',S_S6,'0',CW_SS5
X_S6,'0',S_RND_BR,'0',CW_SS6
X_RND_BR,'0',S_RND_BI,'0',CW_SRND_BR
X_RND_BI,'0',S_SND_BI,'0',CW_SRND_BI
S_SND_BI,'0',IDLE,'0',CW_SSND_BI
C_SND_BI,'1',S_M5,'0',CW_CSND_BI
