{
  "name": "core_arch::x86::avx512dq::_mm512_inserti64x2",
  "safe": false,
  "callees": {
    "core_arch::x86::__m512i::as_i64x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x8": "Constructor"
      }
    },
    "core_arch::x86::avx512f::_mm512_castsi128_si512": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Cast vector of type __m128i to type __m512i; the upper 384 bits of the result are undefined. This intrinsic is only used for compilation and does not generate any instructions, thus it has zero latency.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_castsi128_si512&expand=629)\n",
      "adt": {
        "core_arch::x86::__m512i": "Constructor"
      }
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512i": [
      "Plain"
    ],
    "core_arch::simd::i64x8": [
      "Plain"
    ],
    "core_arch::x86::__m128i": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512dq::_mm512_inserti64x2"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512dq.rs:2037:1: 2049:2",
  "src": "pub fn _mm512_inserti64x2<const IMM8: i32>(a: __m512i, b: __m128i) -> __m512i {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 2);\n        let a = a.as_i64x8();\n        let b = _mm512_castsi128_si512(b).as_i64x8();\n        match IMM8 & 3 {\n            0 => simd_shuffle!(a, b, [8, 9, 2, 3, 4, 5, 6, 7]),\n            1 => simd_shuffle!(a, b, [0, 1, 8, 9, 4, 5, 6, 7]),\n            2 => simd_shuffle!(a, b, [0, 1, 2, 3, 8, 9, 6, 7]),\n            _ => simd_shuffle!(a, b, [0, 1, 2, 3, 4, 5, 8, 9]),\n        }\n    }\n}",
  "mir": "fn core_arch::x86::avx512dq::_mm512_inserti64x2(_1: core_arch::x86::__m512i, _2: core_arch::x86::__m128i) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let  _3: core_arch::simd::i64x8;\n    let  _4: core_arch::simd::i64x8;\n    let mut _5: core_arch::x86::__m512i;\n    let mut _6: i32;\n    debug a => _1;\n    debug b => _2;\n    debug a => _3;\n    debug b => _4;\n    bb0: {\n        _3 = core_arch::x86::__m512i::as_i64x8(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = core_arch::x86::avx512f::_mm512_castsi128_si512(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _4 = core_arch::x86::__m512i::as_i64x8(move _5) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        StorageLive(_6);\n        _6 = BitAnd(IMM8, 3_i32);\n        switchInt(_6) -> [0: bb7, 1: bb6, 2: bb5, otherwise: bb4];\n    }\n    bb4: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::simd::i64x8, core_arch::macros::SimdShuffleIdx<8>, core_arch::x86::__m512i>(_3, _4, core_arch::x86::avx512dq::_mm512_inserti64x2::<IMM8>::{constant#4}) -> [return: bb11, unwind unreachable];\n    }\n    bb5: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::simd::i64x8, core_arch::macros::SimdShuffleIdx<8>, core_arch::x86::__m512i>(_3, _4, core_arch::x86::avx512dq::_mm512_inserti64x2::<IMM8>::{constant#3}) -> [return: bb10, unwind unreachable];\n    }\n    bb6: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::simd::i64x8, core_arch::macros::SimdShuffleIdx<8>, core_arch::x86::__m512i>(_3, _4, core_arch::x86::avx512dq::_mm512_inserti64x2::<IMM8>::{constant#2}) -> [return: bb9, unwind unreachable];\n    }\n    bb7: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::simd::i64x8, core_arch::macros::SimdShuffleIdx<8>, core_arch::x86::__m512i>(_3, _4, core_arch::x86::avx512dq::_mm512_inserti64x2::<IMM8>::{constant#1}) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        goto -> bb12;\n    }\n    bb9: {\n        goto -> bb12;\n    }\n    bb10: {\n        goto -> bb12;\n    }\n    bb11: {\n        goto -> bb12;\n    }\n    bb12: {\n        StorageDead(_6);\n        return;\n    }\n}\n",
  "doc": " Copy a to dst, then insert 128 bits (composed of 2 packed 64-bit integers) from b into dst at the\n location specified by IMM8.\n\n [Intel's Documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_inserti64x2&ig_expand=3875)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}