INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.srcs/sources_1/imports/ECEN5713/TopLevelModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelModule
INFO: [VRFC 10-311] analyzing module clk_div_pow2
INFO: [VRFC 10-311] analyzing module Digit_Mux
INFO: [VRFC 10-311] analyzing module seven_seg_decoder
