# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do TLAB3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/decoderHex.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:02 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/decoderHex.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoderHex
# -- Compiling architecture logicFuntion of decoderHex
# End time: 01:59:02 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/bin2dec_int.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:02 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/bin2dec_int.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bin2dec_int
# -- Compiling architecture Behavioral of bin2dec_int
# End time: 01:59:02 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/int7seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:02 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/int7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity int7seg
# -- Compiling architecture logicFunction of int7seg
# End time: 01:59:02 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/CounterUp.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:02 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/CounterUp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CounterUp
# -- Compiling architecture arch_counter of CounterUp
# End time: 01:59:02 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:02 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 01:59:02 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/Resgisto.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:02 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/Resgisto.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture logicFunction of reg
# End time: 01:59:02 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/Comparador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:03 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/Comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Comparador
# -- Compiling architecture Comparador_Cup of Comparador
# End time: 01:59:03 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/Adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:03 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ADDER
# -- Compiling architecture ARCH_ADDER of ADDER
# End time: 01:59:03 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/ShiftRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:03 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/ShiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister
# -- Compiling architecture arch_ShiftRegister of ShiftRegister
# End time: 01:59:03 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/FullAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:03 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FULLADDER
# -- Compiling architecture LOGICFULLADDER of FULLADDER
# End time: 01:59:03 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/MUX_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:03 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/MUX_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX_1
# -- Compiling architecture arch_MUX_1 of MUX_1
# End time: 01:59:03 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/MUX_4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:03 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/MUX_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX_4
# -- Compiling architecture arch_MUX_4 of MUX_4
# End time: 01:59:03 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/DataPath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:03 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DataPath
# -- Compiling architecture arch_DataPath of DataPath
# End time: 01:59:03 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/TLAB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:03 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/TLAB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TLAB3
# -- Compiling architecture arch_TLAB3 of TLAB3
# End time: 01:59:03 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/ROMcomb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:03 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/ROMcomb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ROMcomb
# -- Compiling architecture memory of ROMcomb
# End time: 01:59:03 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gpmpo/OneDrive/Desktop/TLAB3/Controlo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:03 on Dec 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/Controlo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Controlo
# -- Compiling architecture logicFunction of Controlo
# End time: 01:59:03 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/TLAB3_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:10 on Dec 29,2023
# vcom -reportprogress 300 -work work C:/Users/gpmpo/OneDrive/Desktop/TLAB3/TLAB3_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TLAB3_tb
# -- Compiling architecture TLAB3_tb_arch of TLAB3_tb
# End time: 01:59:10 on Dec 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tlab3_tb
# vsim work.tlab3_tb 
# Start time: 01:59:13 on Dec 29,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tlab3_tb(tlab3_tb_arch)
# Loading work.tlab3(arch_tlab3)
# Loading work.controlo(logicfunction)
# Loading work.ffd(logicfunction)
# Loading ieee.numeric_std(body)
# Loading work.romcomb(memory)
# Loading work.datapath(arch_datapath)
# Loading work.counterup(arch_counter)
# Loading work.mux_4(arch_mux_4)
# Loading work.reg(logicfunction)
# Loading work.adder(arch_adder)
# Loading work.fulladder(logicfulladder)
# Loading work.comparador(comparador_cup)
# Loading work.mux_1(arch_mux_1)
# Loading work.shiftregister(arch_shiftregister)
# Loading work.decoderhex(logicfuntion)
# Loading work.int7seg(logicfunction)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.bin2dec_int(behavioral)
add wave -position insertpoint  \
sim:/tlab3_tb/RESET_TB \
sim:/tlab3_tb/MCLK_TB \
sim:/tlab3_tb/Start_TB \
sim:/tlab3_tb/Rdy_TB \
sim:/tlab3_tb/multiplicand_TB \
sim:/tlab3_tb/multiplier_TB \
sim:/tlab3_tb/a_out \
sim:/tlab3_tb/b_out \
sim:/tlab3_tb/adder_out \
sim:/tlab3_tb/Product_TB
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tlab3_tb/UUT/inst_DataPath/Decoder_hex_inst/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tlab3_tb/UUT/inst_DataPath/Decoder_hex_inst/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tlab3_tb/UUT/inst_DataPath/Decoder_hex_inst/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tlab3_tb/UUT/inst_DataPath/Decoder_hex_inst/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tlab3_tb/UUT/inst_DataPath/Decoder_hex_inst/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tlab3_tb/UUT/inst_DataPath/Decoder_hex_inst/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tlab3_tb/UUT/inst_DataPath/Decoder_hex_inst/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tlab3_tb/UUT/inst_DataPath/Decoder_hex_inst/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tlab3_tb/UUT/inst_DataPath/Decoder_hex_inst/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tlab3_tb/UUT/inst_DataPath/Decoder_hex_inst/U3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tlab3_tb/UUT/inst_asm/U2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tlab3_tb/UUT/inst_asm/U2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 5  Instance: /tlab3_tb/UUT/inst_asm/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tlab3_tb/UUT/inst_DataPath/Decoder_hex_inst/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tlab3_tb/UUT/inst_DataPath/Decoder_hex_inst/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tlab3_tb/UUT/inst_DataPath/Decoder_hex_inst/U3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ns  Iteration: 2  Instance: /tlab3_tb/UUT/inst_asm/U2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 02:00:15 on Dec 29,2023, Elapsed time: 0:01:02
# Errors: 0, Warnings: 17
