CKID0001:@|S:u_pll_pix2byte_YUV422_8bit_4lane.PLLInst_0@|E:u_LP_HS_DELAY_CNTRL.data_dly[17].hold_data_CF4[4]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:u_sony_block_to_yuv422_csi.plldoubler.PLLInst_0@|E:u_sony_block_to_yuv422_csi.data_out[7]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002 
CKID0003:@|S:u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC@|E:u_DPHY_TX_INST.u_oDDRx4.FF_0@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003 
CKID0004:@|S:PIXCLK@|E:u_sony_block_to_yuv422_csi.pixcounter[11]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004 
