Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  9 19:31:03 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.332        0.000                      0                  420        0.098        0.000                      0                  420        6.000        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 6.500}      13.000          76.923          
virtual_clock  {0.000 6.500}      13.000          76.923          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.332        0.000                      0                  221        0.098        0.000                      0                  221        6.000        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                 10.949        0.000                      0                    1        0.229        0.000                      0                    1  
clk            virtual_clock        2.949        0.000                      0                   30        2.987        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.399        0.000                      0                  168        0.688        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.650ns  (logic 5.743ns (53.926%)  route 4.907ns (46.074%))
  Logic Levels:           16  (CARRY4=11 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 17.269 - 13.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.154 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.450     6.604    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.124     6.728 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.728    fir_filter_i4/i___17_i_3_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.104 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.104    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.323 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[0]
                         net (fo=2, routed)           0.903     8.226    fir_filter_i4/RESIZE0_inferred__2/i___18_n_7
    SLICE_X6Y9           LUT2 (Prop_lut2_I0_O)        0.295     8.521 r  fir_filter_i4/i___30_i_4__0/O
                         net (fo=1, routed)           0.000     8.521    fir_filter_i4/i___30_i_4__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.034 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     9.034    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.357 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.666    10.023    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    10.329 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.329    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.862 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.862    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.185 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.851    12.036    fir_filter_i4/P0_out[13]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.306    12.342 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    12.342    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.892 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.892    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.006 r  fir_filter_i4/RESIZE0_inferred__5/i___25/CO[3]
                         net (fo=1, routed)           0.000    13.006    fir_filter_i4/RESIZE0_inferred__5/i___25_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.319 r  fir_filter_i4/RESIZE0_inferred__5/i___26/O[3]
                         net (fo=1, routed)           1.037    14.356    fir_filter_i4/RESIZE0_inferred__5/i___26_n_4
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.306    14.662 r  fir_filter_i4/r_add_st2__27_i_2/O
                         net (fo=1, routed)           0.000    14.662    fir_filter_i4/r_add_st2__27_i_2_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.063 r  fir_filter_i4/r_add_st2__27/CO[3]
                         net (fo=1, routed)           0.000    15.063    fir_filter_i4/r_add_st2__27_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.286 r  fir_filter_i4/r_add_st2__28/O[0]
                         net (fo=1, routed)           0.000    15.286    fir_filter_i4/p_0_in[15]
    SLICE_X3Y22          FDCE                                         r  fir_filter_i4/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.505    17.269    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
                         clock pessimism              0.322    17.591    
                         clock uncertainty           -0.035    17.556    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.062    17.618    fir_filter_i4/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         17.618    
                         arrival time                         -15.286    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 5.907ns (57.326%)  route 4.397ns (42.674%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 17.271 - 13.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.154 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.450     6.604    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.124     6.728 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.728    fir_filter_i4/i___17_i_3_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.104 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.104    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.323 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[0]
                         net (fo=2, routed)           0.903     8.226    fir_filter_i4/RESIZE0_inferred__2/i___18_n_7
    SLICE_X6Y9           LUT2 (Prop_lut2_I0_O)        0.295     8.521 r  fir_filter_i4/i___30_i_4__0/O
                         net (fo=1, routed)           0.000     8.521    fir_filter_i4/i___30_i_4__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.034 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     9.034    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.357 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.666    10.023    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    10.329 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.329    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.862 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.862    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.185 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.851    12.036    fir_filter_i4/P0_out[13]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.306    12.342 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    12.342    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.892 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.892    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.226 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.527    13.753    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.303    14.056 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    14.056    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.606 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.606    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.940 r  fir_filter_i4/r_add_st2__27/O[1]
                         net (fo=1, routed)           0.000    14.940    fir_filter_i4/p_0_in[12]
    SLICE_X3Y21          FDCE                                         r  fir_filter_i4/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.507    17.271    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
                         clock pessimism              0.322    17.593    
                         clock uncertainty           -0.035    17.558    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.062    17.620    fir_filter_i4/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         17.620    
                         arrival time                         -14.940    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.283ns  (logic 5.886ns (57.239%)  route 4.397ns (42.761%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 17.271 - 13.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.154 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.450     6.604    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.124     6.728 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.728    fir_filter_i4/i___17_i_3_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.104 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.104    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.323 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[0]
                         net (fo=2, routed)           0.903     8.226    fir_filter_i4/RESIZE0_inferred__2/i___18_n_7
    SLICE_X6Y9           LUT2 (Prop_lut2_I0_O)        0.295     8.521 r  fir_filter_i4/i___30_i_4__0/O
                         net (fo=1, routed)           0.000     8.521    fir_filter_i4/i___30_i_4__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.034 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     9.034    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.357 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.666    10.023    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    10.329 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.329    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.862 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.862    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.185 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.851    12.036    fir_filter_i4/P0_out[13]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.306    12.342 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    12.342    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.892 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.892    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.226 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.527    13.753    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.303    14.056 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    14.056    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.606 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.606    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.919 r  fir_filter_i4/r_add_st2__27/O[3]
                         net (fo=1, routed)           0.000    14.919    fir_filter_i4/p_0_in[14]
    SLICE_X3Y21          FDCE                                         r  fir_filter_i4/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.507    17.271    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
                         clock pessimism              0.322    17.593    
                         clock uncertainty           -0.035    17.558    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.062    17.620    fir_filter_i4/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                         17.620    
                         arrival time                         -14.919    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.209ns  (logic 5.812ns (56.929%)  route 4.397ns (43.071%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 17.271 - 13.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.154 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.450     6.604    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.124     6.728 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.728    fir_filter_i4/i___17_i_3_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.104 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.104    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.323 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[0]
                         net (fo=2, routed)           0.903     8.226    fir_filter_i4/RESIZE0_inferred__2/i___18_n_7
    SLICE_X6Y9           LUT2 (Prop_lut2_I0_O)        0.295     8.521 r  fir_filter_i4/i___30_i_4__0/O
                         net (fo=1, routed)           0.000     8.521    fir_filter_i4/i___30_i_4__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.034 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     9.034    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.357 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.666    10.023    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    10.329 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.329    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.862 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.862    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.185 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.851    12.036    fir_filter_i4/P0_out[13]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.306    12.342 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    12.342    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.892 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.892    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.226 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.527    13.753    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.303    14.056 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    14.056    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.606 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.606    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.845 r  fir_filter_i4/r_add_st2__27/O[2]
                         net (fo=1, routed)           0.000    14.845    fir_filter_i4/p_0_in[13]
    SLICE_X3Y21          FDCE                                         r  fir_filter_i4/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.507    17.271    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
                         clock pessimism              0.322    17.593    
                         clock uncertainty           -0.035    17.558    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.062    17.620    fir_filter_i4/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         17.620    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.193ns  (logic 5.796ns (56.862%)  route 4.397ns (43.138%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 17.271 - 13.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.154 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.450     6.604    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.124     6.728 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.728    fir_filter_i4/i___17_i_3_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.104 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.104    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.323 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[0]
                         net (fo=2, routed)           0.903     8.226    fir_filter_i4/RESIZE0_inferred__2/i___18_n_7
    SLICE_X6Y9           LUT2 (Prop_lut2_I0_O)        0.295     8.521 r  fir_filter_i4/i___30_i_4__0/O
                         net (fo=1, routed)           0.000     8.521    fir_filter_i4/i___30_i_4__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.034 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     9.034    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.357 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.666    10.023    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    10.329 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.329    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.862 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.862    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.185 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.851    12.036    fir_filter_i4/P0_out[13]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.306    12.342 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    12.342    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.892 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.892    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.226 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.527    13.753    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.303    14.056 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    14.056    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.606 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.606    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.829 r  fir_filter_i4/r_add_st2__27/O[0]
                         net (fo=1, routed)           0.000    14.829    fir_filter_i4/p_0_in[11]
    SLICE_X3Y21          FDCE                                         r  fir_filter_i4/o_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.507    17.271    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
                         clock pessimism              0.322    17.593    
                         clock uncertainty           -0.035    17.558    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.062    17.620    fir_filter_i4/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         17.620    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.060ns  (logic 5.663ns (56.291%)  route 4.397ns (43.709%))
  Logic Levels:           14  (CARRY4=9 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 17.272 - 13.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.154 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.450     6.604    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.124     6.728 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.728    fir_filter_i4/i___17_i_3_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.104 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.104    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.323 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[0]
                         net (fo=2, routed)           0.903     8.226    fir_filter_i4/RESIZE0_inferred__2/i___18_n_7
    SLICE_X6Y9           LUT2 (Prop_lut2_I0_O)        0.295     8.521 r  fir_filter_i4/i___30_i_4__0/O
                         net (fo=1, routed)           0.000     8.521    fir_filter_i4/i___30_i_4__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.034 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     9.034    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.357 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.666    10.023    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    10.329 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.329    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.862 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.862    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.185 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.851    12.036    fir_filter_i4/P0_out[13]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.306    12.342 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    12.342    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.892 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.892    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.226 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.527    13.753    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.303    14.056 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    14.056    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.696 r  fir_filter_i4/r_add_st2__26/O[3]
                         net (fo=1, routed)           0.000    14.696    fir_filter_i4/p_0_in[10]
    SLICE_X3Y20          FDCE                                         r  fir_filter_i4/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.508    17.272    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
                         clock pessimism              0.322    17.594    
                         clock uncertainty           -0.035    17.559    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.062    17.621    fir_filter_i4/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         17.621    
                         arrival time                         -14.696    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 5.603ns (56.029%)  route 4.397ns (43.971%))
  Logic Levels:           14  (CARRY4=9 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 17.272 - 13.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.154 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.450     6.604    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.124     6.728 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.728    fir_filter_i4/i___17_i_3_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.104 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.104    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.323 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[0]
                         net (fo=2, routed)           0.903     8.226    fir_filter_i4/RESIZE0_inferred__2/i___18_n_7
    SLICE_X6Y9           LUT2 (Prop_lut2_I0_O)        0.295     8.521 r  fir_filter_i4/i___30_i_4__0/O
                         net (fo=1, routed)           0.000     8.521    fir_filter_i4/i___30_i_4__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.034 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     9.034    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.357 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.666    10.023    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    10.329 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.329    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.862 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.862    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.185 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.851    12.036    fir_filter_i4/P0_out[13]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.306    12.342 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    12.342    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.892 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.892    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.226 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.527    13.753    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.303    14.056 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    14.056    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.636 r  fir_filter_i4/r_add_st2__26/O[2]
                         net (fo=1, routed)           0.000    14.636    fir_filter_i4/p_0_in[9]
    SLICE_X3Y20          FDCE                                         r  fir_filter_i4/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.508    17.272    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
                         clock pessimism              0.322    17.594    
                         clock uncertainty           -0.035    17.559    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.062    17.621    fir_filter_i4/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         17.621    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        9.960ns  (logic 5.450ns (54.717%)  route 4.510ns (45.283%))
  Logic Levels:           14  (CARRY4=9 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 17.272 - 13.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.154 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.450     6.604    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.124     6.728 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.728    fir_filter_i4/i___17_i_3_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.104 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.104    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.323 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[0]
                         net (fo=2, routed)           0.903     8.226    fir_filter_i4/RESIZE0_inferred__2/i___18_n_7
    SLICE_X6Y9           LUT2 (Prop_lut2_I0_O)        0.295     8.521 r  fir_filter_i4/i___30_i_4__0/O
                         net (fo=1, routed)           0.000     8.521    fir_filter_i4/i___30_i_4__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.034 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     9.034    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.357 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.666    10.023    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    10.329 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.329    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.862 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.862    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.185 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.851    12.036    fir_filter_i4/P0_out[13]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.306    12.342 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    12.342    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.922 r  fir_filter_i4/RESIZE0_inferred__5/i___24/O[2]
                         net (fo=1, routed)           0.640    13.562    fir_filter_i4/RESIZE0_inferred__5/i___24_n_5
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.302    13.864 r  fir_filter_i4/r_add_st2__25_i_2/O
                         net (fo=1, routed)           0.000    13.864    fir_filter_i4/r_add_st2__25_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.262 r  fir_filter_i4/r_add_st2__25/CO[3]
                         net (fo=1, routed)           0.000    14.262    fir_filter_i4/r_add_st2__25_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.596 r  fir_filter_i4/r_add_st2__26/O[1]
                         net (fo=1, routed)           0.000    14.596    fir_filter_i4/p_0_in[8]
    SLICE_X3Y20          FDCE                                         r  fir_filter_i4/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.508    17.272    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
                         clock pessimism              0.322    17.594    
                         clock uncertainty           -0.035    17.559    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.062    17.621    fir_filter_i4/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         17.621    
                         arrival time                         -14.596    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 5.339ns (54.206%)  route 4.510ns (45.794%))
  Logic Levels:           14  (CARRY4=9 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 17.272 - 13.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.154 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.450     6.604    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.124     6.728 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.728    fir_filter_i4/i___17_i_3_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.104 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.104    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.323 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[0]
                         net (fo=2, routed)           0.903     8.226    fir_filter_i4/RESIZE0_inferred__2/i___18_n_7
    SLICE_X6Y9           LUT2 (Prop_lut2_I0_O)        0.295     8.521 r  fir_filter_i4/i___30_i_4__0/O
                         net (fo=1, routed)           0.000     8.521    fir_filter_i4/i___30_i_4__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.034 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     9.034    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.357 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.666    10.023    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    10.329 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.329    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.862 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.862    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.185 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.851    12.036    fir_filter_i4/P0_out[13]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.306    12.342 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    12.342    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.922 r  fir_filter_i4/RESIZE0_inferred__5/i___24/O[2]
                         net (fo=1, routed)           0.640    13.562    fir_filter_i4/RESIZE0_inferred__5/i___24_n_5
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.302    13.864 r  fir_filter_i4/r_add_st2__25_i_2/O
                         net (fo=1, routed)           0.000    13.864    fir_filter_i4/r_add_st2__25_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.262 r  fir_filter_i4/r_add_st2__25/CO[3]
                         net (fo=1, routed)           0.000    14.262    fir_filter_i4/r_add_st2__25_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.485 r  fir_filter_i4/r_add_st2__26/O[0]
                         net (fo=1, routed)           0.000    14.485    fir_filter_i4/p_0_in[7]
    SLICE_X3Y20          FDCE                                         r  fir_filter_i4/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.508    17.272    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism              0.322    17.594    
                         clock uncertainty           -0.035    17.559    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.062    17.621    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         17.621    
                         arrival time                         -14.485    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/o_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        9.661ns  (logic 5.302ns (54.881%)  route 4.359ns (45.119%))
  Logic Levels:           13  (CARRY4=8 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 17.272 - 13.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.154 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.450     6.604    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.124     6.728 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.728    fir_filter_i4/i___17_i_3_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.104 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     7.104    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.323 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[0]
                         net (fo=2, routed)           0.903     8.226    fir_filter_i4/RESIZE0_inferred__2/i___18_n_7
    SLICE_X6Y9           LUT2 (Prop_lut2_I0_O)        0.295     8.521 r  fir_filter_i4/i___30_i_4__0/O
                         net (fo=1, routed)           0.000     8.521    fir_filter_i4/i___30_i_4__0_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.034 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     9.034    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.357 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[1]
                         net (fo=1, routed)           0.666    10.023    fir_filter_i4/RESIZE0_inferred__2/i___31_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.306    10.329 r  fir_filter_i4/i___22_i_3__0/O
                         net (fo=1, routed)           0.000    10.329    fir_filter_i4/i___22_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.972 r  fir_filter_i4/RESIZE0_inferred__4/i___22/O[3]
                         net (fo=2, routed)           0.813    11.785    fir_filter_i4/P0_out[11]
    SLICE_X4Y11          LUT2 (Prop_lut2_I0_O)        0.307    12.092 r  fir_filter_i4/i___23_i_1__1/O
                         net (fo=1, routed)           0.000    12.092    fir_filter_i4/i___23_i_1__1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.493 r  fir_filter_i4/RESIZE0_inferred__5/i___23/CO[3]
                         net (fo=1, routed)           0.000    12.493    fir_filter_i4/RESIZE0_inferred__5/i___23_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.827 r  fir_filter_i4/RESIZE0_inferred__5/i___24/O[1]
                         net (fo=1, routed)           0.527    13.354    fir_filter_i4/RESIZE0_inferred__5/i___24_n_6
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.303    13.657 r  fir_filter_i4/r_add_st2__25_i_3/O
                         net (fo=1, routed)           0.000    13.657    fir_filter_i4/r_add_st2__25_i_3_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.297 r  fir_filter_i4/r_add_st2__25/O[3]
                         net (fo=1, routed)           0.000    14.297    fir_filter_i4/p_0_in[6]
    SLICE_X3Y19          FDCE                                         r  fir_filter_i4/o_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.508    17.272    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
                         clock pessimism              0.322    17.594    
                         clock uncertainty           -0.035    17.559    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.062    17.621    fir_filter_i4/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         17.621    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  3.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.390%)  route 0.175ns (51.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__3/Q
                         net (fo=10, routed)          0.175     1.732    dds_sine_i3/r_nco_reg[31]_rep__3_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.601%)  route 0.221ns (57.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__4/Q
                         net (fo=2, routed)           0.221     1.778    dds_sine_i3/r_nco_reg[31]_rep__4_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.151%)  route 0.225ns (57.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__2/Q
                         net (fo=10, routed)          0.225     1.782    dds_sine_i3/r_nco_reg[31]_rep__2_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.905%)  route 0.237ns (59.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep/Q
                         net (fo=10, routed)          0.237     1.794    dds_sine_i3/r_nco_reg[31]_rep_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[6][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.722%)  route 0.143ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  fir_filter_i4/p_data_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/p_data_reg[6][8]/Q
                         net (fo=3, routed)           0.143     1.702    fir_filter_i4/p_data_reg[6][8]
    SLICE_X1Y9           FDCE                                         r  fir_filter_i4/p_data_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  fir_filter_i4/p_data_reg[7][8]/C
                         clock pessimism             -0.480     1.458    
    SLICE_X1Y9           FDCE (Hold_fdce_C_D)         0.072     1.530    fir_filter_i4/p_data_reg[7][8]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.562     1.389    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/p_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.141     1.530 r  fir_filter_i4/p_data_reg[2][0]/Q
                         net (fo=4, routed)           0.122     1.652    fir_filter_i4/p_data_reg[2][0]
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/p_data_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.831     1.904    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/p_data_reg[3][0]/C
                         clock pessimism             -0.500     1.404    
    SLICE_X11Y14         FDCE (Hold_fdce_C_D)         0.070     1.474    fir_filter_i4/p_data_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[6][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.722%)  route 0.143ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  fir_filter_i4/p_data_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/p_data_reg[6][6]/Q
                         net (fo=3, routed)           0.143     1.702    fir_filter_i4/p_data_reg[6][6]
    SLICE_X1Y9           FDCE                                         r  fir_filter_i4/p_data_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  fir_filter_i4/p_data_reg[7][6]/C
                         clock pessimism             -0.480     1.458    
    SLICE_X1Y9           FDCE (Hold_fdce_C_D)         0.066     1.524    fir_filter_i4/p_data_reg[7][6]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.589     1.416    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  dds_sine_i3/o_sine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  dds_sine_i3/o_sine_reg[6]/Q
                         net (fo=1, routed)           0.110     1.667    fir_filter_i4/D[6]
    SLICE_X5Y15          FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.858     1.931    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/C
                         clock pessimism             -0.515     1.416    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.072     1.488    fir_filter_i4/p_data_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[4][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.648%)  route 0.137ns (49.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.391    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y10          FDCE                                         r  fir_filter_i4/p_data_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     1.532 r  fir_filter_i4/p_data_reg[4][4]/Q
                         net (fo=5, routed)           0.137     1.669    fir_filter_i4/p_data_reg[4][4]
    SLICE_X10Y9          FDCE                                         r  fir_filter_i4/p_data_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.835     1.908    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  fir_filter_i4/p_data_reg[5][4]/C
                         clock pessimism             -0.480     1.428    
    SLICE_X10Y9          FDCE (Hold_fdce_C_D)         0.059     1.487    fir_filter_i4/p_data_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.281%)  route 0.276ns (62.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__1/Q
                         net (fo=10, routed)          0.276     1.833    dds_sine_i3/r_nco_reg[31]_rep__1_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.500 }
Period(ns):         13.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.000      10.424     RAMB18_X0Y2    dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.000      10.424     RAMB36_X0Y3    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.000      10.424     RAMB36_X0Y2    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.000      10.424     RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.000      10.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X3Y18    fir_filter_i4/o_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X3Y20    fir_filter_i4/o_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X3Y21    fir_filter_i4/o_data_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X3Y21    fir_filter_i4/o_data_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.000      12.000     SLICE_X3Y21    fir_filter_i4/o_data_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X3Y18    fir_filter_i4/o_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X3Y20    fir_filter_i4/o_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X3Y18    fir_filter_i4/o_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X3Y18    fir_filter_i4/o_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X3Y19    fir_filter_i4/o_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X5Y15    dds_sine_i3/o_sine_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X2Y19    dds_sine_i3/o_sine_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X4Y12    dds_sine_i3/o_sine_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X2Y18    dds_sine_i3/o_sine_reg[12]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X4Y16    dds_sine_i3/o_sine_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X5Y15    dds_sine_i3/o_sine_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X4Y16    dds_sine_i3/o_sine_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X6Y15    dds_sine_i3/o_sine_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X5Y15    fir_filter_i4/p_data_reg[0][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X4Y16    fir_filter_i4/p_data_reg[0][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X6Y15    fir_filter_i4/p_data_reg[0][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X5Y15    fir_filter_i4/p_data_reg[0][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X4Y16    fir_filter_i4/p_data_reg[0][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X5Y15    dds_sine_i3/o_sine_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.500       6.000      SLICE_X4Y16    dds_sine_i3/o_sine_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       10.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.949ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.055ns (16.641%)  route 5.284ns (83.359%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 17.284 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           5.284     6.215    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.339 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     6.339    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    17.284    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    17.284    
                         clock uncertainty           -0.025    17.259    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.029    17.288    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         17.288    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                 10.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.205ns (8.974%)  route 2.080ns (91.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           2.080     2.240    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.045     2.285 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     2.285    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.025     1.965    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.091     2.056    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.987ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 3.130ns (58.029%)  route 2.264ns (41.971%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.151 r  dds_sine_i3/o_sine_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           2.264     7.415    lopt_3
    K18                  OBUF (Prop_obuf_I_O)         2.612    10.026 r  sine_in_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.026    sine_in[12]
    K18                                                               r  sine_in[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 3.054ns (57.858%)  route 2.224ns (42.142%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.089 r  fir_filter_i4/o_data_reg[1]/Q
                         net (fo=1, routed)           2.224     7.313    sine_out_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     9.911 r  sine_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.911    sine_out[1]
    W14                                                               r  sine_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 3.063ns (58.077%)  route 2.211ns (41.923%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.089 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           2.211     7.300    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.906 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.906    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 3.114ns (59.251%)  route 2.142ns (40.749%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.151 r  dds_sine_i3/o_sine_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.142     7.293    lopt_4
    L18                  OBUF (Prop_obuf_I_O)         2.596     9.889 r  sine_in_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.889    sine_in[13]
    L18                                                               r  sine_in[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 3.142ns (60.360%)  route 2.063ns (39.640%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  dds_sine_i3/o_sine_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.151 r  dds_sine_i3/o_sine_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.063     7.214    lopt_10
    L17                  OBUF (Prop_obuf_I_O)         2.624     9.838 r  sine_in_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.838    sine_in[6]
    L17                                                               r  sine_in[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 3.063ns (59.225%)  route 2.109ns (40.775%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.089 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           2.109     7.198    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.806 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.806    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 3.108ns (60.072%)  route 2.065ns (39.928%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.621     4.627    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518     5.145 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.065     7.210    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         2.590     9.800 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.800    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 3.068ns (59.796%)  route 2.063ns (40.204%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.626     4.632    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456     5.088 r  fir_filter_i4/o_data_reg[6]/Q
                         net (fo=1, routed)           2.063     7.150    sine_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.762 r  sine_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.762    sine_out[6]
    W16                                                               r  sine_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 3.055ns (59.703%)  route 2.062ns (40.297%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.626     4.632    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456     5.088 r  fir_filter_i4/o_data_reg[3]/Q
                         net (fo=1, routed)           2.062     7.150    sine_out_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.748 r  sine_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.748    sine_out[3]
    W15                                                               r  sine_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (virtual_clock rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 3.148ns (62.085%)  route 1.922ns (37.915%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.627     4.633    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  dds_sine_i3/o_sine_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.151 r  dds_sine_i3/o_sine_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.922     7.073    lopt_9
    K17                  OBUF (Prop_obuf_I_O)         2.630     9.703 r  sine_in_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.703    sine_in[5]
    K17                                                               r  sine_in[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     13.000    13.000 r  
                         ideal clock network latency
                                                      0.000    13.000    
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.025    12.975    
                         output delay                -0.000    12.975    
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  3.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.987ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 1.252ns (78.314%)  route 0.347ns (21.686%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.347     1.901    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     3.012 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.012    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.990ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 1.275ns (79.639%)  route 0.326ns (20.361%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.578 r  dds_sine_i3/o_sine_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.904    lopt
    U19                  OBUF (Prop_obuf_I_O)         1.111     3.015 r  sine_in_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.015    sine_in[0]
    U19                                                               r  sine_in[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.991ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 1.257ns (78.373%)  route 0.347ns (21.627%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  fir_filter_i4/o_data_reg[12]/Q
                         net (fo=1, routed)           0.347     1.900    sine_out_OBUF[12]
    T17                  OBUF (Prop_obuf_I_O)         1.116     3.016 r  sine_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.016    sine_out[12]
    T17                                                               r  sine_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             2.993ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 1.257ns (78.290%)  route 0.349ns (21.710%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  fir_filter_i4/o_data_reg[13]/Q
                         net (fo=1, routed)           0.349     1.901    sine_out_OBUF[13]
    W19                  OBUF (Prop_obuf_I_O)         1.116     3.018 r  sine_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.018    sine_out[13]
    W19                                                               r  sine_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             2.994ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[15]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 1.260ns (78.414%)  route 0.347ns (21.586%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  fir_filter_i4/o_data_reg[15]/Q
                         net (fo=1, routed)           0.347     1.900    sine_out_OBUF[15]
    V19                  OBUF (Prop_obuf_I_O)         1.119     3.019 r  sine_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.019    sine_out[15]
    V19                                                               r  sine_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.004ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 1.267ns (78.349%)  route 0.350ns (21.651%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.576 r  dds_sine_i3/o_sine_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.350     1.926    lopt_8
    N17                  OBUF (Prop_obuf_I_O)         1.103     3.029 r  sine_in_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.029    sine_in[4]
    N17                                                               r  sine_in[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.031ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 1.271ns (77.379%)  route 0.372ns (22.621%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.578 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.372     1.949    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     3.056 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.056    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.049ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 1.260ns (75.774%)  route 0.403ns (24.226%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  fir_filter_i4/o_data_reg[11]/Q
                         net (fo=1, routed)           0.403     1.956    sine_out_OBUF[11]
    T18                  OBUF (Prop_obuf_I_O)         1.119     3.074 r  sine_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.074    sine_out[11]
    T18                                                               r  sine_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.050ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_out[14]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 1.260ns (75.727%)  route 0.404ns (24.273%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  fir_filter_i4/o_data_reg[14]/Q
                         net (fo=1, routed)           0.404     1.957    sine_out_OBUF[14]
    W18                  OBUF (Prop_obuf_I_O)         1.119     3.075 r  sine_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.075    sine_out[14]
    W18                                                               r  sine_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.078ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sine_in[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 1.288ns (76.236%)  route 0.401ns (23.764%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  dds_sine_i3/o_sine_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.578 r  dds_sine_i3/o_sine_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.401     1.979    lopt_6
    P18                  OBUF (Prop_obuf_I_O)         1.124     3.103 r  sine_in_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.103    sine_in[2]
    P18                                                               r  sine_in[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  3.078    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.688ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/o_sine_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.430ns  (logic 1.058ns (10.147%)  route 9.371ns (89.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 17.269 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.700    10.430    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X4Y21          FDCE                                         f  dds_sine_i3/o_sine_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.505    17.269    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[11]/C
                         clock pessimism              0.000    17.269    
                         clock uncertainty           -0.035    17.234    
    SLICE_X4Y21          FDCE (Recov_fdce_C_CLR)     -0.405    16.829    dds_sine_i3/o_sine_reg[11]
  -------------------------------------------------------------------
                         required time                         16.829    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/o_sine_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.430ns  (logic 1.058ns (10.147%)  route 9.371ns (89.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 17.269 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.700    10.430    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X4Y21          FDCE                                         f  dds_sine_i3/o_sine_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.505    17.269    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[9]/C
                         clock pessimism              0.000    17.269    
                         clock uncertainty           -0.035    17.234    
    SLICE_X4Y21          FDCE (Recov_fdce_C_CLR)     -0.405    16.829    dds_sine_i3/o_sine_reg[9]
  -------------------------------------------------------------------
                         required time                         16.829    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.430ns  (logic 1.058ns (10.147%)  route 9.371ns (89.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 17.269 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.700    10.430    fir_filter_i4/rstb
    SLICE_X4Y21          FDCE                                         f  fir_filter_i4/p_data_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.505    17.269    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  fir_filter_i4/p_data_reg[0][11]/C
                         clock pessimism              0.000    17.269    
                         clock uncertainty           -0.035    17.234    
    SLICE_X4Y21          FDCE (Recov_fdce_C_CLR)     -0.405    16.829    fir_filter_i4/p_data_reg[0][11]
  -------------------------------------------------------------------
                         required time                         16.829    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.430ns  (logic 1.058ns (10.147%)  route 9.371ns (89.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 17.269 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.700    10.430    fir_filter_i4/rstb
    SLICE_X4Y21          FDCE                                         f  fir_filter_i4/p_data_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.505    17.269    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  fir_filter_i4/p_data_reg[0][9]/C
                         clock pessimism              0.000    17.269    
                         clock uncertainty           -0.035    17.234    
    SLICE_X4Y21          FDCE (Recov_fdce_C_CLR)     -0.405    16.829    fir_filter_i4/p_data_reg[0][9]
  -------------------------------------------------------------------
                         required time                         16.829    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[2][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.338ns  (logic 1.058ns (10.236%)  route 9.280ns (89.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 17.203 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.609    10.338    fir_filter_i4/rstb
    SLICE_X9Y20          FDCE                                         f  fir_filter_i4/p_data_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.439    17.203    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y20          FDCE                                         r  fir_filter_i4/p_data_reg[2][12]/C
                         clock pessimism              0.000    17.203    
                         clock uncertainty           -0.035    17.168    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    16.763    fir_filter_i4/p_data_reg[2][12]
  -------------------------------------------------------------------
                         required time                         16.763    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[2][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.347ns  (logic 1.058ns (10.228%)  route 9.288ns (89.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 17.204 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.617    10.347    fir_filter_i4/rstb
    SLICE_X10Y20         FDCE                                         f  fir_filter_i4/p_data_reg[2][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.440    17.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y20         FDCE                                         r  fir_filter_i4/p_data_reg[2][13]/C
                         clock pessimism              0.000    17.204    
                         clock uncertainty           -0.035    17.169    
    SLICE_X10Y20         FDCE (Recov_fdce_C_CLR)     -0.319    16.850    fir_filter_i4/p_data_reg[2][13]
  -------------------------------------------------------------------
                         required time                         16.850    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 1.058ns (10.201%)  route 9.316ns (89.799%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 17.270 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.645    10.374    fir_filter_i4/rstb
    SLICE_X6Y19          FDCE                                         f  fir_filter_i4/p_data_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.506    17.270    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  fir_filter_i4/p_data_reg[1][9]/C
                         clock pessimism              0.000    17.270    
                         clock uncertainty           -0.035    17.235    
    SLICE_X6Y19          FDCE (Recov_fdce_C_CLR)     -0.319    16.916    fir_filter_i4/p_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                         16.916    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/r_coeff_reg[4][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 1.058ns (10.201%)  route 9.316ns (89.799%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 17.270 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.645    10.374    fir_filter_i4/rstb
    SLICE_X6Y19          FDCE                                         f  fir_filter_i4/r_coeff_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.506    17.270    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]/C
                         clock pessimism              0.000    17.270    
                         clock uncertainty           -0.035    17.235    
    SLICE_X6Y19          FDCE (Recov_fdce_C_CLR)     -0.319    16.916    fir_filter_i4/r_coeff_reg[4][3]
  -------------------------------------------------------------------
                         required time                         16.916    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[2][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 1.058ns (10.375%)  route 9.141ns (89.625%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 17.203 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.470    10.200    fir_filter_i4/rstb
    SLICE_X9Y19          FDCE                                         f  fir_filter_i4/p_data_reg[2][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.439    17.203    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y19          FDCE                                         r  fir_filter_i4/p_data_reg[2][9]/C
                         clock pessimism              0.000    17.203    
                         clock uncertainty           -0.035    17.168    
    SLICE_X9Y19          FDCE (Recov_fdce_C_CLR)     -0.405    16.763    fir_filter_i4/p_data_reg[2][9]
  -------------------------------------------------------------------
                         required time                         16.763    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (clk rise@13.000ns - clk rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 1.058ns (10.375%)  route 9.141ns (89.625%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 17.203 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.470    10.200    fir_filter_i4/rstb
    SLICE_X9Y19          FDCE                                         f  fir_filter_i4/p_data_reg[3][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.000    13.000 r  
    M18                                               0.000    13.000 r  clk (IN)
                         net (fo=0)                   0.000    13.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    13.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    15.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.439    17.203    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y19          FDCE                                         r  fir_filter_i4/p_data_reg[3][12]/C
                         clock pessimism              0.000    17.203    
                         clock uncertainty           -0.035    17.168    
    SLICE_X9Y19          FDCE (Recov_fdce_C_CLR)     -0.405    16.763    fir_filter_i4/p_data_reg[3][12]
  -------------------------------------------------------------------
                         required time                         16.763    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  6.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_sync_reset_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.208ns (8.041%)  route 2.383ns (91.959%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         0.960     2.592    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X2Y3           FDPE                                         f  dds_sine_i3/r_sync_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y3           FDPE                                         r  dds_sine_i3/r_sync_reset_reg/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X2Y3           FDPE (Remov_fdpe_C_PRE)     -0.071     1.903    dds_sine_i3/r_sync_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.208ns (7.495%)  route 2.572ns (92.505%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.149     2.780    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y2           FDCE                                         f  dds_sine_i3/r_start_phase_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.035     1.975    
    SLICE_X0Y2           FDCE (Remov_fdce_C_CLR)     -0.092     1.883    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.208ns (7.431%)  route 2.596ns (92.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.173     2.804    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X8Y4           FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.836     1.909    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X8Y4           FDCE (Remov_fdce_C_CLR)     -0.067     1.877    dds_sine_i3/r_nco_reg[31]_rep
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep__1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.208ns (7.274%)  route 2.657ns (92.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.234     2.865    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X8Y5           FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.836     1.909    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__1/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X8Y5           FDCE (Remov_fdce_C_CLR)     -0.067     1.877    dds_sine_i3/r_nco_reg[31]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep__2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.208ns (7.274%)  route 2.657ns (92.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.234     2.865    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X8Y5           FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.836     1.909    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__2/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X8Y5           FDCE (Remov_fdce_C_CLR)     -0.067     1.877    dds_sine_i3/r_nco_reg[31]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep__3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.208ns (7.274%)  route 2.657ns (92.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.234     2.865    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X8Y5           FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.836     1.909    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__3/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X8Y5           FDCE (Remov_fdce_C_CLR)     -0.067     1.877    dds_sine_i3/r_nco_reg[31]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep__4/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.208ns (7.274%)  route 2.657ns (92.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.234     2.865    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X8Y5           FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.836     1.909    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__4/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X8Y5           FDCE (Remov_fdce_C_CLR)     -0.067     1.877    dds_sine_i3/r_nco_reg[31]_rep__4
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep__0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.208ns (7.274%)  route 2.657ns (92.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.234     2.865    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X9Y5           FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.836     1.909    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__0/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X9Y5           FDCE (Remov_fdce_C_CLR)     -0.092     1.852    dds_sine_i3/r_nco_reg[31]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.208ns (7.057%)  route 2.745ns (92.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.321     2.953    fir_filter_i4/rstb
    SLICE_X1Y8           FDCE                                         f  fir_filter_i4/p_data_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  fir_filter_i4/p_data_reg[7][1]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.092     1.881    fir_filter_i4/p_data_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.208ns (7.057%)  route 2.745ns (92.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.321     2.953    fir_filter_i4/rstb
    SLICE_X1Y8           FDCE                                         f  fir_filter_i4/p_data_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  fir_filter_i4/p_data_reg[7][2]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.092     1.881    fir_filter_i4/p_data_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  1.072    





