// Seed: 761866736
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4(
      .id_0(id_1),
      .id_1((1) == 1),
      .id_2(),
      .id_3(1),
      .id_4(1),
      .id_5(1'b0),
      .id_6({id_2, (1 && 1'b0) * id_2 - 1}),
      .id_7(id_2),
      .id_8(1),
      .id_9(1),
      .id_10(id_1),
      .id_11(1),
      .id_12(id_5),
      .id_13(1),
      .id_14(1)
  );
  assign id_5 = id_1;
endmodule
module module_1 ();
  assign id_1 = 1'b0 - 1;
  logic [7:0] id_2;
  assign id_2[""] = 1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
