Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_1.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      old # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f62ed300000,32768
launching memcpy command : MemcpyHtoD,0x00007f62ed308000,98304
launching memcpy command : MemcpyHtoD,0x00007f62ed320000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed321000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed322000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed323000,16384
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 15863
gpu_sim_insn = 45318
gpu_ipc =       2.8568
gpu_tot_sim_cycle = 15863
gpu_tot_sim_insn = 45318
gpu_tot_ipc =       2.8568
gpu_tot_issued_cta = 8
gpu_occupancy = 12.9085% 
gpu_tot_occupancy = 12.9085% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0103
partiton_level_parallism_total  =       0.0103
partiton_level_parallism_util =       3.1961
partiton_level_parallism_util_total  =       3.1961
L2_BW  =       0.3946 GB/Sec
L2_BW_total  =       0.3946 GB/Sec
gpu_total_sim_rate=15106

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 57632
gpgpu_n_tot_w_icount = 1801
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:546	W0_Idle:32418	W0_Scoreboard:31009	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1407
single_issue_nums: WS0:649	WS1:384	WS2:384	WS3:384	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 651 
max_icnt2mem_latency = 42 
maxmrqlatency = 19 
max_icnt2sh_latency = 3 
averagemflatency = 593 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:54 	8 	32 	8 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	0 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/34 = 4.176471
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 11/8 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         689       638    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         691       638    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         705       698    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         707       638    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         763       640    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         707       696    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         643       640    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         644       638    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         646       640    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         738       683    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         705       640    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         691       755    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         646       684    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         648       683    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         646       698    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         707       683    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92530 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=556 dram_eff=0.01799
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 5a 92401i bk5: 5a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467337
Bank_Level_Parallism_Col = 1.464646
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.464646 

BW Util details:
bwutil = 0.000108 
total_CMD = 92542 
util_bw = 10 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 92343 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92530 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00419269
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92531 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.725e-05
n_activity=492 dram_eff=0.01829
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 5a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316742
Bank_Level_Parallism_Col = 1.313636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.313636 

BW Util details:
bwutil = 0.000097 
total_CMD = 92542 
util_bw = 9 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 92321 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92531 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00406302
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92532 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.645e-05
n_activity=382 dram_eff=0.02094
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472081
Bank_Level_Parallism_Col = 1.469388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469388 

BW Util details:
bwutil = 0.000086 
total_CMD = 92542 
util_bw = 8 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 92345 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92532 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00419269
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92532 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.645e-05
n_activity=405 dram_eff=0.01975
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.318182
Bank_Level_Parallism_Col = 1.315068
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.315068 

BW Util details:
bwutil = 0.000086 
total_CMD = 92542 
util_bw = 8 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 92322 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92532 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00406302
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92532 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.645e-05
n_activity=382 dram_eff=0.02094
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472081
Bank_Level_Parallism_Col = 1.469388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469388 

BW Util details:
bwutil = 0.000086 
total_CMD = 92542 
util_bw = 8 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 92345 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92532 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00419269
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92532 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.645e-05
n_activity=405 dram_eff=0.01975
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.318182
Bank_Level_Parallism_Col = 1.315068
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.315068 

BW Util details:
bwutil = 0.000086 
total_CMD = 92542 
util_bw = 8 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 92322 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92532 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00406302
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92529 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=799 dram_eff=0.01252
bk0: 1a 92443i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 5a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312081
Bank_Level_Parallism_Col = 1.310811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.310811 

BW Util details:
bwutil = 0.000108 
total_CMD = 92542 
util_bw = 10 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 92244 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92529 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00419269
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92531 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.725e-05
n_activity=492 dram_eff=0.01829
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 5a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316742
Bank_Level_Parallism_Col = 1.313636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.313636 

BW Util details:
bwutil = 0.000097 
total_CMD = 92542 
util_bw = 9 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 92321 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92531 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00406302
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92532 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.645e-05
n_activity=382 dram_eff=0.02094
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472081
Bank_Level_Parallism_Col = 1.469388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469388 

BW Util details:
bwutil = 0.000086 
total_CMD = 92542 
util_bw = 8 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 92345 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92532 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00419269
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92530 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=579 dram_eff=0.01727
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 5a 92401i bk5: 5a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.315315
Bank_Level_Parallism_Col = 1.312217
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.312217 

BW Util details:
bwutil = 0.000108 
total_CMD = 92542 
util_bw = 10 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 92320 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92530 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00406302
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92532 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.645e-05
n_activity=382 dram_eff=0.02094
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472081
Bank_Level_Parallism_Col = 1.469388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469388 

BW Util details:
bwutil = 0.000086 
total_CMD = 92542 
util_bw = 8 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 92345 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92532 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00419269
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92531 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.725e-05
n_activity=492 dram_eff=0.01829
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 5a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316742
Bank_Level_Parallism_Col = 1.313636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.313636 

BW Util details:
bwutil = 0.000097 
total_CMD = 92542 
util_bw = 9 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 92321 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92531 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00406302
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92528 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001189
n_activity=886 dram_eff=0.01242
bk0: 2a 92443i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 5a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.311037
Bank_Level_Parallism_Col = 1.309764
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.309764 

BW Util details:
bwutil = 0.000119 
total_CMD = 92542 
util_bw = 11 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 92243 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92528 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00419269
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92531 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.725e-05
n_activity=492 dram_eff=0.01829
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 5a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316742
Bank_Level_Parallism_Col = 1.313636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.313636 

BW Util details:
bwutil = 0.000097 
total_CMD = 92542 
util_bw = 9 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 92321 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92531 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00406302
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92532 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.645e-05
n_activity=382 dram_eff=0.02094
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 4a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472081
Bank_Level_Parallism_Col = 1.469388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469388 

BW Util details:
bwutil = 0.000086 
total_CMD = 92542 
util_bw = 8 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 92345 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92532 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00419269
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92542 n_nop=92531 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.725e-05
n_activity=492 dram_eff=0.01829
bk0: 0a 92542i bk1: 0a 92542i bk2: 0a 92542i bk3: 0a 92542i bk4: 4a 92401i bk5: 5a 92401i bk6: 0a 92542i bk7: 0a 92542i bk8: 0a 92542i bk9: 0a 92542i bk10: 0a 92542i bk11: 0a 92542i bk12: 0a 92542i bk13: 0a 92542i bk14: 0a 92542i bk15: 0a 92542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316742
Bank_Level_Parallism_Col = 1.313636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.313636 

BW Util details:
bwutil = 0.000097 
total_CMD = 92542 
util_bw = 9 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 92321 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92542 
n_nop = 92531 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00406302

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 162
L2_total_cache_miss_rate = 0.9939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 15863
Req_Network_injected_packets_per_cycle =       0.0103 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.1961
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 15863
Reply_Network_injected_packets_per_cycle =        0.0103
Reply_Network_conflicts_per_cycle =        0.0010
Reply_Network_conflicts_per_cycle_util =       0.3137
Reply_Bank_Level_Parallism =       3.1961
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 15106 (inst/sec)
gpgpu_simulation_rate = 5287 (cycle/sec)
gpgpu_silicon_slowdown = 226971x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5493
gpu_sim_insn = 49292
gpu_ipc =       8.9736
gpu_tot_sim_cycle = 21356
gpu_tot_sim_insn = 94610
gpu_tot_ipc =       4.4301
gpu_tot_issued_cta = 16
gpu_occupancy = 26.6453% 
gpu_tot_occupancy = 17.1105% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0306
partiton_level_parallism_total  =       0.0155
partiton_level_parallism_util =       3.7333
partiton_level_parallism_util_total  =       3.4479
L2_BW  =       1.1744 GB/Sec
L2_BW_total  =       0.5952 GB/Sec
gpu_total_sim_rate=23652

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 316
	L1D_total_cache_miss_rate = 0.8564
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 115680
gpgpu_n_tot_w_icount = 3615
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1170	W0_Idle:38554	W0_Scoreboard:51511	W1:413	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:2933
single_issue_nums: WS0:1080	WS1:815	WS2:875	WS3:845	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 651 
max_icnt2mem_latency = 43 
maxmrqlatency = 19 
max_icnt2sh_latency = 3 
averagemflatency = 589 
avg_icnt2mem_latency = 85 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 4 
mrq_lat_table:182 	8 	32 	8 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61 	0 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 270/34 = 7.941176
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
total dram reads = 270
min_bank_accesses = 0!
chip skew: 19/16 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         689       660    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         690       633    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         726       722    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         727       633    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         755       634    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         727       662    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         663       634    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         664       633    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         638       634    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         742       685    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         667       634    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         690       750    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         931       686    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         639       737    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         638       722    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         668       737    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124569 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001445
n_activity=771 dram_eff=0.02335
bk0: 0a 124589i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 9a 124425i bk5: 9a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.404348
Bank_Level_Parallism_Col = 1.401747
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.401747 

BW Util details:
bwutil = 0.000144 
total_CMD = 124589 
util_bw = 18 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 124359 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124569 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00315437
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124570 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001364
n_activity=789 dram_eff=0.02155
bk0: 0a 124589i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 9a 124418i bk5: 8a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270270
Bank_Level_Parallism_Col = 1.267442
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.267442 

BW Util details:
bwutil = 0.000136 
total_CMD = 124589 
util_bw = 17 
Wasted_Col = 242 
Wasted_Row = 0 
Idle = 124330 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124570 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00303398
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124571 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001284
n_activity=597 dram_eff=0.0268
bk0: 0a 124589i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 8a 124425i bk5: 8a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407895
Bank_Level_Parallism_Col = 1.405286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405286 

BW Util details:
bwutil = 0.000128 
total_CMD = 124589 
util_bw = 16 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 124361 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124571 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00315437
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124571 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001284
n_activity=702 dram_eff=0.02279
bk0: 0a 124589i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 8a 124418i bk5: 8a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.271318
Bank_Level_Parallism_Col = 1.268482
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268482 

BW Util details:
bwutil = 0.000128 
total_CMD = 124589 
util_bw = 16 
Wasted_Col = 242 
Wasted_Row = 0 
Idle = 124331 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124571 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00303398
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124571 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001284
n_activity=597 dram_eff=0.0268
bk0: 0a 124589i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 8a 124425i bk5: 8a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407895
Bank_Level_Parallism_Col = 1.405286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405286 

BW Util details:
bwutil = 0.000128 
total_CMD = 124589 
util_bw = 16 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 124361 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124571 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00315437
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124571 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001284
n_activity=702 dram_eff=0.02279
bk0: 0a 124589i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 8a 124418i bk5: 8a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.271318
Bank_Level_Parallism_Col = 1.268482
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268482 

BW Util details:
bwutil = 0.000128 
total_CMD = 124589 
util_bw = 16 
Wasted_Col = 242 
Wasted_Row = 0 
Idle = 124331 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124571 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00303398
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124568 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001445
n_activity=1014 dram_eff=0.01775
bk0: 1a 124490i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 9a 124425i bk5: 8a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282675
Bank_Level_Parallism_Col = 1.281346
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281346 

BW Util details:
bwutil = 0.000144 
total_CMD = 124589 
util_bw = 18 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 124260 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124568 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00315437
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124570 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001364
n_activity=789 dram_eff=0.02155
bk0: 0a 124589i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 9a 124418i bk5: 8a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270270
Bank_Level_Parallism_Col = 1.267442
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.267442 

BW Util details:
bwutil = 0.000136 
total_CMD = 124589 
util_bw = 17 
Wasted_Col = 242 
Wasted_Row = 0 
Idle = 124330 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124570 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00303398
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124571 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001284
n_activity=597 dram_eff=0.0268
bk0: 0a 124589i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 8a 124425i bk5: 8a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407895
Bank_Level_Parallism_Col = 1.405286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405286 

BW Util details:
bwutil = 0.000128 
total_CMD = 124589 
util_bw = 16 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 124361 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124571 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00315437
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124569 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001445
n_activity=876 dram_eff=0.02055
bk0: 0a 124589i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 9a 124418i bk5: 9a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.269231
Bank_Level_Parallism_Col = 1.266409
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266409 

BW Util details:
bwutil = 0.000144 
total_CMD = 124589 
util_bw = 18 
Wasted_Col = 242 
Wasted_Row = 0 
Idle = 124329 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124569 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00303398
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124571 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001284
n_activity=597 dram_eff=0.0268
bk0: 0a 124589i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 8a 124425i bk5: 8a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407895
Bank_Level_Parallism_Col = 1.405286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405286 

BW Util details:
bwutil = 0.000128 
total_CMD = 124589 
util_bw = 16 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 124361 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124571 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00315437
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124570 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001364
n_activity=789 dram_eff=0.02155
bk0: 0a 124589i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 9a 124418i bk5: 8a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270270
Bank_Level_Parallism_Col = 1.267442
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.267442 

BW Util details:
bwutil = 0.000136 
total_CMD = 124589 
util_bw = 17 
Wasted_Col = 242 
Wasted_Row = 0 
Idle = 124330 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124570 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00303398
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124567 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001525
n_activity=1101 dram_eff=0.01726
bk0: 2a 124490i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 8a 124425i bk5: 9a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.281818
Bank_Level_Parallism_Col = 1.280488
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.280488 

BW Util details:
bwutil = 0.000153 
total_CMD = 124589 
util_bw = 19 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 124259 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124567 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00315437
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124570 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001364
n_activity=789 dram_eff=0.02155
bk0: 0a 124589i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 8a 124418i bk5: 9a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270270
Bank_Level_Parallism_Col = 1.267442
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.267442 

BW Util details:
bwutil = 0.000136 
total_CMD = 124589 
util_bw = 17 
Wasted_Col = 242 
Wasted_Row = 0 
Idle = 124330 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124570 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00303398
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124571 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001284
n_activity=597 dram_eff=0.0268
bk0: 0a 124589i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 8a 124425i bk5: 8a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407895
Bank_Level_Parallism_Col = 1.405286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405286 

BW Util details:
bwutil = 0.000128 
total_CMD = 124589 
util_bw = 16 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 124361 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124571 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00315437
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124589 n_nop=124570 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001364
n_activity=789 dram_eff=0.02155
bk0: 0a 124589i bk1: 0a 124589i bk2: 0a 124589i bk3: 0a 124589i bk4: 8a 124418i bk5: 9a 124448i bk6: 0a 124589i bk7: 0a 124589i bk8: 0a 124589i bk9: 0a 124589i bk10: 0a 124589i bk11: 0a 124589i bk12: 0a 124589i bk13: 0a 124589i bk14: 0a 124589i bk15: 0a 124589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270270
Bank_Level_Parallism_Col = 1.267442
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.267442 

BW Util details:
bwutil = 0.000136 
total_CMD = 124589 
util_bw = 17 
Wasted_Col = 242 
Wasted_Row = 0 
Idle = 124330 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124589 
n_nop = 124570 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00303398

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12, Miss = 11, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 19, Miss = 10, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 331
L2_total_cache_misses = 291
L2_total_cache_miss_rate = 0.8792
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 21356
Req_Network_injected_packets_per_cycle =       0.0155 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0104
Req_Bank_Level_Parallism =       3.4479
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 21356
Reply_Network_injected_packets_per_cycle =        0.0155
Reply_Network_conflicts_per_cycle =        0.0007
Reply_Network_conflicts_per_cycle_util =       0.1667
Reply_Bank_Level_Parallism =       3.4479
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 23652 (inst/sec)
gpgpu_simulation_rate = 5339 (cycle/sec)
gpgpu_silicon_slowdown = 224761x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 14179
gpu_sim_insn = 46816
gpu_ipc =       3.3018
gpu_tot_sim_cycle = 35535
gpu_tot_sim_insn = 141426
gpu_tot_ipc =       3.9799
gpu_tot_issued_cta = 24
gpu_occupancy = 4.5119% 
gpu_tot_occupancy = 8.5516% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0254
partiton_level_parallism_total  =       0.0194
partiton_level_parallism_util =       1.5929
partiton_level_parallism_util_total  =       2.1460
L2_BW  =       0.9750 GB/Sec
L2_BW_total  =       0.7467 GB/Sec
gpu_total_sim_rate=23571

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 662
	L1D_total_cache_miss_rate = 0.6846
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 225632
gpgpu_n_tot_w_icount = 7051
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1849	W0_Idle:166047	W0_Scoreboard:120465	W1:2183	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4331
single_issue_nums: WS0:1704	WS1:1364	WS2:2284	WS3:1699	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 651 
max_icnt2mem_latency = 43 
maxmrqlatency = 19 
max_icnt2sh_latency = 3 
averagemflatency = 440 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:264 	8 	34 	8 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337 	0 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	17 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426         0      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5415         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6134         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5423         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9661         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5438         0      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6140         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6158         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 10.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/50 = 7.080000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        646       646    none         646       891       797    none      none      none      none      none      none      none      none      none      none  
dram[1]:        637    none      none      none         811       759    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         989       920    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none         924       819    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         888       868    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         637       894       793    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         987       750    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         847       983    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         872       890    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         977       823    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       753       888    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         846       887    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none        1034       867    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         635    none         824       997    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         960       998    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         828       887    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207283 n_act=5 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001158
n_activity=1711 dram_eff=0.01403
bk0: 1a 207213i bk1: 1a 207213i bk2: 0a 207312i bk3: 1a 207213i bk4: 11a 207148i bk5: 10a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174484
Bank_Level_Parallism_Col = 1.173913
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.173913 

BW Util details:
bwutil = 0.000116 
total_CMD = 207312 
util_bw = 24 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 206779 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207283 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 24 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189569
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207284 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001206
n_activity=1618 dram_eff=0.01545
bk0: 2a 207213i bk1: 0a 207312i bk2: 0a 207312i bk3: 0a 207312i bk4: 12a 207141i bk5: 11a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191257
Bank_Level_Parallism_Col = 1.189560
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.189560 

BW Util details:
bwutil = 0.000121 
total_CMD = 207312 
util_bw = 25 
Wasted_Col = 341 
Wasted_Row = 0 
Idle = 206946 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207284 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00182334
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207291 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.683e-05
n_activity=1014 dram_eff=0.01775
bk0: 0a 207312i bk1: 1a 207213i bk2: 0a 207312i bk3: 0a 207312i bk4: 8a 207148i bk5: 9a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282675
Bank_Level_Parallism_Col = 1.281346
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281346 

BW Util details:
bwutil = 0.000087 
total_CMD = 207312 
util_bw = 18 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 206983 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207291 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189569
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207287 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001061
n_activity=1415 dram_eff=0.01555
bk0: 0a 207312i bk1: 0a 207312i bk2: 3a 207213i bk3: 0a 207312i bk4: 9a 207141i bk5: 10a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192837
Bank_Level_Parallism_Col = 1.191136
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191136 

BW Util details:
bwutil = 0.000106 
total_CMD = 207312 
util_bw = 22 
Wasted_Col = 341 
Wasted_Row = 0 
Idle = 206949 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207287 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00182334
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207285 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001109
n_activity=1692 dram_eff=0.01359
bk0: 1a 207213i bk1: 2a 207213i bk2: 0a 207312i bk3: 0a 207312i bk4: 12a 207148i bk5: 8a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214781
Bank_Level_Parallism_Col = 1.213953
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213953 

BW Util details:
bwutil = 0.000111 
total_CMD = 207312 
util_bw = 23 
Wasted_Col = 410 
Wasted_Row = 0 
Idle = 206879 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207285 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189569
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207283 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001254
n_activity=1728 dram_eff=0.01505
bk0: 0a 207312i bk1: 0a 207312i bk2: 0a 207312i bk3: 3a 207199i bk4: 10a 207141i bk5: 13a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183727
Bank_Level_Parallism_Col = 1.182058
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182058 

BW Util details:
bwutil = 0.000125 
total_CMD = 207312 
util_bw = 26 
Wasted_Col = 355 
Wasted_Row = 0 
Idle = 206931 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207283 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00199699
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207288 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001013
n_activity=1275 dram_eff=0.01647
bk0: 1a 207213i bk1: 0a 207312i bk2: 0a 207312i bk3: 0a 207312i bk4: 10a 207148i bk5: 10a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.280120
Bank_Level_Parallism_Col = 1.278788
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.278788 

BW Util details:
bwutil = 0.000101 
total_CMD = 207312 
util_bw = 21 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 206980 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207288 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189569
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207290 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.647e-05
n_activity=964 dram_eff=0.02075
bk0: 0a 207312i bk1: 0a 207312i bk2: 0a 207312i bk3: 0a 207312i bk4: 10a 207141i bk5: 10a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267176
Bank_Level_Parallism_Col = 1.264368
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.264368 

BW Util details:
bwutil = 0.000096 
total_CMD = 207312 
util_bw = 20 
Wasted_Col = 242 
Wasted_Row = 0 
Idle = 207050 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207290 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00182334
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207288 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001013
n_activity=1275 dram_eff=0.01647
bk0: 0a 207312i bk1: 3a 207213i bk2: 0a 207312i bk3: 0a 207312i bk4: 8a 207148i bk5: 10a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.280120
Bank_Level_Parallism_Col = 1.278788
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.278788 

BW Util details:
bwutil = 0.000101 
total_CMD = 207312 
util_bw = 21 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 206980 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207288 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189569
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207286 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001109
n_activity=1554 dram_eff=0.0148
bk0: 0a 207312i bk1: 0a 207312i bk2: 1a 207213i bk3: 0a 207312i bk4: 11a 207141i bk5: 11a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192308
Bank_Level_Parallism_Col = 1.190608
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190608 

BW Util details:
bwutil = 0.000111 
total_CMD = 207312 
util_bw = 23 
Wasted_Col = 341 
Wasted_Row = 0 
Idle = 206948 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207286 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00182334
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207285 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001109
n_activity=1692 dram_eff=0.01359
bk0: 0a 207312i bk1: 1a 207213i bk2: 0a 207312i bk3: 1a 207213i bk4: 10a 207148i bk5: 11a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214781
Bank_Level_Parallism_Col = 1.213953
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213953 

BW Util details:
bwutil = 0.000111 
total_CMD = 207312 
util_bw = 23 
Wasted_Col = 410 
Wasted_Row = 0 
Idle = 206879 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207285 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189569
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207288 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001013
n_activity=1380 dram_eff=0.01522
bk0: 1a 207213i bk1: 0a 207312i bk2: 0a 207312i bk3: 0a 207312i bk4: 9a 207141i bk5: 11a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193370
Bank_Level_Parallism_Col = 1.191667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191667 

BW Util details:
bwutil = 0.000101 
total_CMD = 207312 
util_bw = 21 
Wasted_Col = 341 
Wasted_Row = 0 
Idle = 206950 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207288 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00182334
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207286 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001109
n_activity=1449 dram_eff=0.01587
bk0: 3a 207213i bk1: 0a 207312i bk2: 0a 207312i bk3: 0a 207312i bk4: 10a 207148i bk5: 10a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.278443
Bank_Level_Parallism_Col = 1.277108
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.277108 

BW Util details:
bwutil = 0.000111 
total_CMD = 207312 
util_bw = 23 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 206978 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207286 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189569
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207286 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001109
n_activity=1467 dram_eff=0.01568
bk0: 0a 207312i bk1: 0a 207312i bk2: 4a 207199i bk3: 0a 207312i bk4: 10a 207141i bk5: 9a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185185
Bank_Level_Parallism_Col = 1.183511
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.183511 

BW Util details:
bwutil = 0.000111 
total_CMD = 207312 
util_bw = 23 
Wasted_Col = 355 
Wasted_Row = 0 
Idle = 206934 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207286 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00196805
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207290 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.165e-05
n_activity=1101 dram_eff=0.01726
bk0: 0a 207312i bk1: 2a 207213i bk2: 0a 207312i bk3: 0a 207312i bk4: 8a 207148i bk5: 9a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.281818
Bank_Level_Parallism_Col = 1.280488
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.280488 

BW Util details:
bwutil = 0.000092 
total_CMD = 207312 
util_bw = 19 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 206982 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207290 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189569
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207312 n_nop=207288 n_act=2 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001061
n_activity=1224 dram_eff=0.01797
bk0: 0a 207312i bk1: 0a 207312i bk2: 0a 207312i bk3: 0a 207312i bk4: 11a 207141i bk5: 11a 207171i bk6: 0a 207312i bk7: 0a 207312i bk8: 0a 207312i bk9: 0a 207312i bk10: 0a 207312i bk11: 0a 207312i bk12: 0a 207312i bk13: 0a 207312i bk14: 0a 207312i bk15: 0a 207312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265152
Bank_Level_Parallism_Col = 1.262357
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.262357 

BW Util details:
bwutil = 0.000106 
total_CMD = 207312 
util_bw = 22 
Wasted_Col = 242 
Wasted_Row = 0 
Idle = 207048 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207312 
n_nop = 207288 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 22 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00182334

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 12, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 17, Miss = 10, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20, Miss = 13, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 23, Miss = 14, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 18, Miss = 12, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 18, Miss = 13, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 25, Miss = 16, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 691
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.6281
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 35535
Req_Network_injected_packets_per_cycle =       0.0194 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0031
Req_Bank_Level_Parallism =       2.1460
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 35535
Reply_Network_injected_packets_per_cycle =        0.0194
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.0492
Reply_Bank_Level_Parallism =       2.1262
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 23571 (inst/sec)
gpgpu_simulation_rate = 5922 (cycle/sec)
gpgpu_silicon_slowdown = 202634x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5122
gpu_sim_insn = 49992
gpu_ipc =       9.7603
gpu_tot_sim_cycle = 40657
gpu_tot_sim_insn = 191418
gpu_tot_ipc =       4.7081
gpu_tot_issued_cta = 32
gpu_occupancy = 22.8797% 
gpu_tot_occupancy = 9.4360% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0633
partiton_level_parallism_total  =       0.0250
partiton_level_parallism_util =       3.6818
partiton_level_parallism_util_total  =       2.4756
L2_BW  =       2.4291 GB/Sec
L2_BW_total  =       0.9587 GB/Sec
gpu_total_sim_rate=27345

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 896
	L1D_total_cache_miss_rate = 0.6940
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 302400
gpgpu_n_tot_w_icount = 9450
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2696	W0_Idle:174536	W0_Scoreboard:128282	W1:2783	W2:105	W3:30	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:5818
single_issue_nums: WS0:2390	WS1:2005	WS2:2835	WS3:2220	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 651 
max_icnt2mem_latency = 59 
maxmrqlatency = 19 
max_icnt2sh_latency = 4 
averagemflatency = 407 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:264 	8 	34 	8 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	661 	0 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1009 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	17 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426         0      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5415         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6134         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5423         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9661         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5438         0      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6140         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6158         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 10.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/50 = 7.080000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        646       646    none         646      1019       986    none      none      none      none      none      none      none      none      none      none  
dram[1]:        637    none      none      none         967       997    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none        1227      1157    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none        1159      1105    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none        1104      1106    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         637      1081      1012    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none        1271       892    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none        1058      1317    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none        1048      1175    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none        1104      1016    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       870      1124    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         976      1059    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none        2349      1009    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         635    none        1058      1232    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none        1194      1128    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none        1040      1058    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237165 n_act=5 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001012
n_activity=1711 dram_eff=0.01403
bk0: 1a 237095i bk1: 1a 237095i bk2: 0a 237194i bk3: 1a 237095i bk4: 11a 237030i bk5: 10a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174484
Bank_Level_Parallism_Col = 1.173913
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.173913 

BW Util details:
bwutil = 0.000101 
total_CMD = 237194 
util_bw = 24 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 236661 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237165 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 24 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165687
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237166 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001054
n_activity=1618 dram_eff=0.01545
bk0: 2a 237095i bk1: 0a 237194i bk2: 0a 237194i bk3: 0a 237194i bk4: 12a 237023i bk5: 11a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191257
Bank_Level_Parallism_Col = 1.189560
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.189560 

BW Util details:
bwutil = 0.000105 
total_CMD = 237194 
util_bw = 25 
Wasted_Col = 341 
Wasted_Row = 0 
Idle = 236828 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237166 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159363
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237173 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.589e-05
n_activity=1014 dram_eff=0.01775
bk0: 0a 237194i bk1: 1a 237095i bk2: 0a 237194i bk3: 0a 237194i bk4: 8a 237030i bk5: 9a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282675
Bank_Level_Parallism_Col = 1.281346
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281346 

BW Util details:
bwutil = 0.000076 
total_CMD = 237194 
util_bw = 18 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 236865 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237173 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165687
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237169 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.275e-05
n_activity=1415 dram_eff=0.01555
bk0: 0a 237194i bk1: 0a 237194i bk2: 3a 237095i bk3: 0a 237194i bk4: 9a 237023i bk5: 10a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192837
Bank_Level_Parallism_Col = 1.191136
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191136 

BW Util details:
bwutil = 0.000093 
total_CMD = 237194 
util_bw = 22 
Wasted_Col = 341 
Wasted_Row = 0 
Idle = 236831 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237169 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159363
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237167 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.697e-05
n_activity=1692 dram_eff=0.01359
bk0: 1a 237095i bk1: 2a 237095i bk2: 0a 237194i bk3: 0a 237194i bk4: 12a 237030i bk5: 8a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214781
Bank_Level_Parallism_Col = 1.213953
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213953 

BW Util details:
bwutil = 0.000097 
total_CMD = 237194 
util_bw = 23 
Wasted_Col = 410 
Wasted_Row = 0 
Idle = 236761 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237167 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165687
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237165 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001096
n_activity=1728 dram_eff=0.01505
bk0: 0a 237194i bk1: 0a 237194i bk2: 0a 237194i bk3: 3a 237081i bk4: 10a 237023i bk5: 13a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183727
Bank_Level_Parallism_Col = 1.182058
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182058 

BW Util details:
bwutil = 0.000110 
total_CMD = 237194 
util_bw = 26 
Wasted_Col = 355 
Wasted_Row = 0 
Idle = 236813 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237165 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00174541
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237170 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.854e-05
n_activity=1275 dram_eff=0.01647
bk0: 1a 237095i bk1: 0a 237194i bk2: 0a 237194i bk3: 0a 237194i bk4: 10a 237030i bk5: 10a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.280120
Bank_Level_Parallism_Col = 1.278788
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.278788 

BW Util details:
bwutil = 0.000089 
total_CMD = 237194 
util_bw = 21 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 236862 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237170 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165687
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237172 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.432e-05
n_activity=964 dram_eff=0.02075
bk0: 0a 237194i bk1: 0a 237194i bk2: 0a 237194i bk3: 0a 237194i bk4: 10a 237023i bk5: 10a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267176
Bank_Level_Parallism_Col = 1.264368
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.264368 

BW Util details:
bwutil = 0.000084 
total_CMD = 237194 
util_bw = 20 
Wasted_Col = 242 
Wasted_Row = 0 
Idle = 236932 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237172 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159363
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237170 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.854e-05
n_activity=1275 dram_eff=0.01647
bk0: 0a 237194i bk1: 3a 237095i bk2: 0a 237194i bk3: 0a 237194i bk4: 8a 237030i bk5: 10a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.280120
Bank_Level_Parallism_Col = 1.278788
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.278788 

BW Util details:
bwutil = 0.000089 
total_CMD = 237194 
util_bw = 21 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 236862 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237170 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165687
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237168 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.697e-05
n_activity=1554 dram_eff=0.0148
bk0: 0a 237194i bk1: 0a 237194i bk2: 1a 237095i bk3: 0a 237194i bk4: 11a 237023i bk5: 11a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192308
Bank_Level_Parallism_Col = 1.190608
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190608 

BW Util details:
bwutil = 0.000097 
total_CMD = 237194 
util_bw = 23 
Wasted_Col = 341 
Wasted_Row = 0 
Idle = 236830 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237168 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159363
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237167 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.697e-05
n_activity=1692 dram_eff=0.01359
bk0: 0a 237194i bk1: 1a 237095i bk2: 0a 237194i bk3: 1a 237095i bk4: 10a 237030i bk5: 11a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214781
Bank_Level_Parallism_Col = 1.213953
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213953 

BW Util details:
bwutil = 0.000097 
total_CMD = 237194 
util_bw = 23 
Wasted_Col = 410 
Wasted_Row = 0 
Idle = 236761 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237167 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165687
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237170 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.854e-05
n_activity=1380 dram_eff=0.01522
bk0: 1a 237095i bk1: 0a 237194i bk2: 0a 237194i bk3: 0a 237194i bk4: 9a 237023i bk5: 11a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193370
Bank_Level_Parallism_Col = 1.191667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191667 

BW Util details:
bwutil = 0.000089 
total_CMD = 237194 
util_bw = 21 
Wasted_Col = 341 
Wasted_Row = 0 
Idle = 236832 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237170 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159363
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237168 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.697e-05
n_activity=1449 dram_eff=0.01587
bk0: 3a 237095i bk1: 0a 237194i bk2: 0a 237194i bk3: 0a 237194i bk4: 10a 237030i bk5: 10a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.278443
Bank_Level_Parallism_Col = 1.277108
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.277108 

BW Util details:
bwutil = 0.000097 
total_CMD = 237194 
util_bw = 23 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 236860 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237168 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165687
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237168 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.697e-05
n_activity=1467 dram_eff=0.01568
bk0: 0a 237194i bk1: 0a 237194i bk2: 4a 237081i bk3: 0a 237194i bk4: 10a 237023i bk5: 9a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185185
Bank_Level_Parallism_Col = 1.183511
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.183511 

BW Util details:
bwutil = 0.000097 
total_CMD = 237194 
util_bw = 23 
Wasted_Col = 355 
Wasted_Row = 0 
Idle = 236816 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237168 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00172011
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237172 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.01e-05
n_activity=1101 dram_eff=0.01726
bk0: 0a 237194i bk1: 2a 237095i bk2: 0a 237194i bk3: 0a 237194i bk4: 8a 237030i bk5: 9a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.281818
Bank_Level_Parallism_Col = 1.280488
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.280488 

BW Util details:
bwutil = 0.000080 
total_CMD = 237194 
util_bw = 19 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 236864 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237172 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165687
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237194 n_nop=237170 n_act=2 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.275e-05
n_activity=1224 dram_eff=0.01797
bk0: 0a 237194i bk1: 0a 237194i bk2: 0a 237194i bk3: 0a 237194i bk4: 11a 237023i bk5: 11a 237053i bk6: 0a 237194i bk7: 0a 237194i bk8: 0a 237194i bk9: 0a 237194i bk10: 0a 237194i bk11: 0a 237194i bk12: 0a 237194i bk13: 0a 237194i bk14: 0a 237194i bk15: 0a 237194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265152
Bank_Level_Parallism_Col = 1.262357
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.262357 

BW Util details:
bwutil = 0.000093 
total_CMD = 237194 
util_bw = 22 
Wasted_Col = 242 
Wasted_Row = 0 
Idle = 236930 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237194 
n_nop = 237170 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 22 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159363

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28, Miss = 16, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 14, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 26, Miss = 12, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 15, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 34, Miss = 14, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 10, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 36, Miss = 17, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 30, Miss = 13, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 36, Miss = 15, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 30, Miss = 14, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 33, Miss = 14, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 12, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 31, Miss = 15, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 23, Miss = 12, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 89, Miss = 16, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29, Miss = 10, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1015
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.4276
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 40657
Req_Network_injected_packets_per_cycle =       0.0250 
Req_Network_conflicts_per_cycle =       0.0030
Req_Network_conflicts_per_cycle_util =       0.2976
Req_Bank_Level_Parallism =       2.4756
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0005
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 40657
Reply_Network_injected_packets_per_cycle =        0.0250
Reply_Network_conflicts_per_cycle =        0.0010
Reply_Network_conflicts_per_cycle_util =       0.0969
Reply_Bank_Level_Parallism =       2.4576
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 27345 (inst/sec)
gpgpu_simulation_rate = 5808 (cycle/sec)
gpgpu_silicon_slowdown = 206611x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 13678
gpu_sim_insn = 55494
gpu_ipc =       4.0572
gpu_tot_sim_cycle = 54335
gpu_tot_sim_insn = 246912
gpu_tot_ipc =       4.5443
gpu_tot_issued_cta = 40
gpu_occupancy = 10.4016% 
gpu_tot_occupancy = 9.8778% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1060
partiton_level_parallism_total  =       0.0454
partiton_level_parallism_util =       1.2877
partiton_level_parallism_util_total  =       1.6048
L2_BW  =       4.0708 GB/Sec
L2_BW_total  =       1.7421 GB/Sec
gpu_total_sim_rate=24691

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 279, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 178, Miss_rate = 0.488, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2244
	L1D_total_cache_miss_rate = 0.5359
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 663392
gpgpu_n_tot_w_icount = 20731
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4008	W0_Idle:267491	W0_Scoreboard:288574	W1:10825	W2:946	W3:288	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7177
single_issue_nums: WS0:6574	WS1:5391	WS2:4879	WS3:3887	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 653 
max_icnt2mem_latency = 59 
maxmrqlatency = 21 
max_icnt2sh_latency = 5 
averagemflatency = 340 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:538 	8 	34 	22 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1809 	5 	651 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2456 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	28 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5418      6122      6112      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5414      5415      6128      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5423      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6132      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6141      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158         0      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 18.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 16.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 14.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 12.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 15.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 645/91 = 7.087912
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        639       634       637       634      1270      1862    none      none      none      none      none      none      none      none      none      none  
dram[1]:        632       632       640       634      1588      1785    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       635       636       636      1501      1776    none      none      none      none      none      none      none      none      none      none  
dram[3]:        652       633       633    none        1787      1710    none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634       634       637      1634      1571    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       634       635       635      1649      1768    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       633       637       647      1557      1487    none      none      none      none      none      none      none      none      none      none  
dram[7]:        636       643       634       636      1654      1530    none      none      none      none      none      none      none      none      none      none  
dram[8]:        634       632       646       641      1407      1661    none      none      none      none      none      none      none      none      none      none  
dram[9]:        648       646       646       645      1571      1569    none      none      none      none      none      none      none      none      none      none  
dram[10]:        633       634       636       631      1469      1522    none      none      none      none      none      none      none      none      none      none  
dram[11]:        634       636       648       637      1355      1522    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none        2322      1376    none      none      none      none      none      none      none      none      none      none  
dram[13]:        637       634       635       637      1631      1752    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         638      1352      1279    none      none      none      none      none      none      none      none      none      none  
dram[15]:        651       646       637    none        1446      1802    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       646       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       646       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       646       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        651       646       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       646       646       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        648       648       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       647       648       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       651       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       646       646         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316948 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001262
n_activity=3103 dram_eff=0.01289
bk0: 2a 316895i bk1: 3a 316895i bk2: 2a 316895i bk3: 3a 316895i bk4: 18a 316821i bk5: 12a 316853i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143293
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142857 

BW Util details:
bwutil = 0.000126 
total_CMD = 316994 
util_bw = 40 
Wasted_Col = 616 
Wasted_Row = 0 
Idle = 316338 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316948 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123977
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316939 n_act=6 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001546
n_activity=3119 dram_eff=0.01571
bk0: 6a 316895i bk1: 5a 316892i bk2: 3a 316881i bk3: 9a 316857i bk4: 14a 316823i bk5: 12a 316853i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877551
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215569
Bank_Level_Parallism_Col = 1.213855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213855 

BW Util details:
bwutil = 0.000155 
total_CMD = 316994 
util_bw = 49 
Wasted_Col = 619 
Wasted_Row = 0 
Idle = 316326 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 168 
rwq = 0 
CCDLc_limit_alone = 168 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316939 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 49 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189278
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316950 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001199
n_activity=2759 dram_eff=0.01377
bk0: 2a 316895i bk1: 3a 316895i bk2: 4a 316881i bk3: 3a 316881i bk4: 13a 316830i bk5: 13a 316853i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.280467
Bank_Level_Parallism_Col = 1.278992
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.278992 

BW Util details:
bwutil = 0.000120 
total_CMD = 316994 
util_bw = 38 
Wasted_Col = 561 
Wasted_Row = 0 
Idle = 316395 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316950 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00146375
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316953 n_act=5 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001136
n_activity=2459 dram_eff=0.01464
bk0: 2a 316853i bk1: 5a 316887i bk2: 4a 316895i bk3: 0a 316994i bk4: 12a 316823i bk5: 13a 316853i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861111
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.346899
Bank_Level_Parallism_Col = 1.290448
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290448 

BW Util details:
bwutil = 0.000114 
total_CMD = 316994 
util_bw = 36 
Wasted_Col = 480 
Wasted_Row = 0 
Idle = 316478 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316953 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 36 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158363
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316944 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001388
n_activity=3219 dram_eff=0.01367
bk0: 8a 316864i bk1: 3a 316895i bk2: 3a 316895i bk3: 2a 316895i bk4: 15a 316830i bk5: 13a 316853i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.137830
Bank_Level_Parallism_Col = 1.137371
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137371 

BW Util details:
bwutil = 0.000139 
total_CMD = 316994 
util_bw = 44 
Wasted_Col = 638 
Wasted_Row = 0 
Idle = 316312 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316944 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126501
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316950 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001199
n_activity=3142 dram_eff=0.01209
bk0: 1a 316895i bk1: 3a 316895i bk2: 3a 316895i bk3: 4a 316881i bk4: 14a 316823i bk5: 13a 316853i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183801
Bank_Level_Parallism_Col = 1.181818
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181818 

BW Util details:
bwutil = 0.000120 
total_CMD = 316994 
util_bw = 38 
Wasted_Col = 604 
Wasted_Row = 0 
Idle = 316352 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316950 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00130602
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316946 n_act=6 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001325
n_activity=2864 dram_eff=0.01466
bk0: 4a 316879i bk1: 4a 316886i bk2: 4a 316881i bk3: 1a 316895i bk4: 16a 316821i bk5: 13a 316853i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171852
Bank_Level_Parallism_Col = 1.169896
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169896 

BW Util details:
bwutil = 0.000132 
total_CMD = 316994 
util_bw = 42 
Wasted_Col = 633 
Wasted_Row = 0 
Idle = 316319 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 153 
rwq = 0 
CCDLc_limit_alone = 153 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316946 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 42 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150161
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316945 n_act=6 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001356
n_activity=2789 dram_eff=0.01542
bk0: 3a 316867i bk1: 2a 316881i bk2: 3a 316895i bk3: 4a 316881i bk4: 14a 316823i bk5: 17a 316817i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.441026
Bank_Level_Parallism_Col = 1.390034
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.390034 

BW Util details:
bwutil = 0.000136 
total_CMD = 316994 
util_bw = 43 
Wasted_Col = 542 
Wasted_Row = 0 
Idle = 316409 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316945 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 43 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00160886
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316944 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001388
n_activity=3198 dram_eff=0.01376
bk0: 6a 316881i bk1: 6a 316895i bk2: 1a 316895i bk3: 3a 316881i bk4: 15a 316821i bk5: 13a 316853i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.138282
Bank_Level_Parallism_Col = 1.137830
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137830 

BW Util details:
bwutil = 0.000139 
total_CMD = 316994 
util_bw = 44 
Wasted_Col = 643 
Wasted_Row = 0 
Idle = 316307 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316944 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00177606
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316952 n_act=6 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001136
n_activity=2765 dram_eff=0.01302
bk0: 1a 316889i bk1: 4a 316853i bk2: 1a 316895i bk3: 2a 316881i bk4: 14a 316823i bk5: 14a 316853i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.279365
Bank_Level_Parallism_Col = 1.268371
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268371 

BW Util details:
bwutil = 0.000114 
total_CMD = 316994 
util_bw = 36 
Wasted_Col = 594 
Wasted_Row = 0 
Idle = 316364 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316952 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 36 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00219563
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316942 n_act=6 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001451
n_activity=3570 dram_eff=0.01289
bk0: 5a 316891i bk1: 3a 316895i bk2: 4a 316881i bk3: 6a 316895i bk4: 13a 316830i bk5: 15a 316853i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145210
Bank_Level_Parallism_Col = 1.144796
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144796 

BW Util details:
bwutil = 0.000145 
total_CMD = 316994 
util_bw = 46 
Wasted_Col = 622 
Wasted_Row = 0 
Idle = 316326 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316942 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 46 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142589
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316948 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001262
n_activity=2987 dram_eff=0.01339
bk0: 5a 316886i bk1: 4a 316880i bk2: 1a 316895i bk3: 2a 316895i bk4: 13a 316823i bk5: 15a 316853i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.130307
Bank_Level_Parallism_Col = 1.128130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128130 

BW Util details:
bwutil = 0.000126 
total_CMD = 316994 
util_bw = 40 
Wasted_Col = 643 
Wasted_Row = 0 
Idle = 316311 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316948 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013628
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316956 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001073
n_activity=2527 dram_eff=0.01345
bk0: 4a 316895i bk1: 1a 316895i bk2: 0a 316994i bk3: 0a 316994i bk4: 14a 316830i bk5: 15a 316853i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212190
Bank_Level_Parallism_Col = 1.211364
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.211364 

BW Util details:
bwutil = 0.000107 
total_CMD = 316994 
util_bw = 34 
Wasted_Col = 409 
Wasted_Row = 0 
Idle = 316551 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316956 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123977
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316950 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001199
n_activity=2876 dram_eff=0.01321
bk0: 2a 316895i bk1: 4a 316872i bk2: 4a 316881i bk3: 2a 316895i bk4: 12a 316823i bk5: 14a 316844i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.263158
Bank_Level_Parallism_Col = 1.224719
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.224719 

BW Util details:
bwutil = 0.000120 
total_CMD = 316994 
util_bw = 38 
Wasted_Col = 589 
Wasted_Row = 0 
Idle = 316367 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316950 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128709
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316945 n_act=5 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001388
n_activity=3294 dram_eff=0.01336
bk0: 3a 316895i bk1: 5a 316895i bk2: 0a 316994i bk3: 4a 316881i bk4: 15a 316830i bk5: 17a 316844i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886364
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163478
Bank_Level_Parallism_Col = 1.162872
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162872 

BW Util details:
bwutil = 0.000139 
total_CMD = 316994 
util_bw = 44 
Wasted_Col = 531 
Wasted_Row = 0 
Idle = 316419 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316945 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 44 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153631
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=316994 n_nop=316956 n_act=5 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001041
n_activity=2485 dram_eff=0.01328
bk0: 1a 316867i bk1: 1a 316895i bk2: 2a 316895i bk3: 0a 316994i bk4: 15a 316823i bk5: 14a 316844i bk6: 0a 316994i bk7: 0a 316994i bk8: 0a 316994i bk9: 0a 316994i bk10: 0a 316994i bk11: 0a 316994i bk12: 0a 316994i bk13: 0a 316994i bk14: 0a 316994i bk15: 0a 316994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848485
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331372
Bank_Level_Parallism_Col = 1.274162
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274162 

BW Util details:
bwutil = 0.000104 
total_CMD = 316994 
util_bw = 33 
Wasted_Col = 477 
Wasted_Row = 0 
Idle = 316484 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 316994 
n_nop = 316956 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 33 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119245

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78, Miss = 37, Miss_rate = 0.474, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 74, Miss = 28, Miss_rate = 0.378, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 27, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 79, Miss = 31, Miss_rate = 0.392, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 27, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 82, Miss = 28, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 71, Miss = 24, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 82, Miss = 32, Miss_rate = 0.390, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 32, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 74, Miss = 25, Miss_rate = 0.338, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 85, Miss = 35, Miss_rate = 0.412, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 65, Miss = 28, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 88, Miss = 37, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 81, Miss = 29, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 76, Miss = 29, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 73, Miss = 31, Miss_rate = 0.425, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 77, Miss = 26, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 71, Miss = 27, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 70, Miss = 32, Miss_rate = 0.457, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 78, Miss = 29, Miss_rate = 0.372, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 28, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 79, Miss = 27, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58, Miss = 23, Miss_rate = 0.397, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 121, Miss = 27, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 66, Miss = 21, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 90, Miss = 35, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 71, Miss = 33, Miss_rate = 0.465, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 66, Miss = 33, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 85, Miss = 27, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 70, Miss = 29, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2465
L2_total_cache_misses = 951
L2_total_cache_miss_rate = 0.3858
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 837
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 54335
Req_Network_injected_packets_per_cycle =       0.0454 
Req_Network_conflicts_per_cycle =       0.0024
Req_Network_conflicts_per_cycle_util =       0.0853
Req_Bank_Level_Parallism =       1.6048
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 54335
Reply_Network_injected_packets_per_cycle =        0.0454
Reply_Network_conflicts_per_cycle =        0.0011
Reply_Network_conflicts_per_cycle_util =       0.0392
Reply_Bank_Level_Parallism =       1.5822
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 24691 (inst/sec)
gpgpu_simulation_rate = 5433 (cycle/sec)
gpgpu_silicon_slowdown = 220872x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5205
gpu_sim_insn = 53912
gpu_ipc =      10.3577
gpu_tot_sim_cycle = 59540
gpu_tot_sim_insn = 300824
gpu_tot_ipc =       5.0525
gpu_tot_issued_cta = 48
gpu_occupancy = 29.9581% 
gpu_tot_occupancy = 10.6070% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1183
partiton_level_parallism_total  =       0.0517
partiton_level_parallism_util =       3.2941
partiton_level_parallism_util_total  =       1.7882
L2_BW  =       4.5446 GB/Sec
L2_BW_total  =       1.9871 GB/Sec
gpu_total_sim_rate=27347

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 279, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 178, Miss_rate = 0.488, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2624
	L1D_total_cache_miss_rate = 0.5463
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 775200
gpgpu_n_tot_w_icount = 24225
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5360	W0_Idle:276797	W0_Scoreboard:296410	W1:11155	W2:1396	W3:843	W4:315	W5:135	W6:45	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8591
single_issue_nums: WS0:7455	WS1:6257	WS2:5760	WS3:4753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 653 
max_icnt2mem_latency = 100 
maxmrqlatency = 21 
max_icnt2sh_latency = 6 
averagemflatency = 335 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:538 	8 	34 	22 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2202 	228 	651 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2867 	214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3005 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	28 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5418      6122      6112      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5414      5415      6128      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5423      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6132      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6141      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158         0      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 18.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 16.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 14.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 12.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 15.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 645/91 = 7.087912
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        639       634       637       634      1468      2211    none      none      none      none      none      none      none      none      none      none  
dram[1]:        632       632       640       634      1858      2109    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       635       636       636      1797      2101    none      none      none      none      none      none      none      none      none      none  
dram[3]:        652       633       633    none        2103      2007    none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634       634       637      1901      1867    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       634       635       635      1922      2042    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       633       637       647      1804      1760    none      none      none      none      none      none      none      none      none      none  
dram[7]:        636       643       634       636      1927      1723    none      none      none      none      none      none      none      none      none      none  
dram[8]:        634       632       646       641      1676      1939    none      none      none      none      none      none      none      none      none      none  
dram[9]:        648       646       646       645      1825      1844    none      none      none      none      none      none      none      none      none      none  
dram[10]:        633       634       636       631      1778      1780    none      none      none      none      none      none      none      none      none      none  
dram[11]:        634       636       648       637      1611      1779    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none        4853      1665    none      none      none      none      none      none      none      none      none      none  
dram[13]:        637       634       635       637      1907      2023    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         638      1628      1534    none      none      none      none      none      none      none      none      none      none  
dram[15]:        651       646       637    none        1684      2076    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       646       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       646       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       646       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        651       646       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       646       646       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        648       648       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       647       648       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       651       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       646       646         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347315 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001152
n_activity=3103 dram_eff=0.01289
bk0: 2a 347262i bk1: 3a 347262i bk2: 2a 347262i bk3: 3a 347262i bk4: 18a 347188i bk5: 12a 347220i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143293
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142857 

BW Util details:
bwutil = 0.000115 
total_CMD = 347361 
util_bw = 40 
Wasted_Col = 616 
Wasted_Row = 0 
Idle = 346705 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347315 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113139
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347306 n_act=6 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001411
n_activity=3119 dram_eff=0.01571
bk0: 6a 347262i bk1: 5a 347259i bk2: 3a 347248i bk3: 9a 347224i bk4: 14a 347190i bk5: 12a 347220i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877551
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215569
Bank_Level_Parallism_Col = 1.213855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213855 

BW Util details:
bwutil = 0.000141 
total_CMD = 347361 
util_bw = 49 
Wasted_Col = 619 
Wasted_Row = 0 
Idle = 346693 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 168 
rwq = 0 
CCDLc_limit_alone = 168 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347306 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 49 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00172731
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347317 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001094
n_activity=2759 dram_eff=0.01377
bk0: 2a 347262i bk1: 3a 347262i bk2: 4a 347248i bk3: 3a 347248i bk4: 13a 347197i bk5: 13a 347220i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.280467
Bank_Level_Parallism_Col = 1.278992
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.278992 

BW Util details:
bwutil = 0.000109 
total_CMD = 347361 
util_bw = 38 
Wasted_Col = 561 
Wasted_Row = 0 
Idle = 346762 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347317 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347320 n_act=5 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001036
n_activity=2459 dram_eff=0.01464
bk0: 2a 347220i bk1: 5a 347254i bk2: 4a 347262i bk3: 0a 347361i bk4: 12a 347190i bk5: 13a 347220i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861111
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.346899
Bank_Level_Parallism_Col = 1.290448
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290448 

BW Util details:
bwutil = 0.000104 
total_CMD = 347361 
util_bw = 36 
Wasted_Col = 480 
Wasted_Row = 0 
Idle = 346845 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347320 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 36 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00144518
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347311 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001267
n_activity=3219 dram_eff=0.01367
bk0: 8a 347231i bk1: 3a 347262i bk2: 3a 347262i bk3: 2a 347262i bk4: 15a 347197i bk5: 13a 347220i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.137830
Bank_Level_Parallism_Col = 1.137371
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137371 

BW Util details:
bwutil = 0.000127 
total_CMD = 347361 
util_bw = 44 
Wasted_Col = 638 
Wasted_Row = 0 
Idle = 346679 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347311 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115442
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347317 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001094
n_activity=3142 dram_eff=0.01209
bk0: 1a 347262i bk1: 3a 347262i bk2: 3a 347262i bk3: 4a 347248i bk4: 14a 347190i bk5: 13a 347220i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183801
Bank_Level_Parallism_Col = 1.181818
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181818 

BW Util details:
bwutil = 0.000109 
total_CMD = 347361 
util_bw = 38 
Wasted_Col = 604 
Wasted_Row = 0 
Idle = 346719 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347317 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119184
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347313 n_act=6 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001209
n_activity=2864 dram_eff=0.01466
bk0: 4a 347246i bk1: 4a 347253i bk2: 4a 347248i bk3: 1a 347262i bk4: 16a 347188i bk5: 13a 347220i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171852
Bank_Level_Parallism_Col = 1.169896
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169896 

BW Util details:
bwutil = 0.000121 
total_CMD = 347361 
util_bw = 42 
Wasted_Col = 633 
Wasted_Row = 0 
Idle = 346686 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 153 
rwq = 0 
CCDLc_limit_alone = 153 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347313 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 42 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00137033
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347312 n_act=6 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001238
n_activity=2789 dram_eff=0.01542
bk0: 3a 347234i bk1: 2a 347248i bk2: 3a 347262i bk3: 4a 347248i bk4: 14a 347190i bk5: 17a 347184i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.441026
Bank_Level_Parallism_Col = 1.390034
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.390034 

BW Util details:
bwutil = 0.000124 
total_CMD = 347361 
util_bw = 43 
Wasted_Col = 542 
Wasted_Row = 0 
Idle = 346776 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347312 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 43 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00146821
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347311 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001267
n_activity=3198 dram_eff=0.01376
bk0: 6a 347248i bk1: 6a 347262i bk2: 1a 347262i bk3: 3a 347248i bk4: 15a 347188i bk5: 13a 347220i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.138282
Bank_Level_Parallism_Col = 1.137830
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137830 

BW Util details:
bwutil = 0.000127 
total_CMD = 347361 
util_bw = 44 
Wasted_Col = 643 
Wasted_Row = 0 
Idle = 346674 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347311 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00162079
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347319 n_act=6 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001036
n_activity=2765 dram_eff=0.01302
bk0: 1a 347256i bk1: 4a 347220i bk2: 1a 347262i bk3: 2a 347248i bk4: 14a 347190i bk5: 14a 347220i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.279365
Bank_Level_Parallism_Col = 1.268371
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268371 

BW Util details:
bwutil = 0.000104 
total_CMD = 347361 
util_bw = 36 
Wasted_Col = 594 
Wasted_Row = 0 
Idle = 346731 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347319 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 36 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00200368
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347309 n_act=6 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001324
n_activity=3570 dram_eff=0.01289
bk0: 5a 347258i bk1: 3a 347262i bk2: 4a 347248i bk3: 6a 347262i bk4: 13a 347197i bk5: 15a 347220i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145210
Bank_Level_Parallism_Col = 1.144796
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144796 

BW Util details:
bwutil = 0.000132 
total_CMD = 347361 
util_bw = 46 
Wasted_Col = 622 
Wasted_Row = 0 
Idle = 346693 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347309 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 46 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00130124
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347315 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001152
n_activity=2987 dram_eff=0.01339
bk0: 5a 347253i bk1: 4a 347247i bk2: 1a 347262i bk3: 2a 347262i bk4: 13a 347190i bk5: 15a 347220i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.130307
Bank_Level_Parallism_Col = 1.128130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128130 

BW Util details:
bwutil = 0.000115 
total_CMD = 347361 
util_bw = 40 
Wasted_Col = 643 
Wasted_Row = 0 
Idle = 346678 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347315 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124366
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347323 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.788e-05
n_activity=2527 dram_eff=0.01345
bk0: 4a 347262i bk1: 1a 347262i bk2: 0a 347361i bk3: 0a 347361i bk4: 14a 347197i bk5: 15a 347220i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212190
Bank_Level_Parallism_Col = 1.211364
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.211364 

BW Util details:
bwutil = 0.000098 
total_CMD = 347361 
util_bw = 34 
Wasted_Col = 409 
Wasted_Row = 0 
Idle = 346918 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347323 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113139
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347317 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001094
n_activity=2876 dram_eff=0.01321
bk0: 2a 347262i bk1: 4a 347239i bk2: 4a 347248i bk3: 2a 347262i bk4: 12a 347190i bk5: 14a 347211i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.263158
Bank_Level_Parallism_Col = 1.224719
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.224719 

BW Util details:
bwutil = 0.000109 
total_CMD = 347361 
util_bw = 38 
Wasted_Col = 589 
Wasted_Row = 0 
Idle = 346734 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347317 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117457
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347312 n_act=5 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001267
n_activity=3294 dram_eff=0.01336
bk0: 3a 347262i bk1: 5a 347262i bk2: 0a 347361i bk3: 4a 347248i bk4: 15a 347197i bk5: 17a 347211i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886364
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163478
Bank_Level_Parallism_Col = 1.162872
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162872 

BW Util details:
bwutil = 0.000127 
total_CMD = 347361 
util_bw = 44 
Wasted_Col = 531 
Wasted_Row = 0 
Idle = 346786 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347312 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 44 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001402
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347361 n_nop=347323 n_act=5 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.5e-05
n_activity=2485 dram_eff=0.01328
bk0: 1a 347234i bk1: 1a 347262i bk2: 2a 347262i bk3: 0a 347361i bk4: 15a 347190i bk5: 14a 347211i bk6: 0a 347361i bk7: 0a 347361i bk8: 0a 347361i bk9: 0a 347361i bk10: 0a 347361i bk11: 0a 347361i bk12: 0a 347361i bk13: 0a 347361i bk14: 0a 347361i bk15: 0a 347361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848485
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331372
Bank_Level_Parallism_Col = 1.274162
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274162 

BW Util details:
bwutil = 0.000095 
total_CMD = 347361 
util_bw = 33 
Wasted_Col = 477 
Wasted_Row = 0 
Idle = 346851 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347361 
n_nop = 347323 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 33 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00108821

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 37, Miss_rate = 0.402, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 28, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 27, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 39, Miss_rate = 0.361, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95, Miss = 31, Miss_rate = 0.326, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 83, Miss = 27, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 28, Miss_rate = 0.286, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 87, Miss = 24, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 93, Miss = 35, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 98, Miss = 32, Miss_rate = 0.327, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 101, Miss = 32, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 90, Miss = 25, Miss_rate = 0.278, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 101, Miss = 35, Miss_rate = 0.347, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 79, Miss = 28, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 37, Miss_rate = 0.356, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 95, Miss = 29, Miss_rate = 0.305, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 29, Miss_rate = 0.315, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 87, Miss = 31, Miss_rate = 0.356, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 26, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 86, Miss = 27, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 32, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 94, Miss = 29, Miss_rate = 0.309, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 72, Miss = 28, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95, Miss = 27, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 74, Miss = 23, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 259, Miss = 27, Miss_rate = 0.104, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 80, Miss = 21, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 106, Miss = 35, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 87, Miss = 33, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 82, Miss = 33, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 101, Miss = 27, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 85, Miss = 29, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3081
L2_total_cache_misses = 951
L2_total_cache_miss_rate = 0.3087
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 59540
Req_Network_injected_packets_per_cycle =       0.0517 
Req_Network_conflicts_per_cycle =       0.0113
Req_Network_conflicts_per_cycle_util =       0.3918
Req_Bank_Level_Parallism =       1.7882
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0045
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 59540
Reply_Network_injected_packets_per_cycle =        0.0517
Reply_Network_conflicts_per_cycle =        0.0035
Reply_Network_conflicts_per_cycle_util =       0.1190
Reply_Bank_Level_Parallism =       1.7626
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 27347 (inst/sec)
gpgpu_simulation_rate = 5412 (cycle/sec)
gpgpu_silicon_slowdown = 221729x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 13439
gpu_sim_insn = 101823
gpu_ipc =       7.5767
gpu_tot_sim_cycle = 72979
gpu_tot_sim_insn = 402647
gpu_tot_ipc =       5.5173
gpu_tot_issued_cta = 56
gpu_occupancy = 23.8683% 
gpu_tot_occupancy = 14.6857% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4392
partiton_level_parallism_total  =       0.1231
partiton_level_parallism_util =       1.9562
partiton_level_parallism_util_total  =       1.8951
L2_BW  =      16.8641 GB/Sec
L2_BW_total  =       4.7267 GB/Sec
gpu_total_sim_rate=28760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 279, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 178, Miss_rate = 0.488, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 544, Miss_rate = 0.336, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2064, Miss = 624, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 13
	L1D_cache_core[12]: Access = 1606, Miss = 536, Miss_rate = 0.334, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 17, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 582, Miss_rate = 0.317, Pending_hits = 12, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1549, Miss = 529, Miss_rate = 0.342, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 661, Miss_rate = 0.301, Pending_hits = 13, Reservation_fails = 11
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 6989
	L1D_total_cache_miss_rate = 0.3721
	L1D_total_cache_pending_hits = 111
	L1D_total_cache_reservation_fails = 33
	L1D_cache_data_port_util = 0.054
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 106
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 33
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 1728448
gpgpu_n_tot_w_icount = 54014
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8645	W0_Idle:313109	W0_Scoreboard:495285	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:293	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:9877
single_issue_nums: WS0:14949	WS1:13310	WS2:13350	WS3:12405	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 668 
max_icnt2mem_latency = 100 
maxmrqlatency = 21 
max_icnt2sh_latency = 20 
averagemflatency = 312 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:1521 	37 	62 	36 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7040 	228 	1715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8759 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8586 	330 	62 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	39 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5418      6122      6112      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5414      5415      6128      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5423      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6132      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6132      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6141      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6135      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6139      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 24.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 19.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 20.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 22.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 23.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 21.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 22.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 23.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 22.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 21.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 19.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 17.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 20.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 20.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 23.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 21.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1704/96 = 17.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        648       636       635       633      2757      2923    none      none      none      none      none      none      none      none      none      none  
dram[1]:        666       637       633       633      3341      2995    none      none      none      none      none      none      none      none      none      none  
dram[2]:        648       658       661       635      3305      3165    none      none      none      none      none      none      none      none      none      none  
dram[3]:        637       633       633       637      2929      3867    none      none      none      none      none      none      none      none      none      none  
dram[4]:        666       635       631       632      3063      2629    none      none      none      none      none      none      none      none      none      none  
dram[5]:        639       635       632       632      3013      3172    none      none      none      none      none      none      none      none      none      none  
dram[6]:        638       646       632       634      3064      2701    none      none      none      none      none      none      none      none      none      none  
dram[7]:        636       635       632       644      2911      2736    none      none      none      none      none      none      none      none      none      none  
dram[8]:        652       649       633       676      2989      3695    none      none      none      none      none      none      none      none      none      none  
dram[9]:        658       642       634       634      3008      3383    none      none      none      none      none      none      none      none      none      none  
dram[10]:        635       654       649       630      3210      3280    none      none      none      none      none      none      none      none      none      none  
dram[11]:        636       650       631       631      3426      3278    none      none      none      none      none      none      none      none      none      none  
dram[12]:        652       637       639       637      5453      3389    none      none      none      none      none      none      none      none      none      none  
dram[13]:        638       637       658       633      3163      3248    none      none      none      none      none      none      none      none      none      none  
dram[14]:        638       637       636       634      2649      3368    none      none      none      none      none      none      none      none      none      none  
dram[15]:        637       654       657       636      3296      2805    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       663       651       657       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        650       658       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        654       655       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       646       646       652       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       653       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        653       650       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        658       653       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        652       646       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       657       646       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        661       657       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        655       662       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        652       651       648       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        650       646       668       658       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        663       655       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        652       652       649       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       655       646       659       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425629 n_act=6 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003077
n_activity=6638 dram_eff=0.01973
bk0: 21a 425575i bk1: 21a 425583i bk2: 17a 425645i bk3: 23a 425630i bk4: 24a 425593i bk5: 25a 425556i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954198
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163618
Bank_Level_Parallism_Col = 1.163432
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163432 

BW Util details:
bwutil = 0.000308 
total_CMD = 425766 
util_bw = 131 
Wasted_Col = 853 
Wasted_Row = 0 
Idle = 424782 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 406 
rwq = 0 
CCDLc_limit_alone = 406 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425629 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 131 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00112503
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425655 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002466
n_activity=5259 dram_eff=0.01997
bk0: 14a 425667i bk1: 19a 425601i bk2: 15a 425616i bk3: 16a 425621i bk4: 19a 425586i bk5: 22a 425587i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174512
Bank_Level_Parallism_Col = 1.173010
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.173010 

BW Util details:
bwutil = 0.000247 
total_CMD = 425766 
util_bw = 105 
Wasted_Col = 766 
Wasted_Row = 0 
Idle = 424895 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 318 
rwq = 0 
CCDLc_limit_alone = 318 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425655 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00141862
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425653 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002513
n_activity=5034 dram_eff=0.02126
bk0: 20a 425586i bk1: 23a 425508i bk2: 16a 425612i bk3: 6a 425653i bk4: 20a 425592i bk5: 22a 425589i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.286504
Bank_Level_Parallism_Col = 1.285556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285556 

BW Util details:
bwutil = 0.000251 
total_CMD = 425766 
util_bw = 107 
Wasted_Col = 797 
Wasted_Row = 0 
Idle = 424862 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425653 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143271
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425648 n_act=6 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002631
n_activity=5459 dram_eff=0.02052
bk0: 15a 425564i bk1: 23a 425613i bk2: 14a 425635i bk3: 21a 425546i bk4: 22a 425526i bk5: 17a 425615i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946429
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265969
Bank_Level_Parallism_Col = 1.235542
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.235542 

BW Util details:
bwutil = 0.000263 
total_CMD = 425766 
util_bw = 112 
Wasted_Col = 843 
Wasted_Row = 0 
Idle = 424811 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425648 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 112 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000277 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00205512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425653 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002513
n_activity=5746 dram_eff=0.01862
bk0: 14a 425634i bk1: 24a 425585i bk2: 11a 425667i bk3: 12a 425639i bk4: 23a 425556i bk5: 23a 425607i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108079
Bank_Level_Parallism_Col = 1.107574
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107574 

BW Util details:
bwutil = 0.000251 
total_CMD = 425766 
util_bw = 107 
Wasted_Col = 809 
Wasted_Row = 0 
Idle = 424850 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 309 
rwq = 0 
CCDLc_limit_alone = 309 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425653 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00114382
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425655 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002466
n_activity=5484 dram_eff=0.01915
bk0: 20a 425529i bk1: 15a 425583i bk2: 16a 425664i bk3: 12a 425644i bk4: 21a 425577i bk5: 21a 425598i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219405
Bank_Level_Parallism_Col = 1.218162
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.218162 

BW Util details:
bwutil = 0.000247 
total_CMD = 425766 
util_bw = 105 
Wasted_Col = 802 
Wasted_Row = 0 
Idle = 424859 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 394 
rwq = 0 
CCDLc_limit_alone = 394 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425655 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00186253
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425650 n_act=6 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002584
n_activity=5579 dram_eff=0.01972
bk0: 19a 425573i bk1: 21a 425632i bk2: 16a 425638i bk3: 9a 425667i bk4: 22a 425570i bk5: 23a 425563i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945455
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156692
Bank_Level_Parallism_Col = 1.155191
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155191 

BW Util details:
bwutil = 0.000258 
total_CMD = 425766 
util_bw = 110 
Wasted_Col = 809 
Wasted_Row = 0 
Idle = 424847 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 349 
rwq = 0 
CCDLc_limit_alone = 349 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425650 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 110 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133407
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425643 n_act=6 n_pre=0 n_ref_event=0 n_req=117 n_rd=117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002748
n_activity=5567 dram_eff=0.02102
bk0: 20a 425557i bk1: 21a 425536i bk2: 10a 425655i bk3: 19a 425649i bk4: 23a 425559i bk5: 24a 425542i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.394948
Bank_Level_Parallism_Col = 1.360599
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.360599 

BW Util details:
bwutil = 0.000275 
total_CMD = 425766 
util_bw = 117 
Wasted_Col = 754 
Wasted_Row = 0 
Idle = 424895 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 460 
rwq = 0 
CCDLc_limit_alone = 460 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425643 
Read = 117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 117 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00177327
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425664 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002255
n_activity=5523 dram_eff=0.01738
bk0: 15a 425639i bk1: 22a 425599i bk2: 8a 425658i bk3: 11a 425653i bk4: 22a 425569i bk5: 18a 425607i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.130994
Bank_Level_Parallism_Col = 1.130588
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.130588 

BW Util details:
bwutil = 0.000225 
total_CMD = 425766 
util_bw = 96 
Wasted_Col = 759 
Wasted_Row = 0 
Idle = 424911 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 273 
rwq = 0 
CCDLc_limit_alone = 273 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425664 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00136225
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425668 n_act=6 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002161
n_activity=4818 dram_eff=0.0191
bk0: 12a 425650i bk1: 20a 425516i bk2: 7a 425639i bk3: 12a 425611i bk4: 21a 425577i bk5: 20a 425608i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934783
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219977
Bank_Level_Parallism_Col = 1.211950
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.211950 

BW Util details:
bwutil = 0.000216 
total_CMD = 425766 
util_bw = 92 
Wasted_Col = 799 
Wasted_Row = 0 
Idle = 424875 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 388 
rwq = 0 
CCDLc_limit_alone = 388 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425668 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 92 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00178502
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425660 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002349
n_activity=5803 dram_eff=0.01723
bk0: 16a 425654i bk1: 17a 425606i bk2: 14a 425639i bk3: 14a 425667i bk4: 19a 425584i bk5: 20a 425616i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.117788
Bank_Level_Parallism_Col = 1.117291
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.117291 

BW Util details:
bwutil = 0.000235 
total_CMD = 425766 
util_bw = 100 
Wasted_Col = 732 
Wasted_Row = 0 
Idle = 424934 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425660 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106631
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425647 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002654
n_activity=5700 dram_eff=0.01982
bk0: 23a 425546i bk1: 17a 425625i bk2: 16a 425611i bk3: 20a 425624i bk4: 17a 425586i bk5: 20a 425601i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122736
Bank_Level_Parallism_Col = 1.121212
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121212 

BW Util details:
bwutil = 0.000265 
total_CMD = 425766 
util_bw = 113 
Wasted_Col = 881 
Wasted_Row = 0 
Idle = 424772 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425647 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000279 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00132937
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425660 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002349
n_activity=5556 dram_eff=0.018
bk0: 14a 425663i bk1: 14a 425594i bk2: 17a 425588i bk3: 16a 425593i bk4: 20a 425602i bk5: 19a 425625i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.305063
Bank_Level_Parallism_Col = 1.274809
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274809 

BW Util details:
bwutil = 0.000235 
total_CMD = 425766 
util_bw = 100 
Wasted_Col = 690 
Wasted_Row = 0 
Idle = 424976 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 306 
rwq = 0 
CCDLc_limit_alone = 306 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425660 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00245675
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425660 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002349
n_activity=4964 dram_eff=0.02015
bk0: 19a 425585i bk1: 16a 425597i bk2: 9a 425653i bk3: 15a 425618i bk4: 20a 425504i bk5: 21a 425613i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219935
Bank_Level_Parallism_Col = 1.193689
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193689 

BW Util details:
bwutil = 0.000235 
total_CMD = 425766 
util_bw = 100 
Wasted_Col = 823 
Wasted_Row = 0 
Idle = 424843 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 399 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425660 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014562
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425647 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002654
n_activity=5774 dram_eff=0.01957
bk0: 20a 425601i bk1: 17a 425617i bk2: 16a 425575i bk3: 16a 425606i bk4: 23a 425555i bk5: 21a 425607i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142289
Bank_Level_Parallism_Col = 1.142000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142000 

BW Util details:
bwutil = 0.000265 
total_CMD = 425766 
util_bw = 113 
Wasted_Col = 892 
Wasted_Row = 0 
Idle = 424761 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 427 
rwq = 0 
CCDLc_limit_alone = 427 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425647 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000279 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00181555
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=425766 n_nop=425664 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002255
n_activity=5074 dram_eff=0.01892
bk0: 14a 425600i bk1: 15a 425632i bk2: 9a 425667i bk3: 12a 425615i bk4: 21a 425576i bk5: 25a 425561i bk6: 0a 425766i bk7: 0a 425766i bk8: 0a 425766i bk9: 0a 425766i bk10: 0a 425766i bk11: 0a 425766i bk12: 0a 425766i bk13: 0a 425766i bk14: 0a 425766i bk15: 0a 425766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.240763
Bank_Level_Parallism_Col = 1.205988
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.205988 

BW Util details:
bwutil = 0.000225 
total_CMD = 425766 
util_bw = 96 
Wasted_Col = 743 
Wasted_Row = 0 
Idle = 424927 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 319 
rwq = 0 
CCDLc_limit_alone = 319 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 425766 
n_nop = 425664 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138339

========= L2 cache stats =========
L2_cache_bank[0]: Access = 307, Miss = 92, Miss_rate = 0.300, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 283, Miss = 71, Miss_rate = 0.251, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 68, Miss_rate = 0.247, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 69, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 290, Miss = 74, Miss_rate = 0.255, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 278, Miss = 67, Miss_rate = 0.241, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 74, Miss_rate = 0.264, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 279, Miss = 71, Miss_rate = 0.254, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 274, Miss = 67, Miss_rate = 0.245, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 266, Miss = 73, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 277, Miss = 74, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 266, Miss = 64, Miss_rate = 0.241, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 72, Miss_rate = 0.265, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 265, Miss = 70, Miss_rate = 0.264, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 273, Miss = 74, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 283, Miss = 75, Miss_rate = 0.265, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 270, Miss = 61, Miss_rate = 0.226, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 281, Miss = 67, Miss_rate = 0.238, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 262, Miss = 62, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 273, Miss = 62, Miss_rate = 0.227, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 266, Miss = 70, Miss_rate = 0.263, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 266, Miss = 62, Miss_rate = 0.233, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 271, Miss = 75, Miss_rate = 0.277, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 270, Miss = 71, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 270, Miss = 68, Miss_rate = 0.252, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 446, Miss = 64, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 249, Miss = 60, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 301, Miss = 72, Miss_rate = 0.239, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 265, Miss = 73, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 291, Miss = 65, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 276, Miss = 64, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 8983
L2_total_cache_misses = 2223
L2_total_cache_miss_rate = 0.2475
L2_total_cache_pending_hits = 44
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 72979
Req_Network_injected_packets_per_cycle =       0.1231 
Req_Network_conflicts_per_cycle =       0.0117
Req_Network_conflicts_per_cycle_util =       0.1808
Req_Bank_Level_Parallism =       1.8951
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0040
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0038

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 72979
Reply_Network_injected_packets_per_cycle =        0.1231
Reply_Network_conflicts_per_cycle =        0.0181
Reply_Network_conflicts_per_cycle_util =       0.2715
Reply_Bank_Level_Parallism =       1.8503
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0032
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 28760 (inst/sec)
gpgpu_simulation_rate = 5212 (cycle/sec)
gpgpu_silicon_slowdown = 230237x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5199
gpu_sim_insn = 69536
gpu_ipc =      13.3749
gpu_tot_sim_cycle = 78178
gpu_tot_sim_insn = 472183
gpu_tot_ipc =       6.0398
gpu_tot_issued_cta = 64
gpu_occupancy = 30.5657% 
gpu_tot_occupancy = 15.0719% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1231
partiton_level_parallism_total  =       0.1231
partiton_level_parallism_util =       3.2990
partiton_level_parallism_util_total  =       1.9503
L2_BW  =       4.7271 GB/Sec
L2_BW_total  =       4.7267 GB/Sec
gpu_total_sim_rate=33727

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 279, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 178, Miss_rate = 0.488, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 544, Miss_rate = 0.336, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2064, Miss = 624, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 13
	L1D_cache_core[12]: Access = 1606, Miss = 536, Miss_rate = 0.334, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 17, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 582, Miss_rate = 0.317, Pending_hits = 12, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1549, Miss = 529, Miss_rate = 0.342, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 661, Miss_rate = 0.301, Pending_hits = 13, Reservation_fails = 11
	L1D_cache_core[18]: Access = 169, Miss = 101, Miss_rate = 0.598, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 94, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 115, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 109, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 7381
	L1D_total_cache_miss_rate = 0.3800
	L1D_total_cache_pending_hits = 111
	L1D_total_cache_reservation_fails = 33
	L1D_cache_data_port_util = 0.054
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 106
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 33
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 1843136
gpgpu_n_tot_w_icount = 57598
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9957	W0_Idle:322291	W0_Scoreboard:503007	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:308	W7:90	W8:150	W9:240	W10:255	W11:210	W12:315	W13:255	W14:211	W15:93	W16:32	W17:51	W18:29	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11285
single_issue_nums: WS0:15845	WS1:14206	WS2:14246	WS3:13301	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 668 
max_icnt2mem_latency = 106 
maxmrqlatency = 21 
max_icnt2sh_latency = 20 
averagemflatency = 311 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:1521 	37 	62 	36 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7493 	415 	1715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9222 	401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9169 	387 	62 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	40 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5418      6122      6112      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5414      5415      6128      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5423      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6132      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6132      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6141      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6135      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6139      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 24.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 19.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 20.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 22.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 23.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 21.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 22.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 23.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 22.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 21.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 19.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 17.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 20.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 20.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 23.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 21.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1704/96 = 17.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        648       636       635       633      2920      3085    none      none      none      none      none      none      none      none      none      none  
dram[1]:        666       637       633       633      3540      3168    none      none      none      none      none      none      none      none      none      none  
dram[2]:        648       658       661       635      3500      3351    none      none      none      none      none      none      none      none      none      none  
dram[3]:        637       633       633       637      3102      4089    none      none      none      none      none      none      none      none      none      none  
dram[4]:        666       635       631       632      3236      2809    none      none      none      none      none      none      none      none      none      none  
dram[5]:        639       635       632       632      3197      3353    none      none      none      none      none      none      none      none      none      none  
dram[6]:        638       646       632       634      3243      2878    none      none      none      none      none      none      none      none      none      none  
dram[7]:        636       635       632       644      3076      2893    none      none      none      none      none      none      none      none      none      none  
dram[8]:        652       649       633       676      3167      3919    none      none      none      none      none      none      none      none      none      none  
dram[9]:        658       642       634       634      3188      3575    none      none      none      none      none      none      none      none      none      none  
dram[10]:        635       654       649       630      3419      3484    none      none      none      none      none      none      none      none      none      none  
dram[11]:        636       650       631       631      3648      3468    none      none      none      none      none      none      none      none      none      none  
dram[12]:        652       637       639       637      7290      3619    none      none      none      none      none      none      none      none      none      none  
dram[13]:        638       637       658       633      3354      3431    none      none      none      none      none      none      none      none      none      none  
dram[14]:        638       637       636       634      2826      3578    none      none      none      none      none      none      none      none      none      none  
dram[15]:        637       654       657       636      3475      2960    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       663       651       657       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        650       658       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        654       655       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       646       646       652       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       653       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        653       650       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        658       653       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        652       646       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       657       646       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        661       657       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        655       662       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        652       651       648       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        650       646       668       658       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        663       655       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        652       652       649       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       655       646       659       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455961 n_act=6 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002872
n_activity=6638 dram_eff=0.01973
bk0: 21a 455907i bk1: 21a 455915i bk2: 17a 455977i bk3: 23a 455962i bk4: 24a 455925i bk5: 25a 455888i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954198
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163618
Bank_Level_Parallism_Col = 1.163432
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163432 

BW Util details:
bwutil = 0.000287 
total_CMD = 456098 
util_bw = 131 
Wasted_Col = 853 
Wasted_Row = 0 
Idle = 455114 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 406 
rwq = 0 
CCDLc_limit_alone = 406 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455961 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 131 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00105021
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455987 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002302
n_activity=5259 dram_eff=0.01997
bk0: 14a 455999i bk1: 19a 455933i bk2: 15a 455948i bk3: 16a 455953i bk4: 19a 455918i bk5: 22a 455919i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174512
Bank_Level_Parallism_Col = 1.173010
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.173010 

BW Util details:
bwutil = 0.000230 
total_CMD = 456098 
util_bw = 105 
Wasted_Col = 766 
Wasted_Row = 0 
Idle = 455227 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 318 
rwq = 0 
CCDLc_limit_alone = 318 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455987 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00132428
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455985 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002346
n_activity=5034 dram_eff=0.02126
bk0: 20a 455918i bk1: 23a 455840i bk2: 16a 455944i bk3: 6a 455985i bk4: 20a 455924i bk5: 22a 455921i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.286504
Bank_Level_Parallism_Col = 1.285556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285556 

BW Util details:
bwutil = 0.000235 
total_CMD = 456098 
util_bw = 107 
Wasted_Col = 797 
Wasted_Row = 0 
Idle = 455194 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455985 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133743
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455980 n_act=6 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002456
n_activity=5459 dram_eff=0.02052
bk0: 15a 455896i bk1: 23a 455945i bk2: 14a 455967i bk3: 21a 455878i bk4: 22a 455858i bk5: 17a 455947i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946429
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265969
Bank_Level_Parallism_Col = 1.235542
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.235542 

BW Util details:
bwutil = 0.000246 
total_CMD = 456098 
util_bw = 112 
Wasted_Col = 843 
Wasted_Row = 0 
Idle = 455143 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455980 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 112 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00191845
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455985 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002346
n_activity=5746 dram_eff=0.01862
bk0: 14a 455966i bk1: 24a 455917i bk2: 11a 455999i bk3: 12a 455971i bk4: 23a 455888i bk5: 23a 455939i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108079
Bank_Level_Parallism_Col = 1.107574
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107574 

BW Util details:
bwutil = 0.000235 
total_CMD = 456098 
util_bw = 107 
Wasted_Col = 809 
Wasted_Row = 0 
Idle = 455182 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 309 
rwq = 0 
CCDLc_limit_alone = 309 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455985 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106775
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455987 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002302
n_activity=5484 dram_eff=0.01915
bk0: 20a 455861i bk1: 15a 455915i bk2: 16a 455996i bk3: 12a 455976i bk4: 21a 455909i bk5: 21a 455930i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219405
Bank_Level_Parallism_Col = 1.218162
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.218162 

BW Util details:
bwutil = 0.000230 
total_CMD = 456098 
util_bw = 105 
Wasted_Col = 802 
Wasted_Row = 0 
Idle = 455191 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 394 
rwq = 0 
CCDLc_limit_alone = 394 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455987 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00173866
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455982 n_act=6 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002412
n_activity=5579 dram_eff=0.01972
bk0: 19a 455905i bk1: 21a 455964i bk2: 16a 455970i bk3: 9a 455999i bk4: 22a 455902i bk5: 23a 455895i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945455
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156692
Bank_Level_Parallism_Col = 1.155191
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155191 

BW Util details:
bwutil = 0.000241 
total_CMD = 456098 
util_bw = 110 
Wasted_Col = 809 
Wasted_Row = 0 
Idle = 455179 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 349 
rwq = 0 
CCDLc_limit_alone = 349 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455982 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 110 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000254 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124535
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455975 n_act=6 n_pre=0 n_ref_event=0 n_req=117 n_rd=117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002565
n_activity=5567 dram_eff=0.02102
bk0: 20a 455889i bk1: 21a 455868i bk2: 10a 455987i bk3: 19a 455981i bk4: 23a 455891i bk5: 24a 455874i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.394948
Bank_Level_Parallism_Col = 1.360599
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.360599 

BW Util details:
bwutil = 0.000257 
total_CMD = 456098 
util_bw = 117 
Wasted_Col = 754 
Wasted_Row = 0 
Idle = 455227 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 460 
rwq = 0 
CCDLc_limit_alone = 460 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455975 
Read = 117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 117 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00165535
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455996 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002105
n_activity=5523 dram_eff=0.01738
bk0: 15a 455971i bk1: 22a 455931i bk2: 8a 455990i bk3: 11a 455985i bk4: 22a 455901i bk5: 18a 455939i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.130994
Bank_Level_Parallism_Col = 1.130588
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.130588 

BW Util details:
bwutil = 0.000210 
total_CMD = 456098 
util_bw = 96 
Wasted_Col = 759 
Wasted_Row = 0 
Idle = 455243 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 273 
rwq = 0 
CCDLc_limit_alone = 273 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455996 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127166
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=456000 n_act=6 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002017
n_activity=4818 dram_eff=0.0191
bk0: 12a 455982i bk1: 20a 455848i bk2: 7a 455971i bk3: 12a 455943i bk4: 21a 455909i bk5: 20a 455940i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934783
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219977
Bank_Level_Parallism_Col = 1.211950
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.211950 

BW Util details:
bwutil = 0.000202 
total_CMD = 456098 
util_bw = 92 
Wasted_Col = 799 
Wasted_Row = 0 
Idle = 455207 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 388 
rwq = 0 
CCDLc_limit_alone = 388 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 456000 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 92 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00166631
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455992 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002193
n_activity=5803 dram_eff=0.01723
bk0: 16a 455986i bk1: 17a 455938i bk2: 14a 455971i bk3: 14a 455999i bk4: 19a 455916i bk5: 20a 455948i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.117788
Bank_Level_Parallism_Col = 1.117291
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.117291 

BW Util details:
bwutil = 0.000219 
total_CMD = 456098 
util_bw = 100 
Wasted_Col = 732 
Wasted_Row = 0 
Idle = 455266 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455992 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0009954
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455979 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002478
n_activity=5700 dram_eff=0.01982
bk0: 23a 455878i bk1: 17a 455957i bk2: 16a 455943i bk3: 20a 455956i bk4: 17a 455918i bk5: 20a 455933i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122736
Bank_Level_Parallism_Col = 1.121212
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121212 

BW Util details:
bwutil = 0.000248 
total_CMD = 456098 
util_bw = 113 
Wasted_Col = 881 
Wasted_Row = 0 
Idle = 455104 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455979 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124096
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455992 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002193
n_activity=5556 dram_eff=0.018
bk0: 14a 455995i bk1: 14a 455926i bk2: 17a 455920i bk3: 16a 455925i bk4: 20a 455934i bk5: 19a 455957i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.305063
Bank_Level_Parallism_Col = 1.274809
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274809 

BW Util details:
bwutil = 0.000219 
total_CMD = 456098 
util_bw = 100 
Wasted_Col = 690 
Wasted_Row = 0 
Idle = 455308 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 306 
rwq = 0 
CCDLc_limit_alone = 306 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455992 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00229337
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455992 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002193
n_activity=4964 dram_eff=0.02015
bk0: 19a 455917i bk1: 16a 455929i bk2: 9a 455985i bk3: 15a 455950i bk4: 20a 455836i bk5: 21a 455945i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219935
Bank_Level_Parallism_Col = 1.193689
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193689 

BW Util details:
bwutil = 0.000219 
total_CMD = 456098 
util_bw = 100 
Wasted_Col = 823 
Wasted_Row = 0 
Idle = 455175 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 399 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455992 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135936
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455979 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002478
n_activity=5774 dram_eff=0.01957
bk0: 20a 455933i bk1: 17a 455949i bk2: 16a 455907i bk3: 16a 455938i bk4: 23a 455887i bk5: 21a 455939i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142289
Bank_Level_Parallism_Col = 1.142000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142000 

BW Util details:
bwutil = 0.000248 
total_CMD = 456098 
util_bw = 113 
Wasted_Col = 892 
Wasted_Row = 0 
Idle = 455093 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 427 
rwq = 0 
CCDLc_limit_alone = 427 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455979 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00169481
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456098 n_nop=455996 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002105
n_activity=5074 dram_eff=0.01892
bk0: 14a 455932i bk1: 15a 455964i bk2: 9a 455999i bk3: 12a 455947i bk4: 21a 455908i bk5: 25a 455893i bk6: 0a 456098i bk7: 0a 456098i bk8: 0a 456098i bk9: 0a 456098i bk10: 0a 456098i bk11: 0a 456098i bk12: 0a 456098i bk13: 0a 456098i bk14: 0a 456098i bk15: 0a 456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.240763
Bank_Level_Parallism_Col = 1.205988
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.205988 

BW Util details:
bwutil = 0.000210 
total_CMD = 456098 
util_bw = 96 
Wasted_Col = 743 
Wasted_Row = 0 
Idle = 455259 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 319 
rwq = 0 
CCDLc_limit_alone = 319 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456098 
n_nop = 455996 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00129139

========= L2 cache stats =========
L2_cache_bank[0]: Access = 323, Miss = 92, Miss_rate = 0.285, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 299, Miss = 71, Miss_rate = 0.237, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 291, Miss = 68, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 69, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 306, Miss = 74, Miss_rate = 0.242, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 294, Miss = 67, Miss_rate = 0.228, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 74, Miss_rate = 0.250, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 295, Miss = 71, Miss_rate = 0.241, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 290, Miss = 67, Miss_rate = 0.231, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 73, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 293, Miss = 74, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 282, Miss = 64, Miss_rate = 0.227, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 281, Miss = 70, Miss_rate = 0.249, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 289, Miss = 74, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 299, Miss = 75, Miss_rate = 0.251, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 286, Miss = 61, Miss_rate = 0.213, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 67, Miss_rate = 0.226, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 278, Miss = 62, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 289, Miss = 62, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 282, Miss = 70, Miss_rate = 0.248, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 282, Miss = 62, Miss_rate = 0.220, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 75, Miss_rate = 0.261, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 286, Miss = 71, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 286, Miss = 68, Miss_rate = 0.238, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 590, Miss = 64, Miss_rate = 0.108, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 265, Miss = 60, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 317, Miss = 72, Miss_rate = 0.227, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 281, Miss = 73, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 302, Miss = 72, Miss_rate = 0.238, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 307, Miss = 65, Miss_rate = 0.212, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 292, Miss = 64, Miss_rate = 0.219, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 9623
L2_total_cache_misses = 2223
L2_total_cache_miss_rate = 0.2310
L2_total_cache_pending_hits = 44
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 78178
Req_Network_injected_packets_per_cycle =       0.1231 
Req_Network_conflicts_per_cycle =       0.0179
Req_Network_conflicts_per_cycle_util =       0.2829
Req_Bank_Level_Parallism =       1.9503
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0066
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0038

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 78178
Reply_Network_injected_packets_per_cycle =        0.1231
Reply_Network_conflicts_per_cycle =        0.0188
Reply_Network_conflicts_per_cycle_util =       0.2908
Reply_Bank_Level_Parallism =       1.9052
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0032
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 33727 (inst/sec)
gpgpu_simulation_rate = 5584 (cycle/sec)
gpgpu_silicon_slowdown = 214899x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 14052
gpu_sim_insn = 248289
gpu_ipc =      17.6693
gpu_tot_sim_cycle = 92230
gpu_tot_sim_insn = 720472
gpu_tot_ipc =       7.8117
gpu_tot_issued_cta = 72
gpu_occupancy = 27.1686% 
gpu_tot_occupancy = 18.0291% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9811
partiton_level_parallism_total  =       0.2538
partiton_level_parallism_util =       2.5679
partiton_level_parallism_util_total  =       2.2722
L2_BW  =      37.6758 GB/Sec
L2_BW_total  =       9.7468 GB/Sec
gpu_total_sim_rate=40026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 279, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 178, Miss_rate = 0.488, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 544, Miss_rate = 0.336, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2064, Miss = 624, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 13
	L1D_cache_core[12]: Access = 1606, Miss = 536, Miss_rate = 0.334, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 17, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 582, Miss_rate = 0.317, Pending_hits = 12, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1549, Miss = 529, Miss_rate = 0.342, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 661, Miss_rate = 0.301, Pending_hits = 13, Reservation_fails = 11
	L1D_cache_core[18]: Access = 169, Miss = 101, Miss_rate = 0.598, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 94, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 115, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 109, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1034, Miss_rate = 0.187, Pending_hits = 68, Reservation_fails = 344
	L1D_cache_core[27]: Access = 5089, Miss = 1019, Miss_rate = 0.200, Pending_hits = 72, Reservation_fails = 319
	L1D_cache_core[28]: Access = 5582, Miss = 1064, Miss_rate = 0.191, Pending_hits = 73, Reservation_fails = 333
	L1D_cache_core[29]: Access = 4856, Miss = 985, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 269
	L1D_cache_core[30]: Access = 5031, Miss = 1019, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 352
	L1D_cache_core[31]: Access = 5058, Miss = 998, Miss_rate = 0.197, Pending_hits = 76, Reservation_fails = 269
	L1D_cache_core[32]: Access = 4856, Miss = 1050, Miss_rate = 0.216, Pending_hits = 81, Reservation_fails = 262
	L1D_cache_core[33]: Access = 5245, Miss = 1167, Miss_rate = 0.222, Pending_hits = 84, Reservation_fails = 288
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 15232
	L1D_total_cache_miss_rate = 0.2549
	L1D_total_cache_pending_hits = 721
	L1D_total_cache_reservation_fails = 2469
	L1D_cache_data_port_util = 0.149
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 693
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2429
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 3112832
gpgpu_n_tot_w_icount = 97276
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17610	W0_Idle:345940	W0_Scoreboard:722200	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1920	W11:1576	W12:1964	W13:1422	W14:1024	W15:504	W16:142	W17:219	W18:83	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:12565
single_issue_nums: WS0:25665	WS1:23871	WS2:23987	WS3:23753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 739 
max_icnt2mem_latency = 148 
maxmrqlatency = 21 
max_icnt2sh_latency = 28 
averagemflatency = 310 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:3871 	105 	87 	36 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18544 	708 	4158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21841 	1439 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21243 	1930 	217 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	49 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5418      6122      6112      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5414      5415      6128      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5423      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6132      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6132      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6141      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6135      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6139      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4147/96 = 43.197918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        735       734       685       677      5433      5408    none      none      none      none      none      none      none      none      none      none  
dram[1]:        701       705       686       681      5406      5443    none      none      none      none      none      none      none      none      none      none  
dram[2]:        740       745       684       674      5608      5579    none      none      none      none      none      none      none      none      none      none  
dram[3]:        718       716       679       671      5731      5552    none      none      none      none      none      none      none      none      none      none  
dram[4]:        713       703       679       669      5487      5627    none      none      none      none      none      none      none      none      none      none  
dram[5]:        719       713       675       684      5745      5397    none      none      none      none      none      none      none      none      none      none  
dram[6]:        703       709       696       691      5544      5325    none      none      none      none      none      none      none      none      none      none  
dram[7]:        728       716       665       683      5452      5508    none      none      none      none      none      none      none      none      none      none  
dram[8]:        704       724       664       679      5292      5554    none      none      none      none      none      none      none      none      none      none  
dram[9]:        698       720       654       672      5196      5729    none      none      none      none      none      none      none      none      none      none  
dram[10]:        698       702       676       693      5253      5637    none      none      none      none      none      none      none      none      none      none  
dram[11]:        720       717       666       705      5531      5413    none      none      none      none      none      none      none      none      none      none  
dram[12]:        721       711       673       685      8030      5951    none      none      none      none      none      none      none      none      none      none  
dram[13]:        722       699       678       680      5403      5521    none      none      none      none      none      none      none      none      none      none  
dram[14]:        714       711       677       676      5668      5477    none      none      none      none      none      none      none      none      none      none  
dram[15]:        687       714       672       685      5357      5922    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       729       715       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       726       712       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        722       722       728       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        729       729       728       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       704       712       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        725       730       711       711       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       716       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        735       733       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        719       721       722       722       652       662         0         0         0         0         0         0         0         0         0         0
dram[9]:        721       716       723       722       651       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        730       722       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       721       715       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        734       739       713       722       648       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        724       731       722       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        723       718       723       701       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        723       718       710       712       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537803 n_act=6 n_pre=0 n_ref_event=0 n_req=271 n_rd=271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005036
n_activity=11428 dram_eff=0.02371
bk0: 49a 537876i bk1: 54a 537837i bk2: 56a 537921i bk3: 56a 537905i bk4: 28a 537904i bk5: 28a 537870i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977860
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134069
Bank_Level_Parallism_Col = 1.133808
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133808 

BW Util details:
bwutil = 0.000504 
total_CMD = 538080 
util_bw = 271 
Wasted_Col = 997 
Wasted_Row = 0 
Idle = 536812 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 553 
rwq = 0 
CCDLc_limit_alone = 553 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537803 
Read = 271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 271 
total_req = 271 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 271 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000899495
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537816 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004795
n_activity=10646 dram_eff=0.02423
bk0: 54a 537896i bk1: 52a 537825i bk2: 51a 537836i bk3: 45a 537820i bk4: 28a 537864i bk5: 28a 537883i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148754
Bank_Level_Parallism_Col = 1.147752
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.147752 

BW Util details:
bwutil = 0.000479 
total_CMD = 538080 
util_bw = 258 
Wasted_Col = 1147 
Wasted_Row = 0 
Idle = 536675 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537816 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000479 
Either_Row_CoL_Bus_Util = 0.000491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126747
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537824 n_act=6 n_pre=0 n_ref_event=0 n_req=250 n_rd=250 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004646
n_activity=10208 dram_eff=0.02449
bk0: 53a 537770i bk1: 49a 537753i bk2: 49a 537882i bk3: 43a 537884i bk4: 28a 537893i bk5: 28a 537894i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976000
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.229740
Bank_Level_Parallism_Col = 1.228934
Bank_Level_Parallism_Ready = 1.008000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.228934 

BW Util details:
bwutil = 0.000465 
total_CMD = 538080 
util_bw = 250 
Wasted_Col = 1095 
Wasted_Row = 0 
Idle = 536735 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 777 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537824 
Read = 250 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 250 
total_req = 250 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 250 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000465 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00141986
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537813 n_act=6 n_pre=0 n_ref_event=0 n_req=261 n_rd=261 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004851
n_activity=10272 dram_eff=0.02541
bk0: 53a 537734i bk1: 58a 537793i bk2: 44a 537878i bk3: 50a 537741i bk4: 28a 537828i bk5: 28a 537883i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237845
Bank_Level_Parallism_Col = 1.218709
Bank_Level_Parallism_Ready = 1.007663
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.218709 

BW Util details:
bwutil = 0.000485 
total_CMD = 538080 
util_bw = 261 
Wasted_Col = 1261 
Wasted_Row = 0 
Idle = 536558 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 948 
rwq = 0 
CCDLc_limit_alone = 948 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537813 
Read = 261 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 261 
total_req = 261 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 261 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000485 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00189935
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537807 n_act=6 n_pre=0 n_ref_event=0 n_req=267 n_rd=267 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004962
n_activity=10878 dram_eff=0.02454
bk0: 57a 537800i bk1: 58a 537777i bk2: 47a 537934i bk3: 49a 537836i bk4: 28a 537838i bk5: 28a 537912i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115619
Bank_Level_Parallism_Col = 1.115332
Bank_Level_Parallism_Ready = 1.003745
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115332 

BW Util details:
bwutil = 0.000496 
total_CMD = 538080 
util_bw = 267 
Wasted_Col = 1212 
Wasted_Row = 0 
Idle = 536601 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537807 
Read = 267 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 267 
total_req = 267 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 267 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119127
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537815 n_act=6 n_pre=0 n_ref_event=0 n_req=259 n_rd=259 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004813
n_activity=11288 dram_eff=0.02294
bk0: 50a 537822i bk1: 56a 537793i bk2: 50a 537901i bk3: 47a 537882i bk4: 28a 537882i bk5: 28a 537903i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976834
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176115
Bank_Level_Parallism_Col = 1.175133
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175133 

BW Util details:
bwutil = 0.000481 
total_CMD = 538080 
util_bw = 259 
Wasted_Col = 1064 
Wasted_Row = 0 
Idle = 536757 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 680 
rwq = 0 
CCDLc_limit_alone = 680 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537815 
Read = 259 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 259 
total_req = 259 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 259 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000481 
Either_Row_CoL_Bus_Util = 0.000492 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00160943
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537814 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=10408 dram_eff=0.02498
bk0: 56a 537781i bk1: 53a 537890i bk2: 52a 537860i bk3: 43a 537835i bk4: 28a 537872i bk5: 28a 537858i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141667
Bank_Level_Parallism_Col = 1.140669
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140669 

BW Util details:
bwutil = 0.000483 
total_CMD = 538080 
util_bw = 260 
Wasted_Col = 1180 
Wasted_Row = 0 
Idle = 536640 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 759 
rwq = 0 
CCDLc_limit_alone = 759 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537814 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158527
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537814 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=10599 dram_eff=0.02453
bk0: 57a 537664i bk1: 56a 537751i bk2: 42a 537820i bk3: 49a 537875i bk4: 28a 537857i bk5: 28a 537856i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.350951
Bank_Level_Parallism_Col = 1.329802
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.329802 

BW Util details:
bwutil = 0.000483 
total_CMD = 538080 
util_bw = 260 
Wasted_Col = 1159 
Wasted_Row = 0 
Idle = 536661 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 991 
rwq = 0 
CCDLc_limit_alone = 991 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537814 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00206289
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537820 n_act=6 n_pre=0 n_ref_event=0 n_req=254 n_rd=254 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000472
n_activity=10178 dram_eff=0.02496
bk0: 52a 537813i bk1: 56a 537822i bk2: 46a 537867i bk3: 44a 537869i bk4: 28a 537864i bk5: 28a 537853i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976378
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.118967
Bank_Level_Parallism_Col = 1.118690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118690 

BW Util details:
bwutil = 0.000472 
total_CMD = 538080 
util_bw = 254 
Wasted_Col = 1217 
Wasted_Row = 0 
Idle = 536609 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 772 
rwq = 0 
CCDLc_limit_alone = 772 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537820 
Read = 254 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 254 
total_req = 254 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 254 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000472 
Either_Row_CoL_Bus_Util = 0.000483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012749
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537817 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004776
n_activity=10569 dram_eff=0.02432
bk0: 52a 537790i bk1: 54a 537782i bk2: 46a 537873i bk3: 49a 537792i bk4: 28a 537884i bk5: 28a 537896i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174061
Bank_Level_Parallism_Col = 1.169062
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169062 

BW Util details:
bwutil = 0.000478 
total_CMD = 538080 
util_bw = 257 
Wasted_Col = 1208 
Wasted_Row = 0 
Idle = 536615 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 833 
rwq = 0 
CCDLc_limit_alone = 833 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537817 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0015481
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537810 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004906
n_activity=11034 dram_eff=0.02393
bk0: 55a 537853i bk1: 56a 537801i bk2: 47a 537923i bk3: 50a 537947i bk4: 28a 537857i bk5: 28a 537910i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127230
Bank_Level_Parallism_Col = 1.126947
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126947 

BW Util details:
bwutil = 0.000491 
total_CMD = 538080 
util_bw = 264 
Wasted_Col = 1025 
Wasted_Row = 0 
Idle = 536791 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 573 
rwq = 0 
CCDLc_limit_alone = 573 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537810 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000936664
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537814 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=9700 dram_eff=0.0268
bk0: 57a 537785i bk1: 54a 537792i bk2: 45a 537831i bk3: 48a 537882i bk4: 28a 537779i bk5: 28a 537870i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.124922
Bank_Level_Parallism_Col = 1.123982
Bank_Level_Parallism_Ready = 1.007692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123982 

BW Util details:
bwutil = 0.000483 
total_CMD = 538080 
util_bw = 260 
Wasted_Col = 1341 
Wasted_Row = 0 
Idle = 536479 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 916 
rwq = 0 
CCDLc_limit_alone = 916 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537814 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161314
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537816 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004795
n_activity=10105 dram_eff=0.02553
bk0: 52a 537806i bk1: 52a 537758i bk2: 46a 537802i bk3: 53a 537827i bk4: 28a 537884i bk5: 27a 537917i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218728
Bank_Level_Parallism_Col = 1.201822
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.201822 

BW Util details:
bwutil = 0.000479 
total_CMD = 538080 
util_bw = 258 
Wasted_Col = 1173 
Wasted_Row = 0 
Idle = 536649 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 836 
rwq = 0 
CCDLc_limit_alone = 836 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537816 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000479 
Either_Row_CoL_Bus_Util = 0.000491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.002219
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537811 n_act=6 n_pre=0 n_ref_event=0 n_req=263 n_rd=263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004888
n_activity=10465 dram_eff=0.02513
bk0: 54a 537819i bk1: 57a 537785i bk2: 48a 537868i bk3: 49a 537855i bk4: 27a 537809i bk5: 28a 537905i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977186
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160982
Bank_Level_Parallism_Col = 1.144323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144323 

BW Util details:
bwutil = 0.000489 
total_CMD = 538080 
util_bw = 263 
Wasted_Col = 1203 
Wasted_Row = 0 
Idle = 536614 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 793 
rwq = 0 
CCDLc_limit_alone = 793 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537811 
Read = 263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 263 
total_req = 263 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 263 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124517
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537817 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004776
n_activity=10347 dram_eff=0.02484
bk0: 56a 537810i bk1: 56a 537802i bk2: 47a 537721i bk3: 43a 537881i bk4: 27a 537869i bk5: 28a 537909i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.157162
Bank_Level_Parallism_Col = 1.157019
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157019 

BW Util details:
bwutil = 0.000478 
total_CMD = 538080 
util_bw = 257 
Wasted_Col = 1251 
Wasted_Row = 0 
Idle = 536572 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 857 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537817 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00161128
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538080 n_nop=537826 n_act=6 n_pre=0 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004609
n_activity=10709 dram_eff=0.02316
bk0: 51a 537756i bk1: 54a 537738i bk2: 45a 537873i bk3: 42a 537859i bk4: 28a 537872i bk5: 28a 537866i bk6: 0a 538080i bk7: 0a 538080i bk8: 0a 538080i bk9: 0a 538080i bk10: 0a 538080i bk11: 0a 538080i bk12: 0a 538080i bk13: 0a 538080i bk14: 0a 538080i bk15: 0a 538080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975806
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.232704
Bank_Level_Parallism_Col = 1.212334
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.212334 

BW Util details:
bwutil = 0.000461 
total_CMD = 538080 
util_bw = 248 
Wasted_Col = 1183 
Wasted_Row = 0 
Idle = 536649 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 862 
rwq = 0 
CCDLc_limit_alone = 862 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538080 
n_nop = 537826 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 248 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00148305

========= L2 cache stats =========
L2_cache_bank[0]: Access = 759, Miss = 158, Miss_rate = 0.208, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 691, Miss = 145, Miss_rate = 0.210, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 711, Miss = 140, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 718, Miss = 150, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 732, Miss = 144, Miss_rate = 0.197, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 729, Miss = 140, Miss_rate = 0.192, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 751, Miss = 146, Miss_rate = 0.194, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 732, Miss = 148, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 707, Miss = 149, Miss_rate = 0.211, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 758, Miss = 151, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 751, Miss = 148, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 144, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 735, Miss = 152, Miss_rate = 0.207, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 695, Miss = 140, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 733, Miss = 143, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 149, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 693, Miss = 142, Miss_rate = 0.205, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 720, Miss = 144, Miss_rate = 0.200, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 725, Miss = 145, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 699, Miss = 144, Miss_rate = 0.206, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 719, Miss = 155, Miss_rate = 0.216, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 712, Miss = 141, Miss_rate = 0.198, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 714, Miss = 143, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 731, Miss = 150, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 721, Miss = 148, Miss_rate = 0.205, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1021, Miss = 143, Miss_rate = 0.140, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 694, Miss = 145, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 729, Miss = 151, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 713, Miss = 144, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 720, Miss = 146, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 734, Miss = 143, Miss_rate = 0.195, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 729, Miss = 138, Miss_rate = 0.189, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 23410
L2_total_cache_misses = 4669
L2_total_cache_miss_rate = 0.1994
L2_total_cache_pending_hits = 81
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14655
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 92230
Req_Network_injected_packets_per_cycle =       0.2538 
Req_Network_conflicts_per_cycle =       0.0217
Req_Network_conflicts_per_cycle_util =       0.1938
Req_Bank_Level_Parallism =       2.2722
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0063
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0079

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 92230
Reply_Network_injected_packets_per_cycle =        0.2538
Reply_Network_conflicts_per_cycle =        0.0724
Reply_Network_conflicts_per_cycle_util =       0.6216
Reply_Bank_Level_Parallism =       2.1799
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0032
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0067
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 40026 (inst/sec)
gpgpu_simulation_rate = 5123 (cycle/sec)
gpgpu_silicon_slowdown = 234237x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5199
gpu_sim_insn = 76900
gpu_ipc =      14.7913
gpu_tot_sim_cycle = 97429
gpu_tot_sim_insn = 797372
gpu_tot_ipc =       8.1841
gpu_tot_issued_cta = 80
gpu_occupancy = 30.4216% 
gpu_tot_occupancy = 18.2534% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1231
partiton_level_parallism_total  =       0.2468
partiton_level_parallism_util =       3.3684
partiton_level_parallism_util_total  =       2.2920
L2_BW  =       4.7271 GB/Sec
L2_BW_total  =       9.4789 GB/Sec
gpu_total_sim_rate=44298

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 328, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 227, Miss_rate = 0.510, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 544, Miss_rate = 0.336, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2064, Miss = 624, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 13
	L1D_cache_core[12]: Access = 1606, Miss = 536, Miss_rate = 0.334, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 17, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 582, Miss_rate = 0.317, Pending_hits = 12, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1549, Miss = 529, Miss_rate = 0.342, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 661, Miss_rate = 0.301, Pending_hits = 13, Reservation_fails = 11
	L1D_cache_core[18]: Access = 169, Miss = 101, Miss_rate = 0.598, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 94, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 115, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 109, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1034, Miss_rate = 0.187, Pending_hits = 68, Reservation_fails = 344
	L1D_cache_core[27]: Access = 5089, Miss = 1019, Miss_rate = 0.200, Pending_hits = 72, Reservation_fails = 319
	L1D_cache_core[28]: Access = 5582, Miss = 1064, Miss_rate = 0.191, Pending_hits = 73, Reservation_fails = 333
	L1D_cache_core[29]: Access = 4856, Miss = 985, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 269
	L1D_cache_core[30]: Access = 5031, Miss = 1019, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 352
	L1D_cache_core[31]: Access = 5058, Miss = 998, Miss_rate = 0.197, Pending_hits = 76, Reservation_fails = 269
	L1D_cache_core[32]: Access = 4856, Miss = 1050, Miss_rate = 0.216, Pending_hits = 81, Reservation_fails = 262
	L1D_cache_core[33]: Access = 5245, Miss = 1167, Miss_rate = 0.222, Pending_hits = 84, Reservation_fails = 288
	L1D_cache_core[34]: Access = 405, Miss = 204, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 232, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 259, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 153, Miss_rate = 0.526, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 15624
	L1D_total_cache_miss_rate = 0.2586
	L1D_total_cache_pending_hits = 721
	L1D_total_cache_reservation_fails = 2469
	L1D_cache_data_port_util = 0.147
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 693
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2429
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 3227520
gpgpu_n_tot_w_icount = 100860
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18973	W0_Idle:355167	W0_Scoreboard:729894	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1952	W11:1668	W12:2163	W13:1563	W14:1291	W15:737	W16:430	W17:578	W18:280	W19:133	W20:115	W21:64	W22:66	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13973
single_issue_nums: WS0:26561	WS1:24767	WS2:24883	WS3:24649	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 739 
max_icnt2mem_latency = 148 
maxmrqlatency = 21 
max_icnt2sh_latency = 28 
averagemflatency = 310 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:3871 	105 	87 	36 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19010 	882 	4158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22310 	1610 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21778 	2035 	217 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	49 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5418      6122      6112      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5414      5415      6128      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5423      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6132      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6132      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6141      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6135      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6139      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4147/96 = 43.197918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        735       734       685       677      5575      5555    none      none      none      none      none      none      none      none      none      none  
dram[1]:        701       705       686       681      5540      5579    none      none      none      none      none      none      none      none      none      none  
dram[2]:        740       745       684       674      5749      5727    none      none      none      none      none      none      none      none      none      none  
dram[3]:        718       716       679       671      5865      5688    none      none      none      none      none      none      none      none      none      none  
dram[4]:        713       703       679       669      5626      5771    none      none      none      none      none      none      none      none      none      none  
dram[5]:        719       713       675       684      5880      5532    none      none      none      none      none      none      none      none      none      none  
dram[6]:        703       709       696       691      5685      5469    none      none      none      none      none      none      none      none      none      none  
dram[7]:        728       716       665       683      5587      5644    none      none      none      none      none      none      none      none      none      none  
dram[8]:        704       724       664       679      5434      5702    none      none      none      none      none      none      none      none      none      none  
dram[9]:        698       720       654       672      5330      5865    none      none      none      none      none      none      none      none      none      none  
dram[10]:        698       702       676       693      5395      5783    none      none      none      none      none      none      none      none      none      none  
dram[11]:        720       717       666       705      5666      5549    none      none      none      none      none      none      none      none      none      none  
dram[12]:        721       711       673       685      9331      6111    none      none      none      none      none      none      none      none      none      none  
dram[13]:        722       699       678       680      5543      5657    none      none      none      none      none      none      none      none      none      none  
dram[14]:        714       711       677       676      5816      5633    none      none      none      none      none      none      none      none      none      none  
dram[15]:        687       714       672       685      5491      6057    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       729       715       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       726       712       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        722       722       728       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        729       729       728       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       704       712       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        725       730       711       711       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       716       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        735       733       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        719       721       722       722       652       662         0         0         0         0         0         0         0         0         0         0
dram[9]:        721       716       723       722       651       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        730       722       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       721       715       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        734       739       713       722       648       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        724       731       722       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        723       718       723       701       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        723       718       710       712       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568135 n_act=6 n_pre=0 n_ref_event=0 n_req=271 n_rd=271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004768
n_activity=11428 dram_eff=0.02371
bk0: 49a 568208i bk1: 54a 568169i bk2: 56a 568253i bk3: 56a 568237i bk4: 28a 568236i bk5: 28a 568202i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977860
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134069
Bank_Level_Parallism_Col = 1.133808
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133808 

BW Util details:
bwutil = 0.000477 
total_CMD = 568412 
util_bw = 271 
Wasted_Col = 997 
Wasted_Row = 0 
Idle = 567144 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 553 
rwq = 0 
CCDLc_limit_alone = 553 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568135 
Read = 271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 271 
total_req = 271 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 271 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000851495
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568148 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004539
n_activity=10646 dram_eff=0.02423
bk0: 54a 568228i bk1: 52a 568157i bk2: 51a 568168i bk3: 45a 568152i bk4: 28a 568196i bk5: 28a 568215i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148754
Bank_Level_Parallism_Col = 1.147752
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.147752 

BW Util details:
bwutil = 0.000454 
total_CMD = 568412 
util_bw = 258 
Wasted_Col = 1147 
Wasted_Row = 0 
Idle = 567007 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568148 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119983
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568156 n_act=6 n_pre=0 n_ref_event=0 n_req=250 n_rd=250 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004398
n_activity=10208 dram_eff=0.02449
bk0: 53a 568102i bk1: 49a 568085i bk2: 49a 568214i bk3: 43a 568216i bk4: 28a 568225i bk5: 28a 568226i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976000
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.229740
Bank_Level_Parallism_Col = 1.228934
Bank_Level_Parallism_Ready = 1.008000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.228934 

BW Util details:
bwutil = 0.000440 
total_CMD = 568412 
util_bw = 250 
Wasted_Col = 1095 
Wasted_Row = 0 
Idle = 567067 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 777 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568156 
Read = 250 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 250 
total_req = 250 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 250 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013441
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568145 n_act=6 n_pre=0 n_ref_event=0 n_req=261 n_rd=261 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004592
n_activity=10272 dram_eff=0.02541
bk0: 53a 568066i bk1: 58a 568125i bk2: 44a 568210i bk3: 50a 568073i bk4: 28a 568160i bk5: 28a 568215i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237845
Bank_Level_Parallism_Col = 1.218709
Bank_Level_Parallism_Ready = 1.007663
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.218709 

BW Util details:
bwutil = 0.000459 
total_CMD = 568412 
util_bw = 261 
Wasted_Col = 1261 
Wasted_Row = 0 
Idle = 566890 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 948 
rwq = 0 
CCDLc_limit_alone = 948 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568145 
Read = 261 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 261 
total_req = 261 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 261 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00179799
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568139 n_act=6 n_pre=0 n_ref_event=0 n_req=267 n_rd=267 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004697
n_activity=10878 dram_eff=0.02454
bk0: 57a 568132i bk1: 58a 568109i bk2: 47a 568266i bk3: 49a 568168i bk4: 28a 568170i bk5: 28a 568244i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115619
Bank_Level_Parallism_Col = 1.115332
Bank_Level_Parallism_Ready = 1.003745
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115332 

BW Util details:
bwutil = 0.000470 
total_CMD = 568412 
util_bw = 267 
Wasted_Col = 1212 
Wasted_Row = 0 
Idle = 566933 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568139 
Read = 267 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 267 
total_req = 267 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 267 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000470 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0011277
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568147 n_act=6 n_pre=0 n_ref_event=0 n_req=259 n_rd=259 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004557
n_activity=11288 dram_eff=0.02294
bk0: 50a 568154i bk1: 56a 568125i bk2: 50a 568233i bk3: 47a 568214i bk4: 28a 568214i bk5: 28a 568235i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976834
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176115
Bank_Level_Parallism_Col = 1.175133
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175133 

BW Util details:
bwutil = 0.000456 
total_CMD = 568412 
util_bw = 259 
Wasted_Col = 1064 
Wasted_Row = 0 
Idle = 567089 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 680 
rwq = 0 
CCDLc_limit_alone = 680 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568147 
Read = 259 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 259 
total_req = 259 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 259 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000456 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00152354
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568146 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004574
n_activity=10408 dram_eff=0.02498
bk0: 56a 568113i bk1: 53a 568222i bk2: 52a 568192i bk3: 43a 568167i bk4: 28a 568204i bk5: 28a 568190i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141667
Bank_Level_Parallism_Col = 1.140669
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140669 

BW Util details:
bwutil = 0.000457 
total_CMD = 568412 
util_bw = 260 
Wasted_Col = 1180 
Wasted_Row = 0 
Idle = 566972 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 759 
rwq = 0 
CCDLc_limit_alone = 759 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568146 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150067
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568146 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004574
n_activity=10599 dram_eff=0.02453
bk0: 57a 567996i bk1: 56a 568083i bk2: 42a 568152i bk3: 49a 568207i bk4: 28a 568189i bk5: 28a 568188i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.350951
Bank_Level_Parallism_Col = 1.329802
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.329802 

BW Util details:
bwutil = 0.000457 
total_CMD = 568412 
util_bw = 260 
Wasted_Col = 1159 
Wasted_Row = 0 
Idle = 566993 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 991 
rwq = 0 
CCDLc_limit_alone = 991 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568146 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00195281
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568152 n_act=6 n_pre=0 n_ref_event=0 n_req=254 n_rd=254 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004469
n_activity=10178 dram_eff=0.02496
bk0: 52a 568145i bk1: 56a 568154i bk2: 46a 568199i bk3: 44a 568201i bk4: 28a 568196i bk5: 28a 568185i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976378
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.118967
Bank_Level_Parallism_Col = 1.118690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118690 

BW Util details:
bwutil = 0.000447 
total_CMD = 568412 
util_bw = 254 
Wasted_Col = 1217 
Wasted_Row = 0 
Idle = 566941 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 772 
rwq = 0 
CCDLc_limit_alone = 772 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568152 
Read = 254 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 254 
total_req = 254 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 254 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120687
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568149 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004521
n_activity=10569 dram_eff=0.02432
bk0: 52a 568122i bk1: 54a 568114i bk2: 46a 568205i bk3: 49a 568124i bk4: 28a 568216i bk5: 28a 568228i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174061
Bank_Level_Parallism_Col = 1.169062
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169062 

BW Util details:
bwutil = 0.000452 
total_CMD = 568412 
util_bw = 257 
Wasted_Col = 1208 
Wasted_Row = 0 
Idle = 566947 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 833 
rwq = 0 
CCDLc_limit_alone = 833 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568149 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00146549
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568142 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004645
n_activity=11034 dram_eff=0.02393
bk0: 55a 568185i bk1: 56a 568133i bk2: 47a 568255i bk3: 50a 568279i bk4: 28a 568189i bk5: 28a 568242i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127230
Bank_Level_Parallism_Col = 1.126947
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126947 

BW Util details:
bwutil = 0.000464 
total_CMD = 568412 
util_bw = 264 
Wasted_Col = 1025 
Wasted_Row = 0 
Idle = 567123 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 573 
rwq = 0 
CCDLc_limit_alone = 573 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568142 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000464 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000886681
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568146 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004574
n_activity=9700 dram_eff=0.0268
bk0: 57a 568117i bk1: 54a 568124i bk2: 45a 568163i bk3: 48a 568214i bk4: 28a 568111i bk5: 28a 568202i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.124922
Bank_Level_Parallism_Col = 1.123982
Bank_Level_Parallism_Ready = 1.007692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123982 

BW Util details:
bwutil = 0.000457 
total_CMD = 568412 
util_bw = 260 
Wasted_Col = 1341 
Wasted_Row = 0 
Idle = 566811 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 916 
rwq = 0 
CCDLc_limit_alone = 916 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568146 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152706
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568148 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004539
n_activity=10105 dram_eff=0.02553
bk0: 52a 568138i bk1: 52a 568090i bk2: 46a 568134i bk3: 53a 568159i bk4: 28a 568216i bk5: 27a 568249i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218728
Bank_Level_Parallism_Col = 1.201822
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.201822 

BW Util details:
bwutil = 0.000454 
total_CMD = 568412 
util_bw = 258 
Wasted_Col = 1173 
Wasted_Row = 0 
Idle = 566981 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 836 
rwq = 0 
CCDLc_limit_alone = 836 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568148 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00210059
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568143 n_act=6 n_pre=0 n_ref_event=0 n_req=263 n_rd=263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004627
n_activity=10465 dram_eff=0.02513
bk0: 54a 568151i bk1: 57a 568117i bk2: 48a 568200i bk3: 49a 568187i bk4: 27a 568141i bk5: 28a 568237i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977186
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160982
Bank_Level_Parallism_Col = 1.144323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144323 

BW Util details:
bwutil = 0.000463 
total_CMD = 568412 
util_bw = 263 
Wasted_Col = 1203 
Wasted_Row = 0 
Idle = 566946 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 793 
rwq = 0 
CCDLc_limit_alone = 793 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568143 
Read = 263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 263 
total_req = 263 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 263 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000463 
Either_Row_CoL_Bus_Util = 0.000473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117872
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568149 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004521
n_activity=10347 dram_eff=0.02484
bk0: 56a 568142i bk1: 56a 568134i bk2: 47a 568053i bk3: 43a 568213i bk4: 27a 568201i bk5: 28a 568241i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.157162
Bank_Level_Parallism_Col = 1.157019
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157019 

BW Util details:
bwutil = 0.000452 
total_CMD = 568412 
util_bw = 257 
Wasted_Col = 1251 
Wasted_Row = 0 
Idle = 566904 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 857 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568149 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0015253
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=568412 n_nop=568158 n_act=6 n_pre=0 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=10709 dram_eff=0.02316
bk0: 51a 568088i bk1: 54a 568070i bk2: 45a 568205i bk3: 42a 568191i bk4: 28a 568204i bk5: 28a 568198i bk6: 0a 568412i bk7: 0a 568412i bk8: 0a 568412i bk9: 0a 568412i bk10: 0a 568412i bk11: 0a 568412i bk12: 0a 568412i bk13: 0a 568412i bk14: 0a 568412i bk15: 0a 568412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975806
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.232704
Bank_Level_Parallism_Col = 1.212334
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.212334 

BW Util details:
bwutil = 0.000436 
total_CMD = 568412 
util_bw = 248 
Wasted_Col = 1183 
Wasted_Row = 0 
Idle = 566981 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 862 
rwq = 0 
CCDLc_limit_alone = 862 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568412 
n_nop = 568158 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 248 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00140391

========= L2 cache stats =========
L2_cache_bank[0]: Access = 775, Miss = 158, Miss_rate = 0.204, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 707, Miss = 145, Miss_rate = 0.205, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 727, Miss = 140, Miss_rate = 0.193, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 734, Miss = 150, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 748, Miss = 144, Miss_rate = 0.193, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 745, Miss = 140, Miss_rate = 0.188, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 767, Miss = 146, Miss_rate = 0.190, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 748, Miss = 148, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 723, Miss = 149, Miss_rate = 0.206, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 774, Miss = 151, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 767, Miss = 148, Miss_rate = 0.193, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 732, Miss = 144, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 751, Miss = 152, Miss_rate = 0.202, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 711, Miss = 140, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 749, Miss = 143, Miss_rate = 0.191, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 734, Miss = 149, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 709, Miss = 142, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 144, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 741, Miss = 145, Miss_rate = 0.196, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 715, Miss = 144, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 735, Miss = 155, Miss_rate = 0.211, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 728, Miss = 141, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 730, Miss = 143, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 747, Miss = 150, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 737, Miss = 148, Miss_rate = 0.201, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1165, Miss = 143, Miss_rate = 0.123, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 710, Miss = 145, Miss_rate = 0.204, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 745, Miss = 151, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 729, Miss = 144, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 736, Miss = 146, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 750, Miss = 143, Miss_rate = 0.191, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 745, Miss = 138, Miss_rate = 0.185, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 24050
L2_total_cache_misses = 4669
L2_total_cache_miss_rate = 0.1941
L2_total_cache_pending_hits = 81
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 97429
Req_Network_injected_packets_per_cycle =       0.2468 
Req_Network_conflicts_per_cycle =       0.0260
Req_Network_conflicts_per_cycle_util =       0.2415
Req_Bank_Level_Parallism =       2.2920
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0081
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0077

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 97429
Reply_Network_injected_packets_per_cycle =        0.2468
Reply_Network_conflicts_per_cycle =        0.0706
Reply_Network_conflicts_per_cycle_util =       0.6293
Reply_Bank_Level_Parallism =       2.2000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0031
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0065
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 44298 (inst/sec)
gpgpu_simulation_rate = 5412 (cycle/sec)
gpgpu_silicon_slowdown = 221729x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 11548
gpu_sim_insn = 235345
gpu_ipc =      20.3797
gpu_tot_sim_cycle = 108977
gpu_tot_sim_insn = 1032717
gpu_tot_ipc =       9.4765
gpu_tot_issued_cta = 88
gpu_occupancy = 26.5659% 
gpu_tot_occupancy = 19.4702% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5550
partiton_level_parallism_total  =       0.2795
partiton_level_parallism_util =       2.4076
partiton_level_parallism_util_total  =       2.3154
L2_BW  =      21.3115 GB/Sec
L2_BW_total  =      10.7328 GB/Sec
gpu_total_sim_rate=49177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 328, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 227, Miss_rate = 0.510, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 789, Miss_rate = 0.233, Pending_hits = 56, Reservation_fails = 315
	L1D_cache_core[5]: Access = 3351, Miss = 782, Miss_rate = 0.233, Pending_hits = 59, Reservation_fails = 300
	L1D_cache_core[6]: Access = 3399, Miss = 788, Miss_rate = 0.232, Pending_hits = 69, Reservation_fails = 283
	L1D_cache_core[7]: Access = 3360, Miss = 772, Miss_rate = 0.230, Pending_hits = 54, Reservation_fails = 264
	L1D_cache_core[8]: Access = 3470, Miss = 788, Miss_rate = 0.227, Pending_hits = 69, Reservation_fails = 284
	L1D_cache_core[9]: Access = 3509, Miss = 791, Miss_rate = 0.225, Pending_hits = 73, Reservation_fails = 247
	L1D_cache_core[10]: Access = 5148, Miss = 1250, Miss_rate = 0.243, Pending_hits = 98, Reservation_fails = 299
	L1D_cache_core[11]: Access = 5483, Miss = 1367, Miss_rate = 0.249, Pending_hits = 90, Reservation_fails = 293
	L1D_cache_core[12]: Access = 1606, Miss = 536, Miss_rate = 0.334, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 17, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 582, Miss_rate = 0.317, Pending_hits = 12, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1549, Miss = 529, Miss_rate = 0.342, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 661, Miss_rate = 0.301, Pending_hits = 13, Reservation_fails = 11
	L1D_cache_core[18]: Access = 169, Miss = 101, Miss_rate = 0.598, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 94, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 115, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 109, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1034, Miss_rate = 0.187, Pending_hits = 68, Reservation_fails = 344
	L1D_cache_core[27]: Access = 5089, Miss = 1019, Miss_rate = 0.200, Pending_hits = 72, Reservation_fails = 319
	L1D_cache_core[28]: Access = 5582, Miss = 1064, Miss_rate = 0.191, Pending_hits = 73, Reservation_fails = 333
	L1D_cache_core[29]: Access = 4856, Miss = 985, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 269
	L1D_cache_core[30]: Access = 5031, Miss = 1019, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 352
	L1D_cache_core[31]: Access = 5058, Miss = 998, Miss_rate = 0.197, Pending_hits = 76, Reservation_fails = 269
	L1D_cache_core[32]: Access = 4856, Miss = 1050, Miss_rate = 0.216, Pending_hits = 81, Reservation_fails = 262
	L1D_cache_core[33]: Access = 5245, Miss = 1167, Miss_rate = 0.222, Pending_hits = 84, Reservation_fails = 288
	L1D_cache_core[34]: Access = 405, Miss = 204, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 232, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 259, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 153, Miss_rate = 0.526, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 21395
	L1D_total_cache_miss_rate = 0.2452
	L1D_total_cache_pending_hits = 1266
	L1D_total_cache_reservation_fails = 4741
	L1D_cache_data_port_util = 0.184
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1235
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4701
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4381152
gpgpu_n_tot_w_icount = 136911
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31653	W0_Idle:372639	W0_Scoreboard:877878	W1:35500	W2:15665	W3:10934	W4:7041	W5:5018	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:15253
single_issue_nums: WS0:35649	WS1:33997	WS2:33790	WS3:33475	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 739 
max_icnt2mem_latency = 148 
maxmrqlatency = 21 
max_icnt2sh_latency = 56 
averagemflatency = 306 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4707 	110 	87 	36 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23607 	1853 	4999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27673 	2458 	328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26910 	2635 	593 	268 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	53 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5418      6122      6112      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5414      5415      6128      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5423      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6132      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6132      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6141      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6135      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6139      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4988/96 = 51.958332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4988
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        896       890       804       814      6497      6650    none      none      none      none      none      none      none      none      none      none  
dram[1]:        864       862       803       771      6392      6679    none      none      none      none      none      none      none      none      none      none  
dram[2]:        898       887       816       773      6578      6537    none      none      none      none      none      none      none      none      none      none  
dram[3]:        872       873       782       795      6591      6459    none      none      none      none      none      none      none      none      none      none  
dram[4]:        905       894       801       781      6626      6645    none      none      none      none      none      none      none      none      none      none  
dram[5]:        857       894       808       811      6838      6256    none      none      none      none      none      none      none      none      none      none  
dram[6]:        905       877       825       802      6505      6397    none      none      none      none      none      none      none      none      none      none  
dram[7]:        903       867       743       792      6571      6548    none      none      none      none      none      none      none      none      none      none  
dram[8]:        882       909       758       782      6279      6529    none      none      none      none      none      none      none      none      none      none  
dram[9]:        867       903       765       772      6057      6581    none      none      none      none      none      none      none      none      none      none  
dram[10]:        894       897       788       790      6294      6584    none      none      none      none      none      none      none      none      none      none  
dram[11]:        901       883       773       793      6427      6411    none      none      none      none      none      none      none      none      none      none  
dram[12]:        897       876       757       797     10222      7161    none      none      none      none      none      none      none      none      none      none  
dram[13]:        891       904       772       793      6402      6431    none      none      none      none      none      none      none      none      none      none  
dram[14]:        913       880       769       755      6371      6249    none      none      none      none      none      none      none      none      none      none  
dram[15]:        866       883       789       793      6283      6705    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       729       715       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       726       712       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        723       722       728       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        729       729       728       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       717       712       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        725       730       711       711       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       716       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        735       733       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        719       721       722       722       652       662         0         0         0         0         0         0         0         0         0         0
dram[9]:        721       716       723       722       651       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        730       722       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       721       715       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        734       739       713       722       648       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        724       731       722       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        723       721       723       701       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        723       718       710       712       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635467 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004907
n_activity=13395 dram_eff=0.02329
bk0: 64a 635569i bk1: 64a 635538i bk2: 64a 635626i bk3: 64a 635601i bk4: 28a 635609i bk5: 28a 635575i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127436
Bank_Level_Parallism_Col = 1.127163
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127163 

BW Util details:
bwutil = 0.000491 
total_CMD = 635785 
util_bw = 312 
Wasted_Col = 1022 
Wasted_Row = 0 
Idle = 634451 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 578 
rwq = 0 
CCDLc_limit_alone = 578 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635467 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000761264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635467 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004907
n_activity=13019 dram_eff=0.02396
bk0: 64a 635592i bk1: 64a 635499i bk2: 64a 635511i bk3: 64a 635461i bk4: 28a 635569i bk5: 28a 635588i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132621
Bank_Level_Parallism_Col = 1.131695
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131695 

BW Util details:
bwutil = 0.000491 
total_CMD = 635785 
util_bw = 312 
Wasted_Col = 1279 
Wasted_Row = 0 
Idle = 634194 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635467 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00108842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635467 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004907
n_activity=12658 dram_eff=0.02465
bk0: 64a 635460i bk1: 64a 635448i bk2: 64a 635510i bk3: 64a 635515i bk4: 28a 635598i bk5: 28a 635599i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200508
Bank_Level_Parallism_Col = 1.199746
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.199746 

BW Util details:
bwutil = 0.000491 
total_CMD = 635785 
util_bw = 312 
Wasted_Col = 1264 
Wasted_Row = 0 
Idle = 634209 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 950 
rwq = 0 
CCDLc_limit_alone = 950 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635467 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123627
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635467 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004907
n_activity=12261 dram_eff=0.02545
bk0: 64a 635416i bk1: 64a 635498i bk2: 64a 635545i bk3: 64a 635429i bk4: 28a 635533i bk5: 28a 635588i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221481
Bank_Level_Parallism_Col = 1.203771
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203771 

BW Util details:
bwutil = 0.000491 
total_CMD = 635785 
util_bw = 312 
Wasted_Col = 1336 
Wasted_Row = 0 
Idle = 634137 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1024 
rwq = 0 
CCDLc_limit_alone = 1024 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635467 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00162634
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635467 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004907
n_activity=12618 dram_eff=0.02473
bk0: 64a 635505i bk1: 64a 635472i bk2: 64a 635588i bk3: 64a 635508i bk4: 28a 635543i bk5: 28a 635617i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106370
Bank_Level_Parallism_Col = 1.106079
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106079 

BW Util details:
bwutil = 0.000491 
total_CMD = 635785 
util_bw = 312 
Wasted_Col = 1305 
Wasted_Row = 0 
Idle = 634168 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 857 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635467 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101449
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635468 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004892
n_activity=13599 dram_eff=0.02287
bk0: 64a 635512i bk1: 64a 635489i bk2: 63a 635568i bk3: 64a 635571i bk4: 28a 635587i bk5: 28a 635608i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161957
Bank_Level_Parallism_Col = 1.161023
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161023 

BW Util details:
bwutil = 0.000489 
total_CMD = 635785 
util_bw = 311 
Wasted_Col = 1140 
Wasted_Row = 0 
Idle = 634334 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635468 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00136839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635467 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004907
n_activity=12426 dram_eff=0.02511
bk0: 64a 635463i bk1: 64a 635577i bk2: 64a 635538i bk3: 64a 635470i bk4: 28a 635577i bk5: 28a 635563i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133498
Bank_Level_Parallism_Col = 1.132590
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132590 

BW Util details:
bwutil = 0.000491 
total_CMD = 635785 
util_bw = 312 
Wasted_Col = 1306 
Wasted_Row = 0 
Idle = 634167 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 893 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635467 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135423
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635468 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004892
n_activity=12814 dram_eff=0.02427
bk0: 64a 635359i bk1: 64a 635429i bk2: 64a 635460i bk3: 63a 635562i bk4: 28a 635562i bk5: 28a 635561i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.321519
Bank_Level_Parallism_Col = 1.302473
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.302473 

BW Util details:
bwutil = 0.000489 
total_CMD = 635785 
util_bw = 311 
Wasted_Col = 1269 
Wasted_Row = 0 
Idle = 634205 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1108 
rwq = 0 
CCDLc_limit_alone = 1108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635468 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0017616
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635467 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004907
n_activity=12444 dram_eff=0.02507
bk0: 64a 635486i bk1: 64a 635524i bk2: 64a 635550i bk3: 64a 635484i bk4: 28a 635569i bk5: 28a 635558i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105735
Bank_Level_Parallism_Col = 1.105452
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105452 

BW Util details:
bwutil = 0.000491 
total_CMD = 635785 
util_bw = 312 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 634111 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 917 
rwq = 0 
CCDLc_limit_alone = 917 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635467 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109628
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635467 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004907
n_activity=12794 dram_eff=0.02439
bk0: 64a 635450i bk1: 64a 635487i bk2: 64a 635547i bk3: 64a 635484i bk4: 28a 635589i bk5: 28a 635601i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166458
Bank_Level_Parallism_Col = 1.161857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161857 

BW Util details:
bwutil = 0.000491 
total_CMD = 635785 
util_bw = 312 
Wasted_Col = 1286 
Wasted_Row = 0 
Idle = 634187 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 919 
rwq = 0 
CCDLc_limit_alone = 919 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635467 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013212
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635468 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004892
n_activity=12997 dram_eff=0.02393
bk0: 64a 635548i bk1: 64a 635506i bk2: 63a 635581i bk3: 64a 635632i bk4: 28a 635562i bk5: 28a 635615i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.116856
Bank_Level_Parallism_Col = 1.116560
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116560 

BW Util details:
bwutil = 0.000489 
total_CMD = 635785 
util_bw = 311 
Wasted_Col = 1101 
Wasted_Row = 0 
Idle = 634373 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 649 
rwq = 0 
CCDLc_limit_alone = 649 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635468 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000808449
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635467 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004907
n_activity=11814 dram_eff=0.02641
bk0: 64a 635480i bk1: 64a 635497i bk2: 64a 635480i bk3: 64a 635523i bk4: 28a 635484i bk5: 28a 635575i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112170
Bank_Level_Parallism_Col = 1.111298
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111298 

BW Util details:
bwutil = 0.000491 
total_CMD = 635785 
util_bw = 312 
Wasted_Col = 1471 
Wasted_Row = 0 
Idle = 634002 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1046 
rwq = 0 
CCDLc_limit_alone = 1046 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635467 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00140771
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635468 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004892
n_activity=12463 dram_eff=0.02495
bk0: 64a 635478i bk1: 64a 635451i bk2: 64a 635480i bk3: 64a 635528i bk4: 28a 635589i bk5: 27a 635622i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200641
Bank_Level_Parallism_Col = 1.185090
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185090 

BW Util details:
bwutil = 0.000489 
total_CMD = 635785 
util_bw = 311 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 634225 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 912 
rwq = 0 
CCDLc_limit_alone = 912 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635468 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00189844
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635467 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004907
n_activity=12806 dram_eff=0.02436
bk0: 64a 635510i bk1: 64a 635480i bk2: 64a 635525i bk3: 64a 635490i bk4: 28a 635514i bk5: 28a 635610i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143116
Bank_Level_Parallism_Col = 1.128329
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128329 

BW Util details:
bwutil = 0.000491 
total_CMD = 635785 
util_bw = 312 
Wasted_Col = 1344 
Wasted_Row = 0 
Idle = 634129 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 934 
rwq = 0 
CCDLc_limit_alone = 934 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635467 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110415
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635467 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004907
n_activity=12223 dram_eff=0.02553
bk0: 64a 635506i bk1: 64a 635504i bk2: 64a 635384i bk3: 64a 635530i bk4: 28a 635574i bk5: 28a 635614i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143713
Bank_Level_Parallism_Col = 1.143544
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143544 

BW Util details:
bwutil = 0.000491 
total_CMD = 635785 
util_bw = 312 
Wasted_Col = 1358 
Wasted_Row = 0 
Idle = 634115 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 964 
rwq = 0 
CCDLc_limit_alone = 964 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635467 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00137468
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=635785 n_nop=635467 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004907
n_activity=13364 dram_eff=0.02335
bk0: 64a 635425i bk1: 64a 635440i bk2: 64a 635556i bk3: 64a 635504i bk4: 28a 635577i bk5: 28a 635571i bk6: 0a 635785i bk7: 0a 635785i bk8: 0a 635785i bk9: 0a 635785i bk10: 0a 635785i bk11: 0a 635785i bk12: 0a 635785i bk13: 0a 635785i bk14: 0a 635785i bk15: 0a 635785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211311
Bank_Level_Parallism_Col = 1.193146
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193146 

BW Util details:
bwutil = 0.000491 
total_CMD = 635785 
util_bw = 312 
Wasted_Col = 1297 
Wasted_Row = 0 
Idle = 634176 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 978 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 635785 
n_nop = 635467 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127873

========= L2 cache stats =========
L2_cache_bank[0]: Access = 964, Miss = 172, Miss_rate = 0.178, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 951, Miss = 172, Miss_rate = 0.181, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 942, Miss = 172, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 945, Miss = 172, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 951, Miss = 173, Miss_rate = 0.182, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 940, Miss = 173, Miss_rate = 0.184, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 947, Miss = 173, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 936, Miss = 172, Miss_rate = 0.184, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 949, Miss = 173, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 974, Miss = 172, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 975, Miss = 172, Miss_rate = 0.176, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 930, Miss = 172, Miss_rate = 0.185, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 943, Miss = 172, Miss_rate = 0.182, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 940, Miss = 172, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 957, Miss = 171, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 935, Miss = 172, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 902, Miss = 172, Miss_rate = 0.191, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 942, Miss = 172, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 921, Miss = 173, Miss_rate = 0.188, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 907, Miss = 171, Miss_rate = 0.189, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 940, Miss = 172, Miss_rate = 0.183, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 922, Miss = 171, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 923, Miss = 172, Miss_rate = 0.186, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 940, Miss = 173, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 925, Miss = 171, Miss_rate = 0.185, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1392, Miss = 173, Miss_rate = 0.124, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 937, Miss = 172, Miss_rate = 0.184, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 932, Miss = 173, Miss_rate = 0.186, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 900, Miss = 172, Miss_rate = 0.191, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 917, Miss = 173, Miss_rate = 0.189, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 942, Miss = 172, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 938, Miss = 173, Miss_rate = 0.184, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 30459
L2_total_cache_misses = 5510
L2_total_cache_miss_rate = 0.1809
L2_total_cache_pending_hits = 83
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16860
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 108977
Req_Network_injected_packets_per_cycle =       0.2795 
Req_Network_conflicts_per_cycle =       0.0266
Req_Network_conflicts_per_cycle_util =       0.2203
Req_Bank_Level_Parallism =       2.3154
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0079
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0087

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 108977
Reply_Network_injected_packets_per_cycle =        0.2795
Reply_Network_conflicts_per_cycle =        0.0986
Reply_Network_conflicts_per_cycle_util =       0.7835
Reply_Bank_Level_Parallism =       2.2204
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0063
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0074
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 49177 (inst/sec)
gpgpu_simulation_rate = 5189 (cycle/sec)
gpgpu_silicon_slowdown = 231258x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 5184
gpu_sim_insn = 52582
gpu_ipc =      10.1431
gpu_tot_sim_cycle = 114161
gpu_tot_sim_insn = 1085299
gpu_tot_ipc =       9.5067
gpu_tot_issued_cta = 96
gpu_occupancy = 28.8423% 
gpu_tot_occupancy = 19.6091% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1096
partiton_level_parallism_total  =       0.2718
partiton_level_parallism_util =       3.2273
partiton_level_parallism_util_total  =       2.3274
L2_BW  =       4.2074 GB/Sec
L2_BW_total  =      10.4365 GB/Sec
gpu_total_sim_rate=49331

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 328, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 227, Miss_rate = 0.510, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 789, Miss_rate = 0.233, Pending_hits = 56, Reservation_fails = 315
	L1D_cache_core[5]: Access = 3351, Miss = 782, Miss_rate = 0.233, Pending_hits = 59, Reservation_fails = 300
	L1D_cache_core[6]: Access = 3399, Miss = 788, Miss_rate = 0.232, Pending_hits = 69, Reservation_fails = 283
	L1D_cache_core[7]: Access = 3360, Miss = 772, Miss_rate = 0.230, Pending_hits = 54, Reservation_fails = 264
	L1D_cache_core[8]: Access = 3470, Miss = 788, Miss_rate = 0.227, Pending_hits = 69, Reservation_fails = 284
	L1D_cache_core[9]: Access = 3509, Miss = 791, Miss_rate = 0.225, Pending_hits = 73, Reservation_fails = 247
	L1D_cache_core[10]: Access = 5148, Miss = 1250, Miss_rate = 0.243, Pending_hits = 98, Reservation_fails = 299
	L1D_cache_core[11]: Access = 5483, Miss = 1367, Miss_rate = 0.249, Pending_hits = 90, Reservation_fails = 293
	L1D_cache_core[12]: Access = 1674, Miss = 579, Miss_rate = 0.346, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 626, Miss_rate = 0.332, Pending_hits = 17, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1654, Miss = 556, Miss_rate = 0.336, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 629, Miss_rate = 0.329, Pending_hits = 12, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1621, Miss = 574, Miss_rate = 0.354, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 706, Miss_rate = 0.312, Pending_hits = 13, Reservation_fails = 11
	L1D_cache_core[18]: Access = 237, Miss = 144, Miss_rate = 0.608, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 141, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 115, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 109, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1034, Miss_rate = 0.187, Pending_hits = 68, Reservation_fails = 344
	L1D_cache_core[27]: Access = 5089, Miss = 1019, Miss_rate = 0.200, Pending_hits = 72, Reservation_fails = 319
	L1D_cache_core[28]: Access = 5582, Miss = 1064, Miss_rate = 0.191, Pending_hits = 73, Reservation_fails = 333
	L1D_cache_core[29]: Access = 4856, Miss = 985, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 269
	L1D_cache_core[30]: Access = 5031, Miss = 1019, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 352
	L1D_cache_core[31]: Access = 5058, Miss = 998, Miss_rate = 0.197, Pending_hits = 76, Reservation_fails = 269
	L1D_cache_core[32]: Access = 4856, Miss = 1050, Miss_rate = 0.216, Pending_hits = 81, Reservation_fails = 262
	L1D_cache_core[33]: Access = 5245, Miss = 1167, Miss_rate = 0.222, Pending_hits = 84, Reservation_fails = 288
	L1D_cache_core[34]: Access = 405, Miss = 204, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 232, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 259, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 153, Miss_rate = 0.526, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 21751
	L1D_total_cache_miss_rate = 0.2476
	L1D_total_cache_pending_hits = 1266
	L1D_total_cache_reservation_fails = 4741
	L1D_cache_data_port_util = 0.182
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1235
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4701
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4487200
gpgpu_n_tot_w_icount = 140225
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32912	W0_Idle:381661	W0_Scoreboard:885587	W1:36025	W2:16205	W3:11249	W4:7266	W5:5063	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:16679
single_issue_nums: WS0:36515	WS1:34848	WS2:34581	WS3:34281	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 739 
max_icnt2mem_latency = 148 
maxmrqlatency = 21 
max_icnt2sh_latency = 56 
averagemflatency = 306 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4707 	110 	87 	36 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24057 	1971 	4999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28125 	2574 	328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27447 	2666 	593 	268 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	53 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5418      6122      6112      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5414      5415      6128      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5423      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6132      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6132      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6141      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6135      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6139      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4988/96 = 51.958332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4988
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        896       890       804       814      6604      6784    none      none      none      none      none      none      none      none      none      none  
dram[1]:        864       862       803       771      6527      6807    none      none      none      none      none      none      none      none      none      none  
dram[2]:        898       887       816       773      6703      6663    none      none      none      none      none      none      none      none      none      none  
dram[3]:        872       873       782       795      6726      6578    none      none      none      none      none      none      none      none      none      none  
dram[4]:        905       894       801       781      6758      6761    none      none      none      none      none      none      none      none      none      none  
dram[5]:        857       894       808       811      6972      6384    none      none      none      none      none      none      none      none      none      none  
dram[6]:        905       877       825       802      6626      6512    none      none      none      none      none      none      none      none      none      none  
dram[7]:        903       867       743       792      6706      6667    none      none      none      none      none      none      none      none      none      none  
dram[8]:        882       909       758       782      6419      6635    none      none      none      none      none      none      none      none      none      none  
dram[9]:        867       903       765       772      6167      6699    none      none      none      none      none      none      none      none      none      none  
dram[10]:        894       897       788       790      6434      6681    none      none      none      none      none      none      none      none      none      none  
dram[11]:        901       883       773       793      6536      6538    none      none      none      none      none      none      none      none      none      none  
dram[12]:        897       876       757       797     11338      7308    none      none      none      none      none      none      none      none      none      none  
dram[13]:        891       904       772       793      6528      6549    none      none      none      none      none      none      none      none      none      none  
dram[14]:        913       880       769       755      6497      6381    none      none      none      none      none      none      none      none      none      none  
dram[15]:        866       883       789       793      6401      6834    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       729       715       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       726       712       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        723       722       728       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        729       729       728       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       717       712       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        725       730       711       711       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       716       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        735       733       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        719       721       722       722       652       662         0         0         0         0         0         0         0         0         0         0
dram[9]:        721       716       723       722       651       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        730       722       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       721       715       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        734       739       713       722       648       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        724       731       722       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        723       721       723       701       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        723       718       710       712       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665711 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=13395 dram_eff=0.02329
bk0: 64a 665813i bk1: 64a 665782i bk2: 64a 665870i bk3: 64a 665845i bk4: 28a 665853i bk5: 28a 665819i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127436
Bank_Level_Parallism_Col = 1.127163
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127163 

BW Util details:
bwutil = 0.000468 
total_CMD = 666029 
util_bw = 312 
Wasted_Col = 1022 
Wasted_Row = 0 
Idle = 664695 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 578 
rwq = 0 
CCDLc_limit_alone = 578 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665711 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000726695
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665711 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=13019 dram_eff=0.02396
bk0: 64a 665836i bk1: 64a 665743i bk2: 64a 665755i bk3: 64a 665705i bk4: 28a 665813i bk5: 28a 665832i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132621
Bank_Level_Parallism_Col = 1.131695
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131695 

BW Util details:
bwutil = 0.000468 
total_CMD = 666029 
util_bw = 312 
Wasted_Col = 1279 
Wasted_Row = 0 
Idle = 664438 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665711 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103899
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665711 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12658 dram_eff=0.02465
bk0: 64a 665704i bk1: 64a 665692i bk2: 64a 665754i bk3: 64a 665759i bk4: 28a 665842i bk5: 28a 665843i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200508
Bank_Level_Parallism_Col = 1.199746
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.199746 

BW Util details:
bwutil = 0.000468 
total_CMD = 666029 
util_bw = 312 
Wasted_Col = 1264 
Wasted_Row = 0 
Idle = 664453 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 950 
rwq = 0 
CCDLc_limit_alone = 950 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665711 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118013
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665711 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12261 dram_eff=0.02545
bk0: 64a 665660i bk1: 64a 665742i bk2: 64a 665789i bk3: 64a 665673i bk4: 28a 665777i bk5: 28a 665832i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221481
Bank_Level_Parallism_Col = 1.203771
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203771 

BW Util details:
bwutil = 0.000468 
total_CMD = 666029 
util_bw = 312 
Wasted_Col = 1336 
Wasted_Row = 0 
Idle = 664381 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1024 
rwq = 0 
CCDLc_limit_alone = 1024 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665711 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00155248
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665711 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12618 dram_eff=0.02473
bk0: 64a 665749i bk1: 64a 665716i bk2: 64a 665832i bk3: 64a 665752i bk4: 28a 665787i bk5: 28a 665861i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106370
Bank_Level_Parallism_Col = 1.106079
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106079 

BW Util details:
bwutil = 0.000468 
total_CMD = 666029 
util_bw = 312 
Wasted_Col = 1305 
Wasted_Row = 0 
Idle = 664412 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 857 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665711 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000968426
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665712 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004669
n_activity=13599 dram_eff=0.02287
bk0: 64a 665756i bk1: 64a 665733i bk2: 63a 665812i bk3: 64a 665815i bk4: 28a 665831i bk5: 28a 665852i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161957
Bank_Level_Parallism_Col = 1.161023
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161023 

BW Util details:
bwutil = 0.000467 
total_CMD = 666029 
util_bw = 311 
Wasted_Col = 1140 
Wasted_Row = 0 
Idle = 664578 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665712 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00130625
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665711 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12426 dram_eff=0.02511
bk0: 64a 665707i bk1: 64a 665821i bk2: 64a 665782i bk3: 64a 665714i bk4: 28a 665821i bk5: 28a 665807i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133498
Bank_Level_Parallism_Col = 1.132590
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132590 

BW Util details:
bwutil = 0.000468 
total_CMD = 666029 
util_bw = 312 
Wasted_Col = 1306 
Wasted_Row = 0 
Idle = 664411 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 893 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665711 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00129274
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665712 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004669
n_activity=12814 dram_eff=0.02427
bk0: 64a 665603i bk1: 64a 665673i bk2: 64a 665704i bk3: 63a 665806i bk4: 28a 665806i bk5: 28a 665805i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.321519
Bank_Level_Parallism_Col = 1.302473
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.302473 

BW Util details:
bwutil = 0.000467 
total_CMD = 666029 
util_bw = 311 
Wasted_Col = 1269 
Wasted_Row = 0 
Idle = 664449 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1108 
rwq = 0 
CCDLc_limit_alone = 1108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665712 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00168161
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665711 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12444 dram_eff=0.02507
bk0: 64a 665730i bk1: 64a 665768i bk2: 64a 665794i bk3: 64a 665728i bk4: 28a 665813i bk5: 28a 665802i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105735
Bank_Level_Parallism_Col = 1.105452
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105452 

BW Util details:
bwutil = 0.000468 
total_CMD = 666029 
util_bw = 312 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 664355 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 917 
rwq = 0 
CCDLc_limit_alone = 917 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665711 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010465
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665711 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12794 dram_eff=0.02439
bk0: 64a 665694i bk1: 64a 665731i bk2: 64a 665791i bk3: 64a 665728i bk4: 28a 665833i bk5: 28a 665845i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166458
Bank_Level_Parallism_Col = 1.161857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161857 

BW Util details:
bwutil = 0.000468 
total_CMD = 666029 
util_bw = 312 
Wasted_Col = 1286 
Wasted_Row = 0 
Idle = 664431 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 919 
rwq = 0 
CCDLc_limit_alone = 919 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665711 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126121
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665712 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004669
n_activity=12997 dram_eff=0.02393
bk0: 64a 665792i bk1: 64a 665750i bk2: 63a 665825i bk3: 64a 665876i bk4: 28a 665806i bk5: 28a 665859i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.116856
Bank_Level_Parallism_Col = 1.116560
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116560 

BW Util details:
bwutil = 0.000467 
total_CMD = 666029 
util_bw = 311 
Wasted_Col = 1101 
Wasted_Row = 0 
Idle = 664617 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 649 
rwq = 0 
CCDLc_limit_alone = 649 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665712 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000771738
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665711 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=11814 dram_eff=0.02641
bk0: 64a 665724i bk1: 64a 665741i bk2: 64a 665724i bk3: 64a 665767i bk4: 28a 665728i bk5: 28a 665819i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112170
Bank_Level_Parallism_Col = 1.111298
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111298 

BW Util details:
bwutil = 0.000468 
total_CMD = 666029 
util_bw = 312 
Wasted_Col = 1471 
Wasted_Row = 0 
Idle = 664246 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1046 
rwq = 0 
CCDLc_limit_alone = 1046 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665711 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134379
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665712 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004669
n_activity=12463 dram_eff=0.02495
bk0: 64a 665722i bk1: 64a 665695i bk2: 64a 665724i bk3: 64a 665772i bk4: 28a 665833i bk5: 27a 665866i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200641
Bank_Level_Parallism_Col = 1.185090
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185090 

BW Util details:
bwutil = 0.000467 
total_CMD = 666029 
util_bw = 311 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 664469 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 912 
rwq = 0 
CCDLc_limit_alone = 912 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665712 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00181223
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665711 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12806 dram_eff=0.02436
bk0: 64a 665754i bk1: 64a 665724i bk2: 64a 665769i bk3: 64a 665734i bk4: 28a 665758i bk5: 28a 665854i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143116
Bank_Level_Parallism_Col = 1.128329
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128329 

BW Util details:
bwutil = 0.000468 
total_CMD = 666029 
util_bw = 312 
Wasted_Col = 1344 
Wasted_Row = 0 
Idle = 664373 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 934 
rwq = 0 
CCDLc_limit_alone = 934 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665711 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00105401
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665711 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=12223 dram_eff=0.02553
bk0: 64a 665750i bk1: 64a 665748i bk2: 64a 665628i bk3: 64a 665774i bk4: 28a 665818i bk5: 28a 665858i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143713
Bank_Level_Parallism_Col = 1.143544
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143544 

BW Util details:
bwutil = 0.000468 
total_CMD = 666029 
util_bw = 312 
Wasted_Col = 1358 
Wasted_Row = 0 
Idle = 664359 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 964 
rwq = 0 
CCDLc_limit_alone = 964 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665711 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00131226
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=666029 n_nop=665711 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004684
n_activity=13364 dram_eff=0.02335
bk0: 64a 665669i bk1: 64a 665684i bk2: 64a 665800i bk3: 64a 665748i bk4: 28a 665821i bk5: 28a 665815i bk6: 0a 666029i bk7: 0a 666029i bk8: 0a 666029i bk9: 0a 666029i bk10: 0a 666029i bk11: 0a 666029i bk12: 0a 666029i bk13: 0a 666029i bk14: 0a 666029i bk15: 0a 666029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211311
Bank_Level_Parallism_Col = 1.193146
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193146 

BW Util details:
bwutil = 0.000468 
total_CMD = 666029 
util_bw = 312 
Wasted_Col = 1297 
Wasted_Row = 0 
Idle = 664420 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 978 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 666029 
n_nop = 665711 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00122067

========= L2 cache stats =========
L2_cache_bank[0]: Access = 975, Miss = 172, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 967, Miss = 172, Miss_rate = 0.178, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 957, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 961, Miss = 172, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 967, Miss = 173, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 952, Miss = 173, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 963, Miss = 173, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 950, Miss = 172, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 964, Miss = 173, Miss_rate = 0.179, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 987, Miss = 172, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 990, Miss = 172, Miss_rate = 0.174, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 946, Miss = 172, Miss_rate = 0.182, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 956, Miss = 172, Miss_rate = 0.180, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 954, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 973, Miss = 171, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 949, Miss = 172, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 916, Miss = 172, Miss_rate = 0.188, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 956, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 935, Miss = 173, Miss_rate = 0.185, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 920, Miss = 171, Miss_rate = 0.186, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 955, Miss = 172, Miss_rate = 0.180, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 934, Miss = 171, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 936, Miss = 172, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 955, Miss = 173, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 940, Miss = 171, Miss_rate = 0.182, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1517, Miss = 173, Miss_rate = 0.114, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 953, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 945, Miss = 173, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 914, Miss = 172, Miss_rate = 0.188, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 931, Miss = 173, Miss_rate = 0.186, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 955, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 954, Miss = 173, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 31027
L2_total_cache_misses = 5510
L2_total_cache_miss_rate = 0.1776
L2_total_cache_pending_hits = 83
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 114161
Req_Network_injected_packets_per_cycle =       0.2718 
Req_Network_conflicts_per_cycle =       0.0292
Req_Network_conflicts_per_cycle_util =       0.2504
Req_Bank_Level_Parallism =       2.3274
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0089
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0085

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 114161
Reply_Network_injected_packets_per_cycle =        0.2718
Reply_Network_conflicts_per_cycle =        0.0951
Reply_Network_conflicts_per_cycle_util =       0.7814
Reply_Bank_Level_Parallism =       2.2328
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0061
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0072
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 49331 (inst/sec)
gpgpu_simulation_rate = 5189 (cycle/sec)
gpgpu_silicon_slowdown = 231258x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 8150
gpu_sim_insn = 60069
gpu_ipc =       7.3704
gpu_tot_sim_cycle = 122311
gpu_tot_sim_insn = 1145368
gpu_tot_ipc =       9.3644
gpu_tot_issued_cta = 104
gpu_occupancy = 20.1901% 
gpu_tot_occupancy = 19.6493% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1650
partiton_level_parallism_total  =       0.2647
partiton_level_parallism_util =       2.2758
partiton_level_parallism_util_total  =       2.3252
L2_BW  =       6.3372 GB/Sec
L2_BW_total  =      10.1633 GB/Sec
gpu_total_sim_rate=49798

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 328, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 227, Miss_rate = 0.510, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 789, Miss_rate = 0.233, Pending_hits = 56, Reservation_fails = 315
	L1D_cache_core[5]: Access = 3351, Miss = 782, Miss_rate = 0.233, Pending_hits = 59, Reservation_fails = 300
	L1D_cache_core[6]: Access = 3399, Miss = 788, Miss_rate = 0.232, Pending_hits = 69, Reservation_fails = 283
	L1D_cache_core[7]: Access = 3360, Miss = 772, Miss_rate = 0.230, Pending_hits = 54, Reservation_fails = 264
	L1D_cache_core[8]: Access = 3470, Miss = 788, Miss_rate = 0.227, Pending_hits = 69, Reservation_fails = 284
	L1D_cache_core[9]: Access = 3509, Miss = 791, Miss_rate = 0.225, Pending_hits = 73, Reservation_fails = 247
	L1D_cache_core[10]: Access = 5148, Miss = 1250, Miss_rate = 0.243, Pending_hits = 98, Reservation_fails = 299
	L1D_cache_core[11]: Access = 5483, Miss = 1367, Miss_rate = 0.249, Pending_hits = 90, Reservation_fails = 293
	L1D_cache_core[12]: Access = 1674, Miss = 579, Miss_rate = 0.346, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 626, Miss_rate = 0.332, Pending_hits = 17, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1654, Miss = 556, Miss_rate = 0.336, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 629, Miss_rate = 0.329, Pending_hits = 12, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1621, Miss = 574, Miss_rate = 0.354, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 706, Miss_rate = 0.312, Pending_hits = 13, Reservation_fails = 11
	L1D_cache_core[18]: Access = 237, Miss = 144, Miss_rate = 0.608, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 141, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 257, Miss_rate = 0.534, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 218, Miss_rate = 0.558, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 166, Miss_rate = 0.613, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 298, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 231, Miss_rate = 0.541, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 237, Miss_rate = 0.544, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1199, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 344
	L1D_cache_core[27]: Access = 5432, Miss = 1188, Miss_rate = 0.219, Pending_hits = 80, Reservation_fails = 319
	L1D_cache_core[28]: Access = 5582, Miss = 1064, Miss_rate = 0.191, Pending_hits = 73, Reservation_fails = 333
	L1D_cache_core[29]: Access = 4856, Miss = 985, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 269
	L1D_cache_core[30]: Access = 5031, Miss = 1019, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 352
	L1D_cache_core[31]: Access = 5058, Miss = 998, Miss_rate = 0.197, Pending_hits = 76, Reservation_fails = 269
	L1D_cache_core[32]: Access = 4856, Miss = 1050, Miss_rate = 0.216, Pending_hits = 81, Reservation_fails = 262
	L1D_cache_core[33]: Access = 5245, Miss = 1167, Miss_rate = 0.222, Pending_hits = 84, Reservation_fails = 288
	L1D_cache_core[34]: Access = 405, Miss = 204, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 232, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 259, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 153, Miss_rate = 0.526, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 22986
	L1D_total_cache_miss_rate = 0.2548
	L1D_total_cache_pending_hits = 1319
	L1D_total_cache_reservation_fails = 4741
	L1D_cache_data_port_util = 0.172
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1288
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4701
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4979520
gpgpu_n_tot_w_icount = 155610
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40307	W0_Idle:396301	W0_Scoreboard:959834	W1:40199	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:17977
single_issue_nums: WS0:40752	WS1:39070	WS2:38240	WS3:37548	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 739 
max_icnt2mem_latency = 148 
maxmrqlatency = 21 
max_icnt2sh_latency = 56 
averagemflatency = 302 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4710 	110 	87 	36 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25399 	1971 	5002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29470 	2574 	328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28666 	2770 	615 	268 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	53 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5418      6122      6112      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5414      5415      6128      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5423      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6132      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6132      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6141      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6135      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6139      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        940       927       841       829      6813      7010    none      none      none      none      none      none      none      none      none      none  
dram[1]:        909       895       836       793      6761      7058    none      none      none      none      none      none      none      none      none      none  
dram[2]:        927       939       827       799      6929      6839    none      none      none      none      none      none      none      none      none      none  
dram[3]:        905       903       807       817      6986      6813    none      none      none      none      none      none      none      none      none      none  
dram[4]:        935       935       819       796      6967      7021    none      none      none      none      none      none      none      none      none      none  
dram[5]:        905       931       835       848      7224      6560    none      none      none      none      none      none      none      none      none      none  
dram[6]:        946       892       851       820      6819      6772    none      none      none      none      none      none      none      none      none      none  
dram[7]:        933       915       769       800      6915      6884    none      none      none      none      none      none      none      none      none      none  
dram[8]:        908       942       809       796      6637      6811    none      none      none      none      none      none      none      none      none      none  
dram[9]:        919       922       798       801      6368      6900    none      none      none      none      none      none      none      none      none      none  
dram[10]:        935       938       819       812      6685      6882    none      none      none      none      none      none      none      none      none      none  
dram[11]:        950       928       792       807      6779      6715    none      none      none      none      none      none      none      none      none      none  
dram[12]:        949       898       780       823     11548      7518    none      none      none      none      none      none      none      none      none      none  
dram[13]:        921       919       798       818      6705      6793    none      none      none      none      none      none      none      none      none      none  
dram[14]:        955       891       795       781      6732      6599    none      none      none      none      none      none      none      none      none      none  
dram[15]:        896       931       797       808      6585      7026    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       729       715       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       726       712       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        723       722       728       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        729       729       728       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       717       712       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        725       730       711       711       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       716       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        735       733       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        719       721       722       722       652       662         0         0         0         0         0         0         0         0         0         0
dram[9]:        721       716       723       722       651       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        730       722       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       721       715       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        734       739       713       722       648       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        724       731       722       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        723       721       723       701       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        723       718       710       712       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=13395 dram_eff=0.02329
bk0: 64a 713361i bk1: 64a 713330i bk2: 64a 713418i bk3: 64a 713393i bk4: 28a 713401i bk5: 28a 713367i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127436
Bank_Level_Parallism_Col = 1.127163
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127163 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1022 
Wasted_Row = 0 
Idle = 712243 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 578 
rwq = 0 
CCDLc_limit_alone = 578 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000678273
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=13019 dram_eff=0.02396
bk0: 64a 713384i bk1: 64a 713291i bk2: 64a 713303i bk3: 64a 713253i bk4: 28a 713361i bk5: 28a 713380i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132621
Bank_Level_Parallism_Col = 1.131695
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131695 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1279 
Wasted_Row = 0 
Idle = 711986 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000969762
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=12658 dram_eff=0.02465
bk0: 64a 713252i bk1: 64a 713240i bk2: 64a 713302i bk3: 64a 713307i bk4: 28a 713390i bk5: 28a 713391i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200508
Bank_Level_Parallism_Col = 1.199746
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.199746 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1264 
Wasted_Row = 0 
Idle = 712001 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 950 
rwq = 0 
CCDLc_limit_alone = 950 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110149
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=12261 dram_eff=0.02545
bk0: 64a 713208i bk1: 64a 713290i bk2: 64a 713337i bk3: 64a 713221i bk4: 28a 713325i bk5: 28a 713380i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221481
Bank_Level_Parallism_Col = 1.203771
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203771 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1336 
Wasted_Row = 0 
Idle = 711929 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1024 
rwq = 0 
CCDLc_limit_alone = 1024 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00144904
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=12618 dram_eff=0.02473
bk0: 64a 713297i bk1: 64a 713264i bk2: 64a 713380i bk3: 64a 713300i bk4: 28a 713335i bk5: 28a 713409i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106370
Bank_Level_Parallism_Col = 1.106079
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106079 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1305 
Wasted_Row = 0 
Idle = 711960 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 857 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000903897
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=13686 dram_eff=0.0228
bk0: 64a 713304i bk1: 64a 713281i bk2: 64a 713360i bk3: 64a 713363i bk4: 28a 713379i bk5: 28a 713400i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161846
Bank_Level_Parallism_Col = 1.160912
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.160912 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1140 
Wasted_Row = 0 
Idle = 712125 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00121921
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=12426 dram_eff=0.02511
bk0: 64a 713255i bk1: 64a 713369i bk2: 64a 713330i bk3: 64a 713262i bk4: 28a 713369i bk5: 28a 713355i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133498
Bank_Level_Parallism_Col = 1.132590
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132590 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1306 
Wasted_Row = 0 
Idle = 711959 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 893 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012066
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=12901 dram_eff=0.02418
bk0: 64a 713151i bk1: 64a 713221i bk2: 64a 713252i bk3: 64a 713354i bk4: 28a 713354i bk5: 28a 713353i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.321316
Bank_Level_Parallism_Col = 1.302281
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.302281 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1269 
Wasted_Row = 0 
Idle = 711996 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1108 
rwq = 0 
CCDLc_limit_alone = 1108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00156956
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=12444 dram_eff=0.02507
bk0: 64a 713278i bk1: 64a 713316i bk2: 64a 713342i bk3: 64a 713276i bk4: 28a 713361i bk5: 28a 713350i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105735
Bank_Level_Parallism_Col = 1.105452
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105452 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 711903 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 917 
rwq = 0 
CCDLc_limit_alone = 917 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000976769
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=12794 dram_eff=0.02439
bk0: 64a 713242i bk1: 64a 713279i bk2: 64a 713339i bk3: 64a 713276i bk4: 28a 713381i bk5: 28a 713393i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166458
Bank_Level_Parallism_Col = 1.161857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161857 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1286 
Wasted_Row = 0 
Idle = 711979 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 919 
rwq = 0 
CCDLc_limit_alone = 919 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117717
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=13084 dram_eff=0.02385
bk0: 64a 713340i bk1: 64a 713298i bk2: 64a 713373i bk3: 64a 713424i bk4: 28a 713354i bk5: 28a 713407i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.116773
Bank_Level_Parallism_Col = 1.116477
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116477 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1101 
Wasted_Row = 0 
Idle = 712164 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 649 
rwq = 0 
CCDLc_limit_alone = 649 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000720315
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=11814 dram_eff=0.02641
bk0: 64a 713272i bk1: 64a 713289i bk2: 64a 713272i bk3: 64a 713315i bk4: 28a 713276i bk5: 28a 713367i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112170
Bank_Level_Parallism_Col = 1.111298
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111298 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1471 
Wasted_Row = 0 
Idle = 711794 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1046 
rwq = 0 
CCDLc_limit_alone = 1046 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125424
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713260 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004358
n_activity=12463 dram_eff=0.02495
bk0: 64a 713270i bk1: 64a 713243i bk2: 64a 713272i bk3: 64a 713320i bk4: 28a 713381i bk5: 27a 713414i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200641
Bank_Level_Parallism_Col = 1.185090
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185090 

BW Util details:
bwutil = 0.000436 
total_CMD = 713577 
util_bw = 311 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 712017 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 912 
rwq = 0 
CCDLc_limit_alone = 912 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713260 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00169148
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=12806 dram_eff=0.02436
bk0: 64a 713302i bk1: 64a 713272i bk2: 64a 713317i bk3: 64a 713282i bk4: 28a 713306i bk5: 28a 713402i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143116
Bank_Level_Parallism_Col = 1.128329
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128329 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1344 
Wasted_Row = 0 
Idle = 711921 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 934 
rwq = 0 
CCDLc_limit_alone = 934 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000983776
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=12223 dram_eff=0.02553
bk0: 64a 713298i bk1: 64a 713296i bk2: 64a 713176i bk3: 64a 713322i bk4: 28a 713366i bk5: 28a 713406i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143713
Bank_Level_Parallism_Col = 1.143544
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143544 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1358 
Wasted_Row = 0 
Idle = 711907 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 964 
rwq = 0 
CCDLc_limit_alone = 964 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00122482
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=713577 n_nop=713259 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004372
n_activity=13364 dram_eff=0.02335
bk0: 64a 713217i bk1: 64a 713232i bk2: 64a 713348i bk3: 64a 713296i bk4: 28a 713369i bk5: 28a 713363i bk6: 0a 713577i bk7: 0a 713577i bk8: 0a 713577i bk9: 0a 713577i bk10: 0a 713577i bk11: 0a 713577i bk12: 0a 713577i bk13: 0a 713577i bk14: 0a 713577i bk15: 0a 713577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211311
Bank_Level_Parallism_Col = 1.193146
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193146 

BW Util details:
bwutil = 0.000437 
total_CMD = 713577 
util_bw = 312 
Wasted_Col = 1297 
Wasted_Row = 0 
Idle = 711968 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 978 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 713577 
n_nop = 713259 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113933

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1020, Miss = 172, Miss_rate = 0.169, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1002, Miss = 172, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1005, Miss = 173, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 994, Miss = 173, Miss_rate = 0.174, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1011, Miss = 173, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 991, Miss = 172, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1007, Miss = 173, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1028, Miss = 172, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1034, Miss = 173, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 995, Miss = 172, Miss_rate = 0.173, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 998, Miss = 172, Miss_rate = 0.172, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 993, Miss = 172, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1018, Miss = 172, Miss_rate = 0.169, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 987, Miss = 172, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 954, Miss = 172, Miss_rate = 0.180, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 972, Miss = 173, Miss_rate = 0.178, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 967, Miss = 171, Miss_rate = 0.177, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 996, Miss = 172, Miss_rate = 0.173, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 985, Miss = 172, Miss_rate = 0.175, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 974, Miss = 172, Miss_rate = 0.177, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1001, Miss = 173, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 979, Miss = 171, Miss_rate = 0.175, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 173, Miss_rate = 0.111, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 997, Miss = 172, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 977, Miss = 173, Miss_rate = 0.177, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 953, Miss = 172, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 974, Miss = 173, Miss_rate = 0.178, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 988, Miss = 172, Miss_rate = 0.174, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 993, Miss = 173, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32372
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1703
L2_total_cache_pending_hits = 83
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 122311
Req_Network_injected_packets_per_cycle =       0.2647 
Req_Network_conflicts_per_cycle =       0.0277
Req_Network_conflicts_per_cycle_util =       0.2434
Req_Bank_Level_Parallism =       2.3252
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0084
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0083

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 122311
Reply_Network_injected_packets_per_cycle =        0.2647
Reply_Network_conflicts_per_cycle =        0.0915
Reply_Network_conflicts_per_cycle_util =       0.7719
Reply_Bank_Level_Parallism =       2.2333
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0058
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0070
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 49798 (inst/sec)
gpgpu_simulation_rate = 5317 (cycle/sec)
gpgpu_silicon_slowdown = 225691x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 5074
gpu_sim_insn = 49180
gpu_ipc =       9.6926
gpu_tot_sim_cycle = 127385
gpu_tot_sim_insn = 1194548
gpu_tot_ipc =       9.3775
gpu_tot_issued_cta = 112
gpu_occupancy = 27.0799% 
gpu_tot_occupancy = 19.7083% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0268
partiton_level_parallism_total  =       0.2552
partiton_level_parallism_util =       3.1628
partiton_level_parallism_util_total  =       2.3278
L2_BW  =       1.0292 GB/Sec
L2_BW_total  =       9.7995 GB/Sec
gpu_total_sim_rate=49772

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 328, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 227, Miss_rate = 0.510, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 789, Miss_rate = 0.233, Pending_hits = 56, Reservation_fails = 315
	L1D_cache_core[5]: Access = 3351, Miss = 782, Miss_rate = 0.233, Pending_hits = 59, Reservation_fails = 300
	L1D_cache_core[6]: Access = 3399, Miss = 788, Miss_rate = 0.232, Pending_hits = 69, Reservation_fails = 283
	L1D_cache_core[7]: Access = 3360, Miss = 772, Miss_rate = 0.230, Pending_hits = 54, Reservation_fails = 264
	L1D_cache_core[8]: Access = 3470, Miss = 788, Miss_rate = 0.227, Pending_hits = 69, Reservation_fails = 284
	L1D_cache_core[9]: Access = 3509, Miss = 791, Miss_rate = 0.225, Pending_hits = 73, Reservation_fails = 247
	L1D_cache_core[10]: Access = 5148, Miss = 1250, Miss_rate = 0.243, Pending_hits = 98, Reservation_fails = 299
	L1D_cache_core[11]: Access = 5483, Miss = 1367, Miss_rate = 0.249, Pending_hits = 90, Reservation_fails = 293
	L1D_cache_core[12]: Access = 1674, Miss = 579, Miss_rate = 0.346, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 626, Miss_rate = 0.332, Pending_hits = 17, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1654, Miss = 556, Miss_rate = 0.336, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 629, Miss_rate = 0.329, Pending_hits = 12, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1621, Miss = 574, Miss_rate = 0.354, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 706, Miss_rate = 0.312, Pending_hits = 13, Reservation_fails = 11
	L1D_cache_core[18]: Access = 237, Miss = 144, Miss_rate = 0.608, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 141, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 257, Miss_rate = 0.534, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 218, Miss_rate = 0.558, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 166, Miss_rate = 0.613, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 298, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 231, Miss_rate = 0.541, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 237, Miss_rate = 0.544, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1199, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 344
	L1D_cache_core[27]: Access = 5432, Miss = 1188, Miss_rate = 0.219, Pending_hits = 80, Reservation_fails = 319
	L1D_cache_core[28]: Access = 5598, Miss = 1080, Miss_rate = 0.193, Pending_hits = 73, Reservation_fails = 333
	L1D_cache_core[29]: Access = 4872, Miss = 1001, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 269
	L1D_cache_core[30]: Access = 5047, Miss = 1035, Miss_rate = 0.205, Pending_hits = 77, Reservation_fails = 352
	L1D_cache_core[31]: Access = 5074, Miss = 1014, Miss_rate = 0.200, Pending_hits = 76, Reservation_fails = 269
	L1D_cache_core[32]: Access = 4876, Miss = 1069, Miss_rate = 0.219, Pending_hits = 81, Reservation_fails = 262
	L1D_cache_core[33]: Access = 5265, Miss = 1186, Miss_rate = 0.225, Pending_hits = 84, Reservation_fails = 288
	L1D_cache_core[34]: Access = 421, Miss = 220, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 248, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 259, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 153, Miss_rate = 0.526, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 23120
	L1D_total_cache_miss_rate = 0.2559
	L1D_total_cache_pending_hits = 1319
	L1D_total_cache_reservation_fails = 4741
	L1D_cache_data_port_util = 0.171
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1288
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4701
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 5033728
gpgpu_n_tot_w_icount = 157304
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40892	W0_Idle:398531	W0_Scoreboard:967737	W1:40229	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:19511
single_issue_nums: WS0:41168	WS1:39501	WS2:38671	WS3:37964	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 739 
max_icnt2mem_latency = 148 
maxmrqlatency = 21 
max_icnt2sh_latency = 56 
averagemflatency = 302 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4710 	110 	87 	36 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25535 	1971 	5002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29606 	2574 	328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28802 	2770 	615 	268 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	53 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5418      6122      6112      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5414      5415      6128      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5423      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6132      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6132      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6141      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6135      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6139      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        940       927       841       829      6855      7044    none      none      none      none      none      none      none      none      none      none  
dram[1]:        909       895       836       793      6795      7108    none      none      none      none      none      none      none      none      none      none  
dram[2]:        927       939       827       799      6980      6873    none      none      none      none      none      none      none      none      none      none  
dram[3]:        905       903       807       817      7020      6854    none      none      none      none      none      none      none      none      none      none  
dram[4]:        935       935       819       796      7000      7054    none      none      none      none      none      none      none      none      none      none  
dram[5]:        905       931       835       848      7258      6594    none      none      none      none      none      none      none      none      none      none  
dram[6]:        946       892       851       820      6852      6806    none      none      none      none      none      none      none      none      none      none  
dram[7]:        933       915       769       800      6949      6918    none      none      none      none      none      none      none      none      none      none  
dram[8]:        908       942       809       796      6670      6845    none      none      none      none      none      none      none      none      none      none  
dram[9]:        919       922       798       801      6402      6934    none      none      none      none      none      none      none      none      none      none  
dram[10]:        935       938       819       812      6719      6915    none      none      none      none      none      none      none      none      none      none  
dram[11]:        950       928       792       807      6812      6748    none      none      none      none      none      none      none      none      none      none  
dram[12]:        949       898       780       823     11598      7553    none      none      none      none      none      none      none      none      none      none  
dram[13]:        921       919       798       818      6738      6826    none      none      none      none      none      none      none      none      none      none  
dram[14]:        955       891       795       781      6765      6632    none      none      none      none      none      none      none      none      none      none  
dram[15]:        896       931       797       808      6618      7060    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       729       715       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       726       712       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        723       722       728       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        729       729       728       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       717       712       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        725       730       711       711       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       716       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        735       733       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        719       721       722       722       652       662         0         0         0         0         0         0         0         0         0         0
dram[9]:        721       716       723       722       651       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        730       722       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       721       715       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        734       739       713       722       648       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        724       731       722       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        723       721       723       701       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        723       718       710       712       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=13395 dram_eff=0.02329
bk0: 64a 742964i bk1: 64a 742933i bk2: 64a 743021i bk3: 64a 742996i bk4: 28a 743004i bk5: 28a 742970i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127436
Bank_Level_Parallism_Col = 1.127163
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127163 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1022 
Wasted_Row = 0 
Idle = 741846 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 578 
rwq = 0 
CCDLc_limit_alone = 578 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000651255
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=13019 dram_eff=0.02396
bk0: 64a 742987i bk1: 64a 742894i bk2: 64a 742906i bk3: 64a 742856i bk4: 28a 742964i bk5: 28a 742983i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132621
Bank_Level_Parallism_Col = 1.131695
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131695 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1279 
Wasted_Row = 0 
Idle = 741589 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000931134
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=12658 dram_eff=0.02465
bk0: 64a 742855i bk1: 64a 742843i bk2: 64a 742905i bk3: 64a 742910i bk4: 28a 742993i bk5: 28a 742994i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200508
Bank_Level_Parallism_Col = 1.199746
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.199746 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1264 
Wasted_Row = 0 
Idle = 741604 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 950 
rwq = 0 
CCDLc_limit_alone = 950 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00105762
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=12261 dram_eff=0.02545
bk0: 64a 742811i bk1: 64a 742893i bk2: 64a 742940i bk3: 64a 742824i bk4: 28a 742928i bk5: 28a 742983i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221481
Bank_Level_Parallism_Col = 1.203771
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203771 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1336 
Wasted_Row = 0 
Idle = 741532 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1024 
rwq = 0 
CCDLc_limit_alone = 1024 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00139132
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=12618 dram_eff=0.02473
bk0: 64a 742900i bk1: 64a 742867i bk2: 64a 742983i bk3: 64a 742903i bk4: 28a 742938i bk5: 28a 743012i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106370
Bank_Level_Parallism_Col = 1.106079
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106079 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1305 
Wasted_Row = 0 
Idle = 741563 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 857 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000867892
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=13686 dram_eff=0.0228
bk0: 64a 742907i bk1: 64a 742884i bk2: 64a 742963i bk3: 64a 742966i bk4: 28a 742982i bk5: 28a 743003i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161846
Bank_Level_Parallism_Col = 1.160912
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.160912 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1140 
Wasted_Row = 0 
Idle = 741728 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00117065
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=12426 dram_eff=0.02511
bk0: 64a 742858i bk1: 64a 742972i bk2: 64a 742933i bk3: 64a 742865i bk4: 28a 742972i bk5: 28a 742958i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133498
Bank_Level_Parallism_Col = 1.132590
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132590 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1306 
Wasted_Row = 0 
Idle = 741562 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 893 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115853
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=12901 dram_eff=0.02418
bk0: 64a 742754i bk1: 64a 742824i bk2: 64a 742855i bk3: 64a 742957i bk4: 28a 742957i bk5: 28a 742956i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.321316
Bank_Level_Parallism_Col = 1.302281
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.302281 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1269 
Wasted_Row = 0 
Idle = 741599 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1108 
rwq = 0 
CCDLc_limit_alone = 1108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00150704
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=12444 dram_eff=0.02507
bk0: 64a 742881i bk1: 64a 742919i bk2: 64a 742945i bk3: 64a 742879i bk4: 28a 742964i bk5: 28a 742953i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105735
Bank_Level_Parallism_Col = 1.105452
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105452 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 741506 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 917 
rwq = 0 
CCDLc_limit_alone = 917 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000937862
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=12794 dram_eff=0.02439
bk0: 64a 742845i bk1: 64a 742882i bk2: 64a 742942i bk3: 64a 742879i bk4: 28a 742984i bk5: 28a 742996i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166458
Bank_Level_Parallism_Col = 1.161857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161857 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1286 
Wasted_Row = 0 
Idle = 741582 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 919 
rwq = 0 
CCDLc_limit_alone = 919 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113028
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=13084 dram_eff=0.02385
bk0: 64a 742943i bk1: 64a 742901i bk2: 64a 742976i bk3: 64a 743027i bk4: 28a 742957i bk5: 28a 743010i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.116773
Bank_Level_Parallism_Col = 1.116477
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116477 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1101 
Wasted_Row = 0 
Idle = 741767 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 649 
rwq = 0 
CCDLc_limit_alone = 649 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000691622
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=11814 dram_eff=0.02641
bk0: 64a 742875i bk1: 64a 742892i bk2: 64a 742875i bk3: 64a 742918i bk4: 28a 742879i bk5: 28a 742970i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112170
Bank_Level_Parallism_Col = 1.111298
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111298 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1471 
Wasted_Row = 0 
Idle = 741397 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1046 
rwq = 0 
CCDLc_limit_alone = 1046 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120428
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742863 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004185
n_activity=12463 dram_eff=0.02495
bk0: 64a 742873i bk1: 64a 742846i bk2: 64a 742875i bk3: 64a 742923i bk4: 28a 742984i bk5: 27a 743017i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200641
Bank_Level_Parallism_Col = 1.185090
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185090 

BW Util details:
bwutil = 0.000418 
total_CMD = 743180 
util_bw = 311 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 741620 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 912 
rwq = 0 
CCDLc_limit_alone = 912 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742863 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0016241
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=12806 dram_eff=0.02436
bk0: 64a 742905i bk1: 64a 742875i bk2: 64a 742920i bk3: 64a 742885i bk4: 28a 742909i bk5: 28a 743005i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143116
Bank_Level_Parallism_Col = 1.128329
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128329 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1344 
Wasted_Row = 0 
Idle = 741524 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 934 
rwq = 0 
CCDLc_limit_alone = 934 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000944589
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=12223 dram_eff=0.02553
bk0: 64a 742901i bk1: 64a 742899i bk2: 64a 742779i bk3: 64a 742925i bk4: 28a 742969i bk5: 28a 743009i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143713
Bank_Level_Parallism_Col = 1.143544
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143544 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1358 
Wasted_Row = 0 
Idle = 741510 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 964 
rwq = 0 
CCDLc_limit_alone = 964 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00117603
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=743180 n_nop=742862 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004198
n_activity=13364 dram_eff=0.02335
bk0: 64a 742820i bk1: 64a 742835i bk2: 64a 742951i bk3: 64a 742899i bk4: 28a 742972i bk5: 28a 742966i bk6: 0a 743180i bk7: 0a 743180i bk8: 0a 743180i bk9: 0a 743180i bk10: 0a 743180i bk11: 0a 743180i bk12: 0a 743180i bk13: 0a 743180i bk14: 0a 743180i bk15: 0a 743180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211311
Bank_Level_Parallism_Col = 1.193146
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193146 

BW Util details:
bwutil = 0.000420 
total_CMD = 743180 
util_bw = 312 
Wasted_Col = 1297 
Wasted_Row = 0 
Idle = 741571 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 978 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 743180 
n_nop = 742862 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109395

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 172, Miss_rate = 0.168, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1015, Miss = 172, Miss_rate = 0.169, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1006, Miss = 172, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1016, Miss = 172, Miss_rate = 0.169, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1011, Miss = 173, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 998, Miss = 173, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1016, Miss = 173, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 995, Miss = 172, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1011, Miss = 173, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1032, Miss = 172, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1038, Miss = 173, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1002, Miss = 172, Miss_rate = 0.172, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 997, Miss = 172, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1022, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 991, Miss = 172, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 958, Miss = 172, Miss_rate = 0.180, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1003, Miss = 172, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 173, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 971, Miss = 171, Miss_rate = 0.176, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1000, Miss = 172, Miss_rate = 0.172, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 989, Miss = 172, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 978, Miss = 172, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1005, Miss = 173, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 983, Miss = 171, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1566, Miss = 173, Miss_rate = 0.110, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 1001, Miss = 172, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 981, Miss = 173, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 957, Miss = 172, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 978, Miss = 173, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 992, Miss = 172, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 997, Miss = 173, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32508
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1696
L2_total_cache_pending_hits = 83
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 127385
Req_Network_injected_packets_per_cycle =       0.2552 
Req_Network_conflicts_per_cycle =       0.0266
Req_Network_conflicts_per_cycle_util =       0.2426
Req_Bank_Level_Parallism =       2.3278
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0080
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 127385
Reply_Network_injected_packets_per_cycle =        0.2552
Reply_Network_conflicts_per_cycle =        0.0878
Reply_Network_conflicts_per_cycle_util =       0.7696
Reply_Bank_Level_Parallism =       2.2361
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0056
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0067
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 49772 (inst/sec)
gpgpu_simulation_rate = 5307 (cycle/sec)
gpgpu_silicon_slowdown = 226116x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 5979
gpu_sim_insn = 45122
gpu_ipc =       7.5467
gpu_tot_sim_cycle = 133364
gpu_tot_sim_insn = 1239670
gpu_tot_ipc =       9.2954
gpu_tot_issued_cta = 120
gpu_occupancy = 18.6251% 
gpu_tot_occupancy = 19.6957% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0229
partiton_level_parallism_total  =       0.2448
partiton_level_parallism_util =       3.0444
partiton_level_parallism_util_total  =       2.3301
L2_BW  =       0.8799 GB/Sec
L2_BW_total  =       9.3996 GB/Sec
gpu_total_sim_rate=49586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 667, Miss = 344, Miss_rate = 0.516, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 461, Miss = 243, Miss_rate = 0.527, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 193, Miss = 131, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 195, Miss = 132, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3408, Miss = 805, Miss_rate = 0.236, Pending_hits = 56, Reservation_fails = 315
	L1D_cache_core[5]: Access = 3367, Miss = 798, Miss_rate = 0.237, Pending_hits = 59, Reservation_fails = 300
	L1D_cache_core[6]: Access = 3399, Miss = 788, Miss_rate = 0.232, Pending_hits = 69, Reservation_fails = 283
	L1D_cache_core[7]: Access = 3360, Miss = 772, Miss_rate = 0.230, Pending_hits = 54, Reservation_fails = 264
	L1D_cache_core[8]: Access = 3470, Miss = 788, Miss_rate = 0.227, Pending_hits = 69, Reservation_fails = 284
	L1D_cache_core[9]: Access = 3509, Miss = 791, Miss_rate = 0.225, Pending_hits = 73, Reservation_fails = 247
	L1D_cache_core[10]: Access = 5148, Miss = 1250, Miss_rate = 0.243, Pending_hits = 98, Reservation_fails = 299
	L1D_cache_core[11]: Access = 5483, Miss = 1367, Miss_rate = 0.249, Pending_hits = 90, Reservation_fails = 293
	L1D_cache_core[12]: Access = 1674, Miss = 579, Miss_rate = 0.346, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 626, Miss_rate = 0.332, Pending_hits = 17, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1654, Miss = 556, Miss_rate = 0.336, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 629, Miss_rate = 0.329, Pending_hits = 12, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1621, Miss = 574, Miss_rate = 0.354, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 706, Miss_rate = 0.312, Pending_hits = 13, Reservation_fails = 11
	L1D_cache_core[18]: Access = 237, Miss = 144, Miss_rate = 0.608, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 141, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 257, Miss_rate = 0.534, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 218, Miss_rate = 0.558, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 166, Miss_rate = 0.613, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 298, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 231, Miss_rate = 0.541, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 237, Miss_rate = 0.544, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1199, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 344
	L1D_cache_core[27]: Access = 5432, Miss = 1188, Miss_rate = 0.219, Pending_hits = 80, Reservation_fails = 319
	L1D_cache_core[28]: Access = 5598, Miss = 1080, Miss_rate = 0.193, Pending_hits = 73, Reservation_fails = 333
	L1D_cache_core[29]: Access = 4872, Miss = 1001, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 269
	L1D_cache_core[30]: Access = 5047, Miss = 1035, Miss_rate = 0.205, Pending_hits = 77, Reservation_fails = 352
	L1D_cache_core[31]: Access = 5074, Miss = 1014, Miss_rate = 0.200, Pending_hits = 76, Reservation_fails = 269
	L1D_cache_core[32]: Access = 4876, Miss = 1069, Miss_rate = 0.219, Pending_hits = 81, Reservation_fails = 262
	L1D_cache_core[33]: Access = 5265, Miss = 1186, Miss_rate = 0.225, Pending_hits = 84, Reservation_fails = 288
	L1D_cache_core[34]: Access = 421, Miss = 220, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 248, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 578, Miss = 275, Miss_rate = 0.476, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 307, Miss = 169, Miss_rate = 0.550, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 23255
	L1D_total_cache_miss_rate = 0.2570
	L1D_total_cache_pending_hits = 1319
	L1D_total_cache_reservation_fails = 4741
	L1D_cache_data_port_util = 0.169
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1288
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4701
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
644, 64, 64, 154, 254, 229, 229, 280, 305, 154, 229, 64, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 5086240
gpgpu_n_tot_w_icount = 158945
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41452	W0_Idle:404871	W0_Scoreboard:977545	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:20917
single_issue_nums: WS0:41552	WS1:39925	WS2:39120	WS3:38348	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 739 
max_icnt2mem_latency = 148 
maxmrqlatency = 21 
max_icnt2sh_latency = 56 
averagemflatency = 302 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4710 	110 	87 	36 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25672 	1971 	5002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29743 	2574 	328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28939 	2770 	615 	268 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	53 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5418      6122      6112      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5414      5415      6128      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5423      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6132      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6132      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6141      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6135      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6139      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        940       927       841       829      6888      7077    none      none      none      none      none      none      none      none      none      none  
dram[1]:        909       895       836       793      6828      7150    none      none      none      none      none      none      none      none      none      none  
dram[2]:        927       939       827       799      7030      6906    none      none      none      none      none      none      none      none      none      none  
dram[3]:        905       903       807       817      7053      6888    none      none      none      none      none      none      none      none      none      none  
dram[4]:        935       935       819       796      7034      7088    none      none      none      none      none      none      none      none      none      none  
dram[5]:        905       935       835       848      7291      6635    none      none      none      none      none      none      none      none      none      none  
dram[6]:        946       892       851       820      6886      6839    none      none      none      none      none      none      none      none      none      none  
dram[7]:        933       915       769       800      6982      6951    none      none      none      none      none      none      none      none      none      none  
dram[8]:        908       942       809       796      6704      6878    none      none      none      none      none      none      none      none      none      none  
dram[9]:        919       922       798       801      6435      6967    none      none      none      none      none      none      none      none      none      none  
dram[10]:        938       938       819       812      6752      6949    none      none      none      none      none      none      none      none      none      none  
dram[11]:        950       928       792       807      6845      6782    none      none      none      none      none      none      none      none      none      none  
dram[12]:        949       898       780       823     11631      7588    none      none      none      none      none      none      none      none      none      none  
dram[13]:        921       919       798       818      6771      6860    none      none      none      none      none      none      none      none      none      none  
dram[14]:        955       891       799       784      6799      6666    none      none      none      none      none      none      none      none      none      none  
dram[15]:        896       931       797       808      6660      7093    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       729       715       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       726       712       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        723       722       728       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        729       729       728       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       717       712       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        725       730       711       711       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       716       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        735       733       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        719       721       722       722       652       662         0         0         0         0         0         0         0         0         0         0
dram[9]:        721       716       723       722       651       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        730       722       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       721       715       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        734       739       713       722       648       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        724       731       722       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        723       721       723       701       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        723       718       710       712       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=13395 dram_eff=0.02329
bk0: 64a 777846i bk1: 64a 777815i bk2: 64a 777903i bk3: 64a 777878i bk4: 28a 777886i bk5: 28a 777852i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127436
Bank_Level_Parallism_Col = 1.127163
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127163 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1022 
Wasted_Row = 0 
Idle = 776728 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 578 
rwq = 0 
CCDLc_limit_alone = 578 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000622058
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=13019 dram_eff=0.02396
bk0: 64a 777869i bk1: 64a 777776i bk2: 64a 777788i bk3: 64a 777738i bk4: 28a 777846i bk5: 28a 777865i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132621
Bank_Level_Parallism_Col = 1.131695
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131695 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1279 
Wasted_Row = 0 
Idle = 776471 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000889389
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=12658 dram_eff=0.02465
bk0: 64a 777737i bk1: 64a 777725i bk2: 64a 777787i bk3: 64a 777792i bk4: 28a 777875i bk5: 28a 777876i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200508
Bank_Level_Parallism_Col = 1.199746
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.199746 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1264 
Wasted_Row = 0 
Idle = 776486 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 950 
rwq = 0 
CCDLc_limit_alone = 950 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=12261 dram_eff=0.02545
bk0: 64a 777693i bk1: 64a 777775i bk2: 64a 777822i bk3: 64a 777706i bk4: 28a 777810i bk5: 28a 777865i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221481
Bank_Level_Parallism_Col = 1.203771
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203771 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1336 
Wasted_Row = 0 
Idle = 776414 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1024 
rwq = 0 
CCDLc_limit_alone = 1024 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00132894
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=12618 dram_eff=0.02473
bk0: 64a 777782i bk1: 64a 777749i bk2: 64a 777865i bk3: 64a 777785i bk4: 28a 777820i bk5: 28a 777894i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106370
Bank_Level_Parallism_Col = 1.106079
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106079 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1305 
Wasted_Row = 0 
Idle = 776445 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 857 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000828983
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=13686 dram_eff=0.0228
bk0: 64a 777789i bk1: 64a 777766i bk2: 64a 777845i bk3: 64a 777848i bk4: 28a 777864i bk5: 28a 777885i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161846
Bank_Level_Parallism_Col = 1.160912
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.160912 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1140 
Wasted_Row = 0 
Idle = 776610 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00111816
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=12426 dram_eff=0.02511
bk0: 64a 777740i bk1: 64a 777854i bk2: 64a 777815i bk3: 64a 777747i bk4: 28a 777854i bk5: 28a 777840i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133498
Bank_Level_Parallism_Col = 1.132590
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132590 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1306 
Wasted_Row = 0 
Idle = 776444 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 893 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0011066
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=12901 dram_eff=0.02418
bk0: 64a 777636i bk1: 64a 777706i bk2: 64a 777737i bk3: 64a 777839i bk4: 28a 777839i bk5: 28a 777838i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.321316
Bank_Level_Parallism_Col = 1.302281
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.302281 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1269 
Wasted_Row = 0 
Idle = 776481 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1108 
rwq = 0 
CCDLc_limit_alone = 1108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00143947
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=12444 dram_eff=0.02507
bk0: 64a 777763i bk1: 64a 777801i bk2: 64a 777827i bk3: 64a 777761i bk4: 28a 777846i bk5: 28a 777835i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105735
Bank_Level_Parallism_Col = 1.105452
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105452 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 776388 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 917 
rwq = 0 
CCDLc_limit_alone = 917 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000895815
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=12794 dram_eff=0.02439
bk0: 64a 777727i bk1: 64a 777764i bk2: 64a 777824i bk3: 64a 777761i bk4: 28a 777866i bk5: 28a 777878i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166458
Bank_Level_Parallism_Col = 1.161857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161857 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1286 
Wasted_Row = 0 
Idle = 776464 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 919 
rwq = 0 
CCDLc_limit_alone = 919 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107961
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=13084 dram_eff=0.02385
bk0: 64a 777825i bk1: 64a 777783i bk2: 64a 777858i bk3: 64a 777909i bk4: 28a 777839i bk5: 28a 777892i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.116773
Bank_Level_Parallism_Col = 1.116477
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116477 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1101 
Wasted_Row = 0 
Idle = 776649 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 649 
rwq = 0 
CCDLc_limit_alone = 649 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000660616
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=11814 dram_eff=0.02641
bk0: 64a 777757i bk1: 64a 777774i bk2: 64a 777757i bk3: 64a 777800i bk4: 28a 777761i bk5: 28a 777852i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112170
Bank_Level_Parallism_Col = 1.111298
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111298 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1471 
Wasted_Row = 0 
Idle = 776279 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1046 
rwq = 0 
CCDLc_limit_alone = 1046 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115029
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777745 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003997
n_activity=12463 dram_eff=0.02495
bk0: 64a 777755i bk1: 64a 777728i bk2: 64a 777757i bk3: 64a 777805i bk4: 28a 777866i bk5: 27a 777899i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200641
Bank_Level_Parallism_Col = 1.185090
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185090 

BW Util details:
bwutil = 0.000400 
total_CMD = 778062 
util_bw = 311 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 776502 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 912 
rwq = 0 
CCDLc_limit_alone = 912 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777745 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00155129
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=12806 dram_eff=0.02436
bk0: 64a 777787i bk1: 64a 777757i bk2: 64a 777802i bk3: 64a 777767i bk4: 28a 777791i bk5: 28a 777887i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143116
Bank_Level_Parallism_Col = 1.128329
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128329 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1344 
Wasted_Row = 0 
Idle = 776406 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 934 
rwq = 0 
CCDLc_limit_alone = 934 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000902242
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=12223 dram_eff=0.02553
bk0: 64a 777783i bk1: 64a 777781i bk2: 64a 777661i bk3: 64a 777807i bk4: 28a 777851i bk5: 28a 777891i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143713
Bank_Level_Parallism_Col = 1.143544
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143544 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1358 
Wasted_Row = 0 
Idle = 776392 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 964 
rwq = 0 
CCDLc_limit_alone = 964 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0011233
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778062 n_nop=777744 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000401
n_activity=13364 dram_eff=0.02335
bk0: 64a 777702i bk1: 64a 777717i bk2: 64a 777833i bk3: 64a 777781i bk4: 28a 777854i bk5: 28a 777848i bk6: 0a 778062i bk7: 0a 778062i bk8: 0a 778062i bk9: 0a 778062i bk10: 0a 778062i bk11: 0a 778062i bk12: 0a 778062i bk13: 0a 778062i bk14: 0a 778062i bk15: 0a 778062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211311
Bank_Level_Parallism_Col = 1.193146
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193146 

BW Util details:
bwutil = 0.000401 
total_CMD = 778062 
util_bw = 312 
Wasted_Col = 1297 
Wasted_Row = 0 
Idle = 776453 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 978 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778062 
n_nop = 777744 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010449

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1028, Miss = 172, Miss_rate = 0.167, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1019, Miss = 172, Miss_rate = 0.169, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1021, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1016, Miss = 173, Miss_rate = 0.170, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1003, Miss = 173, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1020, Miss = 173, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1015, Miss = 173, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1036, Miss = 172, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1043, Miss = 173, Miss_rate = 0.166, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1004, Miss = 172, Miss_rate = 0.171, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1006, Miss = 172, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 1001, Miss = 172, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1026, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 995, Miss = 172, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 962, Miss = 172, Miss_rate = 0.179, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1007, Miss = 172, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 980, Miss = 173, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 975, Miss = 171, Miss_rate = 0.175, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1005, Miss = 172, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 993, Miss = 172, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 982, Miss = 172, Miss_rate = 0.175, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1009, Miss = 173, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 987, Miss = 171, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1570, Miss = 173, Miss_rate = 0.110, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 1005, Miss = 172, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 985, Miss = 173, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 962, Miss = 172, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 983, Miss = 173, Miss_rate = 0.176, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 996, Miss = 172, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 1002, Miss = 173, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32645
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1689
L2_total_cache_pending_hits = 83
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 133364
Req_Network_injected_packets_per_cycle =       0.2448 
Req_Network_conflicts_per_cycle =       0.0254
Req_Network_conflicts_per_cycle_util =       0.2418
Req_Bank_Level_Parallism =       2.3301
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0077
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0076

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 133364
Reply_Network_injected_packets_per_cycle =        0.2448
Reply_Network_conflicts_per_cycle =        0.0839
Reply_Network_conflicts_per_cycle_util =       0.7673
Reply_Bank_Level_Parallism =       2.2386
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0053
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 49586 (inst/sec)
gpgpu_simulation_rate = 5334 (cycle/sec)
gpgpu_silicon_slowdown = 224971x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 4830
gpu_sim_insn = 49152
gpu_ipc =      10.1764
gpu_tot_sim_cycle = 138194
gpu_tot_sim_insn = 1288822
gpu_tot_ipc =       9.3262
gpu_tot_issued_cta = 128
gpu_occupancy = 31.7252% 
gpu_tot_occupancy = 19.7747% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0265
partiton_level_parallism_total  =       0.2372
partiton_level_parallism_util =       3.8788
partiton_level_parallism_util_total  =       2.3338
L2_BW  =       1.0176 GB/Sec
L2_BW_total  =       9.1066 GB/Sec
gpu_total_sim_rate=49570

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 667, Miss = 344, Miss_rate = 0.516, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 461, Miss = 243, Miss_rate = 0.527, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 193, Miss = 131, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 195, Miss = 132, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3408, Miss = 805, Miss_rate = 0.236, Pending_hits = 56, Reservation_fails = 315
	L1D_cache_core[5]: Access = 3367, Miss = 798, Miss_rate = 0.237, Pending_hits = 59, Reservation_fails = 300
	L1D_cache_core[6]: Access = 3415, Miss = 804, Miss_rate = 0.235, Pending_hits = 69, Reservation_fails = 283
	L1D_cache_core[7]: Access = 3376, Miss = 788, Miss_rate = 0.233, Pending_hits = 54, Reservation_fails = 264
	L1D_cache_core[8]: Access = 3486, Miss = 804, Miss_rate = 0.231, Pending_hits = 69, Reservation_fails = 284
	L1D_cache_core[9]: Access = 3525, Miss = 807, Miss_rate = 0.229, Pending_hits = 73, Reservation_fails = 247
	L1D_cache_core[10]: Access = 5164, Miss = 1266, Miss_rate = 0.245, Pending_hits = 98, Reservation_fails = 299
	L1D_cache_core[11]: Access = 5499, Miss = 1383, Miss_rate = 0.252, Pending_hits = 90, Reservation_fails = 293
	L1D_cache_core[12]: Access = 1690, Miss = 595, Miss_rate = 0.352, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1900, Miss = 642, Miss_rate = 0.338, Pending_hits = 17, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1654, Miss = 556, Miss_rate = 0.336, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 629, Miss_rate = 0.329, Pending_hits = 12, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1621, Miss = 574, Miss_rate = 0.354, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 706, Miss_rate = 0.312, Pending_hits = 13, Reservation_fails = 11
	L1D_cache_core[18]: Access = 237, Miss = 144, Miss_rate = 0.608, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 141, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 257, Miss_rate = 0.534, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 218, Miss_rate = 0.558, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 166, Miss_rate = 0.613, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 298, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 231, Miss_rate = 0.541, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 237, Miss_rate = 0.544, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1199, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 344
	L1D_cache_core[27]: Access = 5432, Miss = 1188, Miss_rate = 0.219, Pending_hits = 80, Reservation_fails = 319
	L1D_cache_core[28]: Access = 5598, Miss = 1080, Miss_rate = 0.193, Pending_hits = 73, Reservation_fails = 333
	L1D_cache_core[29]: Access = 4872, Miss = 1001, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 269
	L1D_cache_core[30]: Access = 5047, Miss = 1035, Miss_rate = 0.205, Pending_hits = 77, Reservation_fails = 352
	L1D_cache_core[31]: Access = 5074, Miss = 1014, Miss_rate = 0.200, Pending_hits = 76, Reservation_fails = 269
	L1D_cache_core[32]: Access = 4876, Miss = 1069, Miss_rate = 0.219, Pending_hits = 81, Reservation_fails = 262
	L1D_cache_core[33]: Access = 5265, Miss = 1186, Miss_rate = 0.225, Pending_hits = 84, Reservation_fails = 288
	L1D_cache_core[34]: Access = 421, Miss = 220, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 248, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 578, Miss = 275, Miss_rate = 0.476, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 307, Miss = 169, Miss_rate = 0.550, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 23383
	L1D_total_cache_miss_rate = 0.2580
	L1D_total_cache_pending_hits = 1319
	L1D_total_cache_reservation_fails = 4741
	L1D_cache_data_port_util = 0.168
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1288
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4701
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
644, 64, 64, 154, 254, 229, 229, 280, 305, 154, 229, 64, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 5139488
gpgpu_n_tot_w_icount = 160609
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42071	W0_Idle:405197	W0_Scoreboard:985424	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:22453
single_issue_nums: WS0:41968	WS1:40341	WS2:39536	WS3:38764	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 739 
max_icnt2mem_latency = 148 
maxmrqlatency = 21 
max_icnt2sh_latency = 56 
averagemflatency = 302 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4710 	110 	87 	36 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25800 	1971 	5002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29871 	2574 	328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29067 	2770 	615 	268 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	53 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5418      6122      6112      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5414      5415      6128      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6131      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5423      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6132      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6132      6131      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6141      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6135      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6139      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        940       927       841       829      6922      7111    none      none      none      none      none      none      none      none      none      none  
dram[1]:        909       895       836       793      6862      7183    none      none      none      none      none      none      none      none      none      none  
dram[2]:        927       939       827       799      7063      6939    none      none      none      none      none      none      none      none      none      none  
dram[3]:        905       903       807       817      7086      6921    none      none      none      none      none      none      none      none      none      none  
dram[4]:        935       935       819       796      7067      7121    none      none      none      none      none      none      none      none      none      none  
dram[5]:        905       935       835       848      7324      6669    none      none      none      none      none      none      none      none      none      none  
dram[6]:        946       892       851       820      6919      6872    none      none      none      none      none      none      none      none      none      none  
dram[7]:        933       915       769       800      7016      6985    none      none      none      none      none      none      none      none      none      none  
dram[8]:        908       942       809       796      6737      6912    none      none      none      none      none      none      none      none      none      none  
dram[9]:        919       922       798       801      6468      7000    none      none      none      none      none      none      none      none      none      none  
dram[10]:        938       938       819       812      6786      6982    none      none      none      none      none      none      none      none      none      none  
dram[11]:        950       928       792       807      6879      6815    none      none      none      none      none      none      none      none      none      none  
dram[12]:        949       898       780       823     11665      7622    none      none      none      none      none      none      none      none      none      none  
dram[13]:        921       919       798       818      6805      6893    none      none      none      none      none      none      none      none      none      none  
dram[14]:        955       891       799       784      6832      6699    none      none      none      none      none      none      none      none      none      none  
dram[15]:        896       931       797       808      6694      7127    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        715       729       715       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       726       712       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        723       722       728       728       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        729       729       728       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        737       717       712       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        725       730       711       711       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        733       716       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        735       733       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        719       721       722       722       652       662         0         0         0         0         0         0         0         0         0         0
dram[9]:        721       716       723       722       651       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        730       722       722       722       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       721       715       723       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        734       739       713       722       648       651         0         0         0         0         0         0         0         0         0         0
dram[13]:        724       731       722       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        723       721       723       701       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        723       718       710       712       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=13395 dram_eff=0.02329
bk0: 64a 806025i bk1: 64a 805994i bk2: 64a 806082i bk3: 64a 806057i bk4: 28a 806065i bk5: 28a 806031i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127436
Bank_Level_Parallism_Col = 1.127163
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127163 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1022 
Wasted_Row = 0 
Idle = 804907 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 578 
rwq = 0 
CCDLc_limit_alone = 578 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000600317
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=13019 dram_eff=0.02396
bk0: 64a 806048i bk1: 64a 805955i bk2: 64a 805967i bk3: 64a 805917i bk4: 28a 806025i bk5: 28a 806044i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132621
Bank_Level_Parallism_Col = 1.131695
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131695 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1279 
Wasted_Row = 0 
Idle = 804650 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000858304
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=12658 dram_eff=0.02465
bk0: 64a 805916i bk1: 64a 805904i bk2: 64a 805966i bk3: 64a 805971i bk4: 28a 806054i bk5: 28a 806055i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200508
Bank_Level_Parallism_Col = 1.199746
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.199746 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1264 
Wasted_Row = 0 
Idle = 804665 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 950 
rwq = 0 
CCDLc_limit_alone = 950 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000974895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=12261 dram_eff=0.02545
bk0: 64a 805872i bk1: 64a 805954i bk2: 64a 806001i bk3: 64a 805885i bk4: 28a 805989i bk5: 28a 806044i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221481
Bank_Level_Parallism_Col = 1.203771
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203771 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1336 
Wasted_Row = 0 
Idle = 804593 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1024 
rwq = 0 
CCDLc_limit_alone = 1024 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00128249
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=12618 dram_eff=0.02473
bk0: 64a 805961i bk1: 64a 805928i bk2: 64a 806044i bk3: 64a 805964i bk4: 28a 805999i bk5: 28a 806073i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106370
Bank_Level_Parallism_Col = 1.106079
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106079 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1305 
Wasted_Row = 0 
Idle = 804624 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 857 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000800009
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=13686 dram_eff=0.0228
bk0: 64a 805968i bk1: 64a 805945i bk2: 64a 806024i bk3: 64a 806027i bk4: 28a 806043i bk5: 28a 806064i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161846
Bank_Level_Parallism_Col = 1.160912
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.160912 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1140 
Wasted_Row = 0 
Idle = 804789 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00107908
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=12426 dram_eff=0.02511
bk0: 64a 805919i bk1: 64a 806033i bk2: 64a 805994i bk3: 64a 805926i bk4: 28a 806033i bk5: 28a 806019i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133498
Bank_Level_Parallism_Col = 1.132590
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132590 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1306 
Wasted_Row = 0 
Idle = 804623 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 893 
rwq = 0 
CCDLc_limit_alone = 893 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106792
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=12901 dram_eff=0.02418
bk0: 64a 805815i bk1: 64a 805885i bk2: 64a 805916i bk3: 64a 806018i bk4: 28a 806018i bk5: 28a 806017i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.321316
Bank_Level_Parallism_Col = 1.302281
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.302281 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1269 
Wasted_Row = 0 
Idle = 804660 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1108 
rwq = 0 
CCDLc_limit_alone = 1108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00138916
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=12444 dram_eff=0.02507
bk0: 64a 805942i bk1: 64a 805980i bk2: 64a 806006i bk3: 64a 805940i bk4: 28a 806025i bk5: 28a 806014i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105735
Bank_Level_Parallism_Col = 1.105452
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105452 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 804567 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 917 
rwq = 0 
CCDLc_limit_alone = 917 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000864506
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=12794 dram_eff=0.02439
bk0: 64a 805906i bk1: 64a 805943i bk2: 64a 806003i bk3: 64a 805940i bk4: 28a 806045i bk5: 28a 806057i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166458
Bank_Level_Parallism_Col = 1.161857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161857 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1286 
Wasted_Row = 0 
Idle = 804643 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 919 
rwq = 0 
CCDLc_limit_alone = 919 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104187
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=13084 dram_eff=0.02385
bk0: 64a 806004i bk1: 64a 805962i bk2: 64a 806037i bk3: 64a 806088i bk4: 28a 806018i bk5: 28a 806071i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.116773
Bank_Level_Parallism_Col = 1.116477
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116477 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1101 
Wasted_Row = 0 
Idle = 804828 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 649 
rwq = 0 
CCDLc_limit_alone = 649 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000637527
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=11814 dram_eff=0.02641
bk0: 64a 805936i bk1: 64a 805953i bk2: 64a 805936i bk3: 64a 805979i bk4: 28a 805940i bk5: 28a 806031i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112170
Bank_Level_Parallism_Col = 1.111298
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111298 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1471 
Wasted_Row = 0 
Idle = 804458 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1046 
rwq = 0 
CCDLc_limit_alone = 1046 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111009
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805924 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003857
n_activity=12463 dram_eff=0.02495
bk0: 64a 805934i bk1: 64a 805907i bk2: 64a 805936i bk3: 64a 805984i bk4: 28a 806045i bk5: 27a 806078i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200641
Bank_Level_Parallism_Col = 1.185090
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185090 

BW Util details:
bwutil = 0.000386 
total_CMD = 806241 
util_bw = 311 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 804681 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 912 
rwq = 0 
CCDLc_limit_alone = 912 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805924 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00149707
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=12806 dram_eff=0.02436
bk0: 64a 805966i bk1: 64a 805936i bk2: 64a 805981i bk3: 64a 805946i bk4: 28a 805970i bk5: 28a 806066i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143116
Bank_Level_Parallism_Col = 1.128329
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128329 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1344 
Wasted_Row = 0 
Idle = 804585 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 934 
rwq = 0 
CCDLc_limit_alone = 934 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000870707
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=12223 dram_eff=0.02553
bk0: 64a 805962i bk1: 64a 805960i bk2: 64a 805840i bk3: 64a 805986i bk4: 28a 806030i bk5: 28a 806070i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143713
Bank_Level_Parallism_Col = 1.143544
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143544 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1358 
Wasted_Row = 0 
Idle = 804571 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 964 
rwq = 0 
CCDLc_limit_alone = 964 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00108404
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806241 n_nop=805923 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000387
n_activity=13364 dram_eff=0.02335
bk0: 64a 805881i bk1: 64a 805896i bk2: 64a 806012i bk3: 64a 805960i bk4: 28a 806033i bk5: 28a 806027i bk6: 0a 806241i bk7: 0a 806241i bk8: 0a 806241i bk9: 0a 806241i bk10: 0a 806241i bk11: 0a 806241i bk12: 0a 806241i bk13: 0a 806241i bk14: 0a 806241i bk15: 0a 806241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211311
Bank_Level_Parallism_Col = 1.193146
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193146 

BW Util details:
bwutil = 0.000387 
total_CMD = 806241 
util_bw = 312 
Wasted_Col = 1297 
Wasted_Row = 0 
Idle = 804632 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 978 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806241 
n_nop = 805923 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1032, Miss = 172, Miss_rate = 0.167, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1023, Miss = 172, Miss_rate = 0.168, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1014, Miss = 172, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1025, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1020, Miss = 173, Miss_rate = 0.170, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1007, Miss = 173, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1024, Miss = 173, Miss_rate = 0.169, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1003, Miss = 172, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1019, Miss = 173, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1040, Miss = 172, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1047, Miss = 173, Miss_rate = 0.165, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1008, Miss = 172, Miss_rate = 0.171, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 1005, Miss = 172, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1030, Miss = 172, Miss_rate = 0.167, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 966, Miss = 172, Miss_rate = 0.178, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1011, Miss = 172, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 984, Miss = 173, Miss_rate = 0.176, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 979, Miss = 171, Miss_rate = 0.175, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1009, Miss = 172, Miss_rate = 0.170, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 997, Miss = 172, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 986, Miss = 172, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1013, Miss = 173, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 991, Miss = 171, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1574, Miss = 173, Miss_rate = 0.110, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 1009, Miss = 172, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 989, Miss = 173, Miss_rate = 0.175, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 966, Miss = 172, Miss_rate = 0.178, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 987, Miss = 173, Miss_rate = 0.175, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 1000, Miss = 172, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 1006, Miss = 173, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32773
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1682
L2_total_cache_pending_hits = 83
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 138194
Req_Network_injected_packets_per_cycle =       0.2372 
Req_Network_conflicts_per_cycle =       0.0245
Req_Network_conflicts_per_cycle_util =       0.2413
Req_Bank_Level_Parallism =       2.3338
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0074
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 138194
Reply_Network_injected_packets_per_cycle =        0.2372
Reply_Network_conflicts_per_cycle =        0.0810
Reply_Network_conflicts_per_cycle_util =       0.7655
Reply_Bank_Level_Parallism =       2.2423
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0051
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 49570 (inst/sec)
gpgpu_simulation_rate = 5315 (cycle/sec)
gpgpu_silicon_slowdown = 225776x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
