#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c346d34a60 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_000001c346d47690 .param/l "AWIDTH" 0 2 7, +C4<00000000000000000000000000000101>;
P_000001c346d476c8 .param/l "AWIDTH_INSTR" 0 2 5, +C4<00000000000000000000000000100000>;
P_000001c346d47700 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000100100>;
P_000001c346d47738 .param/l "DWIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
P_000001c346d47770 .param/l "FUNCT_WIDTH" 0 2 8, +C4<00000000000000000000000000000011>;
P_000001c346d477a8 .param/l "IWIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_000001c346d477e0 .param/l "PC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v000001c346e7c750_0 .var "c_clk", 0 0;
v000001c346e7d8d0_0 .var "c_rst", 0 0;
v000001c346e7d3d0_0 .var "ds_data_in_rd", 31 0;
v000001c346e7e050_0 .net "ds_data_out_rs1", 31 0, v000001c346e771c0_0;  1 drivers
v000001c346e7d970_0 .net "ds_data_out_rs2", 31 0, v000001c346e76a40_0;  1 drivers
v000001c346e7ced0_0 .net "ds_o_addr_rd_p", 4 0, v000001c346e75430_0;  1 drivers
v000001c346e7c1b0_0 .net "ds_o_addr_rs1_p", 4 0, v000001c346e75610_0;  1 drivers
v000001c346e7c250_0 .net "ds_o_addr_rs2_p", 4 0, v000001c346e754d0_0;  1 drivers
v000001c346e7ccf0_0 .net "ds_o_alu", 13 0, v000001c346e74490_0;  1 drivers
v000001c346e7d290_0 .net "ds_o_funct3", 2 0, v000001c346e757f0_0;  1 drivers
v000001c346e7c570_0 .net "ds_o_imm", 31 0, v000001c346e751b0_0;  1 drivers
v000001c346e7dab0_0 .net "ds_o_opcode", 10 0, v000001c346e75930_0;  1 drivers
v000001c346e7c2f0_0 .var "ds_we", 0 0;
v000001c346e7c390_0 .var "fi_i_ce", 0 0;
v000001c346e7c430_0 .var "fi_i_flush", 0 0;
v000001c346e7c610_0 .var "fi_i_stall", 0 0;
v000001c346e7c6b0_0 .net "fi_o_instr_fetch", 31 0, v000001c346e7aec0_0;  1 drivers
v000001c346e7c890_0 .var/i "i", 31 0;
S_000001c346d47820 .scope module, "cn" "connect" 2 32, 3 6 0, S_000001c346d34a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c_clk";
    .port_info 1 /INPUT 1 "c_rst";
    .port_info 2 /INPUT 1 "fi_i_stall";
    .port_info 3 /INPUT 1 "fi_i_flush";
    .port_info 4 /INPUT 1 "fi_i_ce";
    .port_info 5 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 6 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 7 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 8 /INPUT 32 "ds_data_in_rd";
    .port_info 9 /OUTPUT 11 "ds_o_opcode";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 32 "ds_o_imm";
    .port_info 12 /OUTPUT 3 "ds_o_funct3";
    .port_info 13 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 14 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 15 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 16 /INPUT 1 "ds_we";
P_000001c346da63e0 .param/l "AWIDTH" 0 3 11, +C4<00000000000000000000000000000101>;
P_000001c346da6418 .param/l "AWIDTH_INSTR" 0 3 9, +C4<00000000000000000000000000100000>;
P_000001c346da6450 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000100100>;
P_000001c346da6488 .param/l "DWIDTH" 0 3 13, +C4<00000000000000000000000000100000>;
P_000001c346da64c0 .param/l "FUNCT_WIDTH" 0 3 12, +C4<00000000000000000000000000000011>;
P_000001c346da64f8 .param/l "IWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_000001c346da6530 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v000001c346e7b5a0_0 .net "c_clk", 0 0, v000001c346e7c750_0;  1 drivers
v000001c346e7b780_0 .net "c_rst", 0 0, v000001c346e7d8d0_0;  1 drivers
v000001c346e7ba00_0 .net "ds_data_in_rd", 31 0, v000001c346e7d3d0_0;  1 drivers
v000001c346e7ae20_0 .net "ds_data_out_rs1", 31 0, v000001c346e771c0_0;  alias, 1 drivers
v000001c346e7b640_0 .net "ds_data_out_rs2", 31 0, v000001c346e76a40_0;  alias, 1 drivers
v000001c346e7b320_0 .net "ds_o_addr_rd_p", 4 0, v000001c346e75430_0;  alias, 1 drivers
v000001c346e7af60_0 .net "ds_o_addr_rs1_p", 4 0, v000001c346e75610_0;  alias, 1 drivers
v000001c346e7baa0_0 .net "ds_o_addr_rs2_p", 4 0, v000001c346e754d0_0;  alias, 1 drivers
v000001c346e7bb40_0 .net "ds_o_alu", 13 0, v000001c346e74490_0;  alias, 1 drivers
v000001c346e7bc80_0 .net "ds_o_ce", 0 0, v000001c346e74cb0_0;  1 drivers
v000001c346e7d5b0_0 .net "ds_o_exception", 3 0, v000001c346e75750_0;  1 drivers
v000001c346e7ddd0_0 .net "ds_o_flush", 0 0, L_000001c346dc1150;  1 drivers
v000001c346e7d6f0_0 .net "ds_o_funct3", 2 0, v000001c346e757f0_0;  alias, 1 drivers
v000001c346e7d790_0 .net "ds_o_imm", 31 0, v000001c346e751b0_0;  alias, 1 drivers
v000001c346e7d650_0 .net "ds_o_opcode", 10 0, v000001c346e75930_0;  alias, 1 drivers
v000001c346e7c4d0_0 .net "ds_o_pc", 31 0, v000001c346e74a30_0;  1 drivers
v000001c346e7d470_0 .net "ds_o_stall", 0 0, L_000001c346dc0dd0;  1 drivers
v000001c346e7d330_0 .net "ds_we", 0 0, v000001c346e7c2f0_0;  1 drivers
o000001c346e258c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c346e7db50_0 .net "fi_alu_pc_value", 31 0, o000001c346e258c8;  0 drivers
o000001c346e258f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c346e7dc90_0 .net "fi_change_pc", 0 0, o000001c346e258f8;  0 drivers
v000001c346e7da10_0 .net "fi_i_ce", 0 0, v000001c346e7c390_0;  1 drivers
v000001c346e7df10_0 .net "fi_i_flush", 0 0, v000001c346e7c430_0;  1 drivers
v000001c346e7c7f0_0 .net "fi_i_stall", 0 0, v000001c346e7c610_0;  1 drivers
v000001c346e7dbf0_0 .net "fi_o_addr_instr", 31 0, v000001c346e765e0_0;  1 drivers
v000001c346e7d510_0 .net "fi_o_ce", 0 0, v000001c346e7b000_0;  1 drivers
v000001c346e7dd30_0 .net "fi_o_flush", 0 0, v000001c346e7b6e0_0;  1 drivers
v000001c346e7ce30_0 .net "fi_o_instr_fetch", 31 0, v000001c346e7aec0_0;  alias, 1 drivers
v000001c346e7cbb0_0 .net "fi_o_stall", 0 0, v000001c346e7bd20_0;  1 drivers
v000001c346e7de70_0 .net "fi_pc", 31 0, v000001c346e7b820_0;  1 drivers
S_000001c346da6570 .scope module, "ds" "decoder_stage" 3 75, 4 7 0, S_000001c346d47820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ds_clk";
    .port_info 1 /INPUT 1 "ds_rst";
    .port_info 2 /INPUT 32 "ds_i_instr";
    .port_info 3 /INPUT 32 "ds_i_pc";
    .port_info 4 /OUTPUT 32 "ds_o_pc";
    .port_info 5 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 6 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 7 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 8 /OUTPUT 3 "ds_o_funct3";
    .port_info 9 /OUTPUT 32 "ds_o_imm";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 11 "ds_o_opcode";
    .port_info 12 /OUTPUT 4 "ds_o_exception";
    .port_info 13 /INPUT 1 "ds_i_ce";
    .port_info 14 /OUTPUT 1 "ds_o_ce";
    .port_info 15 /INPUT 1 "ds_i_stall";
    .port_info 16 /OUTPUT 1 "ds_o_stall";
    .port_info 17 /INPUT 1 "ds_i_flush";
    .port_info 18 /OUTPUT 1 "ds_o_flush";
    .port_info 19 /INPUT 32 "ds_data_in_rd";
    .port_info 20 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 21 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 22 /INPUT 1 "ds_we";
P_000001c346dbc390 .param/l "AWIDTH" 0 4 9, +C4<00000000000000000000000000000101>;
P_000001c346dbc3c8 .param/l "DWIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_000001c346dbc400 .param/l "FUNCT_WIDTH" 0 4 12, +C4<00000000000000000000000000000011>;
P_000001c346dbc438 .param/l "IWIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
P_000001c346dbc470 .param/l "PC_WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
v000001c346e773a0_0 .net "ds_clk", 0 0, v000001c346e7c750_0;  alias, 1 drivers
v000001c346e77f80_0 .net "ds_data_in_rd", 31 0, v000001c346e7d3d0_0;  alias, 1 drivers
v000001c346e76ae0_0 .net "ds_data_out_rs1", 31 0, v000001c346e771c0_0;  alias, 1 drivers
v000001c346e77620_0 .net "ds_data_out_rs2", 31 0, v000001c346e76a40_0;  alias, 1 drivers
v000001c346e78020_0 .net "ds_i_ce", 0 0, v000001c346e7b000_0;  alias, 1 drivers
v000001c346e76220_0 .net "ds_i_flush", 0 0, v000001c346e7b6e0_0;  alias, 1 drivers
v000001c346e77800_0 .net "ds_i_instr", 31 0, v000001c346e7aec0_0;  alias, 1 drivers
v000001c346e76cc0_0 .net "ds_i_pc", 31 0, v000001c346e7b820_0;  alias, 1 drivers
v000001c346e779e0_0 .net "ds_i_stall", 0 0, v000001c346e7bd20_0;  alias, 1 drivers
v000001c346e76680_0 .net "ds_o_addr_rd", 4 0, L_000001c346dc0d60;  1 drivers
v000001c346e77260_0 .net "ds_o_addr_rd_p", 4 0, v000001c346e75430_0;  alias, 1 drivers
v000001c346e77c60_0 .net "ds_o_addr_rs1", 4 0, L_000001c346dc1000;  1 drivers
v000001c346e77440_0 .net "ds_o_addr_rs1_p", 4 0, v000001c346e75610_0;  alias, 1 drivers
v000001c346e77da0_0 .net "ds_o_addr_rs2", 4 0, L_000001c346dc0f20;  1 drivers
v000001c346e76b80_0 .net "ds_o_addr_rs2_p", 4 0, v000001c346e754d0_0;  alias, 1 drivers
v000001c346e76c20_0 .net "ds_o_alu", 13 0, v000001c346e74490_0;  alias, 1 drivers
v000001c346e77a80_0 .net "ds_o_ce", 0 0, v000001c346e74cb0_0;  alias, 1 drivers
v000001c346e769a0_0 .net "ds_o_exception", 3 0, v000001c346e75750_0;  alias, 1 drivers
v000001c346e76fe0_0 .net "ds_o_flush", 0 0, L_000001c346dc1150;  alias, 1 drivers
v000001c346e77300_0 .net "ds_o_funct3", 2 0, v000001c346e757f0_0;  alias, 1 drivers
v000001c346e76e00_0 .net "ds_o_imm", 31 0, v000001c346e751b0_0;  alias, 1 drivers
v000001c346e77d00_0 .net "ds_o_opcode", 10 0, v000001c346e75930_0;  alias, 1 drivers
v000001c346e774e0_0 .net "ds_o_pc", 31 0, v000001c346e74a30_0;  alias, 1 drivers
v000001c346e776c0_0 .net "ds_o_stall", 0 0, L_000001c346dc0dd0;  alias, 1 drivers
v000001c346e76900_0 .net "ds_rst", 0 0, v000001c346e7d8d0_0;  alias, 1 drivers
v000001c346e76f40_0 .net "ds_we", 0 0, v000001c346e7c2f0_0;  alias, 1 drivers
S_000001c346d8c340 .scope module, "d" "decoder" 4 50, 5 5 0, S_000001c346da6570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d_clk";
    .port_info 1 /INPUT 1 "d_rst";
    .port_info 2 /INPUT 32 "d_i_instr";
    .port_info 3 /INPUT 32 "d_i_pc";
    .port_info 4 /OUTPUT 32 "d_o_pc";
    .port_info 5 /OUTPUT 5 "d_o_addr_rs1";
    .port_info 6 /OUTPUT 5 "d_o_addr_rs1_p";
    .port_info 7 /OUTPUT 5 "d_o_addr_rs2";
    .port_info 8 /OUTPUT 5 "d_o_addr_rs2_p";
    .port_info 9 /OUTPUT 5 "d_o_addr_rd";
    .port_info 10 /OUTPUT 5 "d_o_addr_rd_p";
    .port_info 11 /OUTPUT 32 "d_o_imm";
    .port_info 12 /OUTPUT 3 "d_o_funct3";
    .port_info 13 /OUTPUT 14 "d_o_alu";
    .port_info 14 /OUTPUT 11 "d_o_opcode";
    .port_info 15 /OUTPUT 4 "d_o_exception";
    .port_info 16 /INPUT 1 "d_i_ce";
    .port_info 17 /OUTPUT 1 "d_o_ce";
    .port_info 18 /INPUT 1 "d_i_stall";
    .port_info 19 /OUTPUT 1 "d_o_stall";
    .port_info 20 /INPUT 1 "d_i_flush";
    .port_info 21 /OUTPUT 1 "d_o_flush";
P_000001c346dbc6f0 .param/l "AWIDTH" 0 5 8, +C4<00000000000000000000000000000101>;
P_000001c346dbc728 .param/l "DWIDTH" 0 5 6, +C4<00000000000000000000000000100000>;
P_000001c346dbc760 .param/l "FUNCT_WIDTH" 0 5 10, +C4<00000000000000000000000000000011>;
P_000001c346dbc798 .param/l "IWIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_000001c346dbc7d0 .param/l "PC_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
L_000001c346dc0f20 .functor BUFZ 5, v000001c346e747b0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c346dc1000 .functor BUFZ 5, v000001c346e75ed0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c346dc0d60 .functor BUFZ 5, v000001c346e74710_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c346dc0a50 .functor OR 1, L_000001c346dc0dd0, v000001c346e7bd20_0, C4<0>, C4<0>;
L_000001c346dc0ba0 .functor AND 1, L_000001c346e7d010, v000001c346e74cb0_0, C4<1>, C4<1>;
L_000001c346dc0dd0 .functor OR 1, v000001c346e7bd20_0, L_000001c346dc0ba0, C4<0>, C4<0>;
L_000001c346dc1150 .functor OR 1, v000001c346e7b6e0_0, L_000001c346e7d1f0, C4<0>, C4<0>;
v000001c346dcb180_0 .net *"_ivl_11", 0 0, L_000001c346dc0ba0;  1 drivers
v000001c346dcaf00_0 .net *"_ivl_15", 0 0, L_000001c346e7d1f0;  1 drivers
v000001c346dcb5e0_0 .net *"_ivl_9", 0 0, L_000001c346e7d010;  1 drivers
v000001c346dcb680_0 .var "alu_add_d", 0 0;
v000001c346dcb360_0 .var "alu_and_d", 0 0;
v000001c346dcbae0_0 .var "alu_eq_d", 0 0;
v000001c346dcb720_0 .var "alu_ge_d", 0 0;
v000001c346dcbb80_0 .var "alu_geu_d", 0 0;
v000001c346dcbd60_0 .var "alu_lt_d", 0 0;
v000001c346dcb7c0_0 .var "alu_ltu_d", 0 0;
v000001c346dcb040_0 .var "alu_neq_d", 0 0;
v000001c346dcbc20_0 .var "alu_or_d", 0 0;
v000001c346dcbcc0_0 .var "alu_sll_d", 0 0;
v000001c346dcb0e0_0 .var "alu_slt_d", 0 0;
v000001c346dcb220_0 .var "alu_sltu_d", 0 0;
v000001c346dcb4a0_0 .var "alu_sra_d", 0 0;
v000001c346dcb540_0 .var "alu_srl_d", 0 0;
v000001c346dcb860_0 .var "alu_sub_d", 0 0;
v000001c346e75bb0_0 .var "alu_xor_d", 0 0;
v000001c346e75890_0 .net "d_clk", 0 0, v000001c346e7c750_0;  alias, 1 drivers
v000001c346e74ad0_0 .net "d_i_ce", 0 0, v000001c346e7b000_0;  alias, 1 drivers
v000001c346e74f30_0 .net "d_i_flush", 0 0, v000001c346e7b6e0_0;  alias, 1 drivers
v000001c346e75570_0 .net "d_i_instr", 31 0, v000001c346e7aec0_0;  alias, 1 drivers
v000001c346e76010_0 .net "d_i_pc", 31 0, v000001c346e7b820_0;  alias, 1 drivers
v000001c346e75390_0 .net "d_i_stall", 0 0, v000001c346e7bd20_0;  alias, 1 drivers
v000001c346e75cf0_0 .net "d_o_addr_rd", 4 0, L_000001c346dc0d60;  alias, 1 drivers
v000001c346e75430_0 .var "d_o_addr_rd_p", 4 0;
v000001c346e74210_0 .net "d_o_addr_rs1", 4 0, L_000001c346dc1000;  alias, 1 drivers
v000001c346e75610_0 .var "d_o_addr_rs1_p", 4 0;
v000001c346e75b10_0 .net "d_o_addr_rs2", 4 0, L_000001c346dc0f20;  alias, 1 drivers
v000001c346e754d0_0 .var "d_o_addr_rs2_p", 4 0;
v000001c346e74490_0 .var "d_o_alu", 13 0;
v000001c346e74cb0_0 .var "d_o_ce", 0 0;
v000001c346e75750_0 .var "d_o_exception", 3 0;
v000001c346e75110_0 .net "d_o_flush", 0 0, L_000001c346dc1150;  alias, 1 drivers
v000001c346e757f0_0 .var "d_o_funct3", 2 0;
v000001c346e751b0_0 .var "d_o_imm", 31 0;
v000001c346e75930_0 .var "d_o_opcode", 10 0;
v000001c346e74a30_0 .var "d_o_pc", 31 0;
v000001c346e759d0_0 .net "d_o_stall", 0 0, L_000001c346dc0dd0;  alias, 1 drivers
v000001c346e74b70_0 .net "d_rst", 0 0, v000001c346e7d8d0_0;  alias, 1 drivers
v000001c346e74df0_0 .var "funct3", 2 0;
v000001c346e75c50_0 .var "illegal_check", 0 0;
v000001c346e74530_0 .var "imm_d", 31 0;
v000001c346e75d90_0 .var "opcode", 6 0;
v000001c346e752f0_0 .var "opcode_auipc_d", 0 0;
v000001c346e74670_0 .var "opcode_branch_d", 0 0;
v000001c346e74c10_0 .var "opcode_fence_d", 0 0;
v000001c346e74d50_0 .var "opcode_itype_d", 0 0;
v000001c346e745d0_0 .var "opcode_jal_d", 0 0;
v000001c346e75e30_0 .var "opcode_jalr_d", 0 0;
v000001c346e756b0_0 .var "opcode_load_word_d", 0 0;
v000001c346e75a70_0 .var "opcode_lui_d", 0 0;
v000001c346e748f0_0 .var "opcode_rtype_d", 0 0;
v000001c346e74e90_0 .var "opcode_store_word_d", 0 0;
v000001c346e74fd0_0 .var "opcode_system_d", 0 0;
v000001c346e74350_0 .net "stall_bit", 0 0, L_000001c346dc0a50;  1 drivers
v000001c346e75f70_0 .var "system_exeption", 0 0;
v000001c346e74710_0 .var "temp_addr_rd", 4 0;
v000001c346e75ed0_0 .var "temp_addr_rs1", 4 0;
v000001c346e747b0_0 .var "temp_addr_rs2", 4 0;
v000001c346e74170_0 .var "valid_opcode", 0 0;
E_000001c346dd7b80/0 .event anyedge, v000001c346e75570_0, v000001c346e75d90_0, v000001c346e74df0_0, v000001c346e748f0_0;
E_000001c346dd7b80/1 .event anyedge, v000001c346e74d50_0, v000001c346e756b0_0, v000001c346e74e90_0, v000001c346e74670_0;
E_000001c346dd7b80/2 .event anyedge, v000001c346e745d0_0, v000001c346e75e30_0, v000001c346e75a70_0, v000001c346e752f0_0;
E_000001c346dd7b80/3 .event anyedge, v000001c346e74fd0_0, v000001c346e74c10_0, v000001c346dcbcc0_0, v000001c346dcb540_0;
E_000001c346dd7b80/4 .event anyedge, v000001c346dcb4a0_0;
E_000001c346dd7b80 .event/or E_000001c346dd7b80/0, E_000001c346dd7b80/1, E_000001c346dd7b80/2, E_000001c346dd7b80/3, E_000001c346dd7b80/4;
E_000001c346dd7e40/0 .event negedge, v000001c346e74b70_0;
E_000001c346dd7e40/1 .event posedge, v000001c346e75890_0;
E_000001c346dd7e40 .event/or E_000001c346dd7e40/0, E_000001c346dd7e40/1;
L_000001c346e7d010 .part v000001c346e75750_0, 0, 1;
L_000001c346e7d1f0 .part v000001c346e75750_0, 1, 1;
S_000001c346d90c80 .scope module, "re" "register" 4 78, 6 4 0, S_000001c346da6570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rst";
    .port_info 2 /INPUT 5 "r_addr_rs_1";
    .port_info 3 /INPUT 5 "r_addr_rs_2";
    .port_info 4 /INPUT 5 "r_addr_rd";
    .port_info 5 /INPUT 32 "r_data_rd";
    .port_info 6 /OUTPUT 32 "r_data_out_rs1";
    .port_info 7 /OUTPUT 32 "r_data_out_rs2";
    .port_info 8 /INPUT 1 "r_we";
P_000001c346e19cf0 .param/l "AWIDTH" 0 6 6, +C4<00000000000000000000000000000101>;
P_000001c346e19d28 .param/l "DWIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
L_000001c346dc1070 .functor AND 1, v000001c346e7c2f0_0, L_000001c346e7c930, C4<1>, C4<1>;
L_000001c346e7e178 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c346e75070_0 .net/2u *"_ivl_0", 4 0, L_000001c346e7e178;  1 drivers
v000001c346e742b0_0 .net *"_ivl_2", 0 0, L_000001c346e7c930;  1 drivers
v000001c346e743f0 .array "data", 31 0, 31 0;
v000001c346e74850_0 .var/i "i", 31 0;
v000001c346e75250_0 .net "r_addr_rd", 4 0, v000001c346e75430_0;  alias, 1 drivers
v000001c346e77ee0_0 .net "r_addr_rs_1", 4 0, v000001c346e75610_0;  alias, 1 drivers
v000001c346e76d60_0 .net "r_addr_rs_2", 4 0, v000001c346e754d0_0;  alias, 1 drivers
v000001c346e77120_0 .net "r_clk", 0 0, v000001c346e7c750_0;  alias, 1 drivers
v000001c346e771c0_0 .var "r_data_out_rs1", 31 0;
v000001c346e76a40_0 .var "r_data_out_rs2", 31 0;
v000001c346e76ea0_0 .net "r_data_rd", 31 0, v000001c346e7d3d0_0;  alias, 1 drivers
v000001c346e767c0_0 .net "r_rst", 0 0, v000001c346e7d8d0_0;  alias, 1 drivers
v000001c346e77bc0_0 .net "r_wb", 0 0, L_000001c346dc1070;  1 drivers
v000001c346e778a0_0 .net "r_we", 0 0, v000001c346e7c2f0_0;  alias, 1 drivers
L_000001c346e7c930 .cmp/ne 5, v000001c346e75430_0, L_000001c346e7e178;
S_000001c346deecb0 .scope module, "fi" "fetch_i" 3 53, 7 6 0, S_000001c346d47820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fi_clk";
    .port_info 1 /INPUT 1 "fi_rst";
    .port_info 2 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 3 /OUTPUT 32 "fi_o_addr_instr";
    .port_info 4 /INPUT 1 "fi_change_pc";
    .port_info 5 /INPUT 32 "fi_alu_pc_value";
    .port_info 6 /OUTPUT 32 "fi_pc";
    .port_info 7 /INPUT 1 "fi_i_stall";
    .port_info 8 /OUTPUT 1 "fi_o_stall";
    .port_info 9 /OUTPUT 1 "fi_o_ce";
    .port_info 10 /INPUT 1 "fi_i_flush";
    .port_info 11 /OUTPUT 1 "fi_o_flush";
    .port_info 12 /INPUT 1 "fi_i_ce";
P_000001c346dbf070 .param/l "AWIDTH_INSTR" 0 7 9, +C4<00000000000000000000000000100000>;
P_000001c346dbf0a8 .param/l "DEPTH" 0 7 8, +C4<00000000000000000000000000100100>;
P_000001c346dbf0e0 .param/l "IWIDTH" 0 7 7, +C4<00000000000000000000000000100000>;
P_000001c346dbf118 .param/l "PC_WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
v000001c346e7a6a0_0 .net "fi_alu_pc_value", 31 0, o000001c346e258c8;  alias, 0 drivers
v000001c346e7bf00_0 .net "fi_change_pc", 0 0, o000001c346e258f8;  alias, 0 drivers
v000001c346e7b0a0_0 .net "fi_clk", 0 0, v000001c346e7c750_0;  alias, 1 drivers
v000001c346e7a240_0 .net "fi_i_ce", 0 0, v000001c346e7c390_0;  alias, 1 drivers
v000001c346e7a9c0_0 .net "fi_i_flush", 0 0, v000001c346e7c430_0;  alias, 1 drivers
v000001c346e7a4c0_0 .net "fi_i_stall", 0 0, v000001c346e7c610_0;  alias, 1 drivers
v000001c346e7a2e0_0 .net "fi_i_syn", 0 0, v000001c346e7ab00_0;  1 drivers
v000001c346e7bfa0_0 .net "fi_o_ack", 0 0, v000001c346e7bbe0_0;  1 drivers
v000001c346e7b280_0 .net "fi_o_addr_instr", 31 0, v000001c346e765e0_0;  alias, 1 drivers
v000001c346e7b3c0_0 .net "fi_o_ce", 0 0, v000001c346e7b000_0;  alias, 1 drivers
v000001c346e7b460_0 .net "fi_o_flush", 0 0, v000001c346e7b6e0_0;  alias, 1 drivers
v000001c346e7a740_0 .net "fi_o_instr_fetch", 31 0, v000001c346e7aec0_0;  alias, 1 drivers
v000001c346e7ace0_0 .net "fi_o_instr_mem", 31 0, v000001c346e7a1a0_0;  1 drivers
v000001c346e7a420_0 .net "fi_o_last", 0 0, v000001c346e7b8c0_0;  1 drivers
v000001c346e7ad80_0 .net "fi_o_stall", 0 0, v000001c346e7bd20_0;  alias, 1 drivers
v000001c346e7a7e0_0 .net "fi_pc", 31 0, v000001c346e7b820_0;  alias, 1 drivers
v000001c346e7a920_0 .net "fi_rst", 0 0, v000001c346e7d8d0_0;  alias, 1 drivers
S_000001c346deee40 .scope module, "f" "instruction_fetch" 7 55, 8 4 0, S_000001c346deecb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
    .port_info 16 /INPUT 1 "f_i_last";
P_000001c346d03350 .param/l "AWIDTH_INSTR" 0 8 6, +C4<00000000000000000000000000100000>;
P_000001c346d03388 .param/l "IWIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
P_000001c346d033c0 .param/l "PC_WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
L_000001c346dc0c80 .functor OR 1, v000001c346e7bd20_0, v000001c346e7c610_0, C4<0>, C4<0>;
L_000001c346dc09e0 .functor AND 1, v000001c346e7b1e0_0, L_000001c346e7cb10, C4<1>, C4<1>;
L_000001c346dc1770 .functor OR 1, L_000001c346dc0c80, L_000001c346dc09e0, C4<0>, C4<0>;
v000001c346e77080_0 .net *"_ivl_1", 0 0, L_000001c346dc0c80;  1 drivers
v000001c346e76180_0 .net *"_ivl_3", 0 0, L_000001c346e7cb10;  1 drivers
v000001c346e762c0_0 .net *"_ivl_5", 0 0, L_000001c346dc09e0;  1 drivers
v000001c346e77580_0 .var "ce", 0 0;
v000001c346e76540_0 .var "ce_d", 0 0;
v000001c346e77760_0 .net "f_alu_pc_value", 31 0, o000001c346e258c8;  alias, 0 drivers
v000001c346e77940_0 .net "f_change_pc", 0 0, o000001c346e258f8;  alias, 0 drivers
v000001c346e77b20_0 .net "f_clk", 0 0, v000001c346e7c750_0;  alias, 1 drivers
v000001c346e77e40_0 .net "f_i_ack", 0 0, v000001c346e7bbe0_0;  alias, 1 drivers
v000001c346e76720_0 .net "f_i_ce", 0 0, v000001c346e7c390_0;  alias, 1 drivers
v000001c346e76360_0 .net "f_i_flush", 0 0, v000001c346e7c430_0;  alias, 1 drivers
v000001c346e76400_0 .net "f_i_instr", 31 0, v000001c346e7a1a0_0;  alias, 1 drivers
v000001c346e76860_0 .net "f_i_last", 0 0, v000001c346e7b8c0_0;  alias, 1 drivers
v000001c346e764a0_0 .net "f_i_stall", 0 0, v000001c346e7c610_0;  alias, 1 drivers
v000001c346e765e0_0 .var "f_o_addr_instr", 31 0;
v000001c346e7b000_0 .var "f_o_ce", 0 0;
v000001c346e7b6e0_0 .var "f_o_flush", 0 0;
v000001c346e7aec0_0 .var "f_o_instr", 31 0;
v000001c346e7bd20_0 .var "f_o_stall", 0 0;
v000001c346e7ab00_0 .var "f_o_syn", 0 0;
v000001c346e7b1e0_0 .var "f_o_syn_r", 0 0;
v000001c346e7b820_0 .var "f_pc", 31 0;
v000001c346e7be60_0 .net "f_rst", 0 0, v000001c346e7d8d0_0;  alias, 1 drivers
v000001c346e7bdc0_0 .var "init_done", 0 0;
v000001c346e7a560_0 .var "issued_pc", 31 0;
v000001c346e7a600_0 .var "prev_pc", 31 0;
v000001c346e7a380_0 .var "req", 0 0;
v000001c346e7b500_0 .net "stall", 0 0, L_000001c346dc1770;  1 drivers
v000001c346e7c040_0 .var "temp_ack", 0 0;
v000001c346e7b140_0 .var "temp_last", 0 0;
E_000001c346dd7640/0 .event anyedge, v000001c346e77e40_0, v000001c346e76860_0, v000001c346e7c040_0, v000001c346e7a560_0;
E_000001c346dd7640/1 .event anyedge, v000001c346e76400_0, v000001c346e7b140_0, v000001c346e76010_0, v000001c346e77940_0;
E_000001c346dd7640/2 .event anyedge, v000001c346e76360_0, v000001c346e77760_0, v000001c346e77580_0;
E_000001c346dd7640 .event/or E_000001c346dd7640/0, E_000001c346dd7640/1, E_000001c346dd7640/2;
L_000001c346e7cb10 .reduce/nor v000001c346e7bbe0_0;
S_000001c346d53ba0 .scope module, "t" "transmit" 7 42, 9 4 0, S_000001c346deecb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "t_rst";
    .port_info 2 /INPUT 1 "t_i_syn";
    .port_info 3 /OUTPUT 32 "t_o_instr";
    .port_info 4 /OUTPUT 1 "t_o_ack";
    .port_info 5 /OUTPUT 1 "t_o_last";
P_000001c346d732b0 .param/l "DEPTH" 0 9 6, +C4<00000000000000000000000000100100>;
P_000001c346d732e8 .param/l "DWIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
P_000001c346d73320 .param/l "IWIDTH" 0 9 5, +C4<00000000000000000000000000100000>;
v000001c346e7aba0_0 .var/i "counter", 31 0;
v000001c346e7ac40 .array "mem_instr", 35 0, 31 0;
v000001c346e7a880_0 .net "t_clk", 0 0, v000001c346e7c750_0;  alias, 1 drivers
v000001c346e7aa60_0 .net "t_i_syn", 0 0, v000001c346e7ab00_0;  alias, 1 drivers
v000001c346e7bbe0_0 .var "t_o_ack", 0 0;
v000001c346e7a1a0_0 .var "t_o_instr", 31 0;
v000001c346e7b8c0_0 .var "t_o_last", 0 0;
v000001c346e7b960_0 .net "t_rst", 0 0, v000001c346e7d8d0_0;  alias, 1 drivers
S_000001c346d53d30 .scope task, "display" "display" 2 76, 2 76 0, S_000001c346d34a60;
 .timescale 0 0;
v000001c346e7dfb0_0 .var/i "counter", 31 0;
E_000001c346dd82c0 .event posedge, v000001c346e75890_0;
TD_tb.display ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c346e7c390_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c346e7c890_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001c346e7c890_0;
    %load/vec4 v000001c346e7dfb0_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_000001c346dd82c0;
    %vpi_call 2 81 "$display", $time, " ", "instr = %h, ds_o_opcode = %b, ds_o_alu = %b, ds_o_funct3 = %b, ds_o_imm = %b, ds_o_addr_rs1_p = %d, ds_data_out_rs1 = %d, ds_o_addr_rs2_p = %d, ds_data_out_rs2 = %d", v000001c346e7c6b0_0, v000001c346e7dab0_0, v000001c346e7ccf0_0, v000001c346e7d290_0, v000001c346e7c570_0, v000001c346e7c1b0_0, v000001c346e7e050_0, v000001c346e7c250_0, v000001c346e7d970_0 {0 0 0};
    %load/vec4 v000001c346e7c890_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c346e7c890_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346e7c390_0, 0, 1;
    %wait E_000001c346dd82c0;
    %end;
S_000001c346d98b60 .scope task, "reset" "reset" 2 68, 2 68 0, S_000001c346d34a60;
 .timescale 0 0;
v000001c346e7d830_0 .var/i "counter", 31 0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346e7d8d0_0, 0, 1;
    %load/vec4 v000001c346e7d830_0;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c346dd82c0;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c346e7d8d0_0, 0, 1;
    %end;
    .scope S_000001c346d53ba0;
T_2 ;
    %wait E_000001c346dd7e40;
    %load/vec4 v000001c346e7b960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c346e7aba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7bbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c346e7a1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7b8c0_0, 0;
    %vpi_call 9 28 "$readmemh", "./source/instr.txt", v000001c346e7ac40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c346e7aa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv/s 4, v000001c346e7aba0_0;
    %load/vec4a v000001c346e7ac40, 4;
    %assign/vec4 v000001c346e7a1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c346e7bbe0_0, 0;
    %load/vec4 v000001c346e7aba0_0;
    %cmpi/e 35, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %pad/s 1;
    %assign/vec4 v000001c346e7b8c0_0, 0;
    %load/vec4 v000001c346e7aba0_0;
    %cmpi/s 35, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.6, 8;
    %load/vec4 v000001c346e7aba0_0;
    %addi 1, 0, 32;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %assign/vec4 v000001c346e7aba0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7bbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7b8c0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c346deee40;
T_3 ;
    %wait E_000001c346dd7e40;
    %load/vec4 v000001c346e7be60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e77580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e76540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7b000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7b6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7bd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c346e7aec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c346e7b820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c346e7a600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c346e765e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7b1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7ab00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7bdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7b140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7a380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c346e7a560_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c346e7bdc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c346e7bdc0_0, 0;
    %load/vec4 v000001c346e76720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c346e7a380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c346e7ab00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c346e7b1e0_0, 0;
    %load/vec4 v000001c346e7b820_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001c346e7b820_0, 0;
    %load/vec4 v000001c346e7b820_0;
    %assign/vec4 v000001c346e7a560_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7a380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7ab00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7b1e0_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001c346e76360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7a380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7ab00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c346e7bd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c346e7b6e0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000001c346e7a380_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.12, 11;
    %load/vec4 v000001c346e77580_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/1 T_3.13, 11;
    %load/vec4 v000001c346e76720_0;
    %or;
T_3.13;
    %and;
T_3.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.11, 10;
    %load/vec4 v000001c346e764a0_0;
    %nor/r;
    %and;
T_3.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.10, 9;
    %load/vec4 v000001c346e7bd20_0;
    %nor/r;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c346e7a380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c346e7ab00_0, 0;
    %load/vec4 v000001c346e7b820_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001c346e7b820_0, 0;
    %load/vec4 v000001c346e7b820_0;
    %assign/vec4 v000001c346e7a560_0, 0;
T_3.8 ;
    %load/vec4 v000001c346e77940_0;
    %flag_set/vec4 9;
    %jmp/1 T_3.17, 9;
    %load/vec4 v000001c346e77e40_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_3.17;
    %flag_get/vec4 9;
    %jmp/0 T_3.16, 9;
    %load/vec4 v000001c346e764a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_3.18, 9;
    %load/vec4 v000001c346e7bd20_0;
    %or;
T_3.18;
    %nor/r;
    %and;
T_3.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c346e77580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7b6e0_0, 0;
T_3.14 ;
T_3.7 ;
    %load/vec4 v000001c346e7b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7b000_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v000001c346e76540_0;
    %assign/vec4 v000001c346e7b000_0, 0;
T_3.20 ;
    %load/vec4 v000001c346e764a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c346e7bd20_0, 0;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v000001c346e76360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e7bd20_0, 0;
T_3.23 ;
T_3.22 ;
    %load/vec4 v000001c346e7ab00_0;
    %assign/vec4 v000001c346e7b1e0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c346deee40;
T_4 ;
    %wait E_000001c346dd7640;
    %load/vec4 v000001c346e77e40_0;
    %store/vec4 v000001c346e7c040_0, 0, 1;
    %load/vec4 v000001c346e76860_0;
    %store/vec4 v000001c346e7b140_0, 0, 1;
    %load/vec4 v000001c346e7c040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001c346e7a560_0;
    %store/vec4 v000001c346e765e0_0, 0, 32;
    %load/vec4 v000001c346e76400_0;
    %store/vec4 v000001c346e7aec0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346e7b6e0_0, 0, 1;
    %load/vec4 v000001c346e7b140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346e7a380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346e7ab00_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c346e7a380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c346e7ab00_0, 0, 1;
    %load/vec4 v000001c346e7b820_0;
    %addi 4, 0, 32;
    %store/vec4 v000001c346e7b820_0, 0, 32;
    %load/vec4 v000001c346e7b820_0;
    %store/vec4 v000001c346e7a560_0, 0, 32;
T_4.3 ;
    %load/vec4 v000001c346e77940_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.6, 8;
    %load/vec4 v000001c346e76360_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.6;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001c346e77760_0;
    %store/vec4 v000001c346e7b820_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001c346e77580_0;
    %store/vec4 v000001c346e76540_0, 0, 1;
T_4.5 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c346d8c340;
T_5 ;
    %wait E_000001c346dd7e40;
    %load/vec4 v000001c346e74b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e74cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c346e74a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e74170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e75c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e75f70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c346e75610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c346e754d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c346e75430_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c346e75750_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001c346e74490_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001c346e75930_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c346e747b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c346e75ed0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c346e74710_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c346e74ad0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v000001c346e74350_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001c346e76010_0;
    %assign/vec4 v000001c346e74a30_0, 0;
    %load/vec4 v000001c346e75ed0_0;
    %assign/vec4 v000001c346e75610_0, 0;
    %load/vec4 v000001c346e747b0_0;
    %assign/vec4 v000001c346e754d0_0, 0;
    %load/vec4 v000001c346e74710_0;
    %assign/vec4 v000001c346e75430_0, 0;
    %load/vec4 v000001c346e74df0_0;
    %assign/vec4 v000001c346e757f0_0, 0;
    %load/vec4 v000001c346e74530_0;
    %assign/vec4 v000001c346e751b0_0, 0;
    %load/vec4 v000001c346dcb680_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e74490_0, 4, 5;
    %load/vec4 v000001c346dcb860_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e74490_0, 4, 5;
    %load/vec4 v000001c346dcb0e0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e74490_0, 4, 5;
    %load/vec4 v000001c346dcb220_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e74490_0, 4, 5;
    %load/vec4 v000001c346e75bb0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e74490_0, 4, 5;
    %load/vec4 v000001c346dcbc20_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e74490_0, 4, 5;
    %load/vec4 v000001c346dcb360_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e74490_0, 4, 5;
    %load/vec4 v000001c346dcbcc0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e74490_0, 4, 5;
    %load/vec4 v000001c346dcb540_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e74490_0, 4, 5;
    %load/vec4 v000001c346dcb4a0_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e74490_0, 4, 5;
    %load/vec4 v000001c346dcbae0_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e74490_0, 4, 5;
    %load/vec4 v000001c346dcb040_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e74490_0, 4, 5;
    %load/vec4 v000001c346dcb720_0;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e74490_0, 4, 5;
    %load/vec4 v000001c346dcbb80_0;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e74490_0, 4, 5;
    %load/vec4 v000001c346e748f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75930_0, 4, 5;
    %load/vec4 v000001c346e74d50_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75930_0, 4, 5;
    %load/vec4 v000001c346e756b0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75930_0, 4, 5;
    %load/vec4 v000001c346e74e90_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75930_0, 4, 5;
    %load/vec4 v000001c346e74670_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75930_0, 4, 5;
    %load/vec4 v000001c346e745d0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75930_0, 4, 5;
    %load/vec4 v000001c346e75e30_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75930_0, 4, 5;
    %load/vec4 v000001c346e75a70_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75930_0, 4, 5;
    %load/vec4 v000001c346e752f0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75930_0, 4, 5;
    %load/vec4 v000001c346e74fd0_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75930_0, 4, 5;
    %load/vec4 v000001c346e74c10_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75930_0, 4, 5;
T_5.2 ;
    %load/vec4 v000001c346e75d90_0;
    %pad/u 11;
    %assign/vec4 v000001c346e75930_0, 0;
    %load/vec4 v000001c346e74ad0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v000001c346e74350_0;
    %nor/r;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v000001c346e74170_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_5.8, 8;
    %load/vec4 v000001c346e75c50_0;
    %or;
T_5.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75750_0, 4, 5;
    %load/vec4 v000001c346e75f70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.11, 9;
    %load/vec4 v000001c346e75570_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75750_0, 4, 5;
    %load/vec4 v000001c346e75f70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.14, 9;
    %load/vec4 v000001c346e75570_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75750_0, 4, 5;
    %load/vec4 v000001c346e75f70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.17, 9;
    %load/vec4 v000001c346e75570_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.17;
    %flag_set/vec4 8;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c346e75750_0, 4, 5;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c346e75750_0, 0;
T_5.6 ;
    %load/vec4 v000001c346e74f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.20, 9;
    %load/vec4 v000001c346e74350_0;
    %nor/r;
    %and;
T_5.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e74cb0_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v000001c346e74350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %load/vec4 v000001c346e74ad0_0;
    %assign/vec4 v000001c346e74cb0_0, 0;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v000001c346e74350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.25, 9;
    %load/vec4 v000001c346e75390_0;
    %nor/r;
    %and;
T_5.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c346e74cb0_0, 0;
T_5.23 ;
T_5.22 ;
T_5.19 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c346d8c340;
T_6 ;
    %wait E_000001c346dd7b80;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c346e75ed0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c346e747b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c346e74710_0, 0, 5;
    %load/vec4 v000001c346e75570_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000001c346e75d90_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c346e74df0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c346e74530_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcb680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcb860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcb0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcb220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346e75bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcbc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcb360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcbcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcb540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcb4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcbae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcb040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcbd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcb7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcb720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346dcbb80_0, 0, 1;
    %load/vec4 v000001c346e75d90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c346e748f0_0, 0, 1;
    %load/vec4 v000001c346e75d90_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c346e74d50_0, 0, 1;
    %load/vec4 v000001c346e75d90_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c346e756b0_0, 0, 1;
    %load/vec4 v000001c346e75d90_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c346e74e90_0, 0, 1;
    %load/vec4 v000001c346e75d90_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c346e74670_0, 0, 1;
    %load/vec4 v000001c346e75d90_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c346e745d0_0, 0, 1;
    %load/vec4 v000001c346e75d90_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c346e75e30_0, 0, 1;
    %load/vec4 v000001c346e75d90_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c346e75a70_0, 0, 1;
    %load/vec4 v000001c346e75d90_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c346e752f0_0, 0, 1;
    %load/vec4 v000001c346e75d90_0;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c346e74fd0_0, 0, 1;
    %load/vec4 v000001c346e75d90_0;
    %pushi/vec4 15, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c346e74c10_0, 0, 1;
    %load/vec4 v000001c346e75d90_0;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_6.0, 4;
    %load/vec4 v000001c346e74df0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.0;
    %store/vec4 v000001c346e75f70_0, 0, 1;
    %load/vec4 v000001c346e748f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.10, 8;
    %load/vec4 v000001c346e74d50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.10;
    %jmp/1 T_6.9, 8;
    %load/vec4 v000001c346e756b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.9;
    %jmp/1 T_6.8, 8;
    %load/vec4 v000001c346e74e90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.8;
    %jmp/1 T_6.7, 8;
    %load/vec4 v000001c346e74670_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.7;
    %jmp/1 T_6.6, 8;
    %load/vec4 v000001c346e745d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.6;
    %jmp/1 T_6.5, 8;
    %load/vec4 v000001c346e75e30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.5;
    %jmp/1 T_6.4, 8;
    %load/vec4 v000001c346e75a70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.4;
    %jmp/1 T_6.3, 8;
    %load/vec4 v000001c346e752f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.3;
    %jmp/1 T_6.2, 8;
    %load/vec4 v000001c346e74fd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %flag_get/vec4 8;
    %jmp/1 T_6.1, 8;
    %load/vec4 v000001c346e74c10_0;
    %or;
T_6.1;
    %store/vec4 v000001c346e74170_0, 0, 1;
    %load/vec4 v000001c346e74d50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.12, 9;
    %load/vec4 v000001c346dcbcc0_0;
    %flag_set/vec4 9;
    %jmp/1 T_6.14, 9;
    %load/vec4 v000001c346dcb540_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.14;
    %flag_get/vec4 9;
    %jmp/1 T_6.13, 9;
    %load/vec4 v000001c346dcb4a0_0;
    %or;
T_6.13;
    %and;
T_6.12;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_6.11, 8;
    %load/vec4 v000001c346e75570_0;
    %parti/s 1, 25, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.11;
    %store/vec4 v000001c346e75c50_0, 0, 1;
    %load/vec4 v000001c346e748f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v000001c346e75570_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001c346e747b0_0, 0, 5;
    %load/vec4 v000001c346e75570_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001c346e75ed0_0, 0, 5;
    %load/vec4 v000001c346e75570_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001c346e74710_0, 0, 5;
    %load/vec4 v000001c346e75570_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001c346e74df0_0, 0, 3;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v000001c346e74d50_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.22, 8;
    %load/vec4 v000001c346e756b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.22;
    %jmp/1 T_6.21, 8;
    %load/vec4 v000001c346e75e30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.21;
    %jmp/1 T_6.20, 8;
    %load/vec4 v000001c346e74fd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.20;
    %jmp/1 T_6.19, 8;
    %load/vec4 v000001c346e74c10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.19;
    %jmp/0xz  T_6.17, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c346e747b0_0, 0, 5;
    %load/vec4 v000001c346e75570_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001c346e75ed0_0, 0, 5;
    %load/vec4 v000001c346e75570_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001c346e74710_0, 0, 5;
    %load/vec4 v000001c346e75570_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001c346e74df0_0, 0, 3;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v000001c346e74e90_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.25, 8;
    %load/vec4 v000001c346e74670_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.25;
    %jmp/0xz  T_6.23, 8;
    %load/vec4 v000001c346e75570_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001c346e747b0_0, 0, 5;
    %load/vec4 v000001c346e75570_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001c346e75ed0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c346e74710_0, 0, 5;
    %load/vec4 v000001c346e75570_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001c346e74df0_0, 0, 3;
    %jmp T_6.24;
T_6.23 ;
    %load/vec4 v000001c346e75a70_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.29, 8;
    %load/vec4 v000001c346e752f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.29;
    %jmp/1 T_6.28, 8;
    %load/vec4 v000001c346e745d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.28;
    %jmp/0xz  T_6.26, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c346e747b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c346e75ed0_0, 0, 5;
    %load/vec4 v000001c346e75570_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001c346e74710_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c346e74df0_0, 0, 3;
    %jmp T_6.27;
T_6.26 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c346e747b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c346e75ed0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c346e74710_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001c346e75d90_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c346e74df0_0, 0, 3;
T_6.27 ;
T_6.24 ;
T_6.18 ;
T_6.16 ;
    %load/vec4 v000001c346e75d90_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.36, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.37, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.38, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_6.39, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_6.40, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c346e74530_0, 0, 32;
    %jmp T_6.42;
T_6.30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c346e74530_0, 0, 32;
    %jmp T_6.42;
T_6.31 ;
    %load/vec4 v000001c346e75570_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c346e75570_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c346e74530_0, 0, 32;
    %jmp T_6.42;
T_6.32 ;
    %load/vec4 v000001c346e75570_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c346e75570_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c346e74530_0, 0, 32;
    %jmp T_6.42;
T_6.33 ;
    %load/vec4 v000001c346e75570_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c346e75570_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c346e74530_0, 0, 32;
    %jmp T_6.42;
T_6.34 ;
    %load/vec4 v000001c346e75570_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c346e75570_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c346e75570_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c346e74530_0, 0, 32;
    %jmp T_6.42;
T_6.35 ;
    %load/vec4 v000001c346e75570_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c346e75570_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c346e75570_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c346e75570_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c346e74530_0, 0, 32;
    %jmp T_6.42;
T_6.36 ;
    %load/vec4 v000001c346e75570_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001c346e75570_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c346e75570_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c346e75570_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c346e74530_0, 0, 32;
    %jmp T_6.42;
T_6.37 ;
    %load/vec4 v000001c346e75570_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c346e74530_0, 0, 32;
    %jmp T_6.42;
T_6.38 ;
    %load/vec4 v000001c346e75570_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c346e74530_0, 0, 32;
    %jmp T_6.42;
T_6.39 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001c346e75570_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c346e74530_0, 0, 32;
    %jmp T_6.42;
T_6.40 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001c346e75570_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c346e74530_0, 0, 32;
    %jmp T_6.42;
T_6.42 ;
    %pop/vec4 1;
    %load/vec4 v000001c346e75d90_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_6.45, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c346e75d90_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
T_6.45;
    %jmp/0xz  T_6.43, 4;
    %load/vec4 v000001c346e75d90_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_6.46, 4;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.50, 4;
    %load/vec4 v000001c346e75570_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.48, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c346dcb680_0, 0, 1;
    %jmp T_6.49;
T_6.48 ;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.53, 4;
    %load/vec4 v000001c346e75570_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.51, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c346dcb860_0, 0, 1;
T_6.51 ;
T_6.49 ;
    %jmp T_6.47;
T_6.46 ;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.54, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.55, 8;
T_6.54 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.55, 8;
 ; End of false expr.
    %blend;
T_6.55;
    %pad/s 1;
    %store/vec4 v000001c346dcb680_0, 0, 1;
T_6.47 ;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.56, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.57, 8;
T_6.56 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.57, 8;
 ; End of false expr.
    %blend;
T_6.57;
    %pad/s 1;
    %store/vec4 v000001c346dcb0e0_0, 0, 1;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.59, 8;
T_6.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.59, 8;
 ; End of false expr.
    %blend;
T_6.59;
    %pad/s 1;
    %store/vec4 v000001c346dcb220_0, 0, 1;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.60, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.61, 8;
T_6.60 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.61, 8;
 ; End of false expr.
    %blend;
T_6.61;
    %pad/s 1;
    %store/vec4 v000001c346e75bb0_0, 0, 1;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.62, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.63, 8;
T_6.62 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.63, 8;
 ; End of false expr.
    %blend;
T_6.63;
    %pad/s 1;
    %store/vec4 v000001c346dcbc20_0, 0, 1;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.64, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.65, 8;
T_6.64 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.65, 8;
 ; End of false expr.
    %blend;
T_6.65;
    %pad/s 1;
    %store/vec4 v000001c346dcb360_0, 0, 1;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.67, 8;
T_6.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.67, 8;
 ; End of false expr.
    %blend;
T_6.67;
    %pad/s 1;
    %store/vec4 v000001c346dcbcc0_0, 0, 1;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_6.68, 4;
    %load/vec4 v000001c346e75570_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.70, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c346dcb540_0, 0, 1;
    %jmp T_6.71;
T_6.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c346dcb4a0_0, 0, 1;
T_6.71 ;
T_6.68 ;
    %jmp T_6.44;
T_6.43 ;
    %load/vec4 v000001c346e75d90_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.72, 4;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.74, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.75, 8;
T_6.74 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.75, 8;
 ; End of false expr.
    %blend;
T_6.75;
    %pad/s 1;
    %store/vec4 v000001c346dcbae0_0, 0, 1;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.76, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.77, 8;
T_6.76 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.77, 8;
 ; End of false expr.
    %blend;
T_6.77;
    %pad/s 1;
    %store/vec4 v000001c346dcb040_0, 0, 1;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.78, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.79, 8;
T_6.78 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.79, 8;
 ; End of false expr.
    %blend;
T_6.79;
    %pad/s 1;
    %store/vec4 v000001c346dcbd60_0, 0, 1;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.80, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.81, 8;
T_6.80 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.81, 8;
 ; End of false expr.
    %blend;
T_6.81;
    %pad/s 1;
    %store/vec4 v000001c346dcb720_0, 0, 1;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.82, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.83, 8;
T_6.82 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.83, 8;
 ; End of false expr.
    %blend;
T_6.83;
    %pad/s 1;
    %store/vec4 v000001c346dcb7c0_0, 0, 1;
    %load/vec4 v000001c346e74df0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.84, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.85, 8;
T_6.84 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.85, 8;
 ; End of false expr.
    %blend;
T_6.85;
    %pad/s 1;
    %store/vec4 v000001c346dcbb80_0, 0, 1;
    %jmp T_6.73;
T_6.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c346dcb680_0, 0, 1;
T_6.73 ;
T_6.44 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c346d90c80;
T_7 ;
    %wait E_000001c346dd7e40;
    %load/vec4 v000001c346e767c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c346e74850_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001c346e74850_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v000001c346e74850_0;
    %ix/getv/s 3, v000001c346e74850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c346e743f0, 0, 4;
    %load/vec4 v000001c346e74850_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c346e74850_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c346e771c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c346e76a40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c346e77bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001c346e76ea0_0;
    %load/vec4 v000001c346e75250_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c346e743f0, 0, 4;
T_7.4 ;
    %load/vec4 v000001c346e77bc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v000001c346e75250_0;
    %load/vec4 v000001c346e77ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %load/vec4 v000001c346e76ea0_0;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v000001c346e77ee0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c346e743f0, 4;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %assign/vec4 v000001c346e771c0_0, 0;
    %load/vec4 v000001c346e77bc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v000001c346e75250_0;
    %load/vec4 v000001c346e76d60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %load/vec4 v000001c346e76ea0_0;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v000001c346e76d60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c346e743f0, 4;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %assign/vec4 v000001c346e76a40_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c346d34a60;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346e7c750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346e7c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346e7c430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346e7c390_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c346e7d3d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346e7c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c346e7c890_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_000001c346d34a60;
T_9 ;
    %delay 5, 0;
    %load/vec4 v000001c346e7c750_0;
    %inv;
    %store/vec4 v000001c346e7c750_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c346d34a60;
T_10 ;
    %vpi_call 2 64 "$dumpfile", "./waveform/connect.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c346d34a60 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001c346d34a60;
T_11 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001c346e7d830_0, 0, 32;
    %fork TD_tb.reset, S_000001c346d98b60;
    %join;
    %wait E_000001c346dd82c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c346e7c890_0, 0, 32;
T_11.0 ;
    %load/vec4 v000001c346e7c890_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c346e7c2f0_0, 0, 1;
    %load/vec4 v000001c346e7c890_0;
    %store/vec4 v000001c346e7d3d0_0, 0, 32;
    %wait E_000001c346dd82c0;
    %load/vec4 v000001c346e7c890_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c346e7c890_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %wait E_000001c346dd82c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c346e7c2f0_0, 0, 1;
    %pushi/vec4 37, 0, 32;
    %store/vec4 v000001c346e7dfb0_0, 0, 32;
    %fork TD_tb.display, S_000001c346d53d30;
    %join;
    %delay 20, 0;
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    ".\test\tb_connect.v";
    "././source/connect_fet_de.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register_file.v";
    "././source/fetch_stage.v";
    "././source/fetch_instruction.v";
    "././source/transmit_instruction.v";
