@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":8:7:8:16|Synthesizing work.top_module.sample_arch.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":29:3:29:8|Signal data_i is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":8:7:8:27|Synthesizing work.i2c_master_controller.beh_i2c_master_controller.
@N: CD231 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":65:13:65:14|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "1000000".
@W: CG296 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":86:16:86:22|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":96:18:96:23|Referenced variable addr_i is not in sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":108:18:108:23|Referenced variable data_i is not in sensitivity list.
Post processing for work.i2c_master_controller.beh_i2c_master_controller
@W: CL240 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":15:2:15:7|Signal data_o is floating; a simulation mismatch is possible.
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":128:2:128:5|Latch generated from process for signal nState(0 to 6); possible missing assignment in an if or case statement.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":10:7:10:16|Synthesizing work.wb_manager.rtl.
@N: CD231 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":63:14:63:15|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "100000".
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\timeout.vhd":7:7:7:13|Synthesizing work.timeout.rtl_timeout.
@W: CG296 :"D:\WorkingDir\Fpga\pico_dev_test\timeout.vhd":28:8:28:14|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\timeout.vhd":33:27:33:28|Referenced variable en is not in sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\timeout.vhd":30:5:30:7|Referenced variable rst is not in sensitivity list.
Post processing for work.timeout.rtl_timeout
@W: CL113 :"D:\WorkingDir\Fpga\pico_dev_test\timeout.vhd":30:2:30:3|Feedback mux created for signal clk_counter[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\efb_i2c_VHDL.vhd":14:7:14:18|Synthesizing work.efb_i2c_vhdl.structure.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2302:10:2302:12|Synthesizing work.efb.syn_black_box.
Post processing for work.efb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":106:10:106:11|Synthesizing work.bb.syn_black_box.
Post processing for work.bb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1490:10:1490:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1483:10:1483:12|Synthesizing work.vhi.syn_black_box.
Post processing for work.vhi.syn_black_box
Post processing for work.efb_i2c_vhdl.structure
Post processing for work.wb_manager.rtl
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":153:2:153:5|Latch generated from process for signal nState(0 to 5); possible missing assignment in an if or case statement.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|All reachable assignments to status(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|All reachable assignments to status(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|All reachable assignments to status(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|All reachable assignments to status(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":8:7:8:15|Synthesizing work.heartbeat.beh_arch.
Post processing for work.heartbeat.beh_arch
@W: CL271 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":30:1:30:2|Pruning unused bits 32 to 21 of iCounter(32 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.top_module.sample_arch
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":29:3:29:8|Bit 0 of signal data_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":29:3:29:8|Bit 1 of signal data_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":29:3:29:8|Bit 2 of signal data_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":29:3:29:8|Bit 3 of signal data_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":29:3:29:8|Bit 4 of signal data_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":29:3:29:8|Bit 5 of signal data_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":29:3:29:8|Bit 6 of signal data_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":29:3:29:8|Bit 7 of signal data_i is floating -- simulation mismatch possible.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":106:1:106:15|Bit 0 of input data_i of instance wb_manager_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":106:1:106:15|Bit 1 of input data_i of instance wb_manager_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":106:1:106:15|Bit 2 of input data_i of instance wb_manager_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":106:1:106:15|Bit 3 of input data_i of instance wb_manager_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":106:1:106:15|Bit 4 of input data_i of instance wb_manager_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":106:1:106:15|Bit 5 of input data_i of instance wb_manager_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":106:1:106:15|Bit 6 of input data_i of instance wb_manager_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":106:1:106:15|Bit 7 of input data_i of instance wb_manager_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":35:3:35:10|All reachable assignments to main.i2c_addr(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":35:3:35:10|All reachable assignments to main.i2c_addr(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":35:3:35:10|All reachable assignments to main.i2c_addr(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":35:3:35:10|All reachable assignments to main.i2c_addr(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":35:3:35:10|All reachable assignments to main.i2c_addr(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":35:3:35:10|All reachable assignments to main.i2c_addr(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":35:3:35:10|All reachable assignments to main.i2c_addr(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":35:3:35:10|All reachable assignments to main.i2c_addr(7) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":34:3:34:12|All reachable assignments to main.i2c_data_i(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":34:3:34:12|All reachable assignments to main.i2c_data_i(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":34:3:34:12|All reachable assignments to main.i2c_data_i(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":34:3:34:12|All reachable assignments to main.i2c_data_i(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":34:3:34:12|All reachable assignments to main.i2c_data_i(4) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":34:3:34:12|All reachable assignments to main.i2c_data_i(5) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":34:3:34:12|All reachable assignments to main.i2c_data_i(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":34:3:34:12|All reachable assignments to main.i2c_data_i(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":25:3:25:12|All reachable assignments to main.i2c_enable are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL246 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":16:3:16:8|Input port bits 7 to 3 of option(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL158 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":21:2:21:11|Inout wbm_data_o is unused
