--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
config_1.twr -v 30 -l 30 config_1_routed.ncd config_1.pcf

Design file:              config_1_routed.ncd
Physical constraint file: config_1.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2473 paths analyzed, 252 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.446ns.
--------------------------------------------------------------------------------
Slack:                  1.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_14 (FF)
  Destination:          i_FSM_estatico/csm_timer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.389ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_14 to i_FSM_estatico/csm_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.DMUX   Tshcko                0.422   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_14
    SLICE_X59Y128.D2     net (fanout=2)        0.599   i_FSM_estatico/csm_timer[14]
    SLICE_X59Y128.D      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B3     net (fanout=1)        0.452   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_9
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (1.253ns logic, 2.136ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  1.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_14 (FF)
  Destination:          i_FSM_estatico/csm_timer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.389ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_14 to i_FSM_estatico/csm_timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.DMUX   Tshcko                0.422   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_14
    SLICE_X59Y128.D2     net (fanout=2)        0.599   i_FSM_estatico/csm_timer[14]
    SLICE_X59Y128.D      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B3     net (fanout=1)        0.452   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_22
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (1.253ns logic, 2.136ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  1.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_14 (FF)
  Destination:          i_FSM_estatico/csm_timer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_14 to i_FSM_estatico/csm_timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.DMUX   Tshcko                0.422   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_14
    SLICE_X59Y128.D2     net (fanout=2)        0.599   i_FSM_estatico/csm_timer[14]
    SLICE_X59Y128.D      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B3     net (fanout=1)        0.452   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.508   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_20
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (1.248ns logic, 2.136ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_14 (FF)
  Destination:          i_FSM_estatico/csm_timer_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_14 to i_FSM_estatico/csm_timer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.DMUX   Tshcko                0.422   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_14
    SLICE_X59Y128.D2     net (fanout=2)        0.599   i_FSM_estatico/csm_timer[14]
    SLICE_X59Y128.D      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B3     net (fanout=1)        0.452   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.508   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_24
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (1.248ns logic, 2.136ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_6 (FF)
  Destination:          i_FSM_estatico/csm_timer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_6 to i_FSM_estatico/csm_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.AMUX   Tshcko                0.422   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_6
    SLICE_X59Y127.C1     net (fanout=2)        0.584   i_FSM_estatico/csm_timer[6]
    SLICE_X59Y127.C      Tilo                  0.068   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B5     net (fanout=1)        0.440   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_9
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (1.253ns logic, 2.109ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  1.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_6 (FF)
  Destination:          i_FSM_estatico/csm_timer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_6 to i_FSM_estatico/csm_timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.AMUX   Tshcko                0.422   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_6
    SLICE_X59Y127.C1     net (fanout=2)        0.584   i_FSM_estatico/csm_timer[6]
    SLICE_X59Y127.C      Tilo                  0.068   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B5     net (fanout=1)        0.440   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_22
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (1.253ns logic, 2.109ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  1.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_19 (FF)
  Destination:          i_FSM_estatico/csm_timer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.359ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.092 - 0.112)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_19 to i_FSM_estatico/csm_timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y129.BQ     Tcko                  0.337   i_FSM_estatico/csm_timer[13]
                                                       i_FSM_estatico/csm_timer_19
    SLICE_X59Y130.B2     net (fanout=2)        0.706   i_FSM_estatico/csm_timer[19]
    SLICE_X59Y130.B      Tilo                  0.068   i_FSM_estatico/csm_timer[25]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>4
    SLICE_X59Y128.B4     net (fanout=1)        0.400   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_22
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (1.168ns logic, 2.191ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  1.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_6 (FF)
  Destination:          i_FSM_estatico/csm_timer_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_6 to i_FSM_estatico/csm_timer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.AMUX   Tshcko                0.422   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_6
    SLICE_X59Y127.C1     net (fanout=2)        0.584   i_FSM_estatico/csm_timer[6]
    SLICE_X59Y127.C      Tilo                  0.068   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B5     net (fanout=1)        0.440   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.508   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_24
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.248ns logic, 2.109ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  1.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_19 (FF)
  Destination:          i_FSM_estatico/csm_timer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.359ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.092 - 0.112)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_19 to i_FSM_estatico/csm_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y129.BQ     Tcko                  0.337   i_FSM_estatico/csm_timer[13]
                                                       i_FSM_estatico/csm_timer_19
    SLICE_X59Y130.B2     net (fanout=2)        0.706   i_FSM_estatico/csm_timer[19]
    SLICE_X59Y130.B      Tilo                  0.068   i_FSM_estatico/csm_timer[25]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>4
    SLICE_X59Y128.B4     net (fanout=1)        0.400   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_9
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (1.168ns logic, 2.191ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  1.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_6 (FF)
  Destination:          i_FSM_estatico/csm_timer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_6 to i_FSM_estatico/csm_timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.AMUX   Tshcko                0.422   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_6
    SLICE_X59Y127.C1     net (fanout=2)        0.584   i_FSM_estatico/csm_timer[6]
    SLICE_X59Y127.C      Tilo                  0.068   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B5     net (fanout=1)        0.440   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.508   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_20
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.248ns logic, 2.109ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  1.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_19 (FF)
  Destination:          i_FSM_estatico/csm_timer_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.092 - 0.112)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_19 to i_FSM_estatico/csm_timer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y129.BQ     Tcko                  0.337   i_FSM_estatico/csm_timer[13]
                                                       i_FSM_estatico/csm_timer_19
    SLICE_X59Y130.B2     net (fanout=2)        0.706   i_FSM_estatico/csm_timer[19]
    SLICE_X59Y130.B      Tilo                  0.068   i_FSM_estatico/csm_timer[25]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>4
    SLICE_X59Y128.B4     net (fanout=1)        0.400   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.508   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_24
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.163ns logic, 2.191ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  1.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_19 (FF)
  Destination:          i_FSM_estatico/csm_timer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.092 - 0.112)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_19 to i_FSM_estatico/csm_timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y129.BQ     Tcko                  0.337   i_FSM_estatico/csm_timer[13]
                                                       i_FSM_estatico/csm_timer_19
    SLICE_X59Y130.B2     net (fanout=2)        0.706   i_FSM_estatico/csm_timer[19]
    SLICE_X59Y130.B      Tilo                  0.068   i_FSM_estatico/csm_timer[25]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>4
    SLICE_X59Y128.B4     net (fanout=1)        0.400   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.508   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_20
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.163ns logic, 2.191ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_12 (FF)
  Destination:          i_FSM_estatico/csm_timer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_12 to i_FSM_estatico/csm_timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.BQ     Tcko                  0.337   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_12
    SLICE_X59Y128.D3     net (fanout=2)        0.589   i_FSM_estatico/csm_timer[12]
    SLICE_X59Y128.D      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B3     net (fanout=1)        0.452   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_22
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (1.168ns logic, 2.126ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_12 (FF)
  Destination:          i_FSM_estatico/csm_timer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_12 to i_FSM_estatico/csm_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.BQ     Tcko                  0.337   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_12
    SLICE_X59Y128.D3     net (fanout=2)        0.589   i_FSM_estatico/csm_timer[12]
    SLICE_X59Y128.D      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B3     net (fanout=1)        0.452   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_9
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (1.168ns logic, 2.126ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  1.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_10 (FF)
  Destination:          i_FSM_estatico/csm_timer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.293ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_10 to i_FSM_estatico/csm_timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y126.AMUX   Tshcko                0.422   i_FSM_estatico/csm_timer[5]
                                                       i_FSM_estatico/csm_timer_10
    SLICE_X59Y127.C4     net (fanout=2)        0.515   i_FSM_estatico/csm_timer[10]
    SLICE_X59Y127.C      Tilo                  0.068   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B5     net (fanout=1)        0.440   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_22
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (1.253ns logic, 2.040ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  1.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_10 (FF)
  Destination:          i_FSM_estatico/csm_timer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.293ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_10 to i_FSM_estatico/csm_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y126.AMUX   Tshcko                0.422   i_FSM_estatico/csm_timer[5]
                                                       i_FSM_estatico/csm_timer_10
    SLICE_X59Y127.C4     net (fanout=2)        0.515   i_FSM_estatico/csm_timer[10]
    SLICE_X59Y127.C      Tilo                  0.068   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B5     net (fanout=1)        0.440   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_9
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (1.253ns logic, 2.040ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  1.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_12 (FF)
  Destination:          i_FSM_estatico/csm_timer_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_12 to i_FSM_estatico/csm_timer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.BQ     Tcko                  0.337   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_12
    SLICE_X59Y128.D3     net (fanout=2)        0.589   i_FSM_estatico/csm_timer[12]
    SLICE_X59Y128.D      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B3     net (fanout=1)        0.452   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.508   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_24
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (1.163ns logic, 2.126ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  1.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_12 (FF)
  Destination:          i_FSM_estatico/csm_timer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_12 to i_FSM_estatico/csm_timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.BQ     Tcko                  0.337   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_12
    SLICE_X59Y128.D3     net (fanout=2)        0.589   i_FSM_estatico/csm_timer[12]
    SLICE_X59Y128.D      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B3     net (fanout=1)        0.452   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.508   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_20
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (1.163ns logic, 2.126ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_10 (FF)
  Destination:          i_FSM_estatico/csm_timer_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_10 to i_FSM_estatico/csm_timer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y126.AMUX   Tshcko                0.422   i_FSM_estatico/csm_timer[5]
                                                       i_FSM_estatico/csm_timer_10
    SLICE_X59Y127.C4     net (fanout=2)        0.515   i_FSM_estatico/csm_timer[10]
    SLICE_X59Y127.C      Tilo                  0.068   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B5     net (fanout=1)        0.440   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.508   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_24
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.248ns logic, 2.040ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_10 (FF)
  Destination:          i_FSM_estatico/csm_timer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_10 to i_FSM_estatico/csm_timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y126.AMUX   Tshcko                0.422   i_FSM_estatico/csm_timer[5]
                                                       i_FSM_estatico/csm_timer_10
    SLICE_X59Y127.C4     net (fanout=2)        0.515   i_FSM_estatico/csm_timer[10]
    SLICE_X59Y127.C      Tilo                  0.068   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B5     net (fanout=1)        0.440   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.508   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_20
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.248ns logic, 2.040ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_16 (FF)
  Destination:          i_FSM_estatico/csm_timer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_16 to i_FSM_estatico/csm_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.DQ     Tcko                  0.337   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_16
    SLICE_X59Y128.D1     net (fanout=2)        0.578   i_FSM_estatico/csm_timer[16]
    SLICE_X59Y128.D      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B3     net (fanout=1)        0.452   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_9
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.168ns logic, 2.115ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_16 (FF)
  Destination:          i_FSM_estatico/csm_timer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_16 to i_FSM_estatico/csm_timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.DQ     Tcko                  0.337   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_16
    SLICE_X59Y128.D1     net (fanout=2)        0.578   i_FSM_estatico/csm_timer[16]
    SLICE_X59Y128.D      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B3     net (fanout=1)        0.452   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_22
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.168ns logic, 2.115ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  1.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_16 (FF)
  Destination:          i_FSM_estatico/csm_timer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_16 to i_FSM_estatico/csm_timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.DQ     Tcko                  0.337   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_16
    SLICE_X59Y128.D1     net (fanout=2)        0.578   i_FSM_estatico/csm_timer[16]
    SLICE_X59Y128.D      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B3     net (fanout=1)        0.452   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.508   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_20
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (1.163ns logic, 2.115ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  1.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_16 (FF)
  Destination:          i_FSM_estatico/csm_timer_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_16 to i_FSM_estatico/csm_timer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.DQ     Tcko                  0.337   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_16
    SLICE_X59Y128.D1     net (fanout=2)        0.578   i_FSM_estatico/csm_timer[16]
    SLICE_X59Y128.D      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B3     net (fanout=1)        0.452   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.508   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_24
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (1.163ns logic, 2.115ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  1.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_23 (FF)
  Destination:          i_FSM_estatico/csm_timer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.258ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.092 - 0.112)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_23 to i_FSM_estatico/csm_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y129.CMUX   Tshcko                0.420   i_FSM_estatico/csm_timer[13]
                                                       i_FSM_estatico/csm_timer_23
    SLICE_X59Y130.B4     net (fanout=2)        0.522   i_FSM_estatico/csm_timer[23]
    SLICE_X59Y130.B      Tilo                  0.068   i_FSM_estatico/csm_timer[25]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>4
    SLICE_X59Y128.B4     net (fanout=1)        0.400   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_9
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (1.251ns logic, 2.007ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  1.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_23 (FF)
  Destination:          i_FSM_estatico/csm_timer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.258ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.092 - 0.112)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_23 to i_FSM_estatico/csm_timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y129.CMUX   Tshcko                0.420   i_FSM_estatico/csm_timer[13]
                                                       i_FSM_estatico/csm_timer_23
    SLICE_X59Y130.B4     net (fanout=2)        0.522   i_FSM_estatico/csm_timer[23]
    SLICE_X59Y130.B      Tilo                  0.068   i_FSM_estatico/csm_timer[25]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>4
    SLICE_X59Y128.B4     net (fanout=1)        0.400   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_22
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (1.251ns logic, 2.007ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  1.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_23 (FF)
  Destination:          i_FSM_estatico/csm_timer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.253ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.092 - 0.112)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_23 to i_FSM_estatico/csm_timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y129.CMUX   Tshcko                0.420   i_FSM_estatico/csm_timer[13]
                                                       i_FSM_estatico/csm_timer_23
    SLICE_X59Y130.B4     net (fanout=2)        0.522   i_FSM_estatico/csm_timer[23]
    SLICE_X59Y130.B      Tilo                  0.068   i_FSM_estatico/csm_timer[25]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>4
    SLICE_X59Y128.B4     net (fanout=1)        0.400   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.508   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_20
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (1.246ns logic, 2.007ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  1.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_23 (FF)
  Destination:          i_FSM_estatico/csm_timer_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.253ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.092 - 0.112)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_23 to i_FSM_estatico/csm_timer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y129.CMUX   Tshcko                0.420   i_FSM_estatico/csm_timer[13]
                                                       i_FSM_estatico/csm_timer_23
    SLICE_X59Y130.B4     net (fanout=2)        0.522   i_FSM_estatico/csm_timer[23]
    SLICE_X59Y130.B      Tilo                  0.068   i_FSM_estatico/csm_timer[25]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>4
    SLICE_X59Y128.B4     net (fanout=1)        0.400   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y128.SR     net (fanout=2)        0.465   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y128.CLK    Tsrck                 0.508   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_24
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (1.246ns logic, 2.007ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  1.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_14 (FF)
  Destination:          i_FSM_estatico/csm_timer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.270ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_14 to i_FSM_estatico/csm_timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.DMUX   Tshcko                0.422   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_14
    SLICE_X59Y128.D2     net (fanout=2)        0.599   i_FSM_estatico/csm_timer[14]
    SLICE_X59Y128.D      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B3     net (fanout=1)        0.452   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y127.SR     net (fanout=2)        0.346   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y127.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_12
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (1.253ns logic, 2.017ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  1.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_14 (FF)
  Destination:          i_FSM_estatico/csm_timer_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.270ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_14 to i_FSM_estatico/csm_timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y127.DMUX   Tshcko                0.422   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_14
    SLICE_X59Y128.D2     net (fanout=2)        0.599   i_FSM_estatico/csm_timer[14]
    SLICE_X59Y128.D      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>3
    SLICE_X59Y128.B3     net (fanout=1)        0.452   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X59Y128.B      Tilo                  0.068   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X59Y125.A3     net (fanout=14)       0.620   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X59Y125.AMUX   Tilo                  0.182   GPIO_LED_N_OBUF
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X59Y127.SR     net (fanout=2)        0.346   i_FSM_estatico/csm_to_s1_0
    SLICE_X59Y127.CLK    Tsrck                 0.513   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_16
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (1.253ns logic, 2.017ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_black_box/activa_led_w_aux/SR
  Logical resource: i_black_box/i_dinamico_estado_w/csm_timer_10/SR
  Location pin: SLICE_X117Y14.SR
  Clock network: i_black_box/i_dinamico_estado_w/reset_dinamico_0
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_black_box/estado_aux[1]/SR
  Logical resource: i_black_box/i_dinamico_estado_w/csm_timer_6/SR
  Location pin: SLICE_X117Y17.SR
  Clock network: i_black_box/i_dinamico_estado_w/reset_dinamico_0
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[5]/SR
  Logical resource: i_FSM_estatico/csm_timer_10/SR
  Location pin: SLICE_X59Y126.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[5]/SR
  Logical resource: i_FSM_estatico/csm_timer_4/SR
  Location pin: SLICE_X59Y126.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[5]/SR
  Logical resource: i_FSM_estatico/csm_timer_8/SR
  Location pin: SLICE_X59Y126.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[16]/SR
  Logical resource: i_FSM_estatico/csm_timer_6/SR
  Location pin: SLICE_X59Y127.SR
  Clock network: i_FSM_estatico/csm_to_s1_0
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[16]/SR
  Logical resource: i_FSM_estatico/csm_timer_11/SR
  Location pin: SLICE_X59Y127.SR
  Clock network: i_FSM_estatico/csm_to_s1_0
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[16]/SR
  Logical resource: i_FSM_estatico/csm_timer_14/SR
  Location pin: SLICE_X59Y127.SR
  Clock network: i_FSM_estatico/csm_to_s1_0
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[9]/SR
  Logical resource: i_FSM_estatico/csm_timer_20/SR
  Location pin: SLICE_X59Y128.SR
  Clock network: i_FSM_estatico/csm_to_s1_0
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[9]/SR
  Logical resource: i_FSM_estatico/csm_timer_24/SR
  Location pin: SLICE_X59Y128.SR
  Clock network: i_FSM_estatico/csm_to_s1_0
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[13]/SR
  Logical resource: i_FSM_estatico/csm_timer_18/SR
  Location pin: SLICE_X59Y129.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[13]/SR
  Logical resource: i_FSM_estatico/csm_timer_1/SR
  Location pin: SLICE_X59Y129.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[13]/SR
  Logical resource: i_FSM_estatico/csm_timer_23/SR
  Location pin: SLICE_X59Y129.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[13]/SR
  Logical resource: i_FSM_estatico/csm_timer_15/SR
  Location pin: SLICE_X59Y129.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[25]/SR
  Logical resource: i_FSM_estatico/csm_timer_2/SR
  Location pin: SLICE_X59Y130.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: i_black_box/reset_dinamico_reg/CLK
  Logical resource: i_black_box/i_reg_reset_dinamico/q_aux/CK
  Location pin: SLICE_X115Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: i_black_box/reset_dinamico_reg/CLK
  Logical resource: i_black_box/i_reg_reset_dinamico/q_aux/CK
  Location pin: SLICE_X115Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: i_black_box/reset_dinamico_reg/CLK
  Logical resource: i_black_box/i_reg_reset_dinamico/q_aux/CK
  Location pin: SLICE_X115Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: i_black_box/activa_led_w/CLK
  Logical resource: i_black_box/i_reg_activa_led/q_aux/CK
  Location pin: SLICE_X115Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: i_black_box/activa_led_w/CLK
  Logical resource: i_black_box/i_reg_activa_led/q_aux/CK
  Location pin: SLICE_X115Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: i_black_box/activa_led_w/CLK
  Logical resource: i_black_box/i_reg_activa_led/q_aux/CK
  Location pin: SLICE_X115Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: i_black_box/activa_dinamico_reg/CLK
  Logical resource: i_black_box/i_reg_activa_dinamico/q_aux/CK
  Location pin: SLICE_X115Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: i_black_box/activa_dinamico_reg/CLK
  Logical resource: i_black_box/i_reg_activa_dinamico/q_aux/CK
  Location pin: SLICE_X115Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: i_black_box/activa_dinamico_reg/CLK
  Logical resource: i_black_box/i_reg_activa_dinamico/q_aux/CK
  Location pin: SLICE_X115Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: i_black_box/i_dinamico_estado_w/csm_timer[3]/CLK
  Logical resource: i_black_box/i_dinamico_estado_w/csm_timer_0/CK
  Location pin: SLICE_X116Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: i_black_box/i_dinamico_estado_w/csm_timer[3]/CLK
  Logical resource: i_black_box/i_dinamico_estado_w/csm_timer_0/CK
  Location pin: SLICE_X116Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: i_black_box/i_dinamico_estado_w/csm_timer[3]/CLK
  Logical resource: i_black_box/i_dinamico_estado_w/csm_timer_0/CK
  Location pin: SLICE_X116Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: i_black_box/i_dinamico_estado_w/csm_timer[3]/CLK
  Logical resource: i_black_box/i_dinamico_estado_w/csm_timer_1/CK
  Location pin: SLICE_X116Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: i_black_box/i_dinamico_estado_w/csm_timer[3]/CLK
  Logical resource: i_black_box/i_dinamico_estado_w/csm_timer_1/CK
  Location pin: SLICE_X116Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.446|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2473 paths, 0 nets, and 343 connections

Design statistics:
   Minimum period:   3.446ns{1}   (Maximum frequency: 290.192MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 01 09:36:43 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 684 MB



