-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Wed Apr  3 01:53:12 2024
-- Host        : SameerLaptop running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/vims/new_pwm_demo/new_pwm/pitch_correction/pitch_correction.srcs/sources_1/bd/fft_chain/ip/fft_chain_buff_fft_wrapper_0_0/fft_chain_buff_fft_wrapper_0_0_sim_netlist.vhdl
-- Design      : fft_chain_buff_fft_wrapper_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fft_chain_buff_fft_wrapper_0_0_hanning_window is
  port (
    m_axis_data_tvalid_2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \index_reg[1]_0\ : out STD_LOGIC;
    \index_reg[1]_1\ : out STD_LOGIC;
    \index_reg[1]_2\ : out STD_LOGIC;
    \index_reg[1]_3\ : out STD_LOGIC;
    \index_reg[1]_4\ : out STD_LOGIC;
    \index_reg[1]_5\ : out STD_LOGIC;
    \index_reg[1]_6\ : out STD_LOGIC;
    \index_reg[1]_7\ : out STD_LOGIC;
    \index_reg[1]_8\ : out STD_LOGIC;
    \index_reg[1]_9\ : out STD_LOGIC;
    \index_reg[1]_10\ : out STD_LOGIC;
    \index_reg[1]_11\ : out STD_LOGIC;
    \index_reg[1]_12\ : out STD_LOGIC;
    \index_reg[1]_13\ : out STD_LOGIC;
    \index_reg[1]_14\ : out STD_LOGIC;
    \index_reg[1]_15\ : out STD_LOGIC;
    \index_reg[1]_16\ : out STD_LOGIC;
    \index_reg[1]_17\ : out STD_LOGIC;
    \index_reg[1]_18\ : out STD_LOGIC;
    \index_reg[1]_19\ : out STD_LOGIC;
    \index_reg[1]_20\ : out STD_LOGIC;
    \index_reg[1]_21\ : out STD_LOGIC;
    \index_reg[1]_22\ : out STD_LOGIC;
    \index_reg[1]_23\ : out STD_LOGIC;
    \index_reg[1]_24\ : out STD_LOGIC;
    \index_reg[1]_25\ : out STD_LOGIC;
    \index_reg[1]_26\ : out STD_LOGIC;
    \index_reg[1]_27\ : out STD_LOGIC;
    \index_reg_rep[0]_0\ : out STD_LOGIC;
    \index_reg_rep[0]_1\ : out STD_LOGIC;
    \index_reg_rep[0]_2\ : out STD_LOGIC;
    \index_reg_rep[0]_3\ : out STD_LOGIC;
    \index_reg_rep[0]_4\ : out STD_LOGIC;
    \index_reg_rep[0]_5\ : out STD_LOGIC;
    \index_reg_rep[0]_6\ : out STD_LOGIC;
    \index_reg_rep[0]_7\ : out STD_LOGIC;
    \index_reg_rep[0]_8\ : out STD_LOGIC;
    \index_reg_rep[0]_9\ : out STD_LOGIC;
    \index_reg_rep[0]_10\ : out STD_LOGIC;
    \index_reg_rep[0]_11\ : out STD_LOGIC;
    \index_reg_rep[0]_12\ : out STD_LOGIC;
    \index_reg_rep[0]_13\ : out STD_LOGIC;
    \index_reg_rep[0]_14\ : out STD_LOGIC;
    \index_reg_rep[0]_15\ : out STD_LOGIC;
    \index_reg_rep[0]_16\ : out STD_LOGIC;
    \index_reg_rep[0]_17\ : out STD_LOGIC;
    \index_reg_rep[0]_18\ : out STD_LOGIC;
    \index_reg_rep[0]_19\ : out STD_LOGIC;
    \index_reg_rep[0]_20\ : out STD_LOGIC;
    \index_reg_rep[0]_21\ : out STD_LOGIC;
    \index_reg_rep[0]_22\ : out STD_LOGIC;
    \index_reg_rep[0]_23\ : out STD_LOGIC;
    \index_reg_rep[0]_24\ : out STD_LOGIC;
    \index_reg_rep[0]_25\ : out STD_LOGIC;
    \index_reg_rep[0]_26\ : out STD_LOGIC;
    \index_reg_rep[1]_0\ : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \index_reg_rep[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \product_raw0__0\ : in STD_LOGIC;
    \product_raw0__0_0\ : in STD_LOGIC;
    \product_raw0__0_1\ : in STD_LOGIC;
    \product_raw0__0_2\ : in STD_LOGIC;
    \product_raw0__0_3\ : in STD_LOGIC;
    \product_raw0__0_4\ : in STD_LOGIC;
    \product_raw0__0_5\ : in STD_LOGIC;
    \product_raw0__0_6\ : in STD_LOGIC;
    \product_raw0__0_7\ : in STD_LOGIC;
    \product_raw0__0_8\ : in STD_LOGIC;
    \product_raw0__0_9\ : in STD_LOGIC;
    \product_raw0__0_10\ : in STD_LOGIC;
    \product_raw0__0_11\ : in STD_LOGIC;
    \product_raw0__0_12\ : in STD_LOGIC;
    \product_raw0__0_13\ : in STD_LOGIC;
    \product_raw0__0_14\ : in STD_LOGIC;
    \product_raw0__0_15\ : in STD_LOGIC;
    \product_raw0__0_16\ : in STD_LOGIC;
    \product_raw0__0_17\ : in STD_LOGIC;
    \product_raw0__0_18\ : in STD_LOGIC;
    \product_raw0__0_19\ : in STD_LOGIC;
    \product_raw0__0_20\ : in STD_LOGIC;
    \product_raw0__0_21\ : in STD_LOGIC;
    \product_raw0__0_22\ : in STD_LOGIC;
    \product_raw0__0_23\ : in STD_LOGIC;
    \product_raw0__0_24\ : in STD_LOGIC;
    \product_raw0__0_25\ : in STD_LOGIC;
    \product_raw0__0_26\ : in STD_LOGIC;
    vld : in STD_LOGIC;
    \index_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select\ : in STD_LOGIC;
    vld_w : in STD_LOGIC;
    \index_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fft_chain_buff_fft_wrapper_0_0_hanning_window : entity is "hanning_window";
end fft_chain_buff_fft_wrapper_0_0_hanning_window;

architecture STRUCTURE of fft_chain_buff_fft_wrapper_0_0_hanning_window is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^index_reg_rep[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \index_reg_rep_n_0_[0]\ : STD_LOGIC;
  signal \index_reg_rep_n_0_[1]\ : STD_LOGIC;
  signal \index_reg_rep_n_0_[2]\ : STD_LOGIC;
  signal \index_reg_rep_n_0_[3]\ : STD_LOGIC;
  signal \index_reg_rep_n_0_[4]\ : STD_LOGIC;
  signal \index_reg_rep_n_0_[5]\ : STD_LOGIC;
  signal \index_rep[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \index_rep[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \index_rep[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \index_rep[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \index_rep[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \index_rep[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \index_rep[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \index_rep[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \index[7]_i_1__0\ : label is "soft_lutpair2";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \index_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \index_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \index_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \index_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \index_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \index_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \index_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \index_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \index_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \index_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \index_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \index_reg_rep[3]\ : label is "no";
  attribute equivalent_register_removal of \index_reg_rep[4]\ : label is "no";
  attribute equivalent_register_removal of \index_reg_rep[5]\ : label is "no";
  attribute equivalent_register_removal of \index_reg_rep[6]\ : label is "no";
  attribute SOFT_HLUTNM of \index_rep[1]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \index_rep[2]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \index_rep[3]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \index_rep[4]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \index_rep[6]_i_1__0\ : label is "soft_lutpair2";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \index_reg_rep[6]_0\(0) <= \^index_reg_rep[6]_0\(0);
\g0_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2CA2A0416FD77CA"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_0\
    );
\g0_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34D3E36250F5E285"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_0\
    );
\g0_b10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C639C71E3C1F8000"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_10\
    );
\g0_b10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F90E56088A15A5"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_10\
    );
\g0_b11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83E07E03FE00000"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_11\
    );
\g0_b11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00070EF1077A00AF"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_11\
    );
\g0_b12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC007FFC0000000"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_12\
    );
\g0_b12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0F0F05005F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_12\
    );
\g0_b13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF80000000000"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_13\
    );
\g0_b13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F010F000F0F0F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_13\
    );
\g0_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FB61D311B089CC0"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_1\
    );
\g0_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08165DBF5A0B9882"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_1\
    );
\g0_b2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4EE2C92E49505D2E"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_2\
    );
\g0_b2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7702D99722C7C544"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_2\
    );
\g0_b3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71BF2AACA1530528"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_3\
    );
\g0_b3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15AFC38823CB023E"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_3\
    );
\g0_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D53EB6D845148BF4"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_4\
    );
\g0_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4147B6CCFD8A1B4D"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_4\
    );
\g0_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"663E6B057C6D05E8"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_5\
    );
\g0_b5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CD7CB56706A06E6"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_5\
    );
\g0_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87C1E6A98329FCB0"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_6\
    );
\g0_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"099856AEB325F711"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_6\
    );
\g0_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD554B31FF1B56C0"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_7\
    );
\g0_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08BC6BFD5A8CC4F3"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_7\
    );
\g0_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63332694AA526700"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_8\
    );
\g0_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"042AE63A09CA6236"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_8\
    );
\g0_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5A5B4D9339C7800"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_9\
    );
\g0_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"095C14AC0D93EBAB"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_9\
    );
\g1_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06854EA9F5364FE4"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_14\
    );
\g1_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"496CF7C673A144F0"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_14\
    );
\g1_b10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC07878F38E718"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_24\
    );
\g1_b10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E15EEFF81AF701F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_24\
    );
\g1_b11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF807F03F07E0"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_25\
    );
\g1_b11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFFE10F70AF0FFF"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_25\
    );
\g1_b12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8003FF800"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_26\
    );
\g1_b12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF1F0F0FAFFF0F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_26\
    );
\g1_b13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \index_reg_rep_n_0_[1]\,
      I1 => \index_reg_rep_n_0_[2]\,
      I2 => \index_reg_rep_n_0_[3]\,
      I3 => \index_reg_rep_n_0_[4]\,
      I4 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[1]_0\
    );
\g1_b13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"333F373F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(5),
      I2 => \index_reg__0\(4),
      I3 => \index_reg__0\(3),
      I4 => \index_reg__0\(2),
      O => \index_reg[1]_27\
    );
\g1_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"983160CF607B798C"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_15\
    );
\g1_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FB8900115EAE669"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_15\
    );
\g1_b2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C22E20F0C230B689"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_16\
    );
\g1_b2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"900760221FA2B255"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_16\
    );
\g1_b3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FAC8699B278858E"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_17\
    );
\g1_b3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7915C62F19E311B1"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_17\
    );
\g1_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8BE253C2CFD86DA"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_18\
    );
\g1_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35D76C51DAFB1225"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_18\
    );
\g1_b5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E71F668160AB8713"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_19\
    );
\g1_b5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8BFE60E81381667"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_19\
    );
\g1_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F57FB27E4A6787E3"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_20\
    );
\g1_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7EFE23C7E6E1B4F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_20\
    );
\g1_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9AA91FF8CB52D56"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_21\
    );
\g1_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FC3D859CFB3291F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_21\
    );
\g1_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE3325555A6C9CCE"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_22\
    );
\g1_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C5A5C375C6A92CF"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_22\
    );
\g1_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC3C6666CB6D694"
    )
        port map (
      I0 => \index_reg_rep_n_0_[0]\,
      I1 => \index_reg_rep_n_0_[1]\,
      I2 => \index_reg_rep_n_0_[2]\,
      I3 => \index_reg_rep_n_0_[3]\,
      I4 => \index_reg_rep_n_0_[4]\,
      I5 => \index_reg_rep_n_0_[5]\,
      O => \index_reg_rep[0]_23\
    );
\g1_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"466A665F96B5D56F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_23\
    );
\index[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \index_reg__0\(7),
      I1 => \^q\(0),
      I2 => \index_rep[6]_i_2__0_n_0\,
      O => \p_0_in__2\(7)
    );
\index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[0]_i_1__0_n_0\,
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[1]_i_1__0_n_0\,
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[2]_i_1__0_n_0\,
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[3]_i_1__0_n_0\,
      Q => \index_reg__0\(3)
    );
\index_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[4]_i_1__0_n_0\,
      Q => \index_reg__0\(4)
    );
\index_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[5]_i_1__0_n_0\,
      Q => \index_reg__0\(5)
    );
\index_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[6]_i_1__0_n_0\,
      Q => \^q\(0)
    );
\index_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \p_0_in__2\(7),
      Q => \index_reg__0\(7)
    );
\index_reg_rep[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[0]_i_1__0_n_0\,
      Q => \index_reg_rep_n_0_[0]\
    );
\index_reg_rep[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[1]_i_1__0_n_0\,
      Q => \index_reg_rep_n_0_[1]\
    );
\index_reg_rep[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[2]_i_1__0_n_0\,
      Q => \index_reg_rep_n_0_[2]\
    );
\index_reg_rep[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[3]_i_1__0_n_0\,
      Q => \index_reg_rep_n_0_[3]\
    );
\index_reg_rep[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[4]_i_1__0_n_0\,
      Q => \index_reg_rep_n_0_[4]\
    );
\index_reg_rep[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[5]_i_1__0_n_0\,
      Q => \index_reg_rep_n_0_[5]\
    );
\index_reg_rep[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[6]_i_1__0_n_0\,
      Q => \^index_reg_rep[6]_0\(0)
    );
\index_rep[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index_rep[0]_i_1__0_n_0\
    );
\index_rep[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => \index_reg__0\(1),
      O => \index_rep[1]_i_1__0_n_0\
    );
\index_rep[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(1),
      I2 => \index_reg__0\(0),
      O => \index_rep[2]_i_1__0_n_0\
    );
\index_rep[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \index_rep[3]_i_1__0_n_0\
    );
\index_rep[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \index_reg__0\(4),
      I1 => \index_reg__0\(3),
      I2 => \index_reg__0\(1),
      I3 => \index_reg__0\(0),
      I4 => \index_reg__0\(2),
      O => \index_rep[4]_i_1__0_n_0\
    );
\index_rep[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \index_reg__0\(5),
      I1 => \index_reg__0\(4),
      I2 => \index_reg__0\(2),
      I3 => \index_reg__0\(0),
      I4 => \index_reg__0\(1),
      I5 => \index_reg__0\(3),
      O => \index_rep[5]_i_1__0_n_0\
    );
\index_rep[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \index_rep[6]_i_2__0_n_0\,
      O => \index_rep[6]_i_1__0_n_0\
    );
\index_rep[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \index_reg__0\(5),
      I1 => \index_reg__0\(4),
      I2 => \index_reg__0\(2),
      I3 => \index_reg__0\(0),
      I4 => \index_reg__0\(1),
      I5 => \index_reg__0\(3),
      O => \index_rep[6]_i_2__0_n_0\
    );
\product_raw0__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^q\(0),
      I1 => \index_reg__0\(7),
      I2 => \^index_reg_rep[6]_0\(0),
      O => A(14)
    );
\product_raw0__0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \product_raw0__0_9\,
      I1 => \product_raw0__0_10\,
      O => A(5),
      S => \index_reg__0\(7)
    );
\product_raw0__0_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \product_raw0__0_7\,
      I1 => \product_raw0__0_8\,
      O => A(4),
      S => \index_reg__0\(7)
    );
\product_raw0__0_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \product_raw0__0_5\,
      I1 => \product_raw0__0_6\,
      O => A(3),
      S => \index_reg__0\(7)
    );
\product_raw0__0_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \product_raw0__0_3\,
      I1 => \product_raw0__0_4\,
      O => A(2),
      S => \index_reg__0\(7)
    );
\product_raw0__0_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \product_raw0__0_1\,
      I1 => \product_raw0__0_2\,
      O => A(1),
      S => \index_reg__0\(7)
    );
\product_raw0__0_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \product_raw0__0\,
      I1 => \product_raw0__0_0\,
      O => A(0),
      S => \index_reg__0\(7)
    );
\product_raw0__0_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \product_raw0__0_25\,
      I1 => \product_raw0__0_26\,
      O => A(13),
      S => \index_reg__0\(7)
    );
\product_raw0__0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \product_raw0__0_23\,
      I1 => \product_raw0__0_24\,
      O => A(12),
      S => \index_reg__0\(7)
    );
\product_raw0__0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \product_raw0__0_21\,
      I1 => \product_raw0__0_22\,
      O => A(11),
      S => \index_reg__0\(7)
    );
\product_raw0__0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \product_raw0__0_19\,
      I1 => \product_raw0__0_20\,
      O => A(10),
      S => \index_reg__0\(7)
    );
\product_raw0__0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \product_raw0__0_17\,
      I1 => \product_raw0__0_18\,
      O => A(9),
      S => \index_reg__0\(7)
    );
\product_raw0__0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \product_raw0__0_15\,
      I1 => \product_raw0__0_16\,
      O => A(8),
      S => \index_reg__0\(7)
    );
\product_raw0__0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \product_raw0__0_13\,
      I1 => \product_raw0__0_14\,
      O => A(7),
      S => \index_reg__0\(7)
    );
\product_raw0__0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \product_raw0__0_11\,
      I1 => \product_raw0__0_12\,
      O => A(6),
      S => \index_reg__0\(7)
    );
\valid_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => vld,
      I1 => \index_reg[7]_0\(0),
      I2 => \select\,
      I3 => vld_w,
      I4 => \index_reg[7]_1\(0),
      O => \^e\(0)
    );
valid_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \^e\(0),
      Q => m_axis_data_tvalid_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fft_chain_buff_fft_wrapper_0_0_hanning_window_0 is
  port (
    m_axis_data_tvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \index_reg[1]_0\ : out STD_LOGIC;
    \index_reg[1]_1\ : out STD_LOGIC;
    \index_reg[1]_2\ : out STD_LOGIC;
    \index_reg[1]_3\ : out STD_LOGIC;
    \index_reg[1]_4\ : out STD_LOGIC;
    \index_reg[1]_5\ : out STD_LOGIC;
    \index_reg[1]_6\ : out STD_LOGIC;
    \index_reg[1]_7\ : out STD_LOGIC;
    \index_reg[1]_8\ : out STD_LOGIC;
    \index_reg[1]_9\ : out STD_LOGIC;
    \index_reg[1]_10\ : out STD_LOGIC;
    \index_reg[1]_11\ : out STD_LOGIC;
    \index_reg[1]_12\ : out STD_LOGIC;
    \index_reg[1]_13\ : out STD_LOGIC;
    \index_reg[1]_14\ : out STD_LOGIC;
    \index_reg[1]_15\ : out STD_LOGIC;
    \index_reg[1]_16\ : out STD_LOGIC;
    \index_reg[1]_17\ : out STD_LOGIC;
    \index_reg[1]_18\ : out STD_LOGIC;
    \index_reg[1]_19\ : out STD_LOGIC;
    \index_reg[1]_20\ : out STD_LOGIC;
    \index_reg[1]_21\ : out STD_LOGIC;
    \index_reg[1]_22\ : out STD_LOGIC;
    \index_reg[1]_23\ : out STD_LOGIC;
    \index_reg[1]_24\ : out STD_LOGIC;
    \index_reg[1]_25\ : out STD_LOGIC;
    \index_reg[1]_26\ : out STD_LOGIC;
    \index_reg[1]_27\ : out STD_LOGIC;
    \index_reg_rep[0]_0\ : out STD_LOGIC;
    \index_reg_rep[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \index_reg_rep[0]_1\ : out STD_LOGIC;
    \index_reg_rep[0]_2\ : out STD_LOGIC;
    \index_reg_rep[0]_3\ : out STD_LOGIC;
    \index_reg_rep[0]_4\ : out STD_LOGIC;
    \index_reg_rep[0]_5\ : out STD_LOGIC;
    \index_reg_rep[0]_6\ : out STD_LOGIC;
    \index_reg_rep[0]_7\ : out STD_LOGIC;
    \index_reg_rep[0]_8\ : out STD_LOGIC;
    \index_reg_rep[0]_9\ : out STD_LOGIC;
    \index_reg_rep[0]_10\ : out STD_LOGIC;
    \index_reg_rep[0]_11\ : out STD_LOGIC;
    \index_reg_rep[0]_12\ : out STD_LOGIC;
    \index_reg_rep[0]_13\ : out STD_LOGIC;
    \index_reg_rep[0]_14\ : out STD_LOGIC;
    \index_reg_rep[0]_15\ : out STD_LOGIC;
    \index_reg_rep[0]_16\ : out STD_LOGIC;
    \index_reg_rep[0]_17\ : out STD_LOGIC;
    \index_reg_rep[0]_18\ : out STD_LOGIC;
    \index_reg_rep[0]_19\ : out STD_LOGIC;
    \index_reg_rep[0]_20\ : out STD_LOGIC;
    \index_reg_rep[0]_21\ : out STD_LOGIC;
    \index_reg_rep[0]_22\ : out STD_LOGIC;
    \index_reg_rep[0]_23\ : out STD_LOGIC;
    \index_reg_rep[0]_24\ : out STD_LOGIC;
    \index_reg_rep[0]_25\ : out STD_LOGIC;
    \index_reg_rep[0]_26\ : out STD_LOGIC;
    \index_reg_rep[1]_0\ : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    product_raw0 : in STD_LOGIC;
    \p_0_out__0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    product_raw0_0 : in STD_LOGIC;
    product_raw0_1 : in STD_LOGIC;
    product_raw0_2 : in STD_LOGIC;
    product_raw0_3 : in STD_LOGIC;
    product_raw0_4 : in STD_LOGIC;
    product_raw0_5 : in STD_LOGIC;
    product_raw0_6 : in STD_LOGIC;
    product_raw0_7 : in STD_LOGIC;
    product_raw0_8 : in STD_LOGIC;
    product_raw0_9 : in STD_LOGIC;
    product_raw0_10 : in STD_LOGIC;
    product_raw0_11 : in STD_LOGIC;
    product_raw0_12 : in STD_LOGIC;
    vld : in STD_LOGIC;
    \select\ : in STD_LOGIC;
    vld_w : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fft_chain_buff_fft_wrapper_0_0_hanning_window_0 : entity is "hanning_window";
end fft_chain_buff_fft_wrapper_0_0_hanning_window_0;

architecture STRUCTURE of fft_chain_buff_fft_wrapper_0_0_hanning_window_0 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal index : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^index_reg_rep[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \index_rep[0]_i_1_n_0\ : STD_LOGIC;
  signal \index_rep[2]_i_1_n_0\ : STD_LOGIC;
  signal \index_rep[3]_i_1_n_0\ : STD_LOGIC;
  signal \index_rep[4]_i_1_n_0\ : STD_LOGIC;
  signal \index_rep[5]_i_1_n_0\ : STD_LOGIC;
  signal \index_rep[6]_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \index[7]_i_1\ : label is "soft_lutpair5";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \index_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \index_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \index_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \index_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \index_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \index_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \index_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \index_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \index_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \index_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \index_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \index_reg_rep[3]\ : label is "no";
  attribute equivalent_register_removal of \index_reg_rep[4]\ : label is "no";
  attribute equivalent_register_removal of \index_reg_rep[5]\ : label is "no";
  attribute equivalent_register_removal of \index_reg_rep[6]\ : label is "no";
  attribute SOFT_HLUTNM of \index_rep[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \index_rep[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \index_rep[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \index_rep[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \index_rep[6]_i_1\ : label is "soft_lutpair5";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \index_reg_rep[6]_0\(0) <= \^index_reg_rep[6]_0\(0);
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2CA2A0416FD77CA"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_0\
    );
\g0_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34D3E36250F5E285"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_0\
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FB61D311B089CC0"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_1\
    );
g0_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C639C71E3C1F8000"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_10\
    );
\g0_b10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F90E56088A15A5"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_10\
    );
g0_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83E07E03FE00000"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_11\
    );
\g0_b11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00070EF1077A00AF"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_11\
    );
g0_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC007FFC0000000"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_12\
    );
\g0_b12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0F0F05005F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_12\
    );
g0_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF80000000000"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_13\
    );
\g0_b13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F010F000F0F0F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_13\
    );
\g0_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08165DBF5A0B9882"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_1\
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4EE2C92E49505D2E"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_2\
    );
\g0_b2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7702D99722C7C544"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_2\
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71BF2AACA1530528"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_3\
    );
\g0_b3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15AFC38823CB023E"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_3\
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D53EB6D845148BF4"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_4\
    );
\g0_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4147B6CCFD8A1B4D"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_4\
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"663E6B057C6D05E8"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_5\
    );
\g0_b5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CD7CB56706A06E6"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_5\
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87C1E6A98329FCB0"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_6\
    );
\g0_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"099856AEB325F711"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_6\
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD554B31FF1B56C0"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_7\
    );
\g0_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08BC6BFD5A8CC4F3"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_7\
    );
g0_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63332694AA526700"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_8\
    );
\g0_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"042AE63A09CA6236"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_8\
    );
g0_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5A5B4D9339C7800"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_9\
    );
\g0_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"095C14AC0D93EBAB"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_9\
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06854EA9F5364FE4"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_14\
    );
\g1_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"496CF7C673A144F0"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_14\
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"983160CF607B798C"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_15\
    );
g1_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC07878F38E718"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_24\
    );
\g1_b10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E15EEFF81AF701F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_24\
    );
g1_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF807F03F07E0"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_25\
    );
\g1_b11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFFE10F70AF0FFF"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_25\
    );
g1_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8003FF800"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_26\
    );
\g1_b12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF1F0F0FAFFF0F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_26\
    );
g1_b13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => index(1),
      I1 => index(2),
      I2 => index(3),
      I3 => index(4),
      I4 => index(5),
      O => \index_reg_rep[1]_0\
    );
\g1_b13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"333F373F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(5),
      I2 => \index_reg__0\(4),
      I3 => \index_reg__0\(3),
      I4 => \index_reg__0\(2),
      O => \index_reg[1]_27\
    );
\g1_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FB8900115EAE669"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_15\
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C22E20F0C230B689"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_16\
    );
\g1_b2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"900760221FA2B255"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_16\
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FAC8699B278858E"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_17\
    );
\g1_b3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7915C62F19E311B1"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_17\
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8BE253C2CFD86DA"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_18\
    );
\g1_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35D76C51DAFB1225"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_18\
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E71F668160AB8713"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_19\
    );
\g1_b5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8BFE60E81381667"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_19\
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F57FB27E4A6787E3"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_20\
    );
\g1_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7EFE23C7E6E1B4F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_20\
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9AA91FF8CB52D56"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_21\
    );
\g1_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FC3D859CFB3291F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_21\
    );
g1_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE3325555A6C9CCE"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_22\
    );
\g1_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C5A5C375C6A92CF"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_22\
    );
g1_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC3C6666CB6D694"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      I4 => index(4),
      I5 => index(5),
      O => \index_reg_rep[0]_23\
    );
\g1_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"466A665F96B5D56F"
    )
        port map (
      I0 => \index_reg__0\(1),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(5),
      I3 => \index_reg__0\(4),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index_reg[1]_23\
    );
\index[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \index_reg__0\(7),
      I1 => \^q\(0),
      I2 => \index_rep[6]_i_2_n_0\,
      O => p_0_in(7)
    );
\index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[0]_i_1_n_0\,
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => p_0_in_0(1),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[2]_i_1_n_0\,
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[3]_i_1_n_0\,
      Q => \index_reg__0\(3)
    );
\index_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[4]_i_1_n_0\,
      Q => \index_reg__0\(4)
    );
\index_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[5]_i_1_n_0\,
      Q => \index_reg__0\(5)
    );
\index_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => p_0_in_0(6),
      Q => \^q\(0)
    );
\index_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => p_0_in(7),
      Q => \index_reg__0\(7)
    );
\index_reg_rep[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[0]_i_1_n_0\,
      Q => index(0)
    );
\index_reg_rep[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => p_0_in_0(1),
      Q => index(1)
    );
\index_reg_rep[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[2]_i_1_n_0\,
      Q => index(2)
    );
\index_reg_rep[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[3]_i_1_n_0\,
      Q => index(3)
    );
\index_reg_rep[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[4]_i_1_n_0\,
      Q => index(4)
    );
\index_reg_rep[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => \index_rep[5]_i_1_n_0\,
      Q => index(5)
    );
\index_reg_rep[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => p_0_in_0(6),
      Q => \^index_reg_rep[6]_0\(0)
    );
\index_rep[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index_rep[0]_i_1_n_0\
    );
\index_rep[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => \index_reg__0\(1),
      O => p_0_in_0(1)
    );
\index_rep[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(1),
      I2 => \index_reg__0\(0),
      O => \index_rep[2]_i_1_n_0\
    );
\index_rep[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \index_rep[3]_i_1_n_0\
    );
\index_rep[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \index_reg__0\(4),
      I1 => \index_reg__0\(3),
      I2 => \index_reg__0\(1),
      I3 => \index_reg__0\(0),
      I4 => \index_reg__0\(2),
      O => \index_rep[4]_i_1_n_0\
    );
\index_rep[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \index_reg__0\(5),
      I1 => \index_reg__0\(4),
      I2 => \index_reg__0\(2),
      I3 => \index_reg__0\(0),
      I4 => \index_reg__0\(1),
      I5 => \index_reg__0\(3),
      O => \index_rep[5]_i_1_n_0\
    );
\index_rep[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \index_rep[6]_i_2_n_0\,
      O => p_0_in_0(6)
    );
\index_rep[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \index_reg__0\(5),
      I1 => \index_reg__0\(4),
      I2 => \index_reg__0\(2),
      I3 => \index_reg__0\(0),
      I4 => \index_reg__0\(1),
      I5 => \index_reg__0\(3),
      O => \index_rep[6]_i_2_n_0\
    );
product_raw0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^q\(0),
      I1 => \index_reg__0\(7),
      I2 => \^index_reg_rep[6]_0\(0),
      O => A(14)
    );
product_raw0_i_14: unisim.vcomponents.MUXF8
     port map (
      I0 => product_raw0_12,
      I1 => \p_0_out__0\(13),
      O => A(13),
      S => \index_reg__0\(7)
    );
product_raw0_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => product_raw0_11,
      I1 => \p_0_out__0\(12),
      O => A(12),
      S => \index_reg__0\(7)
    );
product_raw0_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => product_raw0_10,
      I1 => \p_0_out__0\(11),
      O => A(11),
      S => \index_reg__0\(7)
    );
product_raw0_i_17: unisim.vcomponents.MUXF8
     port map (
      I0 => product_raw0_9,
      I1 => \p_0_out__0\(10),
      O => A(10),
      S => \index_reg__0\(7)
    );
product_raw0_i_18: unisim.vcomponents.MUXF8
     port map (
      I0 => product_raw0_8,
      I1 => \p_0_out__0\(9),
      O => A(9),
      S => \index_reg__0\(7)
    );
product_raw0_i_19: unisim.vcomponents.MUXF8
     port map (
      I0 => product_raw0_7,
      I1 => \p_0_out__0\(8),
      O => A(8),
      S => \index_reg__0\(7)
    );
product_raw0_i_20: unisim.vcomponents.MUXF8
     port map (
      I0 => product_raw0_6,
      I1 => \p_0_out__0\(7),
      O => A(7),
      S => \index_reg__0\(7)
    );
product_raw0_i_21: unisim.vcomponents.MUXF8
     port map (
      I0 => product_raw0_5,
      I1 => \p_0_out__0\(6),
      O => A(6),
      S => \index_reg__0\(7)
    );
product_raw0_i_22: unisim.vcomponents.MUXF8
     port map (
      I0 => product_raw0_4,
      I1 => \p_0_out__0\(5),
      O => A(5),
      S => \index_reg__0\(7)
    );
product_raw0_i_23: unisim.vcomponents.MUXF8
     port map (
      I0 => product_raw0_3,
      I1 => \p_0_out__0\(4),
      O => A(4),
      S => \index_reg__0\(7)
    );
product_raw0_i_24: unisim.vcomponents.MUXF8
     port map (
      I0 => product_raw0_2,
      I1 => \p_0_out__0\(3),
      O => A(3),
      S => \index_reg__0\(7)
    );
product_raw0_i_25: unisim.vcomponents.MUXF8
     port map (
      I0 => product_raw0_1,
      I1 => \p_0_out__0\(2),
      O => A(2),
      S => \index_reg__0\(7)
    );
product_raw0_i_26: unisim.vcomponents.MUXF8
     port map (
      I0 => product_raw0_0,
      I1 => \p_0_out__0\(1),
      O => A(1),
      S => \index_reg__0\(7)
    );
product_raw0_i_27: unisim.vcomponents.MUXF8
     port map (
      I0 => product_raw0,
      I1 => \p_0_out__0\(0),
      O => A(0),
      S => \index_reg__0\(7)
    );
valid_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vld,
      I1 => \select\,
      I2 => vld_w,
      O => \^e\(0)
    );
valid_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \^e\(0),
      Q => m_axis_data_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fft_chain_buff_fft_wrapper_0_0_buff_fft is
  port (
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_data_tdata_2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    vld_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_data_tvalid_2 : out STD_LOGIC;
    \m_axis_data_tdata[15]\ : in STD_LOGIC;
    \m_axis_data_tdata_2[15]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    vld : in STD_LOGIC;
    \select\ : in STD_LOGIC;
    audio_in : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fft_chain_buff_fft_wrapper_0_0_buff_fft : entity is "buff_fft";
end fft_chain_buff_fft_wrapper_0_0_buff_fft;

architecture STRUCTURE of fft_chain_buff_fft_wrapper_0_0_buff_fft is
  signal A : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal B : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \audio_w[0]_i_24_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_25_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_26_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_27_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_28_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_29_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_2_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_30_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_31_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_32_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_33_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_34_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_35_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_36_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_37_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_38_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_39_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_3_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_42_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_43_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_44_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_45_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_46_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_47_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_48_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_49_n_0\ : STD_LOGIC;
  signal \audio_w[0]_i_8_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_100_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_10_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_11_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_12_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_18_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_1_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_25_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_26_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_27_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_2_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_31_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_32_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_33_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_35_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_38_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_39_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_40_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_41_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_42_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_43_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_44_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_49_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_50_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_51_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_52_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_53_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_54_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_55_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_56_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_57_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_58_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_59_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_60_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_6_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_73_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_74_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_75_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_76_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_77_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_78_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_7_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_8_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_91_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_92_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_97_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_98_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_99_n_0\ : STD_LOGIC;
  signal \audio_w[10]_i_9_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_100_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_10_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_11_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_12_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_18_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_1_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_25_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_26_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_27_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_2_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_31_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_32_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_33_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_35_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_38_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_39_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_40_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_41_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_42_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_43_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_44_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_49_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_50_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_51_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_52_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_53_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_54_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_55_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_56_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_57_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_58_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_59_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_60_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_6_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_73_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_74_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_75_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_76_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_77_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_78_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_7_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_8_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_91_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_92_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_97_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_98_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_99_n_0\ : STD_LOGIC;
  signal \audio_w[11]_i_9_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_24_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_25_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_26_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_27_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_28_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_29_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_2_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_30_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_31_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_32_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_33_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_34_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_35_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_36_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_37_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_38_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_39_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_3_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_42_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_43_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_44_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_45_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_46_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_47_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_48_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_49_n_0\ : STD_LOGIC;
  signal \audio_w[1]_i_8_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_24_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_25_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_26_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_27_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_28_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_29_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_2_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_30_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_31_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_32_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_33_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_34_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_35_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_36_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_37_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_38_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_39_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_3_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_42_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_43_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_44_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_45_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_46_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_47_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_48_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_49_n_0\ : STD_LOGIC;
  signal \audio_w[2]_i_8_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_24_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_25_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_26_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_27_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_28_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_29_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_2_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_30_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_31_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_32_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_33_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_34_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_35_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_36_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_37_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_38_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_39_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_3_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_42_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_43_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_44_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_45_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_46_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_47_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_48_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_49_n_0\ : STD_LOGIC;
  signal \audio_w[3]_i_8_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_17_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_18_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_19_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_26_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_27_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_28_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_29_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_2_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_30_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_31_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_32_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_33_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_34_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_35_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_36_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_37_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_3_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_50_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_51_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_54_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_55_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_56_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_57_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_58_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_59_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_60_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_61_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_7_n_0\ : STD_LOGIC;
  signal \audio_w[4]_i_8_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_17_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_18_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_19_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_26_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_27_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_28_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_29_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_2_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_30_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_31_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_32_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_33_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_34_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_35_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_36_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_37_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_3_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_50_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_51_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_54_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_55_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_56_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_57_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_58_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_59_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_60_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_61_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_7_n_0\ : STD_LOGIC;
  signal \audio_w[5]_i_8_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_11_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_12_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_13_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_17_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_18_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_21_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_22_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_23_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_26_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_28_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_29_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_2_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_3_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_44_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_45_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_46_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_47_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_48_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_49_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_4_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_58_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_59_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_5_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_60_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_61_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_74_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_75_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_7_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_82_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_83_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_8_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_92_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_93_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_94_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_95_n_0\ : STD_LOGIC;
  signal \audio_w[6]_i_9_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_11_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_12_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_13_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_17_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_18_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_21_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_22_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_23_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_28_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_29_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_2_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_3_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_44_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_45_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_46_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_47_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_48_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_49_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_4_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_58_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_59_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_5_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_60_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_61_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_74_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_75_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_78_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_79_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_7_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_80_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_81_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_8_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_90_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_91_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_92_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_93_n_0\ : STD_LOGIC;
  signal \audio_w[7]_i_9_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_10_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_11_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_12_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_13_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_17_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_18_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_21_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_22_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_23_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_2_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_33_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_3_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_46_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_47_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_48_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_49_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_4_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_50_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_51_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_5_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_60_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_61_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_62_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_63_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_76_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_77_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_7_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_80_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_81_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_82_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_83_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_84_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_85_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_86_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_87_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_88_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_89_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_8_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_90_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_91_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_92_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_93_n_0\ : STD_LOGIC;
  signal \audio_w[8]_i_9_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_100_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_101_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_102_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_10_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_11_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_12_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_18_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_1_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_25_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_26_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_27_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_29_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_2_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_31_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_32_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_33_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_35_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_38_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_39_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_40_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_41_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_42_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_43_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_44_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_49_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_50_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_51_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_52_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_53_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_54_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_55_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_56_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_57_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_58_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_59_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_60_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_6_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_73_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_74_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_79_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_7_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_80_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_8_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_93_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_94_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_99_n_0\ : STD_LOGIC;
  signal \audio_w[9]_i_9_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_100_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_101_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_102_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_103_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_104_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_105_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_106_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_107_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_108_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_109_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_110_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_111_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_112_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_113_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_114_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_115_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_116_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_117_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_118_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_119_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_120_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_121_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_122_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_123_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_124_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_125_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_126_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_127_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_128_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_129_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_130_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_131_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_132_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_133_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_134_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_135_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_136_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_137_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_138_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_139_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_140_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_141_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_142_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_143_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_144_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_145_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_50_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_51_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_52_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_53_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_54_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_55_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_58_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_59_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_60_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_61_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_62_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_63_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_64_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_65_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_66_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_67_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_68_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_69_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_70_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_71_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_72_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_73_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_74_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_75_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_76_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_77_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_78_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_79_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_80_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_81_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_82_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_83_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_84_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_85_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_86_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_87_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_88_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_89_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_90_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_91_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_92_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_93_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_94_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_95_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_96_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_97_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_98_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_99_n_0\ : STD_LOGIC;
  signal \audio_w_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_101_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_102_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_103_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_104_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_14_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_15_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_16_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_17_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_19_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_20_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_21_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_22_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_23_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_24_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_28_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_29_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_30_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_34_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_36_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_37_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_45_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_46_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_47_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_48_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_61_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_62_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_63_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_64_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_65_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_66_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_67_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_68_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_69_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_70_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_71_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_72_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_79_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_80_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_81_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_82_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_83_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_84_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_85_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_86_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_87_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_88_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_89_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_90_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_93_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_94_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_95_n_0\ : STD_LOGIC;
  signal \audio_w_reg[10]_i_96_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_101_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_102_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_103_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_104_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_15_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_16_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_17_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_20_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_21_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_22_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_23_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_24_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_28_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_29_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_34_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_36_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_37_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_45_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_46_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_47_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_48_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_61_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_62_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_63_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_64_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_65_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_66_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_67_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_68_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_69_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_70_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_71_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_72_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_79_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_80_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_81_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_82_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_83_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_84_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_85_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_86_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_87_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_88_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_89_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_90_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_93_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_94_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_95_n_0\ : STD_LOGIC;
  signal \audio_w_reg[11]_i_96_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_100_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_101_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_102_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_103_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_104_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_105_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_106_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_107_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_108_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_109_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_110_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_111_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_112_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_113_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_114_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_115_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_116_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_117_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_118_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_119_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_120_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_121_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_122_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_123_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_124_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_125_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_126_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_127_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_128_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_129_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_130_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_131_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_132_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_133_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_134_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_135_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_136_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_137_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_138_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_139_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_140_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_141_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_142_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_143_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_144_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_145_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_41_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_52_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_53_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_54_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_55_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_56_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_57_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_58_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_59_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_60_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_61_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_62_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_63_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_64_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_65_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_66_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_67_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_69_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_70_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_71_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_72_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_73_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_74_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_75_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_76_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_77_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_78_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_79_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_80_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_81_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_82_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_83_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_84_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_85_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_86_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_87_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_88_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_89_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_90_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_91_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_92_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_93_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_94_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_95_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_96_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_97_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_98_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_99_n_0\ : STD_LOGIC;
  signal \audio_w_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_100_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_101_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_102_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_103_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_104_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_105_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_106_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_107_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_108_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_109_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_110_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_111_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_112_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_113_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_114_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_115_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_116_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_117_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_118_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_119_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_120_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_121_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_122_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_123_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_124_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_125_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_126_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_127_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_128_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_129_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_130_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_131_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_132_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_133_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_134_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_135_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_136_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_137_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_138_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_139_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_140_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_141_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_142_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_143_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_144_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_145_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_40_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_50_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_51_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_52_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_53_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_54_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_55_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_56_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_57_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_58_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_59_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_60_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_61_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_62_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_63_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_64_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_65_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_66_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_67_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_68_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_69_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_70_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_71_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_72_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_73_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_74_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_75_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_76_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_77_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_78_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_79_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_80_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_81_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_82_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_83_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_84_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_85_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_86_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_87_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_88_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_89_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_90_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_91_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_92_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_93_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_94_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_95_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_96_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_97_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_98_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_99_n_0\ : STD_LOGIC;
  signal \audio_w_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_100_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_101_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_102_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_103_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_104_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_105_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_106_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_107_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_108_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_109_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_110_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_111_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_112_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_113_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_114_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_115_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_116_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_117_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_118_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_119_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_120_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_121_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_122_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_123_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_124_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_125_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_126_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_127_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_128_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_129_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_130_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_131_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_132_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_133_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_134_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_135_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_136_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_137_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_138_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_139_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_140_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_141_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_142_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_143_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_144_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_145_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_40_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_41_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_50_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_51_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_52_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_53_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_54_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_55_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_56_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_57_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_58_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_59_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_60_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_61_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_62_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_63_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_64_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_65_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_66_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_67_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_68_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_69_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_70_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_71_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_72_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_73_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_74_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_75_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_76_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_77_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_78_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_79_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_80_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_81_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_82_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_83_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_84_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_85_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_86_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_87_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_88_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_89_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_90_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_91_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_92_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_93_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_94_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_95_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_96_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_97_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_98_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_99_n_0\ : STD_LOGIC;
  signal \audio_w_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_100_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_101_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_102_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_103_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_104_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_105_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_106_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_107_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_108_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_109_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_110_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_111_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_112_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_113_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_114_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_115_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_116_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_117_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_118_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_119_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_120_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_121_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_122_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_123_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_124_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_125_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_126_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_127_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_128_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_129_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_130_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_131_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_132_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_133_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_134_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_135_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_136_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_137_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_138_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_139_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_140_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_141_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_16_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_21_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_22_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_23_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_24_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_25_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_38_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_39_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_40_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_41_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_42_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_43_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_44_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_45_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_46_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_47_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_48_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_49_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_52_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_53_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_62_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_63_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_64_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_65_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_66_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_67_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_68_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_69_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_70_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_71_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_72_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_73_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_74_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_75_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_76_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_77_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_78_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_79_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_80_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_81_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_82_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_83_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_84_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_85_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_86_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_87_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_88_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_89_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_90_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_91_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_92_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_93_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_94_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_95_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_96_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_97_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_98_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_99_n_0\ : STD_LOGIC;
  signal \audio_w_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_100_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_101_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_102_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_103_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_104_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_105_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_106_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_107_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_108_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_109_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_110_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_111_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_112_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_113_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_114_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_115_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_116_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_117_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_118_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_119_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_120_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_121_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_122_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_123_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_124_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_125_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_126_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_127_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_128_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_129_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_130_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_131_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_132_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_133_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_134_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_135_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_136_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_137_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_138_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_139_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_140_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_141_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_16_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_20_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_21_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_22_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_23_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_24_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_25_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_38_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_39_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_40_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_41_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_42_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_43_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_44_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_45_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_46_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_47_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_48_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_49_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_52_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_53_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_62_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_63_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_64_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_65_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_66_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_67_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_68_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_69_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_70_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_71_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_72_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_73_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_74_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_75_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_76_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_77_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_78_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_79_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_80_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_81_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_82_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_83_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_84_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_85_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_86_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_87_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_88_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_89_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_90_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_91_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_92_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_93_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_94_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_95_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_96_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_97_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_98_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_99_n_0\ : STD_LOGIC;
  signal \audio_w_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_100_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_101_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_102_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_103_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_104_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_105_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_106_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_107_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_108_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_109_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_110_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_111_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_112_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_113_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_114_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_115_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_116_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_117_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_118_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_119_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_120_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_121_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_122_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_123_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_124_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_125_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_126_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_127_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_19_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_24_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_25_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_27_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_30_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_31_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_32_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_33_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_34_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_35_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_36_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_37_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_38_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_39_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_40_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_41_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_42_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_43_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_50_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_51_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_52_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_53_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_54_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_55_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_56_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_57_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_62_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_63_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_64_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_65_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_66_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_67_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_68_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_69_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_70_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_71_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_72_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_73_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_76_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_77_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_78_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_79_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_80_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_81_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_84_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_85_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_86_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_87_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_88_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_89_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_90_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_91_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_96_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_97_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_98_n_0\ : STD_LOGIC;
  signal \audio_w_reg[6]_i_99_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_100_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_101_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_102_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_103_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_104_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_105_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_106_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_107_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_108_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_109_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_110_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_111_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_112_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_113_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_114_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_115_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_116_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_117_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_118_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_119_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_120_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_121_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_122_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_123_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_124_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_125_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_24_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_26_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_27_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_30_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_31_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_32_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_33_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_34_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_35_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_36_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_37_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_38_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_39_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_40_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_41_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_42_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_43_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_50_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_51_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_52_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_53_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_54_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_55_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_56_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_57_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_62_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_63_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_64_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_65_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_66_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_67_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_68_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_69_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_70_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_71_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_72_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_73_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_76_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_77_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_82_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_83_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_84_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_85_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_86_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_87_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_88_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_89_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_94_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_95_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_96_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_97_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_98_n_0\ : STD_LOGIC;
  signal \audio_w_reg[7]_i_99_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_100_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_101_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_102_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_103_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_104_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_105_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_106_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_107_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_108_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_109_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_110_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_111_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_112_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_113_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_15_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_16_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_19_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_20_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_24_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_25_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_26_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_27_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_28_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_29_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_30_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_31_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_32_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_34_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_35_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_36_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_37_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_38_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_39_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_40_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_41_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_42_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_43_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_44_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_45_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_52_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_53_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_54_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_55_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_56_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_57_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_58_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_59_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_64_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_65_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_66_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_67_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_68_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_69_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_70_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_71_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_72_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_73_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_74_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_75_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_78_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_79_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_94_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_95_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_96_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_97_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_98_n_0\ : STD_LOGIC;
  signal \audio_w_reg[8]_i_99_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_103_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_104_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_105_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_106_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_14_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_15_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_16_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_17_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_19_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_20_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_21_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_22_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_23_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_24_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_28_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_30_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_34_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_36_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_37_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_45_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_46_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_47_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_48_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_61_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_62_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_63_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_64_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_65_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_66_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_67_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_68_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_69_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_70_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_71_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_72_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_75_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_76_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_77_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_78_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_81_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_82_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_83_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_84_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_85_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_86_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_87_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_88_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_89_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_90_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_91_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_92_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_95_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_96_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_97_n_0\ : STD_LOGIC;
  signal \audio_w_reg[9]_i_98_n_0\ : STD_LOGIC;
  signal \audio_w_reg_n_0_[0]\ : STD_LOGIC;
  signal \audio_w_reg_n_0_[10]\ : STD_LOGIC;
  signal \audio_w_reg_n_0_[11]\ : STD_LOGIC;
  signal \audio_w_reg_n_0_[1]\ : STD_LOGIC;
  signal \audio_w_reg_n_0_[2]\ : STD_LOGIC;
  signal \audio_w_reg_n_0_[3]\ : STD_LOGIC;
  signal \audio_w_reg_n_0_[4]\ : STD_LOGIC;
  signal \audio_w_reg_n_0_[5]\ : STD_LOGIC;
  signal \audio_w_reg_n_0_[6]\ : STD_LOGIC;
  signal \audio_w_reg_n_0_[7]\ : STD_LOGIC;
  signal \audio_w_reg_n_0_[8]\ : STD_LOGIC;
  signal \audio_w_reg_n_0_[9]\ : STD_LOGIC;
  signal cycle_index : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \cycle_index_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \cycle_index_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \cycle_index_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \cycle_index_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \cycle_index_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \cycle_index_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \cycle_index_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \cycle_index_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \cycle_index_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \cycle_index_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \cycle_index_reg_n_0_[0]\ : STD_LOGIC;
  signal \cycle_index_reg_n_0_[10]\ : STD_LOGIC;
  signal \cycle_index_reg_n_0_[11]\ : STD_LOGIC;
  signal \cycle_index_reg_n_0_[1]\ : STD_LOGIC;
  signal \cycle_index_reg_n_0_[2]\ : STD_LOGIC;
  signal \cycle_index_reg_n_0_[3]\ : STD_LOGIC;
  signal \cycle_index_reg_n_0_[4]\ : STD_LOGIC;
  signal \cycle_index_reg_n_0_[5]\ : STD_LOGIC;
  signal \cycle_index_reg_n_0_[6]\ : STD_LOGIC;
  signal \cycle_index_reg_n_0_[7]\ : STD_LOGIC;
  signal \cycle_index_reg_n_0_[8]\ : STD_LOGIC;
  signal \cycle_index_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \g0_b0__0_n_0\ : STD_LOGIC;
  signal \g0_b1__0_n_0\ : STD_LOGIC;
  signal \g0_b2__0_n_0\ : STD_LOGIC;
  signal \g0_b3__0_n_0\ : STD_LOGIC;
  signal g100_b0_n_0 : STD_LOGIC;
  signal g100_b10_n_0 : STD_LOGIC;
  signal g100_b11_n_0 : STD_LOGIC;
  signal g100_b1_n_0 : STD_LOGIC;
  signal g100_b2_n_0 : STD_LOGIC;
  signal g100_b3_n_0 : STD_LOGIC;
  signal g100_b4_n_0 : STD_LOGIC;
  signal g100_b5_n_0 : STD_LOGIC;
  signal g100_b6_n_0 : STD_LOGIC;
  signal g100_b7_n_0 : STD_LOGIC;
  signal g100_b8_n_0 : STD_LOGIC;
  signal g100_b9_n_0 : STD_LOGIC;
  signal g101_b0_n_0 : STD_LOGIC;
  signal g101_b10_n_0 : STD_LOGIC;
  signal g101_b11_n_0 : STD_LOGIC;
  signal g101_b1_n_0 : STD_LOGIC;
  signal g101_b2_n_0 : STD_LOGIC;
  signal g101_b3_n_0 : STD_LOGIC;
  signal g101_b4_n_0 : STD_LOGIC;
  signal g101_b5_n_0 : STD_LOGIC;
  signal g101_b6_n_0 : STD_LOGIC;
  signal g101_b7_n_0 : STD_LOGIC;
  signal g101_b8_n_0 : STD_LOGIC;
  signal g101_b9_n_0 : STD_LOGIC;
  signal g102_b0_n_0 : STD_LOGIC;
  signal g102_b10_n_0 : STD_LOGIC;
  signal g102_b11_n_0 : STD_LOGIC;
  signal g102_b1_n_0 : STD_LOGIC;
  signal g102_b2_n_0 : STD_LOGIC;
  signal g102_b3_n_0 : STD_LOGIC;
  signal g102_b4_n_0 : STD_LOGIC;
  signal g102_b5_n_0 : STD_LOGIC;
  signal g102_b6_n_0 : STD_LOGIC;
  signal g102_b7_n_0 : STD_LOGIC;
  signal g102_b8_n_0 : STD_LOGIC;
  signal g102_b9_n_0 : STD_LOGIC;
  signal g103_b0_n_0 : STD_LOGIC;
  signal g103_b10_n_0 : STD_LOGIC;
  signal g103_b11_n_0 : STD_LOGIC;
  signal g103_b1_n_0 : STD_LOGIC;
  signal g103_b2_n_0 : STD_LOGIC;
  signal g103_b3_n_0 : STD_LOGIC;
  signal g103_b4_n_0 : STD_LOGIC;
  signal g103_b5_n_0 : STD_LOGIC;
  signal g103_b6_n_0 : STD_LOGIC;
  signal g103_b7_n_0 : STD_LOGIC;
  signal g103_b8_n_0 : STD_LOGIC;
  signal g103_b9_n_0 : STD_LOGIC;
  signal g104_b0_n_0 : STD_LOGIC;
  signal g104_b10_n_0 : STD_LOGIC;
  signal g104_b11_n_0 : STD_LOGIC;
  signal g104_b1_n_0 : STD_LOGIC;
  signal g104_b2_n_0 : STD_LOGIC;
  signal g104_b3_n_0 : STD_LOGIC;
  signal g104_b4_n_0 : STD_LOGIC;
  signal g104_b5_n_0 : STD_LOGIC;
  signal g104_b6_n_0 : STD_LOGIC;
  signal g104_b7_n_0 : STD_LOGIC;
  signal g104_b8_n_0 : STD_LOGIC;
  signal g104_b9_n_0 : STD_LOGIC;
  signal g105_b0_n_0 : STD_LOGIC;
  signal g105_b10_n_0 : STD_LOGIC;
  signal g105_b11_n_0 : STD_LOGIC;
  signal g105_b1_n_0 : STD_LOGIC;
  signal g105_b2_n_0 : STD_LOGIC;
  signal g105_b3_n_0 : STD_LOGIC;
  signal g105_b4_n_0 : STD_LOGIC;
  signal g105_b5_n_0 : STD_LOGIC;
  signal g105_b6_n_0 : STD_LOGIC;
  signal g105_b7_n_0 : STD_LOGIC;
  signal g105_b8_n_0 : STD_LOGIC;
  signal g105_b9_n_0 : STD_LOGIC;
  signal g106_b0_n_0 : STD_LOGIC;
  signal g106_b1_n_0 : STD_LOGIC;
  signal g106_b2_n_0 : STD_LOGIC;
  signal g106_b3_n_0 : STD_LOGIC;
  signal g106_b4_n_0 : STD_LOGIC;
  signal g106_b5_n_0 : STD_LOGIC;
  signal g106_b6_n_0 : STD_LOGIC;
  signal g106_b7_n_0 : STD_LOGIC;
  signal g106_b8_n_0 : STD_LOGIC;
  signal g106_b9_n_0 : STD_LOGIC;
  signal g107_b0_n_0 : STD_LOGIC;
  signal g107_b10_n_0 : STD_LOGIC;
  signal g107_b11_n_0 : STD_LOGIC;
  signal g107_b1_n_0 : STD_LOGIC;
  signal g107_b2_n_0 : STD_LOGIC;
  signal g107_b3_n_0 : STD_LOGIC;
  signal g107_b4_n_0 : STD_LOGIC;
  signal g107_b5_n_0 : STD_LOGIC;
  signal g107_b6_n_0 : STD_LOGIC;
  signal g107_b7_n_0 : STD_LOGIC;
  signal g107_b8_n_0 : STD_LOGIC;
  signal g107_b9_n_0 : STD_LOGIC;
  signal g108_b0_n_0 : STD_LOGIC;
  signal g108_b10_n_0 : STD_LOGIC;
  signal g108_b11_n_0 : STD_LOGIC;
  signal g108_b1_n_0 : STD_LOGIC;
  signal g108_b2_n_0 : STD_LOGIC;
  signal g108_b3_n_0 : STD_LOGIC;
  signal g108_b4_n_0 : STD_LOGIC;
  signal g108_b5_n_0 : STD_LOGIC;
  signal g108_b6_n_0 : STD_LOGIC;
  signal g108_b7_n_0 : STD_LOGIC;
  signal g108_b8_n_0 : STD_LOGIC;
  signal g108_b9_n_0 : STD_LOGIC;
  signal g109_b0_n_0 : STD_LOGIC;
  signal g109_b10_n_0 : STD_LOGIC;
  signal g109_b11_n_0 : STD_LOGIC;
  signal g109_b1_n_0 : STD_LOGIC;
  signal g109_b2_n_0 : STD_LOGIC;
  signal g109_b3_n_0 : STD_LOGIC;
  signal g109_b4_n_0 : STD_LOGIC;
  signal g109_b5_n_0 : STD_LOGIC;
  signal g109_b6_n_0 : STD_LOGIC;
  signal g109_b7_n_0 : STD_LOGIC;
  signal g109_b8_n_0 : STD_LOGIC;
  signal g109_b9_n_0 : STD_LOGIC;
  signal g10_b0_n_0 : STD_LOGIC;
  signal g10_b10_n_0 : STD_LOGIC;
  signal g10_b11_n_0 : STD_LOGIC;
  signal g10_b1_n_0 : STD_LOGIC;
  signal g10_b2_n_0 : STD_LOGIC;
  signal g10_b3_n_0 : STD_LOGIC;
  signal g10_b4_n_0 : STD_LOGIC;
  signal g10_b5_n_0 : STD_LOGIC;
  signal g10_b6_n_0 : STD_LOGIC;
  signal g10_b7_n_0 : STD_LOGIC;
  signal g10_b8_n_0 : STD_LOGIC;
  signal g10_b9_n_0 : STD_LOGIC;
  signal g110_b0_n_0 : STD_LOGIC;
  signal g110_b10_n_0 : STD_LOGIC;
  signal g110_b11_n_0 : STD_LOGIC;
  signal g110_b1_n_0 : STD_LOGIC;
  signal g110_b2_n_0 : STD_LOGIC;
  signal g110_b3_n_0 : STD_LOGIC;
  signal g110_b4_n_0 : STD_LOGIC;
  signal g110_b5_n_0 : STD_LOGIC;
  signal g110_b6_n_0 : STD_LOGIC;
  signal g110_b7_n_0 : STD_LOGIC;
  signal g110_b8_n_0 : STD_LOGIC;
  signal g110_b9_n_0 : STD_LOGIC;
  signal g111_b0_n_0 : STD_LOGIC;
  signal g111_b10_n_0 : STD_LOGIC;
  signal g111_b11_n_0 : STD_LOGIC;
  signal g111_b1_n_0 : STD_LOGIC;
  signal g111_b2_n_0 : STD_LOGIC;
  signal g111_b3_n_0 : STD_LOGIC;
  signal g111_b4_n_0 : STD_LOGIC;
  signal g111_b5_n_0 : STD_LOGIC;
  signal g111_b6_n_0 : STD_LOGIC;
  signal g111_b7_n_0 : STD_LOGIC;
  signal g111_b8_n_0 : STD_LOGIC;
  signal g111_b9_n_0 : STD_LOGIC;
  signal g112_b0_n_0 : STD_LOGIC;
  signal g112_b10_n_0 : STD_LOGIC;
  signal g112_b11_n_0 : STD_LOGIC;
  signal g112_b1_n_0 : STD_LOGIC;
  signal g112_b2_n_0 : STD_LOGIC;
  signal g112_b3_n_0 : STD_LOGIC;
  signal g112_b4_n_0 : STD_LOGIC;
  signal g112_b5_n_0 : STD_LOGIC;
  signal g112_b6_n_0 : STD_LOGIC;
  signal g112_b7_n_0 : STD_LOGIC;
  signal g112_b8_n_0 : STD_LOGIC;
  signal g112_b9_n_0 : STD_LOGIC;
  signal g113_b0_n_0 : STD_LOGIC;
  signal g113_b10_n_0 : STD_LOGIC;
  signal g113_b11_n_0 : STD_LOGIC;
  signal g113_b1_n_0 : STD_LOGIC;
  signal g113_b2_n_0 : STD_LOGIC;
  signal g113_b3_n_0 : STD_LOGIC;
  signal g113_b4_n_0 : STD_LOGIC;
  signal g113_b5_n_0 : STD_LOGIC;
  signal g113_b6_n_0 : STD_LOGIC;
  signal g113_b7_n_0 : STD_LOGIC;
  signal g113_b8_n_0 : STD_LOGIC;
  signal g113_b9_n_0 : STD_LOGIC;
  signal g114_b0_n_0 : STD_LOGIC;
  signal g114_b10_n_0 : STD_LOGIC;
  signal g114_b11_n_0 : STD_LOGIC;
  signal g114_b1_n_0 : STD_LOGIC;
  signal g114_b2_n_0 : STD_LOGIC;
  signal g114_b3_n_0 : STD_LOGIC;
  signal g114_b4_n_0 : STD_LOGIC;
  signal g114_b5_n_0 : STD_LOGIC;
  signal g114_b6_n_0 : STD_LOGIC;
  signal g114_b7_n_0 : STD_LOGIC;
  signal g114_b8_n_0 : STD_LOGIC;
  signal g114_b9_n_0 : STD_LOGIC;
  signal g115_b0_n_0 : STD_LOGIC;
  signal g115_b10_n_0 : STD_LOGIC;
  signal g115_b11_n_0 : STD_LOGIC;
  signal g115_b1_n_0 : STD_LOGIC;
  signal g115_b2_n_0 : STD_LOGIC;
  signal g115_b3_n_0 : STD_LOGIC;
  signal g115_b4_n_0 : STD_LOGIC;
  signal g115_b5_n_0 : STD_LOGIC;
  signal g115_b6_n_0 : STD_LOGIC;
  signal g115_b7_n_0 : STD_LOGIC;
  signal g115_b8_n_0 : STD_LOGIC;
  signal g115_b9_n_0 : STD_LOGIC;
  signal g116_b0_n_0 : STD_LOGIC;
  signal g116_b10_n_0 : STD_LOGIC;
  signal g116_b11_n_0 : STD_LOGIC;
  signal g116_b1_n_0 : STD_LOGIC;
  signal g116_b2_n_0 : STD_LOGIC;
  signal g116_b3_n_0 : STD_LOGIC;
  signal g116_b4_n_0 : STD_LOGIC;
  signal g116_b5_n_0 : STD_LOGIC;
  signal g116_b6_n_0 : STD_LOGIC;
  signal g116_b7_n_0 : STD_LOGIC;
  signal g116_b8_n_0 : STD_LOGIC;
  signal g116_b9_n_0 : STD_LOGIC;
  signal g117_b0_n_0 : STD_LOGIC;
  signal g117_b10_n_0 : STD_LOGIC;
  signal g117_b11_n_0 : STD_LOGIC;
  signal g117_b1_n_0 : STD_LOGIC;
  signal g117_b2_n_0 : STD_LOGIC;
  signal g117_b3_n_0 : STD_LOGIC;
  signal g117_b4_n_0 : STD_LOGIC;
  signal g117_b5_n_0 : STD_LOGIC;
  signal g117_b6_n_0 : STD_LOGIC;
  signal g117_b7_n_0 : STD_LOGIC;
  signal g117_b8_n_0 : STD_LOGIC;
  signal g117_b9_n_0 : STD_LOGIC;
  signal g118_b0_n_0 : STD_LOGIC;
  signal g118_b10_n_0 : STD_LOGIC;
  signal g118_b11_n_0 : STD_LOGIC;
  signal g118_b1_n_0 : STD_LOGIC;
  signal g118_b2_n_0 : STD_LOGIC;
  signal g118_b3_n_0 : STD_LOGIC;
  signal g118_b4_n_0 : STD_LOGIC;
  signal g118_b5_n_0 : STD_LOGIC;
  signal g118_b6_n_0 : STD_LOGIC;
  signal g118_b7_n_0 : STD_LOGIC;
  signal g118_b8_n_0 : STD_LOGIC;
  signal g118_b9_n_0 : STD_LOGIC;
  signal g119_b0_n_0 : STD_LOGIC;
  signal g119_b1_n_0 : STD_LOGIC;
  signal g119_b2_n_0 : STD_LOGIC;
  signal g119_b3_n_0 : STD_LOGIC;
  signal g119_b4_n_0 : STD_LOGIC;
  signal g119_b5_n_0 : STD_LOGIC;
  signal g119_b6_n_0 : STD_LOGIC;
  signal g119_b7_n_0 : STD_LOGIC;
  signal g119_b8_n_0 : STD_LOGIC;
  signal g11_b0_n_0 : STD_LOGIC;
  signal g11_b10_n_0 : STD_LOGIC;
  signal g11_b11_n_0 : STD_LOGIC;
  signal g11_b1_n_0 : STD_LOGIC;
  signal g11_b2_n_0 : STD_LOGIC;
  signal g11_b3_n_0 : STD_LOGIC;
  signal g11_b4_n_0 : STD_LOGIC;
  signal g11_b5_n_0 : STD_LOGIC;
  signal g11_b6_n_0 : STD_LOGIC;
  signal g11_b7_n_0 : STD_LOGIC;
  signal g11_b8_n_0 : STD_LOGIC;
  signal g11_b9_n_0 : STD_LOGIC;
  signal g120_b0_n_0 : STD_LOGIC;
  signal g120_b10_n_0 : STD_LOGIC;
  signal g120_b11_n_0 : STD_LOGIC;
  signal g120_b1_n_0 : STD_LOGIC;
  signal g120_b2_n_0 : STD_LOGIC;
  signal g120_b3_n_0 : STD_LOGIC;
  signal g120_b4_n_0 : STD_LOGIC;
  signal g120_b5_n_0 : STD_LOGIC;
  signal g120_b6_n_0 : STD_LOGIC;
  signal g120_b7_n_0 : STD_LOGIC;
  signal g120_b8_n_0 : STD_LOGIC;
  signal g120_b9_n_0 : STD_LOGIC;
  signal g121_b0_n_0 : STD_LOGIC;
  signal g121_b10_n_0 : STD_LOGIC;
  signal g121_b11_n_0 : STD_LOGIC;
  signal g121_b1_n_0 : STD_LOGIC;
  signal g121_b2_n_0 : STD_LOGIC;
  signal g121_b3_n_0 : STD_LOGIC;
  signal g121_b4_n_0 : STD_LOGIC;
  signal g121_b5_n_0 : STD_LOGIC;
  signal g121_b6_n_0 : STD_LOGIC;
  signal g121_b7_n_0 : STD_LOGIC;
  signal g121_b8_n_0 : STD_LOGIC;
  signal g121_b9_n_0 : STD_LOGIC;
  signal g122_b0_n_0 : STD_LOGIC;
  signal g122_b10_n_0 : STD_LOGIC;
  signal g122_b11_n_0 : STD_LOGIC;
  signal g122_b1_n_0 : STD_LOGIC;
  signal g122_b2_n_0 : STD_LOGIC;
  signal g122_b3_n_0 : STD_LOGIC;
  signal g122_b4_n_0 : STD_LOGIC;
  signal g122_b5_n_0 : STD_LOGIC;
  signal g122_b6_n_0 : STD_LOGIC;
  signal g122_b7_n_0 : STD_LOGIC;
  signal g122_b8_n_0 : STD_LOGIC;
  signal g122_b9_n_0 : STD_LOGIC;
  signal g123_b0_n_0 : STD_LOGIC;
  signal g123_b10_n_0 : STD_LOGIC;
  signal g123_b11_n_0 : STD_LOGIC;
  signal g123_b1_n_0 : STD_LOGIC;
  signal g123_b2_n_0 : STD_LOGIC;
  signal g123_b3_n_0 : STD_LOGIC;
  signal g123_b4_n_0 : STD_LOGIC;
  signal g123_b5_n_0 : STD_LOGIC;
  signal g123_b6_n_0 : STD_LOGIC;
  signal g123_b7_n_0 : STD_LOGIC;
  signal g123_b8_n_0 : STD_LOGIC;
  signal g123_b9_n_0 : STD_LOGIC;
  signal g124_b0_n_0 : STD_LOGIC;
  signal g124_b10_n_0 : STD_LOGIC;
  signal g124_b11_n_0 : STD_LOGIC;
  signal g124_b1_n_0 : STD_LOGIC;
  signal g124_b2_n_0 : STD_LOGIC;
  signal g124_b3_n_0 : STD_LOGIC;
  signal g124_b4_n_0 : STD_LOGIC;
  signal g124_b5_n_0 : STD_LOGIC;
  signal g124_b6_n_0 : STD_LOGIC;
  signal g124_b7_n_0 : STD_LOGIC;
  signal g124_b8_n_0 : STD_LOGIC;
  signal g124_b9_n_0 : STD_LOGIC;
  signal g125_b0_n_0 : STD_LOGIC;
  signal g125_b10_n_0 : STD_LOGIC;
  signal g125_b11_n_0 : STD_LOGIC;
  signal g125_b1_n_0 : STD_LOGIC;
  signal g125_b2_n_0 : STD_LOGIC;
  signal g125_b3_n_0 : STD_LOGIC;
  signal g125_b4_n_0 : STD_LOGIC;
  signal g125_b5_n_0 : STD_LOGIC;
  signal g125_b6_n_0 : STD_LOGIC;
  signal g125_b7_n_0 : STD_LOGIC;
  signal g125_b8_n_0 : STD_LOGIC;
  signal g125_b9_n_0 : STD_LOGIC;
  signal g126_b0_n_0 : STD_LOGIC;
  signal g126_b10_n_0 : STD_LOGIC;
  signal g126_b11_n_0 : STD_LOGIC;
  signal g126_b1_n_0 : STD_LOGIC;
  signal g126_b2_n_0 : STD_LOGIC;
  signal g126_b3_n_0 : STD_LOGIC;
  signal g126_b4_n_0 : STD_LOGIC;
  signal g126_b5_n_0 : STD_LOGIC;
  signal g126_b6_n_0 : STD_LOGIC;
  signal g126_b7_n_0 : STD_LOGIC;
  signal g126_b8_n_0 : STD_LOGIC;
  signal g126_b9_n_0 : STD_LOGIC;
  signal g127_b0_n_0 : STD_LOGIC;
  signal g127_b10_n_0 : STD_LOGIC;
  signal g127_b11_n_0 : STD_LOGIC;
  signal g127_b1_n_0 : STD_LOGIC;
  signal g127_b2_n_0 : STD_LOGIC;
  signal g127_b3_n_0 : STD_LOGIC;
  signal g127_b4_n_0 : STD_LOGIC;
  signal g127_b5_n_0 : STD_LOGIC;
  signal g127_b6_n_0 : STD_LOGIC;
  signal g127_b7_n_0 : STD_LOGIC;
  signal g127_b8_n_0 : STD_LOGIC;
  signal g127_b9_n_0 : STD_LOGIC;
  signal g128_b0_n_0 : STD_LOGIC;
  signal g128_b10_n_0 : STD_LOGIC;
  signal g128_b11_n_0 : STD_LOGIC;
  signal g128_b1_n_0 : STD_LOGIC;
  signal g128_b2_n_0 : STD_LOGIC;
  signal g128_b3_n_0 : STD_LOGIC;
  signal g128_b4_n_0 : STD_LOGIC;
  signal g128_b5_n_0 : STD_LOGIC;
  signal g128_b6_n_0 : STD_LOGIC;
  signal g128_b7_n_0 : STD_LOGIC;
  signal g128_b8_n_0 : STD_LOGIC;
  signal g128_b9_n_0 : STD_LOGIC;
  signal g129_b0_n_0 : STD_LOGIC;
  signal g129_b10_n_0 : STD_LOGIC;
  signal g129_b11_n_0 : STD_LOGIC;
  signal g129_b1_n_0 : STD_LOGIC;
  signal g129_b2_n_0 : STD_LOGIC;
  signal g129_b3_n_0 : STD_LOGIC;
  signal g129_b4_n_0 : STD_LOGIC;
  signal g129_b5_n_0 : STD_LOGIC;
  signal g129_b6_n_0 : STD_LOGIC;
  signal g129_b7_n_0 : STD_LOGIC;
  signal g129_b8_n_0 : STD_LOGIC;
  signal g129_b9_n_0 : STD_LOGIC;
  signal g12_b0_n_0 : STD_LOGIC;
  signal g12_b10_n_0 : STD_LOGIC;
  signal g12_b11_n_0 : STD_LOGIC;
  signal g12_b1_n_0 : STD_LOGIC;
  signal g12_b2_n_0 : STD_LOGIC;
  signal g12_b3_n_0 : STD_LOGIC;
  signal g12_b4_n_0 : STD_LOGIC;
  signal g12_b5_n_0 : STD_LOGIC;
  signal g12_b6_n_0 : STD_LOGIC;
  signal g12_b7_n_0 : STD_LOGIC;
  signal g12_b8_n_0 : STD_LOGIC;
  signal g12_b9_n_0 : STD_LOGIC;
  signal g130_b0_n_0 : STD_LOGIC;
  signal g130_b10_n_0 : STD_LOGIC;
  signal g130_b11_n_0 : STD_LOGIC;
  signal g130_b1_n_0 : STD_LOGIC;
  signal g130_b2_n_0 : STD_LOGIC;
  signal g130_b3_n_0 : STD_LOGIC;
  signal g130_b4_n_0 : STD_LOGIC;
  signal g130_b5_n_0 : STD_LOGIC;
  signal g130_b6_n_0 : STD_LOGIC;
  signal g130_b7_n_0 : STD_LOGIC;
  signal g130_b8_n_0 : STD_LOGIC;
  signal g130_b9_n_0 : STD_LOGIC;
  signal g131_b0_n_0 : STD_LOGIC;
  signal g131_b10_n_0 : STD_LOGIC;
  signal g131_b11_n_0 : STD_LOGIC;
  signal g131_b1_n_0 : STD_LOGIC;
  signal g131_b2_n_0 : STD_LOGIC;
  signal g131_b3_n_0 : STD_LOGIC;
  signal g131_b4_n_0 : STD_LOGIC;
  signal g131_b5_n_0 : STD_LOGIC;
  signal g131_b6_n_0 : STD_LOGIC;
  signal g131_b7_n_0 : STD_LOGIC;
  signal g131_b8_n_0 : STD_LOGIC;
  signal g131_b9_n_0 : STD_LOGIC;
  signal g132_b0_n_0 : STD_LOGIC;
  signal g132_b10_n_0 : STD_LOGIC;
  signal g132_b11_n_0 : STD_LOGIC;
  signal g132_b1_n_0 : STD_LOGIC;
  signal g132_b2_n_0 : STD_LOGIC;
  signal g132_b3_n_0 : STD_LOGIC;
  signal g132_b4_n_0 : STD_LOGIC;
  signal g132_b5_n_0 : STD_LOGIC;
  signal g132_b6_n_0 : STD_LOGIC;
  signal g132_b7_n_0 : STD_LOGIC;
  signal g132_b8_n_0 : STD_LOGIC;
  signal g132_b9_n_0 : STD_LOGIC;
  signal g133_b0_n_0 : STD_LOGIC;
  signal g133_b10_n_0 : STD_LOGIC;
  signal g133_b11_n_0 : STD_LOGIC;
  signal g133_b1_n_0 : STD_LOGIC;
  signal g133_b2_n_0 : STD_LOGIC;
  signal g133_b3_n_0 : STD_LOGIC;
  signal g133_b4_n_0 : STD_LOGIC;
  signal g133_b5_n_0 : STD_LOGIC;
  signal g133_b6_n_0 : STD_LOGIC;
  signal g133_b7_n_0 : STD_LOGIC;
  signal g133_b8_n_0 : STD_LOGIC;
  signal g133_b9_n_0 : STD_LOGIC;
  signal g134_b0_n_0 : STD_LOGIC;
  signal g134_b10_n_0 : STD_LOGIC;
  signal g134_b11_n_0 : STD_LOGIC;
  signal g134_b1_n_0 : STD_LOGIC;
  signal g134_b2_n_0 : STD_LOGIC;
  signal g134_b3_n_0 : STD_LOGIC;
  signal g134_b4_n_0 : STD_LOGIC;
  signal g134_b5_n_0 : STD_LOGIC;
  signal g134_b6_n_0 : STD_LOGIC;
  signal g134_b7_n_0 : STD_LOGIC;
  signal g134_b8_n_0 : STD_LOGIC;
  signal g134_b9_n_0 : STD_LOGIC;
  signal g135_b0_n_0 : STD_LOGIC;
  signal g135_b10_n_0 : STD_LOGIC;
  signal g135_b11_n_0 : STD_LOGIC;
  signal g135_b1_n_0 : STD_LOGIC;
  signal g135_b2_n_0 : STD_LOGIC;
  signal g135_b3_n_0 : STD_LOGIC;
  signal g135_b4_n_0 : STD_LOGIC;
  signal g135_b5_n_0 : STD_LOGIC;
  signal g135_b6_n_0 : STD_LOGIC;
  signal g135_b7_n_0 : STD_LOGIC;
  signal g135_b8_n_0 : STD_LOGIC;
  signal g135_b9_n_0 : STD_LOGIC;
  signal g136_b0_n_0 : STD_LOGIC;
  signal g136_b10_n_0 : STD_LOGIC;
  signal g136_b11_n_0 : STD_LOGIC;
  signal g136_b1_n_0 : STD_LOGIC;
  signal g136_b2_n_0 : STD_LOGIC;
  signal g136_b3_n_0 : STD_LOGIC;
  signal g136_b4_n_0 : STD_LOGIC;
  signal g136_b5_n_0 : STD_LOGIC;
  signal g136_b6_n_0 : STD_LOGIC;
  signal g136_b7_n_0 : STD_LOGIC;
  signal g136_b8_n_0 : STD_LOGIC;
  signal g136_b9_n_0 : STD_LOGIC;
  signal g137_b0_n_0 : STD_LOGIC;
  signal g137_b1_n_0 : STD_LOGIC;
  signal g137_b2_n_0 : STD_LOGIC;
  signal g137_b3_n_0 : STD_LOGIC;
  signal g137_b4_n_0 : STD_LOGIC;
  signal g137_b5_n_0 : STD_LOGIC;
  signal g137_b6_n_0 : STD_LOGIC;
  signal g137_b7_n_0 : STD_LOGIC;
  signal g138_b0_n_0 : STD_LOGIC;
  signal g138_b10_n_0 : STD_LOGIC;
  signal g138_b11_n_0 : STD_LOGIC;
  signal g138_b1_n_0 : STD_LOGIC;
  signal g138_b2_n_0 : STD_LOGIC;
  signal g138_b3_n_0 : STD_LOGIC;
  signal g138_b4_n_0 : STD_LOGIC;
  signal g138_b5_n_0 : STD_LOGIC;
  signal g138_b6_n_0 : STD_LOGIC;
  signal g138_b7_n_0 : STD_LOGIC;
  signal g138_b8_n_0 : STD_LOGIC;
  signal g138_b9_n_0 : STD_LOGIC;
  signal g139_b0_n_0 : STD_LOGIC;
  signal g139_b1_n_0 : STD_LOGIC;
  signal g139_b2_n_0 : STD_LOGIC;
  signal g139_b3_n_0 : STD_LOGIC;
  signal g139_b4_n_0 : STD_LOGIC;
  signal g139_b5_n_0 : STD_LOGIC;
  signal g139_b6_n_0 : STD_LOGIC;
  signal g139_b7_n_0 : STD_LOGIC;
  signal g139_b8_n_0 : STD_LOGIC;
  signal g13_b0_n_0 : STD_LOGIC;
  signal g13_b10_n_0 : STD_LOGIC;
  signal g13_b11_n_0 : STD_LOGIC;
  signal g13_b1_n_0 : STD_LOGIC;
  signal g13_b2_n_0 : STD_LOGIC;
  signal g13_b3_n_0 : STD_LOGIC;
  signal g13_b4_n_0 : STD_LOGIC;
  signal g13_b5_n_0 : STD_LOGIC;
  signal g13_b6_n_0 : STD_LOGIC;
  signal g13_b7_n_0 : STD_LOGIC;
  signal g13_b8_n_0 : STD_LOGIC;
  signal g13_b9_n_0 : STD_LOGIC;
  signal g140_b0_n_0 : STD_LOGIC;
  signal g140_b10_n_0 : STD_LOGIC;
  signal g140_b11_n_0 : STD_LOGIC;
  signal g140_b1_n_0 : STD_LOGIC;
  signal g140_b2_n_0 : STD_LOGIC;
  signal g140_b3_n_0 : STD_LOGIC;
  signal g140_b4_n_0 : STD_LOGIC;
  signal g140_b5_n_0 : STD_LOGIC;
  signal g140_b6_n_0 : STD_LOGIC;
  signal g140_b7_n_0 : STD_LOGIC;
  signal g140_b8_n_0 : STD_LOGIC;
  signal g140_b9_n_0 : STD_LOGIC;
  signal g141_b0_n_0 : STD_LOGIC;
  signal g141_b10_n_0 : STD_LOGIC;
  signal g141_b11_n_0 : STD_LOGIC;
  signal g141_b1_n_0 : STD_LOGIC;
  signal g141_b2_n_0 : STD_LOGIC;
  signal g141_b3_n_0 : STD_LOGIC;
  signal g141_b4_n_0 : STD_LOGIC;
  signal g141_b5_n_0 : STD_LOGIC;
  signal g141_b6_n_0 : STD_LOGIC;
  signal g141_b7_n_0 : STD_LOGIC;
  signal g141_b8_n_0 : STD_LOGIC;
  signal g141_b9_n_0 : STD_LOGIC;
  signal g142_b0_n_0 : STD_LOGIC;
  signal g142_b10_n_0 : STD_LOGIC;
  signal g142_b11_n_0 : STD_LOGIC;
  signal g142_b1_n_0 : STD_LOGIC;
  signal g142_b2_n_0 : STD_LOGIC;
  signal g142_b3_n_0 : STD_LOGIC;
  signal g142_b4_n_0 : STD_LOGIC;
  signal g142_b5_n_0 : STD_LOGIC;
  signal g142_b6_n_0 : STD_LOGIC;
  signal g142_b7_n_0 : STD_LOGIC;
  signal g142_b8_n_0 : STD_LOGIC;
  signal g142_b9_n_0 : STD_LOGIC;
  signal g143_b0_n_0 : STD_LOGIC;
  signal g143_b10_n_0 : STD_LOGIC;
  signal g143_b11_n_0 : STD_LOGIC;
  signal g143_b1_n_0 : STD_LOGIC;
  signal g143_b2_n_0 : STD_LOGIC;
  signal g143_b3_n_0 : STD_LOGIC;
  signal g143_b4_n_0 : STD_LOGIC;
  signal g143_b5_n_0 : STD_LOGIC;
  signal g143_b6_n_0 : STD_LOGIC;
  signal g143_b7_n_0 : STD_LOGIC;
  signal g143_b8_n_0 : STD_LOGIC;
  signal g143_b9_n_0 : STD_LOGIC;
  signal g144_b0_n_0 : STD_LOGIC;
  signal g144_b1_n_0 : STD_LOGIC;
  signal g144_b2_n_0 : STD_LOGIC;
  signal g144_b3_n_0 : STD_LOGIC;
  signal g144_b4_n_0 : STD_LOGIC;
  signal g144_b5_n_0 : STD_LOGIC;
  signal g144_b6_n_0 : STD_LOGIC;
  signal g144_b7_n_0 : STD_LOGIC;
  signal g145_b0_n_0 : STD_LOGIC;
  signal g145_b10_n_0 : STD_LOGIC;
  signal g145_b11_n_0 : STD_LOGIC;
  signal g145_b1_n_0 : STD_LOGIC;
  signal g145_b2_n_0 : STD_LOGIC;
  signal g145_b3_n_0 : STD_LOGIC;
  signal g145_b4_n_0 : STD_LOGIC;
  signal g145_b5_n_0 : STD_LOGIC;
  signal g145_b6_n_0 : STD_LOGIC;
  signal g145_b7_n_0 : STD_LOGIC;
  signal g145_b8_n_0 : STD_LOGIC;
  signal g145_b9_n_0 : STD_LOGIC;
  signal g146_b0_n_0 : STD_LOGIC;
  signal g146_b1_n_0 : STD_LOGIC;
  signal g146_b2_n_0 : STD_LOGIC;
  signal g146_b3_n_0 : STD_LOGIC;
  signal g146_b4_n_0 : STD_LOGIC;
  signal g146_b5_n_0 : STD_LOGIC;
  signal g146_b6_n_0 : STD_LOGIC;
  signal g146_b7_n_0 : STD_LOGIC;
  signal g146_b8_n_0 : STD_LOGIC;
  signal g147_b0_n_0 : STD_LOGIC;
  signal g147_b10_n_0 : STD_LOGIC;
  signal g147_b11_n_0 : STD_LOGIC;
  signal g147_b1_n_0 : STD_LOGIC;
  signal g147_b2_n_0 : STD_LOGIC;
  signal g147_b3_n_0 : STD_LOGIC;
  signal g147_b4_n_0 : STD_LOGIC;
  signal g147_b5_n_0 : STD_LOGIC;
  signal g147_b6_n_0 : STD_LOGIC;
  signal g147_b7_n_0 : STD_LOGIC;
  signal g147_b8_n_0 : STD_LOGIC;
  signal g147_b9_n_0 : STD_LOGIC;
  signal g148_b0_n_0 : STD_LOGIC;
  signal g148_b1_n_0 : STD_LOGIC;
  signal g148_b2_n_0 : STD_LOGIC;
  signal g148_b3_n_0 : STD_LOGIC;
  signal g148_b4_n_0 : STD_LOGIC;
  signal g148_b5_n_0 : STD_LOGIC;
  signal g148_b6_n_0 : STD_LOGIC;
  signal g148_b7_n_0 : STD_LOGIC;
  signal g149_b0_n_0 : STD_LOGIC;
  signal g149_b10_n_0 : STD_LOGIC;
  signal g149_b11_n_0 : STD_LOGIC;
  signal g149_b1_n_0 : STD_LOGIC;
  signal g149_b2_n_0 : STD_LOGIC;
  signal g149_b3_n_0 : STD_LOGIC;
  signal g149_b4_n_0 : STD_LOGIC;
  signal g149_b5_n_0 : STD_LOGIC;
  signal g149_b6_n_0 : STD_LOGIC;
  signal g149_b7_n_0 : STD_LOGIC;
  signal g149_b8_n_0 : STD_LOGIC;
  signal g149_b9_n_0 : STD_LOGIC;
  signal g14_b0_n_0 : STD_LOGIC;
  signal g14_b10_n_0 : STD_LOGIC;
  signal g14_b11_n_0 : STD_LOGIC;
  signal g14_b1_n_0 : STD_LOGIC;
  signal g14_b2_n_0 : STD_LOGIC;
  signal g14_b3_n_0 : STD_LOGIC;
  signal g14_b4_n_0 : STD_LOGIC;
  signal g14_b5_n_0 : STD_LOGIC;
  signal g14_b6_n_0 : STD_LOGIC;
  signal g14_b7_n_0 : STD_LOGIC;
  signal g14_b8_n_0 : STD_LOGIC;
  signal g14_b9_n_0 : STD_LOGIC;
  signal g150_b0_n_0 : STD_LOGIC;
  signal g150_b10_n_0 : STD_LOGIC;
  signal g150_b11_n_0 : STD_LOGIC;
  signal g150_b1_n_0 : STD_LOGIC;
  signal g150_b2_n_0 : STD_LOGIC;
  signal g150_b3_n_0 : STD_LOGIC;
  signal g150_b4_n_0 : STD_LOGIC;
  signal g150_b5_n_0 : STD_LOGIC;
  signal g150_b6_n_0 : STD_LOGIC;
  signal g150_b7_n_0 : STD_LOGIC;
  signal g150_b8_n_0 : STD_LOGIC;
  signal g150_b9_n_0 : STD_LOGIC;
  signal g151_b0_n_0 : STD_LOGIC;
  signal g151_b1_n_0 : STD_LOGIC;
  signal g151_b2_n_0 : STD_LOGIC;
  signal g151_b3_n_0 : STD_LOGIC;
  signal g151_b4_n_0 : STD_LOGIC;
  signal g151_b5_n_0 : STD_LOGIC;
  signal g151_b6_n_0 : STD_LOGIC;
  signal g151_b7_n_0 : STD_LOGIC;
  signal g152_b0_n_0 : STD_LOGIC;
  signal g152_b10_n_0 : STD_LOGIC;
  signal g152_b11_n_0 : STD_LOGIC;
  signal g152_b1_n_0 : STD_LOGIC;
  signal g152_b2_n_0 : STD_LOGIC;
  signal g152_b3_n_0 : STD_LOGIC;
  signal g152_b4_n_0 : STD_LOGIC;
  signal g152_b5_n_0 : STD_LOGIC;
  signal g152_b6_n_0 : STD_LOGIC;
  signal g152_b7_n_0 : STD_LOGIC;
  signal g152_b8_n_0 : STD_LOGIC;
  signal g152_b9_n_0 : STD_LOGIC;
  signal g153_b0_n_0 : STD_LOGIC;
  signal g153_b1_n_0 : STD_LOGIC;
  signal g153_b2_n_0 : STD_LOGIC;
  signal g153_b3_n_0 : STD_LOGIC;
  signal g153_b4_n_0 : STD_LOGIC;
  signal g153_b5_n_0 : STD_LOGIC;
  signal g153_b6_n_0 : STD_LOGIC;
  signal g153_b7_n_0 : STD_LOGIC;
  signal g153_b8_n_0 : STD_LOGIC;
  signal g154_b0_n_0 : STD_LOGIC;
  signal g154_b10_n_0 : STD_LOGIC;
  signal g154_b11_n_0 : STD_LOGIC;
  signal g154_b1_n_0 : STD_LOGIC;
  signal g154_b2_n_0 : STD_LOGIC;
  signal g154_b3_n_0 : STD_LOGIC;
  signal g154_b4_n_0 : STD_LOGIC;
  signal g154_b5_n_0 : STD_LOGIC;
  signal g154_b6_n_0 : STD_LOGIC;
  signal g154_b7_n_0 : STD_LOGIC;
  signal g154_b8_n_0 : STD_LOGIC;
  signal g154_b9_n_0 : STD_LOGIC;
  signal g155_b0_n_0 : STD_LOGIC;
  signal g155_b1_n_0 : STD_LOGIC;
  signal g155_b2_n_0 : STD_LOGIC;
  signal g155_b3_n_0 : STD_LOGIC;
  signal g155_b4_n_0 : STD_LOGIC;
  signal g155_b5_n_0 : STD_LOGIC;
  signal g155_b6_n_0 : STD_LOGIC;
  signal g155_b7_n_0 : STD_LOGIC;
  signal g156_b0_n_0 : STD_LOGIC;
  signal g156_b10_n_0 : STD_LOGIC;
  signal g156_b11_n_0 : STD_LOGIC;
  signal g156_b1_n_0 : STD_LOGIC;
  signal g156_b2_n_0 : STD_LOGIC;
  signal g156_b3_n_0 : STD_LOGIC;
  signal g156_b4_n_0 : STD_LOGIC;
  signal g156_b5_n_0 : STD_LOGIC;
  signal g156_b6_n_0 : STD_LOGIC;
  signal g156_b7_n_0 : STD_LOGIC;
  signal g156_b8_n_0 : STD_LOGIC;
  signal g156_b9_n_0 : STD_LOGIC;
  signal g157_b0_n_0 : STD_LOGIC;
  signal g157_b10_n_0 : STD_LOGIC;
  signal g157_b11_n_0 : STD_LOGIC;
  signal g157_b1_n_0 : STD_LOGIC;
  signal g157_b2_n_0 : STD_LOGIC;
  signal g157_b3_n_0 : STD_LOGIC;
  signal g157_b4_n_0 : STD_LOGIC;
  signal g157_b5_n_0 : STD_LOGIC;
  signal g157_b6_n_0 : STD_LOGIC;
  signal g157_b7_n_0 : STD_LOGIC;
  signal g157_b8_n_0 : STD_LOGIC;
  signal g157_b9_n_0 : STD_LOGIC;
  signal g158_b0_n_0 : STD_LOGIC;
  signal g158_b1_n_0 : STD_LOGIC;
  signal g158_b2_n_0 : STD_LOGIC;
  signal g158_b3_n_0 : STD_LOGIC;
  signal g158_b4_n_0 : STD_LOGIC;
  signal g158_b5_n_0 : STD_LOGIC;
  signal g158_b6_n_0 : STD_LOGIC;
  signal g158_b7_n_0 : STD_LOGIC;
  signal g159_b0_n_0 : STD_LOGIC;
  signal g159_b10_n_0 : STD_LOGIC;
  signal g159_b11_n_0 : STD_LOGIC;
  signal g159_b1_n_0 : STD_LOGIC;
  signal g159_b2_n_0 : STD_LOGIC;
  signal g159_b3_n_0 : STD_LOGIC;
  signal g159_b4_n_0 : STD_LOGIC;
  signal g159_b5_n_0 : STD_LOGIC;
  signal g159_b6_n_0 : STD_LOGIC;
  signal g159_b7_n_0 : STD_LOGIC;
  signal g159_b8_n_0 : STD_LOGIC;
  signal g159_b9_n_0 : STD_LOGIC;
  signal g15_b0_n_0 : STD_LOGIC;
  signal g15_b10_n_0 : STD_LOGIC;
  signal g15_b11_n_0 : STD_LOGIC;
  signal g15_b1_n_0 : STD_LOGIC;
  signal g15_b2_n_0 : STD_LOGIC;
  signal g15_b3_n_0 : STD_LOGIC;
  signal g15_b4_n_0 : STD_LOGIC;
  signal g15_b5_n_0 : STD_LOGIC;
  signal g15_b6_n_0 : STD_LOGIC;
  signal g15_b7_n_0 : STD_LOGIC;
  signal g15_b8_n_0 : STD_LOGIC;
  signal g15_b9_n_0 : STD_LOGIC;
  signal g160_b0_n_0 : STD_LOGIC;
  signal g160_b1_n_0 : STD_LOGIC;
  signal g160_b2_n_0 : STD_LOGIC;
  signal g160_b3_n_0 : STD_LOGIC;
  signal g160_b4_n_0 : STD_LOGIC;
  signal g160_b5_n_0 : STD_LOGIC;
  signal g160_b6_n_0 : STD_LOGIC;
  signal g160_b7_n_0 : STD_LOGIC;
  signal g161_b0_n_0 : STD_LOGIC;
  signal g161_b10_n_0 : STD_LOGIC;
  signal g161_b11_n_0 : STD_LOGIC;
  signal g161_b1_n_0 : STD_LOGIC;
  signal g161_b2_n_0 : STD_LOGIC;
  signal g161_b3_n_0 : STD_LOGIC;
  signal g161_b4_n_0 : STD_LOGIC;
  signal g161_b5_n_0 : STD_LOGIC;
  signal g161_b6_n_0 : STD_LOGIC;
  signal g161_b7_n_0 : STD_LOGIC;
  signal g161_b8_n_0 : STD_LOGIC;
  signal g161_b9_n_0 : STD_LOGIC;
  signal g162_b0_n_0 : STD_LOGIC;
  signal g162_b1_n_0 : STD_LOGIC;
  signal g162_b2_n_0 : STD_LOGIC;
  signal g162_b3_n_0 : STD_LOGIC;
  signal g162_b4_n_0 : STD_LOGIC;
  signal g162_b5_n_0 : STD_LOGIC;
  signal g162_b6_n_0 : STD_LOGIC;
  signal g162_b7_n_0 : STD_LOGIC;
  signal g163_b0_n_0 : STD_LOGIC;
  signal g163_b10_n_0 : STD_LOGIC;
  signal g163_b11_n_0 : STD_LOGIC;
  signal g163_b1_n_0 : STD_LOGIC;
  signal g163_b2_n_0 : STD_LOGIC;
  signal g163_b3_n_0 : STD_LOGIC;
  signal g163_b4_n_0 : STD_LOGIC;
  signal g163_b5_n_0 : STD_LOGIC;
  signal g163_b6_n_0 : STD_LOGIC;
  signal g163_b7_n_0 : STD_LOGIC;
  signal g163_b8_n_0 : STD_LOGIC;
  signal g163_b9_n_0 : STD_LOGIC;
  signal g164_b0_n_0 : STD_LOGIC;
  signal g164_b10_n_0 : STD_LOGIC;
  signal g164_b11_n_0 : STD_LOGIC;
  signal g164_b1_n_0 : STD_LOGIC;
  signal g164_b2_n_0 : STD_LOGIC;
  signal g164_b3_n_0 : STD_LOGIC;
  signal g164_b4_n_0 : STD_LOGIC;
  signal g164_b5_n_0 : STD_LOGIC;
  signal g164_b6_n_0 : STD_LOGIC;
  signal g164_b7_n_0 : STD_LOGIC;
  signal g164_b8_n_0 : STD_LOGIC;
  signal g164_b9_n_0 : STD_LOGIC;
  signal g165_b0_n_0 : STD_LOGIC;
  signal g165_b1_n_0 : STD_LOGIC;
  signal g165_b2_n_0 : STD_LOGIC;
  signal g165_b3_n_0 : STD_LOGIC;
  signal g165_b4_n_0 : STD_LOGIC;
  signal g165_b5_n_0 : STD_LOGIC;
  signal g165_b6_n_0 : STD_LOGIC;
  signal g165_b7_n_0 : STD_LOGIC;
  signal g166_b0_n_0 : STD_LOGIC;
  signal g166_b10_n_0 : STD_LOGIC;
  signal g166_b11_n_0 : STD_LOGIC;
  signal g166_b1_n_0 : STD_LOGIC;
  signal g166_b2_n_0 : STD_LOGIC;
  signal g166_b3_n_0 : STD_LOGIC;
  signal g166_b4_n_0 : STD_LOGIC;
  signal g166_b5_n_0 : STD_LOGIC;
  signal g166_b6_n_0 : STD_LOGIC;
  signal g166_b7_n_0 : STD_LOGIC;
  signal g166_b8_n_0 : STD_LOGIC;
  signal g166_b9_n_0 : STD_LOGIC;
  signal g167_b0_n_0 : STD_LOGIC;
  signal g167_b1_n_0 : STD_LOGIC;
  signal g167_b2_n_0 : STD_LOGIC;
  signal g167_b3_n_0 : STD_LOGIC;
  signal g167_b4_n_0 : STD_LOGIC;
  signal g167_b5_n_0 : STD_LOGIC;
  signal g167_b6_n_0 : STD_LOGIC;
  signal g167_b7_n_0 : STD_LOGIC;
  signal g168_b0_n_0 : STD_LOGIC;
  signal g168_b10_n_0 : STD_LOGIC;
  signal g168_b11_n_0 : STD_LOGIC;
  signal g168_b1_n_0 : STD_LOGIC;
  signal g168_b2_n_0 : STD_LOGIC;
  signal g168_b3_n_0 : STD_LOGIC;
  signal g168_b4_n_0 : STD_LOGIC;
  signal g168_b5_n_0 : STD_LOGIC;
  signal g168_b6_n_0 : STD_LOGIC;
  signal g168_b7_n_0 : STD_LOGIC;
  signal g168_b8_n_0 : STD_LOGIC;
  signal g168_b9_n_0 : STD_LOGIC;
  signal g169_b0_n_0 : STD_LOGIC;
  signal g169_b1_n_0 : STD_LOGIC;
  signal g169_b2_n_0 : STD_LOGIC;
  signal g169_b3_n_0 : STD_LOGIC;
  signal g169_b4_n_0 : STD_LOGIC;
  signal g169_b5_n_0 : STD_LOGIC;
  signal g169_b6_n_0 : STD_LOGIC;
  signal g169_b7_n_0 : STD_LOGIC;
  signal g16_b0_n_0 : STD_LOGIC;
  signal g16_b10_n_0 : STD_LOGIC;
  signal g16_b11_n_0 : STD_LOGIC;
  signal g16_b1_n_0 : STD_LOGIC;
  signal g16_b2_n_0 : STD_LOGIC;
  signal g16_b3_n_0 : STD_LOGIC;
  signal g16_b4_n_0 : STD_LOGIC;
  signal g16_b5_n_0 : STD_LOGIC;
  signal g16_b6_n_0 : STD_LOGIC;
  signal g16_b7_n_0 : STD_LOGIC;
  signal g16_b8_n_0 : STD_LOGIC;
  signal g16_b9_n_0 : STD_LOGIC;
  signal g170_b0_n_0 : STD_LOGIC;
  signal g170_b10_n_0 : STD_LOGIC;
  signal g170_b11_n_0 : STD_LOGIC;
  signal g170_b1_n_0 : STD_LOGIC;
  signal g170_b2_n_0 : STD_LOGIC;
  signal g170_b3_n_0 : STD_LOGIC;
  signal g170_b4_n_0 : STD_LOGIC;
  signal g170_b5_n_0 : STD_LOGIC;
  signal g170_b6_n_0 : STD_LOGIC;
  signal g170_b7_n_0 : STD_LOGIC;
  signal g170_b8_n_0 : STD_LOGIC;
  signal g170_b9_n_0 : STD_LOGIC;
  signal g171_b0_n_0 : STD_LOGIC;
  signal g171_b1_n_0 : STD_LOGIC;
  signal g171_b2_n_0 : STD_LOGIC;
  signal g171_b3_n_0 : STD_LOGIC;
  signal g171_b4_n_0 : STD_LOGIC;
  signal g171_b5_n_0 : STD_LOGIC;
  signal g171_b6_n_0 : STD_LOGIC;
  signal g171_b7_n_0 : STD_LOGIC;
  signal g172_b0_n_0 : STD_LOGIC;
  signal g172_b10_n_0 : STD_LOGIC;
  signal g172_b11_n_0 : STD_LOGIC;
  signal g172_b1_n_0 : STD_LOGIC;
  signal g172_b2_n_0 : STD_LOGIC;
  signal g172_b3_n_0 : STD_LOGIC;
  signal g172_b4_n_0 : STD_LOGIC;
  signal g172_b5_n_0 : STD_LOGIC;
  signal g172_b6_n_0 : STD_LOGIC;
  signal g172_b7_n_0 : STD_LOGIC;
  signal g172_b8_n_0 : STD_LOGIC;
  signal g172_b9_n_0 : STD_LOGIC;
  signal g173_b0_n_0 : STD_LOGIC;
  signal g173_b10_n_0 : STD_LOGIC;
  signal g173_b11_n_0 : STD_LOGIC;
  signal g173_b1_n_0 : STD_LOGIC;
  signal g173_b2_n_0 : STD_LOGIC;
  signal g173_b3_n_0 : STD_LOGIC;
  signal g173_b4_n_0 : STD_LOGIC;
  signal g173_b5_n_0 : STD_LOGIC;
  signal g173_b6_n_0 : STD_LOGIC;
  signal g173_b7_n_0 : STD_LOGIC;
  signal g173_b8_n_0 : STD_LOGIC;
  signal g173_b9_n_0 : STD_LOGIC;
  signal g174_b0_n_0 : STD_LOGIC;
  signal g174_b1_n_0 : STD_LOGIC;
  signal g174_b2_n_0 : STD_LOGIC;
  signal g174_b3_n_0 : STD_LOGIC;
  signal g174_b4_n_0 : STD_LOGIC;
  signal g174_b5_n_0 : STD_LOGIC;
  signal g174_b6_n_0 : STD_LOGIC;
  signal g174_b7_n_0 : STD_LOGIC;
  signal g175_b0_n_0 : STD_LOGIC;
  signal g175_b10_n_0 : STD_LOGIC;
  signal g175_b11_n_0 : STD_LOGIC;
  signal g175_b1_n_0 : STD_LOGIC;
  signal g175_b2_n_0 : STD_LOGIC;
  signal g175_b3_n_0 : STD_LOGIC;
  signal g175_b4_n_0 : STD_LOGIC;
  signal g175_b5_n_0 : STD_LOGIC;
  signal g175_b6_n_0 : STD_LOGIC;
  signal g175_b7_n_0 : STD_LOGIC;
  signal g175_b8_n_0 : STD_LOGIC;
  signal g175_b9_n_0 : STD_LOGIC;
  signal g176_b0_n_0 : STD_LOGIC;
  signal g176_b1_n_0 : STD_LOGIC;
  signal g176_b2_n_0 : STD_LOGIC;
  signal g176_b3_n_0 : STD_LOGIC;
  signal g176_b4_n_0 : STD_LOGIC;
  signal g176_b5_n_0 : STD_LOGIC;
  signal g177_b0_n_0 : STD_LOGIC;
  signal g177_b10_n_0 : STD_LOGIC;
  signal g177_b11_n_0 : STD_LOGIC;
  signal g177_b1_n_0 : STD_LOGIC;
  signal g177_b2_n_0 : STD_LOGIC;
  signal g177_b3_n_0 : STD_LOGIC;
  signal g177_b4_n_0 : STD_LOGIC;
  signal g177_b5_n_0 : STD_LOGIC;
  signal g177_b6_n_0 : STD_LOGIC;
  signal g177_b7_n_0 : STD_LOGIC;
  signal g177_b8_n_0 : STD_LOGIC;
  signal g177_b9_n_0 : STD_LOGIC;
  signal g178_b0_n_0 : STD_LOGIC;
  signal g178_b1_n_0 : STD_LOGIC;
  signal g178_b2_n_0 : STD_LOGIC;
  signal g178_b3_n_0 : STD_LOGIC;
  signal g178_b4_n_0 : STD_LOGIC;
  signal g178_b5_n_0 : STD_LOGIC;
  signal g178_b6_n_0 : STD_LOGIC;
  signal g179_b0_n_0 : STD_LOGIC;
  signal g179_b10_n_0 : STD_LOGIC;
  signal g179_b11_n_0 : STD_LOGIC;
  signal g179_b1_n_0 : STD_LOGIC;
  signal g179_b2_n_0 : STD_LOGIC;
  signal g179_b3_n_0 : STD_LOGIC;
  signal g179_b4_n_0 : STD_LOGIC;
  signal g179_b5_n_0 : STD_LOGIC;
  signal g179_b6_n_0 : STD_LOGIC;
  signal g179_b7_n_0 : STD_LOGIC;
  signal g179_b8_n_0 : STD_LOGIC;
  signal g179_b9_n_0 : STD_LOGIC;
  signal g17_b0_n_0 : STD_LOGIC;
  signal g17_b10_n_0 : STD_LOGIC;
  signal g17_b11_n_0 : STD_LOGIC;
  signal g17_b1_n_0 : STD_LOGIC;
  signal g17_b2_n_0 : STD_LOGIC;
  signal g17_b3_n_0 : STD_LOGIC;
  signal g17_b4_n_0 : STD_LOGIC;
  signal g17_b5_n_0 : STD_LOGIC;
  signal g17_b6_n_0 : STD_LOGIC;
  signal g17_b7_n_0 : STD_LOGIC;
  signal g17_b8_n_0 : STD_LOGIC;
  signal g17_b9_n_0 : STD_LOGIC;
  signal g180_b0_n_0 : STD_LOGIC;
  signal g180_b10_n_0 : STD_LOGIC;
  signal g180_b11_n_0 : STD_LOGIC;
  signal g180_b1_n_0 : STD_LOGIC;
  signal g180_b2_n_0 : STD_LOGIC;
  signal g180_b3_n_0 : STD_LOGIC;
  signal g180_b4_n_0 : STD_LOGIC;
  signal g180_b5_n_0 : STD_LOGIC;
  signal g180_b6_n_0 : STD_LOGIC;
  signal g180_b7_n_0 : STD_LOGIC;
  signal g180_b8_n_0 : STD_LOGIC;
  signal g180_b9_n_0 : STD_LOGIC;
  signal g181_b0_n_0 : STD_LOGIC;
  signal g181_b1_n_0 : STD_LOGIC;
  signal g181_b2_n_0 : STD_LOGIC;
  signal g181_b3_n_0 : STD_LOGIC;
  signal g181_b4_n_0 : STD_LOGIC;
  signal g181_b5_n_0 : STD_LOGIC;
  signal g181_b6_n_0 : STD_LOGIC;
  signal g182_b0_n_0 : STD_LOGIC;
  signal g182_b10_n_0 : STD_LOGIC;
  signal g182_b11_n_0 : STD_LOGIC;
  signal g182_b1_n_0 : STD_LOGIC;
  signal g182_b2_n_0 : STD_LOGIC;
  signal g182_b3_n_0 : STD_LOGIC;
  signal g182_b4_n_0 : STD_LOGIC;
  signal g182_b5_n_0 : STD_LOGIC;
  signal g182_b6_n_0 : STD_LOGIC;
  signal g182_b7_n_0 : STD_LOGIC;
  signal g182_b8_n_0 : STD_LOGIC;
  signal g182_b9_n_0 : STD_LOGIC;
  signal g183_b0_n_0 : STD_LOGIC;
  signal g183_b10_n_0 : STD_LOGIC;
  signal g183_b11_n_0 : STD_LOGIC;
  signal g183_b1_n_0 : STD_LOGIC;
  signal g183_b2_n_0 : STD_LOGIC;
  signal g183_b3_n_0 : STD_LOGIC;
  signal g183_b4_n_0 : STD_LOGIC;
  signal g183_b5_n_0 : STD_LOGIC;
  signal g183_b6_n_0 : STD_LOGIC;
  signal g183_b7_n_0 : STD_LOGIC;
  signal g183_b8_n_0 : STD_LOGIC;
  signal g183_b9_n_0 : STD_LOGIC;
  signal g184_b0_n_0 : STD_LOGIC;
  signal g184_b10_n_0 : STD_LOGIC;
  signal g184_b11_n_0 : STD_LOGIC;
  signal g184_b1_n_0 : STD_LOGIC;
  signal g184_b2_n_0 : STD_LOGIC;
  signal g184_b3_n_0 : STD_LOGIC;
  signal g184_b4_n_0 : STD_LOGIC;
  signal g184_b5_n_0 : STD_LOGIC;
  signal g184_b6_n_0 : STD_LOGIC;
  signal g184_b7_n_0 : STD_LOGIC;
  signal g184_b8_n_0 : STD_LOGIC;
  signal g184_b9_n_0 : STD_LOGIC;
  signal g185_b0_n_0 : STD_LOGIC;
  signal g185_b10_n_0 : STD_LOGIC;
  signal g185_b11_n_0 : STD_LOGIC;
  signal g185_b1_n_0 : STD_LOGIC;
  signal g185_b2_n_0 : STD_LOGIC;
  signal g185_b3_n_0 : STD_LOGIC;
  signal g185_b4_n_0 : STD_LOGIC;
  signal g185_b5_n_0 : STD_LOGIC;
  signal g185_b6_n_0 : STD_LOGIC;
  signal g185_b7_n_0 : STD_LOGIC;
  signal g185_b8_n_0 : STD_LOGIC;
  signal g185_b9_n_0 : STD_LOGIC;
  signal g186_b0_n_0 : STD_LOGIC;
  signal g186_b10_n_0 : STD_LOGIC;
  signal g186_b11_n_0 : STD_LOGIC;
  signal g186_b1_n_0 : STD_LOGIC;
  signal g186_b2_n_0 : STD_LOGIC;
  signal g186_b3_n_0 : STD_LOGIC;
  signal g186_b4_n_0 : STD_LOGIC;
  signal g186_b5_n_0 : STD_LOGIC;
  signal g186_b6_n_0 : STD_LOGIC;
  signal g186_b7_n_0 : STD_LOGIC;
  signal g186_b8_n_0 : STD_LOGIC;
  signal g186_b9_n_0 : STD_LOGIC;
  signal g187_b0_n_0 : STD_LOGIC;
  signal g187_b10_n_0 : STD_LOGIC;
  signal g187_b11_n_0 : STD_LOGIC;
  signal g187_b1_n_0 : STD_LOGIC;
  signal g187_b2_n_0 : STD_LOGIC;
  signal g187_b3_n_0 : STD_LOGIC;
  signal g187_b4_n_0 : STD_LOGIC;
  signal g187_b5_n_0 : STD_LOGIC;
  signal g187_b6_n_0 : STD_LOGIC;
  signal g187_b7_n_0 : STD_LOGIC;
  signal g187_b8_n_0 : STD_LOGIC;
  signal g187_b9_n_0 : STD_LOGIC;
  signal g188_b0_n_0 : STD_LOGIC;
  signal g188_b10_n_0 : STD_LOGIC;
  signal g188_b11_n_0 : STD_LOGIC;
  signal g188_b1_n_0 : STD_LOGIC;
  signal g188_b2_n_0 : STD_LOGIC;
  signal g188_b3_n_0 : STD_LOGIC;
  signal g188_b4_n_0 : STD_LOGIC;
  signal g188_b5_n_0 : STD_LOGIC;
  signal g188_b6_n_0 : STD_LOGIC;
  signal g188_b7_n_0 : STD_LOGIC;
  signal g188_b8_n_0 : STD_LOGIC;
  signal g188_b9_n_0 : STD_LOGIC;
  signal g189_b0_n_0 : STD_LOGIC;
  signal g189_b10_n_0 : STD_LOGIC;
  signal g189_b11_n_0 : STD_LOGIC;
  signal g189_b1_n_0 : STD_LOGIC;
  signal g189_b2_n_0 : STD_LOGIC;
  signal g189_b3_n_0 : STD_LOGIC;
  signal g189_b4_n_0 : STD_LOGIC;
  signal g189_b5_n_0 : STD_LOGIC;
  signal g189_b6_n_0 : STD_LOGIC;
  signal g189_b7_n_0 : STD_LOGIC;
  signal g189_b8_n_0 : STD_LOGIC;
  signal g189_b9_n_0 : STD_LOGIC;
  signal g18_b0_n_0 : STD_LOGIC;
  signal g18_b10_n_0 : STD_LOGIC;
  signal g18_b11_n_0 : STD_LOGIC;
  signal g18_b1_n_0 : STD_LOGIC;
  signal g18_b2_n_0 : STD_LOGIC;
  signal g18_b3_n_0 : STD_LOGIC;
  signal g18_b4_n_0 : STD_LOGIC;
  signal g18_b5_n_0 : STD_LOGIC;
  signal g18_b6_n_0 : STD_LOGIC;
  signal g18_b7_n_0 : STD_LOGIC;
  signal g18_b8_n_0 : STD_LOGIC;
  signal g18_b9_n_0 : STD_LOGIC;
  signal g190_b0_n_0 : STD_LOGIC;
  signal g190_b1_n_0 : STD_LOGIC;
  signal g190_b2_n_0 : STD_LOGIC;
  signal g190_b3_n_0 : STD_LOGIC;
  signal g190_b4_n_0 : STD_LOGIC;
  signal g190_b5_n_0 : STD_LOGIC;
  signal g190_b6_n_0 : STD_LOGIC;
  signal g191_b0_n_0 : STD_LOGIC;
  signal g191_b10_n_0 : STD_LOGIC;
  signal g191_b11_n_0 : STD_LOGIC;
  signal g191_b1_n_0 : STD_LOGIC;
  signal g191_b2_n_0 : STD_LOGIC;
  signal g191_b3_n_0 : STD_LOGIC;
  signal g191_b4_n_0 : STD_LOGIC;
  signal g191_b5_n_0 : STD_LOGIC;
  signal g191_b6_n_0 : STD_LOGIC;
  signal g191_b7_n_0 : STD_LOGIC;
  signal g191_b8_n_0 : STD_LOGIC;
  signal g191_b9_n_0 : STD_LOGIC;
  signal g192_b0_n_0 : STD_LOGIC;
  signal g192_b10_n_0 : STD_LOGIC;
  signal g192_b11_n_0 : STD_LOGIC;
  signal g192_b1_n_0 : STD_LOGIC;
  signal g192_b2_n_0 : STD_LOGIC;
  signal g192_b3_n_0 : STD_LOGIC;
  signal g192_b4_n_0 : STD_LOGIC;
  signal g192_b5_n_0 : STD_LOGIC;
  signal g192_b6_n_0 : STD_LOGIC;
  signal g192_b7_n_0 : STD_LOGIC;
  signal g192_b8_n_0 : STD_LOGIC;
  signal g192_b9_n_0 : STD_LOGIC;
  signal g193_b0_n_0 : STD_LOGIC;
  signal g193_b10_n_0 : STD_LOGIC;
  signal g193_b11_n_0 : STD_LOGIC;
  signal g193_b1_n_0 : STD_LOGIC;
  signal g193_b2_n_0 : STD_LOGIC;
  signal g193_b3_n_0 : STD_LOGIC;
  signal g193_b4_n_0 : STD_LOGIC;
  signal g193_b5_n_0 : STD_LOGIC;
  signal g193_b6_n_0 : STD_LOGIC;
  signal g193_b7_n_0 : STD_LOGIC;
  signal g193_b8_n_0 : STD_LOGIC;
  signal g193_b9_n_0 : STD_LOGIC;
  signal g194_b0_n_0 : STD_LOGIC;
  signal g194_b10_n_0 : STD_LOGIC;
  signal g194_b11_n_0 : STD_LOGIC;
  signal g194_b1_n_0 : STD_LOGIC;
  signal g194_b2_n_0 : STD_LOGIC;
  signal g194_b3_n_0 : STD_LOGIC;
  signal g194_b4_n_0 : STD_LOGIC;
  signal g194_b5_n_0 : STD_LOGIC;
  signal g194_b6_n_0 : STD_LOGIC;
  signal g194_b7_n_0 : STD_LOGIC;
  signal g194_b8_n_0 : STD_LOGIC;
  signal g194_b9_n_0 : STD_LOGIC;
  signal g195_b0_n_0 : STD_LOGIC;
  signal g195_b10_n_0 : STD_LOGIC;
  signal g195_b11_n_0 : STD_LOGIC;
  signal g195_b1_n_0 : STD_LOGIC;
  signal g195_b2_n_0 : STD_LOGIC;
  signal g195_b3_n_0 : STD_LOGIC;
  signal g195_b4_n_0 : STD_LOGIC;
  signal g195_b5_n_0 : STD_LOGIC;
  signal g195_b6_n_0 : STD_LOGIC;
  signal g195_b7_n_0 : STD_LOGIC;
  signal g195_b8_n_0 : STD_LOGIC;
  signal g195_b9_n_0 : STD_LOGIC;
  signal g196_b0_n_0 : STD_LOGIC;
  signal g196_b10_n_0 : STD_LOGIC;
  signal g196_b11_n_0 : STD_LOGIC;
  signal g196_b1_n_0 : STD_LOGIC;
  signal g196_b2_n_0 : STD_LOGIC;
  signal g196_b3_n_0 : STD_LOGIC;
  signal g196_b4_n_0 : STD_LOGIC;
  signal g196_b5_n_0 : STD_LOGIC;
  signal g196_b6_n_0 : STD_LOGIC;
  signal g196_b7_n_0 : STD_LOGIC;
  signal g196_b8_n_0 : STD_LOGIC;
  signal g196_b9_n_0 : STD_LOGIC;
  signal g19_b0_n_0 : STD_LOGIC;
  signal g19_b10_n_0 : STD_LOGIC;
  signal g19_b11_n_0 : STD_LOGIC;
  signal g19_b1_n_0 : STD_LOGIC;
  signal g19_b2_n_0 : STD_LOGIC;
  signal g19_b3_n_0 : STD_LOGIC;
  signal g19_b4_n_0 : STD_LOGIC;
  signal g19_b5_n_0 : STD_LOGIC;
  signal g19_b6_n_0 : STD_LOGIC;
  signal g19_b7_n_0 : STD_LOGIC;
  signal g19_b8_n_0 : STD_LOGIC;
  signal g19_b9_n_0 : STD_LOGIC;
  signal \g1_b0__0_n_0\ : STD_LOGIC;
  signal \g1_b10__0_n_0\ : STD_LOGIC;
  signal \g1_b11__0_n_0\ : STD_LOGIC;
  signal \g1_b1__0_n_0\ : STD_LOGIC;
  signal \g1_b2__0_n_0\ : STD_LOGIC;
  signal \g1_b3__0_n_0\ : STD_LOGIC;
  signal \g1_b4__0_n_0\ : STD_LOGIC;
  signal \g1_b5__0_n_0\ : STD_LOGIC;
  signal \g1_b6__0_n_0\ : STD_LOGIC;
  signal \g1_b7__0_n_0\ : STD_LOGIC;
  signal \g1_b8__0_n_0\ : STD_LOGIC;
  signal \g1_b9__0_n_0\ : STD_LOGIC;
  signal g20_b0_n_0 : STD_LOGIC;
  signal g20_b10_n_0 : STD_LOGIC;
  signal g20_b11_n_0 : STD_LOGIC;
  signal g20_b1_n_0 : STD_LOGIC;
  signal g20_b2_n_0 : STD_LOGIC;
  signal g20_b3_n_0 : STD_LOGIC;
  signal g20_b4_n_0 : STD_LOGIC;
  signal g20_b5_n_0 : STD_LOGIC;
  signal g20_b6_n_0 : STD_LOGIC;
  signal g20_b7_n_0 : STD_LOGIC;
  signal g20_b8_n_0 : STD_LOGIC;
  signal g20_b9_n_0 : STD_LOGIC;
  signal g21_b0_n_0 : STD_LOGIC;
  signal g21_b10_n_0 : STD_LOGIC;
  signal g21_b11_n_0 : STD_LOGIC;
  signal g21_b1_n_0 : STD_LOGIC;
  signal g21_b2_n_0 : STD_LOGIC;
  signal g21_b3_n_0 : STD_LOGIC;
  signal g21_b4_n_0 : STD_LOGIC;
  signal g21_b5_n_0 : STD_LOGIC;
  signal g21_b6_n_0 : STD_LOGIC;
  signal g21_b7_n_0 : STD_LOGIC;
  signal g21_b8_n_0 : STD_LOGIC;
  signal g21_b9_n_0 : STD_LOGIC;
  signal g22_b0_n_0 : STD_LOGIC;
  signal g22_b10_n_0 : STD_LOGIC;
  signal g22_b11_n_0 : STD_LOGIC;
  signal g22_b1_n_0 : STD_LOGIC;
  signal g22_b2_n_0 : STD_LOGIC;
  signal g22_b3_n_0 : STD_LOGIC;
  signal g22_b4_n_0 : STD_LOGIC;
  signal g22_b5_n_0 : STD_LOGIC;
  signal g22_b6_n_0 : STD_LOGIC;
  signal g22_b7_n_0 : STD_LOGIC;
  signal g22_b8_n_0 : STD_LOGIC;
  signal g22_b9_n_0 : STD_LOGIC;
  signal g23_b0_n_0 : STD_LOGIC;
  signal g23_b10_n_0 : STD_LOGIC;
  signal g23_b11_n_0 : STD_LOGIC;
  signal g23_b1_n_0 : STD_LOGIC;
  signal g23_b2_n_0 : STD_LOGIC;
  signal g23_b3_n_0 : STD_LOGIC;
  signal g23_b4_n_0 : STD_LOGIC;
  signal g23_b5_n_0 : STD_LOGIC;
  signal g23_b6_n_0 : STD_LOGIC;
  signal g23_b7_n_0 : STD_LOGIC;
  signal g23_b8_n_0 : STD_LOGIC;
  signal g23_b9_n_0 : STD_LOGIC;
  signal g24_b0_n_0 : STD_LOGIC;
  signal g24_b10_n_0 : STD_LOGIC;
  signal g24_b11_n_0 : STD_LOGIC;
  signal g24_b1_n_0 : STD_LOGIC;
  signal g24_b2_n_0 : STD_LOGIC;
  signal g24_b3_n_0 : STD_LOGIC;
  signal g24_b4_n_0 : STD_LOGIC;
  signal g24_b5_n_0 : STD_LOGIC;
  signal g24_b6_n_0 : STD_LOGIC;
  signal g24_b7_n_0 : STD_LOGIC;
  signal g24_b8_n_0 : STD_LOGIC;
  signal g24_b9_n_0 : STD_LOGIC;
  signal g25_b0_n_0 : STD_LOGIC;
  signal g25_b10_n_0 : STD_LOGIC;
  signal g25_b11_n_0 : STD_LOGIC;
  signal g25_b1_n_0 : STD_LOGIC;
  signal g25_b2_n_0 : STD_LOGIC;
  signal g25_b3_n_0 : STD_LOGIC;
  signal g25_b4_n_0 : STD_LOGIC;
  signal g25_b5_n_0 : STD_LOGIC;
  signal g25_b6_n_0 : STD_LOGIC;
  signal g25_b7_n_0 : STD_LOGIC;
  signal g25_b8_n_0 : STD_LOGIC;
  signal g25_b9_n_0 : STD_LOGIC;
  signal g26_b0_n_0 : STD_LOGIC;
  signal g26_b10_n_0 : STD_LOGIC;
  signal g26_b11_n_0 : STD_LOGIC;
  signal g26_b1_n_0 : STD_LOGIC;
  signal g26_b2_n_0 : STD_LOGIC;
  signal g26_b3_n_0 : STD_LOGIC;
  signal g26_b4_n_0 : STD_LOGIC;
  signal g26_b5_n_0 : STD_LOGIC;
  signal g26_b6_n_0 : STD_LOGIC;
  signal g26_b7_n_0 : STD_LOGIC;
  signal g26_b8_n_0 : STD_LOGIC;
  signal g26_b9_n_0 : STD_LOGIC;
  signal g27_b0_n_0 : STD_LOGIC;
  signal g27_b10_n_0 : STD_LOGIC;
  signal g27_b11_n_0 : STD_LOGIC;
  signal g27_b1_n_0 : STD_LOGIC;
  signal g27_b2_n_0 : STD_LOGIC;
  signal g27_b3_n_0 : STD_LOGIC;
  signal g27_b4_n_0 : STD_LOGIC;
  signal g27_b5_n_0 : STD_LOGIC;
  signal g27_b6_n_0 : STD_LOGIC;
  signal g27_b7_n_0 : STD_LOGIC;
  signal g27_b8_n_0 : STD_LOGIC;
  signal g27_b9_n_0 : STD_LOGIC;
  signal g28_b0_n_0 : STD_LOGIC;
  signal g28_b10_n_0 : STD_LOGIC;
  signal g28_b11_n_0 : STD_LOGIC;
  signal g28_b1_n_0 : STD_LOGIC;
  signal g28_b2_n_0 : STD_LOGIC;
  signal g28_b3_n_0 : STD_LOGIC;
  signal g28_b4_n_0 : STD_LOGIC;
  signal g28_b5_n_0 : STD_LOGIC;
  signal g28_b6_n_0 : STD_LOGIC;
  signal g28_b7_n_0 : STD_LOGIC;
  signal g28_b8_n_0 : STD_LOGIC;
  signal g28_b9_n_0 : STD_LOGIC;
  signal g29_b0_n_0 : STD_LOGIC;
  signal g29_b10_n_0 : STD_LOGIC;
  signal g29_b11_n_0 : STD_LOGIC;
  signal g29_b1_n_0 : STD_LOGIC;
  signal g29_b2_n_0 : STD_LOGIC;
  signal g29_b3_n_0 : STD_LOGIC;
  signal g29_b4_n_0 : STD_LOGIC;
  signal g29_b5_n_0 : STD_LOGIC;
  signal g29_b6_n_0 : STD_LOGIC;
  signal g29_b7_n_0 : STD_LOGIC;
  signal g29_b8_n_0 : STD_LOGIC;
  signal g29_b9_n_0 : STD_LOGIC;
  signal g2_b0_n_0 : STD_LOGIC;
  signal g2_b10_n_0 : STD_LOGIC;
  signal g2_b11_n_0 : STD_LOGIC;
  signal g2_b1_n_0 : STD_LOGIC;
  signal g2_b2_n_0 : STD_LOGIC;
  signal g2_b3_n_0 : STD_LOGIC;
  signal g2_b4_n_0 : STD_LOGIC;
  signal g2_b5_n_0 : STD_LOGIC;
  signal g2_b6_n_0 : STD_LOGIC;
  signal g2_b7_n_0 : STD_LOGIC;
  signal g2_b8_n_0 : STD_LOGIC;
  signal g2_b9_n_0 : STD_LOGIC;
  signal g30_b0_n_0 : STD_LOGIC;
  signal g30_b10_n_0 : STD_LOGIC;
  signal g30_b11_n_0 : STD_LOGIC;
  signal g30_b1_n_0 : STD_LOGIC;
  signal g30_b2_n_0 : STD_LOGIC;
  signal g30_b3_n_0 : STD_LOGIC;
  signal g30_b4_n_0 : STD_LOGIC;
  signal g30_b5_n_0 : STD_LOGIC;
  signal g30_b6_n_0 : STD_LOGIC;
  signal g30_b7_n_0 : STD_LOGIC;
  signal g30_b8_n_0 : STD_LOGIC;
  signal g30_b9_n_0 : STD_LOGIC;
  signal g31_b0_n_0 : STD_LOGIC;
  signal g31_b10_n_0 : STD_LOGIC;
  signal g31_b11_n_0 : STD_LOGIC;
  signal g31_b1_n_0 : STD_LOGIC;
  signal g31_b2_n_0 : STD_LOGIC;
  signal g31_b3_n_0 : STD_LOGIC;
  signal g31_b4_n_0 : STD_LOGIC;
  signal g31_b5_n_0 : STD_LOGIC;
  signal g31_b6_n_0 : STD_LOGIC;
  signal g31_b7_n_0 : STD_LOGIC;
  signal g31_b8_n_0 : STD_LOGIC;
  signal g31_b9_n_0 : STD_LOGIC;
  signal g32_b0_n_0 : STD_LOGIC;
  signal g32_b10_n_0 : STD_LOGIC;
  signal g32_b11_n_0 : STD_LOGIC;
  signal g32_b1_n_0 : STD_LOGIC;
  signal g32_b2_n_0 : STD_LOGIC;
  signal g32_b3_n_0 : STD_LOGIC;
  signal g32_b4_n_0 : STD_LOGIC;
  signal g32_b5_n_0 : STD_LOGIC;
  signal g32_b6_n_0 : STD_LOGIC;
  signal g32_b7_n_0 : STD_LOGIC;
  signal g32_b8_n_0 : STD_LOGIC;
  signal g32_b9_n_0 : STD_LOGIC;
  signal g33_b0_n_0 : STD_LOGIC;
  signal g33_b10_n_0 : STD_LOGIC;
  signal g33_b11_n_0 : STD_LOGIC;
  signal g33_b1_n_0 : STD_LOGIC;
  signal g33_b2_n_0 : STD_LOGIC;
  signal g33_b3_n_0 : STD_LOGIC;
  signal g33_b4_n_0 : STD_LOGIC;
  signal g33_b5_n_0 : STD_LOGIC;
  signal g33_b6_n_0 : STD_LOGIC;
  signal g33_b7_n_0 : STD_LOGIC;
  signal g33_b8_n_0 : STD_LOGIC;
  signal g33_b9_n_0 : STD_LOGIC;
  signal g34_b0_n_0 : STD_LOGIC;
  signal g34_b10_n_0 : STD_LOGIC;
  signal g34_b11_n_0 : STD_LOGIC;
  signal g34_b1_n_0 : STD_LOGIC;
  signal g34_b2_n_0 : STD_LOGIC;
  signal g34_b3_n_0 : STD_LOGIC;
  signal g34_b4_n_0 : STD_LOGIC;
  signal g34_b5_n_0 : STD_LOGIC;
  signal g34_b6_n_0 : STD_LOGIC;
  signal g34_b7_n_0 : STD_LOGIC;
  signal g34_b8_n_0 : STD_LOGIC;
  signal g34_b9_n_0 : STD_LOGIC;
  signal g35_b0_n_0 : STD_LOGIC;
  signal g35_b10_n_0 : STD_LOGIC;
  signal g35_b11_n_0 : STD_LOGIC;
  signal g35_b1_n_0 : STD_LOGIC;
  signal g35_b2_n_0 : STD_LOGIC;
  signal g35_b3_n_0 : STD_LOGIC;
  signal g35_b4_n_0 : STD_LOGIC;
  signal g35_b5_n_0 : STD_LOGIC;
  signal g35_b6_n_0 : STD_LOGIC;
  signal g35_b7_n_0 : STD_LOGIC;
  signal g35_b8_n_0 : STD_LOGIC;
  signal g35_b9_n_0 : STD_LOGIC;
  signal g36_b0_n_0 : STD_LOGIC;
  signal g36_b10_n_0 : STD_LOGIC;
  signal g36_b11_n_0 : STD_LOGIC;
  signal g36_b1_n_0 : STD_LOGIC;
  signal g36_b2_n_0 : STD_LOGIC;
  signal g36_b3_n_0 : STD_LOGIC;
  signal g36_b4_n_0 : STD_LOGIC;
  signal g36_b5_n_0 : STD_LOGIC;
  signal g36_b6_n_0 : STD_LOGIC;
  signal g36_b7_n_0 : STD_LOGIC;
  signal g36_b8_n_0 : STD_LOGIC;
  signal g36_b9_n_0 : STD_LOGIC;
  signal g37_b0_n_0 : STD_LOGIC;
  signal g37_b10_n_0 : STD_LOGIC;
  signal g37_b11_n_0 : STD_LOGIC;
  signal g37_b1_n_0 : STD_LOGIC;
  signal g37_b2_n_0 : STD_LOGIC;
  signal g37_b3_n_0 : STD_LOGIC;
  signal g37_b4_n_0 : STD_LOGIC;
  signal g37_b5_n_0 : STD_LOGIC;
  signal g37_b6_n_0 : STD_LOGIC;
  signal g37_b7_n_0 : STD_LOGIC;
  signal g37_b8_n_0 : STD_LOGIC;
  signal g37_b9_n_0 : STD_LOGIC;
  signal g38_b0_n_0 : STD_LOGIC;
  signal g38_b10_n_0 : STD_LOGIC;
  signal g38_b11_n_0 : STD_LOGIC;
  signal g38_b1_n_0 : STD_LOGIC;
  signal g38_b2_n_0 : STD_LOGIC;
  signal g38_b3_n_0 : STD_LOGIC;
  signal g38_b4_n_0 : STD_LOGIC;
  signal g38_b5_n_0 : STD_LOGIC;
  signal g38_b6_n_0 : STD_LOGIC;
  signal g38_b7_n_0 : STD_LOGIC;
  signal g38_b8_n_0 : STD_LOGIC;
  signal g38_b9_n_0 : STD_LOGIC;
  signal g39_b0_n_0 : STD_LOGIC;
  signal g39_b10_n_0 : STD_LOGIC;
  signal g39_b11_n_0 : STD_LOGIC;
  signal g39_b1_n_0 : STD_LOGIC;
  signal g39_b2_n_0 : STD_LOGIC;
  signal g39_b3_n_0 : STD_LOGIC;
  signal g39_b4_n_0 : STD_LOGIC;
  signal g39_b5_n_0 : STD_LOGIC;
  signal g39_b6_n_0 : STD_LOGIC;
  signal g39_b7_n_0 : STD_LOGIC;
  signal g39_b8_n_0 : STD_LOGIC;
  signal g39_b9_n_0 : STD_LOGIC;
  signal g3_b0_n_0 : STD_LOGIC;
  signal g3_b10_n_0 : STD_LOGIC;
  signal g3_b11_n_0 : STD_LOGIC;
  signal g3_b1_n_0 : STD_LOGIC;
  signal g3_b2_n_0 : STD_LOGIC;
  signal g3_b3_n_0 : STD_LOGIC;
  signal g3_b4_n_0 : STD_LOGIC;
  signal g3_b5_n_0 : STD_LOGIC;
  signal g3_b6_n_0 : STD_LOGIC;
  signal g3_b7_n_0 : STD_LOGIC;
  signal g3_b8_n_0 : STD_LOGIC;
  signal g3_b9_n_0 : STD_LOGIC;
  signal g40_b0_n_0 : STD_LOGIC;
  signal g40_b10_n_0 : STD_LOGIC;
  signal g40_b11_n_0 : STD_LOGIC;
  signal g40_b1_n_0 : STD_LOGIC;
  signal g40_b2_n_0 : STD_LOGIC;
  signal g40_b3_n_0 : STD_LOGIC;
  signal g40_b4_n_0 : STD_LOGIC;
  signal g40_b5_n_0 : STD_LOGIC;
  signal g40_b6_n_0 : STD_LOGIC;
  signal g40_b7_n_0 : STD_LOGIC;
  signal g40_b8_n_0 : STD_LOGIC;
  signal g40_b9_n_0 : STD_LOGIC;
  signal g41_b0_n_0 : STD_LOGIC;
  signal g41_b10_n_0 : STD_LOGIC;
  signal g41_b11_n_0 : STD_LOGIC;
  signal g41_b1_n_0 : STD_LOGIC;
  signal g41_b2_n_0 : STD_LOGIC;
  signal g41_b3_n_0 : STD_LOGIC;
  signal g41_b4_n_0 : STD_LOGIC;
  signal g41_b5_n_0 : STD_LOGIC;
  signal g41_b6_n_0 : STD_LOGIC;
  signal g41_b7_n_0 : STD_LOGIC;
  signal g41_b8_n_0 : STD_LOGIC;
  signal g41_b9_n_0 : STD_LOGIC;
  signal g42_b0_n_0 : STD_LOGIC;
  signal g42_b1_n_0 : STD_LOGIC;
  signal g42_b2_n_0 : STD_LOGIC;
  signal g42_b3_n_0 : STD_LOGIC;
  signal g42_b4_n_0 : STD_LOGIC;
  signal g42_b5_n_0 : STD_LOGIC;
  signal g42_b6_n_0 : STD_LOGIC;
  signal g42_b7_n_0 : STD_LOGIC;
  signal g42_b8_n_0 : STD_LOGIC;
  signal g42_b9_n_0 : STD_LOGIC;
  signal g43_b0_n_0 : STD_LOGIC;
  signal g43_b10_n_0 : STD_LOGIC;
  signal g43_b11_n_0 : STD_LOGIC;
  signal g43_b1_n_0 : STD_LOGIC;
  signal g43_b2_n_0 : STD_LOGIC;
  signal g43_b3_n_0 : STD_LOGIC;
  signal g43_b4_n_0 : STD_LOGIC;
  signal g43_b5_n_0 : STD_LOGIC;
  signal g43_b6_n_0 : STD_LOGIC;
  signal g43_b7_n_0 : STD_LOGIC;
  signal g43_b8_n_0 : STD_LOGIC;
  signal g43_b9_n_0 : STD_LOGIC;
  signal g44_b0_n_0 : STD_LOGIC;
  signal g44_b1_n_0 : STD_LOGIC;
  signal g44_b2_n_0 : STD_LOGIC;
  signal g44_b3_n_0 : STD_LOGIC;
  signal g44_b4_n_0 : STD_LOGIC;
  signal g44_b5_n_0 : STD_LOGIC;
  signal g44_b6_n_0 : STD_LOGIC;
  signal g44_b7_n_0 : STD_LOGIC;
  signal g44_b8_n_0 : STD_LOGIC;
  signal g44_b9_n_0 : STD_LOGIC;
  signal g45_b0_n_0 : STD_LOGIC;
  signal g45_b10_n_0 : STD_LOGIC;
  signal g45_b11_n_0 : STD_LOGIC;
  signal g45_b1_n_0 : STD_LOGIC;
  signal g45_b2_n_0 : STD_LOGIC;
  signal g45_b3_n_0 : STD_LOGIC;
  signal g45_b4_n_0 : STD_LOGIC;
  signal g45_b5_n_0 : STD_LOGIC;
  signal g45_b6_n_0 : STD_LOGIC;
  signal g45_b7_n_0 : STD_LOGIC;
  signal g45_b8_n_0 : STD_LOGIC;
  signal g45_b9_n_0 : STD_LOGIC;
  signal g46_b0_n_0 : STD_LOGIC;
  signal g46_b10_n_0 : STD_LOGIC;
  signal g46_b11_n_0 : STD_LOGIC;
  signal g46_b1_n_0 : STD_LOGIC;
  signal g46_b2_n_0 : STD_LOGIC;
  signal g46_b3_n_0 : STD_LOGIC;
  signal g46_b4_n_0 : STD_LOGIC;
  signal g46_b5_n_0 : STD_LOGIC;
  signal g46_b6_n_0 : STD_LOGIC;
  signal g46_b7_n_0 : STD_LOGIC;
  signal g46_b8_n_0 : STD_LOGIC;
  signal g46_b9_n_0 : STD_LOGIC;
  signal g47_b0_n_0 : STD_LOGIC;
  signal g47_b1_n_0 : STD_LOGIC;
  signal g47_b2_n_0 : STD_LOGIC;
  signal g47_b3_n_0 : STD_LOGIC;
  signal g47_b4_n_0 : STD_LOGIC;
  signal g47_b5_n_0 : STD_LOGIC;
  signal g47_b6_n_0 : STD_LOGIC;
  signal g47_b7_n_0 : STD_LOGIC;
  signal g47_b8_n_0 : STD_LOGIC;
  signal g48_b0_n_0 : STD_LOGIC;
  signal g48_b10_n_0 : STD_LOGIC;
  signal g48_b11_n_0 : STD_LOGIC;
  signal g48_b1_n_0 : STD_LOGIC;
  signal g48_b2_n_0 : STD_LOGIC;
  signal g48_b3_n_0 : STD_LOGIC;
  signal g48_b4_n_0 : STD_LOGIC;
  signal g48_b5_n_0 : STD_LOGIC;
  signal g48_b6_n_0 : STD_LOGIC;
  signal g48_b7_n_0 : STD_LOGIC;
  signal g48_b8_n_0 : STD_LOGIC;
  signal g48_b9_n_0 : STD_LOGIC;
  signal g49_b0_n_0 : STD_LOGIC;
  signal g49_b1_n_0 : STD_LOGIC;
  signal g49_b2_n_0 : STD_LOGIC;
  signal g49_b3_n_0 : STD_LOGIC;
  signal g49_b4_n_0 : STD_LOGIC;
  signal g49_b5_n_0 : STD_LOGIC;
  signal g49_b6_n_0 : STD_LOGIC;
  signal g49_b7_n_0 : STD_LOGIC;
  signal g49_b8_n_0 : STD_LOGIC;
  signal g4_b0_n_0 : STD_LOGIC;
  signal g4_b1_n_0 : STD_LOGIC;
  signal g4_b2_n_0 : STD_LOGIC;
  signal g4_b3_n_0 : STD_LOGIC;
  signal g50_b0_n_0 : STD_LOGIC;
  signal g50_b10_n_0 : STD_LOGIC;
  signal g50_b11_n_0 : STD_LOGIC;
  signal g50_b1_n_0 : STD_LOGIC;
  signal g50_b2_n_0 : STD_LOGIC;
  signal g50_b3_n_0 : STD_LOGIC;
  signal g50_b4_n_0 : STD_LOGIC;
  signal g50_b5_n_0 : STD_LOGIC;
  signal g50_b6_n_0 : STD_LOGIC;
  signal g50_b7_n_0 : STD_LOGIC;
  signal g50_b8_n_0 : STD_LOGIC;
  signal g50_b9_n_0 : STD_LOGIC;
  signal g51_b0_n_0 : STD_LOGIC;
  signal g51_b10_n_0 : STD_LOGIC;
  signal g51_b11_n_0 : STD_LOGIC;
  signal g51_b1_n_0 : STD_LOGIC;
  signal g51_b2_n_0 : STD_LOGIC;
  signal g51_b3_n_0 : STD_LOGIC;
  signal g51_b4_n_0 : STD_LOGIC;
  signal g51_b5_n_0 : STD_LOGIC;
  signal g51_b6_n_0 : STD_LOGIC;
  signal g51_b7_n_0 : STD_LOGIC;
  signal g51_b8_n_0 : STD_LOGIC;
  signal g51_b9_n_0 : STD_LOGIC;
  signal g52_b0_n_0 : STD_LOGIC;
  signal g52_b10_n_0 : STD_LOGIC;
  signal g52_b11_n_0 : STD_LOGIC;
  signal g52_b1_n_0 : STD_LOGIC;
  signal g52_b2_n_0 : STD_LOGIC;
  signal g52_b3_n_0 : STD_LOGIC;
  signal g52_b4_n_0 : STD_LOGIC;
  signal g52_b5_n_0 : STD_LOGIC;
  signal g52_b6_n_0 : STD_LOGIC;
  signal g52_b7_n_0 : STD_LOGIC;
  signal g52_b8_n_0 : STD_LOGIC;
  signal g52_b9_n_0 : STD_LOGIC;
  signal g53_b0_n_0 : STD_LOGIC;
  signal g53_b10_n_0 : STD_LOGIC;
  signal g53_b11_n_0 : STD_LOGIC;
  signal g53_b1_n_0 : STD_LOGIC;
  signal g53_b2_n_0 : STD_LOGIC;
  signal g53_b3_n_0 : STD_LOGIC;
  signal g53_b4_n_0 : STD_LOGIC;
  signal g53_b5_n_0 : STD_LOGIC;
  signal g53_b6_n_0 : STD_LOGIC;
  signal g53_b7_n_0 : STD_LOGIC;
  signal g53_b8_n_0 : STD_LOGIC;
  signal g53_b9_n_0 : STD_LOGIC;
  signal g54_b0_n_0 : STD_LOGIC;
  signal g54_b10_n_0 : STD_LOGIC;
  signal g54_b11_n_0 : STD_LOGIC;
  signal g54_b1_n_0 : STD_LOGIC;
  signal g54_b2_n_0 : STD_LOGIC;
  signal g54_b3_n_0 : STD_LOGIC;
  signal g54_b4_n_0 : STD_LOGIC;
  signal g54_b5_n_0 : STD_LOGIC;
  signal g54_b6_n_0 : STD_LOGIC;
  signal g54_b7_n_0 : STD_LOGIC;
  signal g54_b8_n_0 : STD_LOGIC;
  signal g54_b9_n_0 : STD_LOGIC;
  signal g55_b0_n_0 : STD_LOGIC;
  signal g55_b10_n_0 : STD_LOGIC;
  signal g55_b11_n_0 : STD_LOGIC;
  signal g55_b1_n_0 : STD_LOGIC;
  signal g55_b2_n_0 : STD_LOGIC;
  signal g55_b3_n_0 : STD_LOGIC;
  signal g55_b4_n_0 : STD_LOGIC;
  signal g55_b5_n_0 : STD_LOGIC;
  signal g55_b6_n_0 : STD_LOGIC;
  signal g55_b7_n_0 : STD_LOGIC;
  signal g55_b8_n_0 : STD_LOGIC;
  signal g55_b9_n_0 : STD_LOGIC;
  signal g56_b0_n_0 : STD_LOGIC;
  signal g56_b10_n_0 : STD_LOGIC;
  signal g56_b11_n_0 : STD_LOGIC;
  signal g56_b1_n_0 : STD_LOGIC;
  signal g56_b2_n_0 : STD_LOGIC;
  signal g56_b3_n_0 : STD_LOGIC;
  signal g56_b4_n_0 : STD_LOGIC;
  signal g56_b5_n_0 : STD_LOGIC;
  signal g56_b6_n_0 : STD_LOGIC;
  signal g56_b7_n_0 : STD_LOGIC;
  signal g56_b8_n_0 : STD_LOGIC;
  signal g56_b9_n_0 : STD_LOGIC;
  signal g57_b0_n_0 : STD_LOGIC;
  signal g57_b10_n_0 : STD_LOGIC;
  signal g57_b11_n_0 : STD_LOGIC;
  signal g57_b1_n_0 : STD_LOGIC;
  signal g57_b2_n_0 : STD_LOGIC;
  signal g57_b3_n_0 : STD_LOGIC;
  signal g57_b4_n_0 : STD_LOGIC;
  signal g57_b5_n_0 : STD_LOGIC;
  signal g57_b6_n_0 : STD_LOGIC;
  signal g57_b7_n_0 : STD_LOGIC;
  signal g57_b8_n_0 : STD_LOGIC;
  signal g57_b9_n_0 : STD_LOGIC;
  signal g58_b0_n_0 : STD_LOGIC;
  signal g58_b10_n_0 : STD_LOGIC;
  signal g58_b11_n_0 : STD_LOGIC;
  signal g58_b1_n_0 : STD_LOGIC;
  signal g58_b2_n_0 : STD_LOGIC;
  signal g58_b3_n_0 : STD_LOGIC;
  signal g58_b4_n_0 : STD_LOGIC;
  signal g58_b5_n_0 : STD_LOGIC;
  signal g58_b6_n_0 : STD_LOGIC;
  signal g58_b7_n_0 : STD_LOGIC;
  signal g58_b8_n_0 : STD_LOGIC;
  signal g58_b9_n_0 : STD_LOGIC;
  signal g59_b0_n_0 : STD_LOGIC;
  signal g59_b10_n_0 : STD_LOGIC;
  signal g59_b11_n_0 : STD_LOGIC;
  signal g59_b1_n_0 : STD_LOGIC;
  signal g59_b2_n_0 : STD_LOGIC;
  signal g59_b3_n_0 : STD_LOGIC;
  signal g59_b4_n_0 : STD_LOGIC;
  signal g59_b5_n_0 : STD_LOGIC;
  signal g59_b6_n_0 : STD_LOGIC;
  signal g59_b7_n_0 : STD_LOGIC;
  signal g59_b8_n_0 : STD_LOGIC;
  signal g59_b9_n_0 : STD_LOGIC;
  signal g5_b0_n_0 : STD_LOGIC;
  signal g5_b10_n_0 : STD_LOGIC;
  signal g5_b11_n_0 : STD_LOGIC;
  signal g5_b1_n_0 : STD_LOGIC;
  signal g5_b2_n_0 : STD_LOGIC;
  signal g5_b3_n_0 : STD_LOGIC;
  signal g5_b4_n_0 : STD_LOGIC;
  signal g5_b5_n_0 : STD_LOGIC;
  signal g5_b6_n_0 : STD_LOGIC;
  signal g5_b7_n_0 : STD_LOGIC;
  signal g5_b8_n_0 : STD_LOGIC;
  signal g5_b9_n_0 : STD_LOGIC;
  signal g60_b0_n_0 : STD_LOGIC;
  signal g60_b10_n_0 : STD_LOGIC;
  signal g60_b11_n_0 : STD_LOGIC;
  signal g60_b1_n_0 : STD_LOGIC;
  signal g60_b2_n_0 : STD_LOGIC;
  signal g60_b3_n_0 : STD_LOGIC;
  signal g60_b4_n_0 : STD_LOGIC;
  signal g60_b5_n_0 : STD_LOGIC;
  signal g60_b6_n_0 : STD_LOGIC;
  signal g60_b7_n_0 : STD_LOGIC;
  signal g60_b8_n_0 : STD_LOGIC;
  signal g60_b9_n_0 : STD_LOGIC;
  signal g61_b0_n_0 : STD_LOGIC;
  signal g61_b10_n_0 : STD_LOGIC;
  signal g61_b11_n_0 : STD_LOGIC;
  signal g61_b1_n_0 : STD_LOGIC;
  signal g61_b2_n_0 : STD_LOGIC;
  signal g61_b3_n_0 : STD_LOGIC;
  signal g61_b4_n_0 : STD_LOGIC;
  signal g61_b5_n_0 : STD_LOGIC;
  signal g61_b6_n_0 : STD_LOGIC;
  signal g61_b7_n_0 : STD_LOGIC;
  signal g61_b8_n_0 : STD_LOGIC;
  signal g61_b9_n_0 : STD_LOGIC;
  signal g62_b0_n_0 : STD_LOGIC;
  signal g62_b10_n_0 : STD_LOGIC;
  signal g62_b11_n_0 : STD_LOGIC;
  signal g62_b1_n_0 : STD_LOGIC;
  signal g62_b2_n_0 : STD_LOGIC;
  signal g62_b3_n_0 : STD_LOGIC;
  signal g62_b4_n_0 : STD_LOGIC;
  signal g62_b5_n_0 : STD_LOGIC;
  signal g62_b6_n_0 : STD_LOGIC;
  signal g62_b7_n_0 : STD_LOGIC;
  signal g62_b8_n_0 : STD_LOGIC;
  signal g62_b9_n_0 : STD_LOGIC;
  signal g63_b0_n_0 : STD_LOGIC;
  signal g63_b10_n_0 : STD_LOGIC;
  signal g63_b11_n_0 : STD_LOGIC;
  signal g63_b1_n_0 : STD_LOGIC;
  signal g63_b2_n_0 : STD_LOGIC;
  signal g63_b3_n_0 : STD_LOGIC;
  signal g63_b4_n_0 : STD_LOGIC;
  signal g63_b5_n_0 : STD_LOGIC;
  signal g63_b6_n_0 : STD_LOGIC;
  signal g63_b7_n_0 : STD_LOGIC;
  signal g63_b8_n_0 : STD_LOGIC;
  signal g63_b9_n_0 : STD_LOGIC;
  signal g64_b0_n_0 : STD_LOGIC;
  signal g64_b10_n_0 : STD_LOGIC;
  signal g64_b11_n_0 : STD_LOGIC;
  signal g64_b1_n_0 : STD_LOGIC;
  signal g64_b2_n_0 : STD_LOGIC;
  signal g64_b3_n_0 : STD_LOGIC;
  signal g64_b4_n_0 : STD_LOGIC;
  signal g64_b5_n_0 : STD_LOGIC;
  signal g64_b6_n_0 : STD_LOGIC;
  signal g64_b7_n_0 : STD_LOGIC;
  signal g64_b8_n_0 : STD_LOGIC;
  signal g64_b9_n_0 : STD_LOGIC;
  signal g65_b0_n_0 : STD_LOGIC;
  signal g65_b10_n_0 : STD_LOGIC;
  signal g65_b11_n_0 : STD_LOGIC;
  signal g65_b1_n_0 : STD_LOGIC;
  signal g65_b2_n_0 : STD_LOGIC;
  signal g65_b3_n_0 : STD_LOGIC;
  signal g65_b4_n_0 : STD_LOGIC;
  signal g65_b5_n_0 : STD_LOGIC;
  signal g65_b6_n_0 : STD_LOGIC;
  signal g65_b7_n_0 : STD_LOGIC;
  signal g65_b8_n_0 : STD_LOGIC;
  signal g65_b9_n_0 : STD_LOGIC;
  signal g66_b0_n_0 : STD_LOGIC;
  signal g66_b10_n_0 : STD_LOGIC;
  signal g66_b11_n_0 : STD_LOGIC;
  signal g66_b1_n_0 : STD_LOGIC;
  signal g66_b2_n_0 : STD_LOGIC;
  signal g66_b3_n_0 : STD_LOGIC;
  signal g66_b4_n_0 : STD_LOGIC;
  signal g66_b5_n_0 : STD_LOGIC;
  signal g66_b6_n_0 : STD_LOGIC;
  signal g66_b7_n_0 : STD_LOGIC;
  signal g66_b8_n_0 : STD_LOGIC;
  signal g66_b9_n_0 : STD_LOGIC;
  signal g67_b0_n_0 : STD_LOGIC;
  signal g67_b10_n_0 : STD_LOGIC;
  signal g67_b11_n_0 : STD_LOGIC;
  signal g67_b1_n_0 : STD_LOGIC;
  signal g67_b2_n_0 : STD_LOGIC;
  signal g67_b3_n_0 : STD_LOGIC;
  signal g67_b4_n_0 : STD_LOGIC;
  signal g67_b5_n_0 : STD_LOGIC;
  signal g67_b6_n_0 : STD_LOGIC;
  signal g67_b7_n_0 : STD_LOGIC;
  signal g67_b8_n_0 : STD_LOGIC;
  signal g67_b9_n_0 : STD_LOGIC;
  signal g68_b0_n_0 : STD_LOGIC;
  signal g68_b10_n_0 : STD_LOGIC;
  signal g68_b11_n_0 : STD_LOGIC;
  signal g68_b1_n_0 : STD_LOGIC;
  signal g68_b2_n_0 : STD_LOGIC;
  signal g68_b3_n_0 : STD_LOGIC;
  signal g68_b4_n_0 : STD_LOGIC;
  signal g68_b5_n_0 : STD_LOGIC;
  signal g68_b6_n_0 : STD_LOGIC;
  signal g68_b7_n_0 : STD_LOGIC;
  signal g68_b8_n_0 : STD_LOGIC;
  signal g68_b9_n_0 : STD_LOGIC;
  signal g69_b0_n_0 : STD_LOGIC;
  signal g69_b10_n_0 : STD_LOGIC;
  signal g69_b11_n_0 : STD_LOGIC;
  signal g69_b1_n_0 : STD_LOGIC;
  signal g69_b2_n_0 : STD_LOGIC;
  signal g69_b3_n_0 : STD_LOGIC;
  signal g69_b4_n_0 : STD_LOGIC;
  signal g69_b5_n_0 : STD_LOGIC;
  signal g69_b6_n_0 : STD_LOGIC;
  signal g69_b7_n_0 : STD_LOGIC;
  signal g69_b8_n_0 : STD_LOGIC;
  signal g69_b9_n_0 : STD_LOGIC;
  signal g6_b0_n_0 : STD_LOGIC;
  signal g6_b1_n_0 : STD_LOGIC;
  signal g6_b2_n_0 : STD_LOGIC;
  signal g6_b3_n_0 : STD_LOGIC;
  signal g6_b4_n_0 : STD_LOGIC;
  signal g70_b0_n_0 : STD_LOGIC;
  signal g70_b10_n_0 : STD_LOGIC;
  signal g70_b11_n_0 : STD_LOGIC;
  signal g70_b1_n_0 : STD_LOGIC;
  signal g70_b2_n_0 : STD_LOGIC;
  signal g70_b3_n_0 : STD_LOGIC;
  signal g70_b4_n_0 : STD_LOGIC;
  signal g70_b5_n_0 : STD_LOGIC;
  signal g70_b6_n_0 : STD_LOGIC;
  signal g70_b7_n_0 : STD_LOGIC;
  signal g70_b8_n_0 : STD_LOGIC;
  signal g70_b9_n_0 : STD_LOGIC;
  signal g71_b0_n_0 : STD_LOGIC;
  signal g71_b10_n_0 : STD_LOGIC;
  signal g71_b11_n_0 : STD_LOGIC;
  signal g71_b1_n_0 : STD_LOGIC;
  signal g71_b2_n_0 : STD_LOGIC;
  signal g71_b3_n_0 : STD_LOGIC;
  signal g71_b4_n_0 : STD_LOGIC;
  signal g71_b5_n_0 : STD_LOGIC;
  signal g71_b6_n_0 : STD_LOGIC;
  signal g71_b7_n_0 : STD_LOGIC;
  signal g71_b8_n_0 : STD_LOGIC;
  signal g71_b9_n_0 : STD_LOGIC;
  signal g72_b0_n_0 : STD_LOGIC;
  signal g72_b10_n_0 : STD_LOGIC;
  signal g72_b11_n_0 : STD_LOGIC;
  signal g72_b1_n_0 : STD_LOGIC;
  signal g72_b2_n_0 : STD_LOGIC;
  signal g72_b3_n_0 : STD_LOGIC;
  signal g72_b4_n_0 : STD_LOGIC;
  signal g72_b5_n_0 : STD_LOGIC;
  signal g72_b6_n_0 : STD_LOGIC;
  signal g72_b7_n_0 : STD_LOGIC;
  signal g72_b8_n_0 : STD_LOGIC;
  signal g72_b9_n_0 : STD_LOGIC;
  signal g73_b0_n_0 : STD_LOGIC;
  signal g73_b10_n_0 : STD_LOGIC;
  signal g73_b11_n_0 : STD_LOGIC;
  signal g73_b1_n_0 : STD_LOGIC;
  signal g73_b2_n_0 : STD_LOGIC;
  signal g73_b3_n_0 : STD_LOGIC;
  signal g73_b4_n_0 : STD_LOGIC;
  signal g73_b5_n_0 : STD_LOGIC;
  signal g73_b6_n_0 : STD_LOGIC;
  signal g73_b7_n_0 : STD_LOGIC;
  signal g73_b8_n_0 : STD_LOGIC;
  signal g73_b9_n_0 : STD_LOGIC;
  signal g74_b0_n_0 : STD_LOGIC;
  signal g74_b10_n_0 : STD_LOGIC;
  signal g74_b11_n_0 : STD_LOGIC;
  signal g74_b1_n_0 : STD_LOGIC;
  signal g74_b2_n_0 : STD_LOGIC;
  signal g74_b3_n_0 : STD_LOGIC;
  signal g74_b4_n_0 : STD_LOGIC;
  signal g74_b5_n_0 : STD_LOGIC;
  signal g74_b6_n_0 : STD_LOGIC;
  signal g74_b7_n_0 : STD_LOGIC;
  signal g74_b8_n_0 : STD_LOGIC;
  signal g74_b9_n_0 : STD_LOGIC;
  signal g75_b0_n_0 : STD_LOGIC;
  signal g75_b10_n_0 : STD_LOGIC;
  signal g75_b11_n_0 : STD_LOGIC;
  signal g75_b1_n_0 : STD_LOGIC;
  signal g75_b2_n_0 : STD_LOGIC;
  signal g75_b3_n_0 : STD_LOGIC;
  signal g75_b4_n_0 : STD_LOGIC;
  signal g75_b5_n_0 : STD_LOGIC;
  signal g75_b6_n_0 : STD_LOGIC;
  signal g75_b7_n_0 : STD_LOGIC;
  signal g75_b8_n_0 : STD_LOGIC;
  signal g75_b9_n_0 : STD_LOGIC;
  signal g76_b0_n_0 : STD_LOGIC;
  signal g76_b10_n_0 : STD_LOGIC;
  signal g76_b11_n_0 : STD_LOGIC;
  signal g76_b1_n_0 : STD_LOGIC;
  signal g76_b2_n_0 : STD_LOGIC;
  signal g76_b3_n_0 : STD_LOGIC;
  signal g76_b4_n_0 : STD_LOGIC;
  signal g76_b5_n_0 : STD_LOGIC;
  signal g76_b6_n_0 : STD_LOGIC;
  signal g76_b7_n_0 : STD_LOGIC;
  signal g76_b8_n_0 : STD_LOGIC;
  signal g76_b9_n_0 : STD_LOGIC;
  signal g77_b0_n_0 : STD_LOGIC;
  signal g77_b10_n_0 : STD_LOGIC;
  signal g77_b11_n_0 : STD_LOGIC;
  signal g77_b1_n_0 : STD_LOGIC;
  signal g77_b2_n_0 : STD_LOGIC;
  signal g77_b3_n_0 : STD_LOGIC;
  signal g77_b4_n_0 : STD_LOGIC;
  signal g77_b5_n_0 : STD_LOGIC;
  signal g77_b6_n_0 : STD_LOGIC;
  signal g77_b7_n_0 : STD_LOGIC;
  signal g77_b8_n_0 : STD_LOGIC;
  signal g77_b9_n_0 : STD_LOGIC;
  signal g78_b0_n_0 : STD_LOGIC;
  signal g78_b10_n_0 : STD_LOGIC;
  signal g78_b11_n_0 : STD_LOGIC;
  signal g78_b1_n_0 : STD_LOGIC;
  signal g78_b2_n_0 : STD_LOGIC;
  signal g78_b3_n_0 : STD_LOGIC;
  signal g78_b4_n_0 : STD_LOGIC;
  signal g78_b5_n_0 : STD_LOGIC;
  signal g78_b6_n_0 : STD_LOGIC;
  signal g78_b7_n_0 : STD_LOGIC;
  signal g78_b8_n_0 : STD_LOGIC;
  signal g78_b9_n_0 : STD_LOGIC;
  signal g79_b0_n_0 : STD_LOGIC;
  signal g79_b10_n_0 : STD_LOGIC;
  signal g79_b11_n_0 : STD_LOGIC;
  signal g79_b1_n_0 : STD_LOGIC;
  signal g79_b2_n_0 : STD_LOGIC;
  signal g79_b3_n_0 : STD_LOGIC;
  signal g79_b4_n_0 : STD_LOGIC;
  signal g79_b5_n_0 : STD_LOGIC;
  signal g79_b6_n_0 : STD_LOGIC;
  signal g79_b7_n_0 : STD_LOGIC;
  signal g79_b8_n_0 : STD_LOGIC;
  signal g79_b9_n_0 : STD_LOGIC;
  signal g7_b0_n_0 : STD_LOGIC;
  signal g7_b10_n_0 : STD_LOGIC;
  signal g7_b11_n_0 : STD_LOGIC;
  signal g7_b1_n_0 : STD_LOGIC;
  signal g7_b2_n_0 : STD_LOGIC;
  signal g7_b3_n_0 : STD_LOGIC;
  signal g7_b4_n_0 : STD_LOGIC;
  signal g7_b5_n_0 : STD_LOGIC;
  signal g7_b6_n_0 : STD_LOGIC;
  signal g7_b7_n_0 : STD_LOGIC;
  signal g7_b8_n_0 : STD_LOGIC;
  signal g7_b9_n_0 : STD_LOGIC;
  signal g80_b0_n_0 : STD_LOGIC;
  signal g80_b10_n_0 : STD_LOGIC;
  signal g80_b11_n_0 : STD_LOGIC;
  signal g80_b1_n_0 : STD_LOGIC;
  signal g80_b2_n_0 : STD_LOGIC;
  signal g80_b3_n_0 : STD_LOGIC;
  signal g80_b4_n_0 : STD_LOGIC;
  signal g80_b5_n_0 : STD_LOGIC;
  signal g80_b6_n_0 : STD_LOGIC;
  signal g80_b7_n_0 : STD_LOGIC;
  signal g80_b8_n_0 : STD_LOGIC;
  signal g80_b9_n_0 : STD_LOGIC;
  signal g81_b0_n_0 : STD_LOGIC;
  signal g81_b10_n_0 : STD_LOGIC;
  signal g81_b11_n_0 : STD_LOGIC;
  signal g81_b1_n_0 : STD_LOGIC;
  signal g81_b2_n_0 : STD_LOGIC;
  signal g81_b3_n_0 : STD_LOGIC;
  signal g81_b4_n_0 : STD_LOGIC;
  signal g81_b5_n_0 : STD_LOGIC;
  signal g81_b6_n_0 : STD_LOGIC;
  signal g81_b7_n_0 : STD_LOGIC;
  signal g81_b8_n_0 : STD_LOGIC;
  signal g81_b9_n_0 : STD_LOGIC;
  signal g82_b0_n_0 : STD_LOGIC;
  signal g82_b10_n_0 : STD_LOGIC;
  signal g82_b11_n_0 : STD_LOGIC;
  signal g82_b1_n_0 : STD_LOGIC;
  signal g82_b2_n_0 : STD_LOGIC;
  signal g82_b3_n_0 : STD_LOGIC;
  signal g82_b4_n_0 : STD_LOGIC;
  signal g82_b5_n_0 : STD_LOGIC;
  signal g82_b6_n_0 : STD_LOGIC;
  signal g82_b7_n_0 : STD_LOGIC;
  signal g82_b8_n_0 : STD_LOGIC;
  signal g82_b9_n_0 : STD_LOGIC;
  signal g83_b0_n_0 : STD_LOGIC;
  signal g83_b10_n_0 : STD_LOGIC;
  signal g83_b11_n_0 : STD_LOGIC;
  signal g83_b1_n_0 : STD_LOGIC;
  signal g83_b2_n_0 : STD_LOGIC;
  signal g83_b3_n_0 : STD_LOGIC;
  signal g83_b4_n_0 : STD_LOGIC;
  signal g83_b5_n_0 : STD_LOGIC;
  signal g83_b6_n_0 : STD_LOGIC;
  signal g83_b7_n_0 : STD_LOGIC;
  signal g83_b8_n_0 : STD_LOGIC;
  signal g83_b9_n_0 : STD_LOGIC;
  signal g84_b0_n_0 : STD_LOGIC;
  signal g84_b10_n_0 : STD_LOGIC;
  signal g84_b11_n_0 : STD_LOGIC;
  signal g84_b1_n_0 : STD_LOGIC;
  signal g84_b2_n_0 : STD_LOGIC;
  signal g84_b3_n_0 : STD_LOGIC;
  signal g84_b4_n_0 : STD_LOGIC;
  signal g84_b5_n_0 : STD_LOGIC;
  signal g84_b6_n_0 : STD_LOGIC;
  signal g84_b7_n_0 : STD_LOGIC;
  signal g84_b8_n_0 : STD_LOGIC;
  signal g84_b9_n_0 : STD_LOGIC;
  signal g85_b0_n_0 : STD_LOGIC;
  signal g85_b10_n_0 : STD_LOGIC;
  signal g85_b11_n_0 : STD_LOGIC;
  signal g85_b1_n_0 : STD_LOGIC;
  signal g85_b2_n_0 : STD_LOGIC;
  signal g85_b3_n_0 : STD_LOGIC;
  signal g85_b4_n_0 : STD_LOGIC;
  signal g85_b5_n_0 : STD_LOGIC;
  signal g85_b6_n_0 : STD_LOGIC;
  signal g85_b7_n_0 : STD_LOGIC;
  signal g85_b8_n_0 : STD_LOGIC;
  signal g85_b9_n_0 : STD_LOGIC;
  signal g86_b0_n_0 : STD_LOGIC;
  signal g86_b10_n_0 : STD_LOGIC;
  signal g86_b11_n_0 : STD_LOGIC;
  signal g86_b1_n_0 : STD_LOGIC;
  signal g86_b2_n_0 : STD_LOGIC;
  signal g86_b3_n_0 : STD_LOGIC;
  signal g86_b4_n_0 : STD_LOGIC;
  signal g86_b5_n_0 : STD_LOGIC;
  signal g86_b6_n_0 : STD_LOGIC;
  signal g86_b7_n_0 : STD_LOGIC;
  signal g86_b8_n_0 : STD_LOGIC;
  signal g86_b9_n_0 : STD_LOGIC;
  signal g87_b0_n_0 : STD_LOGIC;
  signal g87_b1_n_0 : STD_LOGIC;
  signal g87_b2_n_0 : STD_LOGIC;
  signal g87_b3_n_0 : STD_LOGIC;
  signal g87_b4_n_0 : STD_LOGIC;
  signal g87_b5_n_0 : STD_LOGIC;
  signal g88_b0_n_0 : STD_LOGIC;
  signal g88_b10_n_0 : STD_LOGIC;
  signal g88_b11_n_0 : STD_LOGIC;
  signal g88_b1_n_0 : STD_LOGIC;
  signal g88_b2_n_0 : STD_LOGIC;
  signal g88_b3_n_0 : STD_LOGIC;
  signal g88_b4_n_0 : STD_LOGIC;
  signal g88_b5_n_0 : STD_LOGIC;
  signal g88_b6_n_0 : STD_LOGIC;
  signal g88_b7_n_0 : STD_LOGIC;
  signal g88_b8_n_0 : STD_LOGIC;
  signal g88_b9_n_0 : STD_LOGIC;
  signal g89_b0_n_0 : STD_LOGIC;
  signal g89_b10_n_0 : STD_LOGIC;
  signal g89_b11_n_0 : STD_LOGIC;
  signal g89_b1_n_0 : STD_LOGIC;
  signal g89_b2_n_0 : STD_LOGIC;
  signal g89_b3_n_0 : STD_LOGIC;
  signal g89_b4_n_0 : STD_LOGIC;
  signal g89_b5_n_0 : STD_LOGIC;
  signal g89_b6_n_0 : STD_LOGIC;
  signal g89_b7_n_0 : STD_LOGIC;
  signal g89_b8_n_0 : STD_LOGIC;
  signal g89_b9_n_0 : STD_LOGIC;
  signal g8_b0_n_0 : STD_LOGIC;
  signal g8_b10_n_0 : STD_LOGIC;
  signal g8_b11_n_0 : STD_LOGIC;
  signal g8_b1_n_0 : STD_LOGIC;
  signal g8_b2_n_0 : STD_LOGIC;
  signal g8_b3_n_0 : STD_LOGIC;
  signal g8_b4_n_0 : STD_LOGIC;
  signal g8_b5_n_0 : STD_LOGIC;
  signal g8_b6_n_0 : STD_LOGIC;
  signal g8_b7_n_0 : STD_LOGIC;
  signal g8_b8_n_0 : STD_LOGIC;
  signal g8_b9_n_0 : STD_LOGIC;
  signal g90_b0_n_0 : STD_LOGIC;
  signal g90_b1_n_0 : STD_LOGIC;
  signal g90_b2_n_0 : STD_LOGIC;
  signal g90_b3_n_0 : STD_LOGIC;
  signal g90_b4_n_0 : STD_LOGIC;
  signal g90_b5_n_0 : STD_LOGIC;
  signal g91_b0_n_0 : STD_LOGIC;
  signal g91_b10_n_0 : STD_LOGIC;
  signal g91_b11_n_0 : STD_LOGIC;
  signal g91_b1_n_0 : STD_LOGIC;
  signal g91_b2_n_0 : STD_LOGIC;
  signal g91_b3_n_0 : STD_LOGIC;
  signal g91_b4_n_0 : STD_LOGIC;
  signal g91_b5_n_0 : STD_LOGIC;
  signal g91_b6_n_0 : STD_LOGIC;
  signal g91_b7_n_0 : STD_LOGIC;
  signal g91_b8_n_0 : STD_LOGIC;
  signal g91_b9_n_0 : STD_LOGIC;
  signal g92_b0_n_0 : STD_LOGIC;
  signal g92_b1_n_0 : STD_LOGIC;
  signal g92_b2_n_0 : STD_LOGIC;
  signal g92_b3_n_0 : STD_LOGIC;
  signal g92_b4_n_0 : STD_LOGIC;
  signal g92_b5_n_0 : STD_LOGIC;
  signal g93_b0_n_0 : STD_LOGIC;
  signal g93_b10_n_0 : STD_LOGIC;
  signal g93_b11_n_0 : STD_LOGIC;
  signal g93_b1_n_0 : STD_LOGIC;
  signal g93_b2_n_0 : STD_LOGIC;
  signal g93_b3_n_0 : STD_LOGIC;
  signal g93_b4_n_0 : STD_LOGIC;
  signal g93_b5_n_0 : STD_LOGIC;
  signal g93_b6_n_0 : STD_LOGIC;
  signal g93_b7_n_0 : STD_LOGIC;
  signal g93_b8_n_0 : STD_LOGIC;
  signal g93_b9_n_0 : STD_LOGIC;
  signal g94_b0_n_0 : STD_LOGIC;
  signal g94_b10_n_0 : STD_LOGIC;
  signal g94_b11_n_0 : STD_LOGIC;
  signal g94_b1_n_0 : STD_LOGIC;
  signal g94_b2_n_0 : STD_LOGIC;
  signal g94_b3_n_0 : STD_LOGIC;
  signal g94_b4_n_0 : STD_LOGIC;
  signal g94_b5_n_0 : STD_LOGIC;
  signal g94_b6_n_0 : STD_LOGIC;
  signal g94_b7_n_0 : STD_LOGIC;
  signal g94_b8_n_0 : STD_LOGIC;
  signal g94_b9_n_0 : STD_LOGIC;
  signal g95_b0_n_0 : STD_LOGIC;
  signal g95_b1_n_0 : STD_LOGIC;
  signal g95_b2_n_0 : STD_LOGIC;
  signal g95_b3_n_0 : STD_LOGIC;
  signal g95_b4_n_0 : STD_LOGIC;
  signal g95_b5_n_0 : STD_LOGIC;
  signal g96_b0_n_0 : STD_LOGIC;
  signal g96_b10_n_0 : STD_LOGIC;
  signal g96_b11_n_0 : STD_LOGIC;
  signal g96_b1_n_0 : STD_LOGIC;
  signal g96_b2_n_0 : STD_LOGIC;
  signal g96_b3_n_0 : STD_LOGIC;
  signal g96_b4_n_0 : STD_LOGIC;
  signal g96_b5_n_0 : STD_LOGIC;
  signal g96_b6_n_0 : STD_LOGIC;
  signal g96_b7_n_0 : STD_LOGIC;
  signal g96_b8_n_0 : STD_LOGIC;
  signal g96_b9_n_0 : STD_LOGIC;
  signal g97_b0_n_0 : STD_LOGIC;
  signal g97_b1_n_0 : STD_LOGIC;
  signal g97_b2_n_0 : STD_LOGIC;
  signal g97_b3_n_0 : STD_LOGIC;
  signal g97_b4_n_0 : STD_LOGIC;
  signal g97_b5_n_0 : STD_LOGIC;
  signal g98_b0_n_0 : STD_LOGIC;
  signal g98_b10_n_0 : STD_LOGIC;
  signal g98_b11_n_0 : STD_LOGIC;
  signal g98_b1_n_0 : STD_LOGIC;
  signal g98_b2_n_0 : STD_LOGIC;
  signal g98_b3_n_0 : STD_LOGIC;
  signal g98_b4_n_0 : STD_LOGIC;
  signal g98_b5_n_0 : STD_LOGIC;
  signal g98_b6_n_0 : STD_LOGIC;
  signal g98_b7_n_0 : STD_LOGIC;
  signal g98_b8_n_0 : STD_LOGIC;
  signal g98_b9_n_0 : STD_LOGIC;
  signal g99_b0_n_0 : STD_LOGIC;
  signal g99_b10_n_0 : STD_LOGIC;
  signal g99_b11_n_0 : STD_LOGIC;
  signal g99_b1_n_0 : STD_LOGIC;
  signal g99_b2_n_0 : STD_LOGIC;
  signal g99_b3_n_0 : STD_LOGIC;
  signal g99_b4_n_0 : STD_LOGIC;
  signal g99_b5_n_0 : STD_LOGIC;
  signal g99_b6_n_0 : STD_LOGIC;
  signal g99_b7_n_0 : STD_LOGIC;
  signal g99_b8_n_0 : STD_LOGIC;
  signal g99_b9_n_0 : STD_LOGIC;
  signal g9_b0_n_0 : STD_LOGIC;
  signal g9_b10_n_0 : STD_LOGIC;
  signal g9_b11_n_0 : STD_LOGIC;
  signal g9_b1_n_0 : STD_LOGIC;
  signal g9_b2_n_0 : STD_LOGIC;
  signal g9_b3_n_0 : STD_LOGIC;
  signal g9_b4_n_0 : STD_LOGIC;
  signal g9_b5_n_0 : STD_LOGIC;
  signal g9_b6_n_0 : STD_LOGIC;
  signal g9_b7_n_0 : STD_LOGIC;
  signal g9_b8_n_0 : STD_LOGIC;
  signal g9_b9_n_0 : STD_LOGIC;
  signal hann2_i_n_10 : STD_LOGIC;
  signal hann2_i_n_11 : STD_LOGIC;
  signal hann2_i_n_12 : STD_LOGIC;
  signal hann2_i_n_13 : STD_LOGIC;
  signal hann2_i_n_14 : STD_LOGIC;
  signal hann2_i_n_15 : STD_LOGIC;
  signal hann2_i_n_16 : STD_LOGIC;
  signal hann2_i_n_17 : STD_LOGIC;
  signal hann2_i_n_18 : STD_LOGIC;
  signal hann2_i_n_19 : STD_LOGIC;
  signal hann2_i_n_20 : STD_LOGIC;
  signal hann2_i_n_21 : STD_LOGIC;
  signal hann2_i_n_22 : STD_LOGIC;
  signal hann2_i_n_23 : STD_LOGIC;
  signal hann2_i_n_24 : STD_LOGIC;
  signal hann2_i_n_25 : STD_LOGIC;
  signal hann2_i_n_26 : STD_LOGIC;
  signal hann2_i_n_27 : STD_LOGIC;
  signal hann2_i_n_28 : STD_LOGIC;
  signal hann2_i_n_29 : STD_LOGIC;
  signal hann2_i_n_3 : STD_LOGIC;
  signal hann2_i_n_30 : STD_LOGIC;
  signal hann2_i_n_31 : STD_LOGIC;
  signal hann2_i_n_32 : STD_LOGIC;
  signal hann2_i_n_33 : STD_LOGIC;
  signal hann2_i_n_34 : STD_LOGIC;
  signal hann2_i_n_35 : STD_LOGIC;
  signal hann2_i_n_36 : STD_LOGIC;
  signal hann2_i_n_37 : STD_LOGIC;
  signal hann2_i_n_38 : STD_LOGIC;
  signal hann2_i_n_39 : STD_LOGIC;
  signal hann2_i_n_4 : STD_LOGIC;
  signal hann2_i_n_40 : STD_LOGIC;
  signal hann2_i_n_41 : STD_LOGIC;
  signal hann2_i_n_42 : STD_LOGIC;
  signal hann2_i_n_43 : STD_LOGIC;
  signal hann2_i_n_44 : STD_LOGIC;
  signal hann2_i_n_45 : STD_LOGIC;
  signal hann2_i_n_46 : STD_LOGIC;
  signal hann2_i_n_47 : STD_LOGIC;
  signal hann2_i_n_48 : STD_LOGIC;
  signal hann2_i_n_49 : STD_LOGIC;
  signal hann2_i_n_5 : STD_LOGIC;
  signal hann2_i_n_50 : STD_LOGIC;
  signal hann2_i_n_51 : STD_LOGIC;
  signal hann2_i_n_52 : STD_LOGIC;
  signal hann2_i_n_53 : STD_LOGIC;
  signal hann2_i_n_54 : STD_LOGIC;
  signal hann2_i_n_55 : STD_LOGIC;
  signal hann2_i_n_56 : STD_LOGIC;
  signal hann2_i_n_57 : STD_LOGIC;
  signal hann2_i_n_58 : STD_LOGIC;
  signal hann2_i_n_59 : STD_LOGIC;
  signal hann2_i_n_6 : STD_LOGIC;
  signal hann2_i_n_60 : STD_LOGIC;
  signal hann2_i_n_61 : STD_LOGIC;
  signal hann2_i_n_62 : STD_LOGIC;
  signal hann2_i_n_63 : STD_LOGIC;
  signal hann2_i_n_64 : STD_LOGIC;
  signal hann2_i_n_65 : STD_LOGIC;
  signal hann2_i_n_66 : STD_LOGIC;
  signal hann2_i_n_67 : STD_LOGIC;
  signal hann2_i_n_68 : STD_LOGIC;
  signal hann2_i_n_69 : STD_LOGIC;
  signal hann2_i_n_7 : STD_LOGIC;
  signal hann2_i_n_70 : STD_LOGIC;
  signal hann2_i_n_71 : STD_LOGIC;
  signal hann2_i_n_72 : STD_LOGIC;
  signal hann2_i_n_73 : STD_LOGIC;
  signal hann2_i_n_74 : STD_LOGIC;
  signal hann2_i_n_8 : STD_LOGIC;
  signal hann2_i_n_9 : STD_LOGIC;
  signal hann_i_n_10 : STD_LOGIC;
  signal hann_i_n_11 : STD_LOGIC;
  signal hann_i_n_12 : STD_LOGIC;
  signal hann_i_n_13 : STD_LOGIC;
  signal hann_i_n_14 : STD_LOGIC;
  signal hann_i_n_15 : STD_LOGIC;
  signal hann_i_n_16 : STD_LOGIC;
  signal hann_i_n_17 : STD_LOGIC;
  signal hann_i_n_18 : STD_LOGIC;
  signal hann_i_n_19 : STD_LOGIC;
  signal hann_i_n_20 : STD_LOGIC;
  signal hann_i_n_21 : STD_LOGIC;
  signal hann_i_n_22 : STD_LOGIC;
  signal hann_i_n_23 : STD_LOGIC;
  signal hann_i_n_24 : STD_LOGIC;
  signal hann_i_n_25 : STD_LOGIC;
  signal hann_i_n_26 : STD_LOGIC;
  signal hann_i_n_27 : STD_LOGIC;
  signal hann_i_n_28 : STD_LOGIC;
  signal hann_i_n_29 : STD_LOGIC;
  signal hann_i_n_3 : STD_LOGIC;
  signal hann_i_n_30 : STD_LOGIC;
  signal hann_i_n_31 : STD_LOGIC;
  signal hann_i_n_33 : STD_LOGIC;
  signal hann_i_n_34 : STD_LOGIC;
  signal hann_i_n_35 : STD_LOGIC;
  signal hann_i_n_36 : STD_LOGIC;
  signal hann_i_n_37 : STD_LOGIC;
  signal hann_i_n_38 : STD_LOGIC;
  signal hann_i_n_39 : STD_LOGIC;
  signal hann_i_n_4 : STD_LOGIC;
  signal hann_i_n_40 : STD_LOGIC;
  signal hann_i_n_41 : STD_LOGIC;
  signal hann_i_n_42 : STD_LOGIC;
  signal hann_i_n_43 : STD_LOGIC;
  signal hann_i_n_44 : STD_LOGIC;
  signal hann_i_n_45 : STD_LOGIC;
  signal hann_i_n_46 : STD_LOGIC;
  signal hann_i_n_47 : STD_LOGIC;
  signal hann_i_n_48 : STD_LOGIC;
  signal hann_i_n_49 : STD_LOGIC;
  signal hann_i_n_5 : STD_LOGIC;
  signal hann_i_n_50 : STD_LOGIC;
  signal hann_i_n_51 : STD_LOGIC;
  signal hann_i_n_52 : STD_LOGIC;
  signal hann_i_n_53 : STD_LOGIC;
  signal hann_i_n_54 : STD_LOGIC;
  signal hann_i_n_55 : STD_LOGIC;
  signal hann_i_n_56 : STD_LOGIC;
  signal hann_i_n_57 : STD_LOGIC;
  signal hann_i_n_58 : STD_LOGIC;
  signal hann_i_n_59 : STD_LOGIC;
  signal hann_i_n_6 : STD_LOGIC;
  signal hann_i_n_7 : STD_LOGIC;
  signal hann_i_n_8 : STD_LOGIC;
  signal hann_i_n_9 : STD_LOGIC;
  signal index : STD_LOGIC_VECTOR ( 6 to 6 );
  signal index_reg : STD_LOGIC_VECTOR ( 6 to 6 );
  signal index_reg_0 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out__0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \p_0_out_inferred__0/product_raw0_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/product_raw0_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/product_raw0_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/product_raw0_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/product_raw0_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/product_raw0_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/product_raw0_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/product_raw0_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/product_raw0_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/product_raw0_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/product_raw0_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/product_raw0_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/product_raw0_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/product_raw0_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/product_raw0__0_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/product_raw0__0_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/product_raw0__0_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/product_raw0__0_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/product_raw0__0_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/product_raw0__0_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/product_raw0__0_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/product_raw0__0_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/product_raw0__0_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/product_raw0__0_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/product_raw0__0_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/product_raw0__0_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/product_raw0__0_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/product_raw0__0_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/product_raw0__0_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/product_raw0__0_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/product_raw0__0_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/product_raw0__0_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/product_raw0__0_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/product_raw0__0_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/product_raw0__0_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/product_raw0__0_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/product_raw0__0_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/product_raw0__0_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/product_raw0__0_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/product_raw0__0_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/product_raw0__0_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/product_raw0__0_i_42_n_0\ : STD_LOGIC;
  signal \product_raw0__0_n_100\ : STD_LOGIC;
  signal \product_raw0__0_n_101\ : STD_LOGIC;
  signal \product_raw0__0_n_102\ : STD_LOGIC;
  signal \product_raw0__0_n_103\ : STD_LOGIC;
  signal \product_raw0__0_n_104\ : STD_LOGIC;
  signal \product_raw0__0_n_105\ : STD_LOGIC;
  signal \product_raw0__0_n_78\ : STD_LOGIC;
  signal \product_raw0__0_n_79\ : STD_LOGIC;
  signal \product_raw0__0_n_80\ : STD_LOGIC;
  signal \product_raw0__0_n_81\ : STD_LOGIC;
  signal \product_raw0__0_n_82\ : STD_LOGIC;
  signal \product_raw0__0_n_83\ : STD_LOGIC;
  signal \product_raw0__0_n_84\ : STD_LOGIC;
  signal \product_raw0__0_n_85\ : STD_LOGIC;
  signal \product_raw0__0_n_86\ : STD_LOGIC;
  signal \product_raw0__0_n_87\ : STD_LOGIC;
  signal \product_raw0__0_n_88\ : STD_LOGIC;
  signal \product_raw0__0_n_89\ : STD_LOGIC;
  signal \product_raw0__0_n_90\ : STD_LOGIC;
  signal \product_raw0__0_n_91\ : STD_LOGIC;
  signal \product_raw0__0_n_92\ : STD_LOGIC;
  signal \product_raw0__0_n_93\ : STD_LOGIC;
  signal \product_raw0__0_n_94\ : STD_LOGIC;
  signal \product_raw0__0_n_95\ : STD_LOGIC;
  signal \product_raw0__0_n_96\ : STD_LOGIC;
  signal \product_raw0__0_n_97\ : STD_LOGIC;
  signal \product_raw0__0_n_98\ : STD_LOGIC;
  signal \product_raw0__0_n_99\ : STD_LOGIC;
  signal product_raw0_n_100 : STD_LOGIC;
  signal product_raw0_n_101 : STD_LOGIC;
  signal product_raw0_n_102 : STD_LOGIC;
  signal product_raw0_n_103 : STD_LOGIC;
  signal product_raw0_n_104 : STD_LOGIC;
  signal product_raw0_n_105 : STD_LOGIC;
  signal product_raw0_n_78 : STD_LOGIC;
  signal product_raw0_n_79 : STD_LOGIC;
  signal product_raw0_n_80 : STD_LOGIC;
  signal product_raw0_n_81 : STD_LOGIC;
  signal product_raw0_n_82 : STD_LOGIC;
  signal product_raw0_n_83 : STD_LOGIC;
  signal product_raw0_n_84 : STD_LOGIC;
  signal product_raw0_n_85 : STD_LOGIC;
  signal product_raw0_n_86 : STD_LOGIC;
  signal product_raw0_n_87 : STD_LOGIC;
  signal product_raw0_n_88 : STD_LOGIC;
  signal product_raw0_n_89 : STD_LOGIC;
  signal product_raw0_n_90 : STD_LOGIC;
  signal product_raw0_n_91 : STD_LOGIC;
  signal product_raw0_n_92 : STD_LOGIC;
  signal product_raw0_n_93 : STD_LOGIC;
  signal product_raw0_n_94 : STD_LOGIC;
  signal product_raw0_n_95 : STD_LOGIC;
  signal product_raw0_n_96 : STD_LOGIC;
  signal product_raw0_n_97 : STD_LOGIC;
  signal product_raw0_n_98 : STD_LOGIC;
  signal product_raw0_n_99 : STD_LOGIC;
  signal \sample_counter2[7]_i_1_n_0\ : STD_LOGIC;
  signal \sample_counter2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sample_counter2_reg__0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \sample_counter2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sample_counter2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sample_counter2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sample_counter2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sample_counter2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sample_counter2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sample_counter2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sample_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \sample_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \sample_counter_reg__0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \sample_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \sample_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \sample_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \sample_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \sample_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \sample_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \sample_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal sample_index : STD_LOGIC;
  signal \sample_index[0]_i_2_n_0\ : STD_LOGIC;
  signal sample_index_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sample_index_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \sample_index_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \sample_index_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sample_index_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sample_index_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \sample_index_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \sample_index_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \sample_index_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sample_index_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sample_index_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sample_index_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sample_index_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sample_index_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sample_index_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sample_index_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sample_index_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sample_index_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sample_index_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sample_index_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sample_index_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sample_index_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sample_index_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sample_index_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sample_index_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__0_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__10_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__11_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__12_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__13_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__14_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__15_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__16_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__1_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__2_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__3_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__4_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__5_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__6_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__7_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__8_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep__9_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[0]_rep_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[12]_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[12]_i_1_n_1\ : STD_LOGIC;
  signal \sample_index_reg_rep[12]_i_1_n_2\ : STD_LOGIC;
  signal \sample_index_reg_rep[12]_i_1_n_3\ : STD_LOGIC;
  signal \sample_index_reg_rep[12]_i_1_n_4\ : STD_LOGIC;
  signal \sample_index_reg_rep[12]_i_1_n_5\ : STD_LOGIC;
  signal \sample_index_reg_rep[12]_i_1_n_6\ : STD_LOGIC;
  signal \sample_index_reg_rep[12]_i_1_n_7\ : STD_LOGIC;
  signal \sample_index_reg_rep[13]_i_1_n_7\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__0_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__10_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__11_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__12_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__13_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__14_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__15_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__16_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__17_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__1_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__2_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__3_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__4_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__5_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__6_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__7_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__8_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep__9_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[1]_rep_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__0_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__10_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__11_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__12_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__13_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__14_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__15_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__16_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__17_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__1_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__2_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__3_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__4_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__5_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__6_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__7_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__8_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep__9_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[2]_rep_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__0_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__10_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__11_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__12_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__13_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__14_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__15_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__16_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__17_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__18_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__1_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__2_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__3_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__4_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__5_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__6_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__7_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__8_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep__9_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[3]_rep_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_i_1_n_1\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_i_1_n_2\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_i_1_n_3\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_i_1_n_4\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_i_1_n_5\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_i_1_n_6\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_i_1_n_7\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__0_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__10_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__11_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__12_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__13_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__14_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__15_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__16_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__17_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__18_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__1_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__2_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__3_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__4_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__5_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__6_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__7_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__8_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep__9_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[4]_rep_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__0_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__10_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__11_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__12_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__13_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__14_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__15_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__16_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__17_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__18_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__1_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__2_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__3_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__4_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__5_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__6_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__7_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__8_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep__9_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[5]_rep_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[6]_rep__0_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[6]_rep__10_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[6]_rep__1_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[6]_rep__2_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[6]_rep__3_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[6]_rep__4_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[6]_rep__5_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[6]_rep__6_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[6]_rep__7_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[6]_rep__8_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[6]_rep__9_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[6]_rep_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[7]_rep__0_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[7]_rep_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[8]_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep[8]_i_1_n_1\ : STD_LOGIC;
  signal \sample_index_reg_rep[8]_i_1_n_2\ : STD_LOGIC;
  signal \sample_index_reg_rep[8]_i_1_n_3\ : STD_LOGIC;
  signal \sample_index_reg_rep[8]_i_1_n_4\ : STD_LOGIC;
  signal \sample_index_reg_rep[8]_i_1_n_5\ : STD_LOGIC;
  signal \sample_index_reg_rep[8]_i_1_n_6\ : STD_LOGIC;
  signal \sample_index_reg_rep[8]_i_1_n_7\ : STD_LOGIC;
  signal \sample_index_reg_rep[8]_rep_n_0\ : STD_LOGIC;
  signal \sample_index_reg_rep_n_0_[0]\ : STD_LOGIC;
  signal \sample_index_reg_rep_n_0_[10]\ : STD_LOGIC;
  signal \sample_index_reg_rep_n_0_[11]\ : STD_LOGIC;
  signal \sample_index_reg_rep_n_0_[12]\ : STD_LOGIC;
  signal \sample_index_reg_rep_n_0_[13]\ : STD_LOGIC;
  signal \sample_index_reg_rep_n_0_[1]\ : STD_LOGIC;
  signal \sample_index_reg_rep_n_0_[2]\ : STD_LOGIC;
  signal \sample_index_reg_rep_n_0_[3]\ : STD_LOGIC;
  signal \sample_index_reg_rep_n_0_[4]\ : STD_LOGIC;
  signal \sample_index_reg_rep_n_0_[5]\ : STD_LOGIC;
  signal \sample_index_reg_rep_n_0_[6]\ : STD_LOGIC;
  signal \sample_index_reg_rep_n_0_[7]\ : STD_LOGIC;
  signal \sample_index_reg_rep_n_0_[8]\ : STD_LOGIC;
  signal \sample_index_reg_rep_n_0_[9]\ : STD_LOGIC;
  signal \sample_index_rep[0]_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__10_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__11_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__12_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__13_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__14_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__15_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__16_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__2_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__3_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__4_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__5_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__6_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__7_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__8_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep__9_i_1_n_0\ : STD_LOGIC;
  signal \sample_index_rep[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \^vld_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal vld_w : STD_LOGIC;
  signal vld_w_i_2_n_0 : STD_LOGIC;
  signal vld_w_i_3_n_0 : STD_LOGIC;
  signal \NLW_cycle_index_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycle_index_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_product_raw0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_raw0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_raw0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_raw0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_raw0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_raw0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_raw0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_raw0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_raw0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_raw0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_product_raw0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_product_raw0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product_raw0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product_raw0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product_raw0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product_raw0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product_raw0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product_raw0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_product_raw0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_product_raw0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_product_raw0__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal \NLW_product_raw0__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_sample_index_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sample_index_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sample_index_reg_rep[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_index_reg_rep[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \audio_by1[0]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \audio_by1[10]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \audio_by1[11]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \audio_by1[1]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \audio_by1[2]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \audio_by1[3]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \audio_by1[4]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \audio_by1[5]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \audio_by1[6]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \audio_by1[7]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \audio_by1[8]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \audio_by1[9]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \audio_by2[0]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \audio_by2[10]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \audio_by2[11]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \audio_by2[1]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \audio_by2[2]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \audio_by2[3]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \audio_by2[4]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \audio_by2[5]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \audio_by2[6]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \audio_by2[7]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \audio_by2[8]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \audio_by2[9]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \audio_w[10]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \audio_w[9]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cycle_index[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \cycle_index[10]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \cycle_index[11]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cycle_index[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \cycle_index[3]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \cycle_index[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \cycle_index[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cycle_index[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cycle_index[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cycle_index[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \cycle_index[9]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of g102_b10 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of g102_b11 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of g102_b8 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of g102_b9 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of g104_b11 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of g105_b10 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of g105_b11 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of g111_b10 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of g111_b11 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of g117_b10 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of g117_b11 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of g117_b9 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of g140_b10 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of g140_b11 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of g140_b8 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of g140_b9 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of g149_b10 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of g149_b11 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of g149_b8 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of g149_b9 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of g156_b10 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of g156_b11 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of g156_b8 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of g156_b9 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of g166_b10 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of g166_b11 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of g166_b8 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of g166_b9 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of g168_b10 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of g168_b11 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of g168_b8 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of g168_b9 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of g172_b10 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of g172_b11 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of g172_b8 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of g172_b9 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of g173_b10 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of g173_b11 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of g173_b8 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of g173_b9 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of g178_b6 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of g179_b10 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of g179_b11 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of g179_b7 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of g179_b8 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of g179_b9 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of g182_b10 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of g182_b11 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of g182_b6 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of g182_b7 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of g182_b8 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of g182_b9 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of g189_b10 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of g189_b11 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of g189_b7 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of g189_b8 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of g189_b9 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of g196_b11 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of g196_b7 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of g196_b9 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of g3_b10 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of g3_b11 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of g3_b4 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of g3_b8 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of g3_b9 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of g41_b10 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of g41_b11 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of g42_b9 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of g45_b10 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of g45_b11 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of g45_b9 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of g46_b10 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of g46_b11 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of g6_b4 : label is "soft_lutpair32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of product_raw0 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \product_raw0__0\ : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sample_counter2[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sample_counter2[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sample_counter2[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sample_counter2[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sample_counter2[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sample_counter2[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sample_counter2[7]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sample_counter2[7]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sample_counter[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sample_counter[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sample_counter[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sample_counter[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sample_counter[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sample_counter[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sample_counter[7]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sample_counter[7]_i_3\ : label is "soft_lutpair49";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \sample_index_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg[9]\ : label is "no";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__0\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__0\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__1\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__1\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__10\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__10\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__11\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__11\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__12\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__12\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__13\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__13\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__14\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__14\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__15\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__15\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__16\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__16\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__2\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__2\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__3\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__3\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__4\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__4\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__5\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__5\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__6\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__6\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__7\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__7\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__8\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__8\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[0]_rep__9\ : label is "sample_index_reg_rep[0]";
  attribute equivalent_register_removal of \sample_index_reg_rep[0]_rep__9\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg_rep[10]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg_rep[11]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg_rep[12]\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg_rep[13]\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__0\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__0\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__1\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__1\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__10\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__10\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__11\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__11\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__12\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__12\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__13\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__13\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__14\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__14\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__15\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__15\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__16\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__16\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__17\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__17\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__2\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__2\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__3\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__3\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__4\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__4\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__5\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__5\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__6\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__6\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__7\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__7\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__8\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__8\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[1]_rep__9\ : label is "sample_index_reg_rep[1]";
  attribute equivalent_register_removal of \sample_index_reg_rep[1]_rep__9\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__0\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__0\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__1\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__1\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__10\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__10\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__11\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__11\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__12\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__12\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__13\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__13\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__14\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__14\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__15\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__15\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__16\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__16\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__17\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__17\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__2\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__2\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__3\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__3\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__4\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__4\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__5\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__5\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__6\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__6\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__7\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__7\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__8\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__8\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[2]_rep__9\ : label is "sample_index_reg_rep[2]";
  attribute equivalent_register_removal of \sample_index_reg_rep[2]_rep__9\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__0\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__0\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__1\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__1\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__10\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__10\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__11\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__11\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__12\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__12\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__13\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__13\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__14\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__14\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__15\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__15\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__16\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__16\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__17\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__17\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__18\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__18\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__2\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__2\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__3\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__3\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__4\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__4\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__5\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__5\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__6\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__6\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__7\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__7\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__8\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__8\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[3]_rep__9\ : label is "sample_index_reg_rep[3]";
  attribute equivalent_register_removal of \sample_index_reg_rep[3]_rep__9\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__0\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__0\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__1\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__1\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__10\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__10\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__11\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__11\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__12\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__12\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__13\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__13\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__14\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__14\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__15\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__15\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__16\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__16\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__17\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__17\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__18\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__18\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__2\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__2\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__3\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__3\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__4\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__4\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__5\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__5\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__6\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__6\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__7\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__7\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__8\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__8\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[4]_rep__9\ : label is "sample_index_reg_rep[4]";
  attribute equivalent_register_removal of \sample_index_reg_rep[4]_rep__9\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__0\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__0\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__1\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__1\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__10\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__10\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__11\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__11\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__12\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__12\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__13\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__13\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__14\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__14\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__15\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__15\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__16\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__16\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__17\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__17\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__18\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__18\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__2\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__2\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__3\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__3\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__4\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__4\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__5\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__5\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__6\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__6\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__7\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__7\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__8\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__8\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[5]_rep__9\ : label is "sample_index_reg_rep[5]";
  attribute equivalent_register_removal of \sample_index_reg_rep[5]_rep__9\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[6]\ : label is "sample_index_reg_rep[6]";
  attribute equivalent_register_removal of \sample_index_reg_rep[6]\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[6]_rep\ : label is "sample_index_reg_rep[6]";
  attribute equivalent_register_removal of \sample_index_reg_rep[6]_rep\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[6]_rep__0\ : label is "sample_index_reg_rep[6]";
  attribute equivalent_register_removal of \sample_index_reg_rep[6]_rep__0\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[6]_rep__1\ : label is "sample_index_reg_rep[6]";
  attribute equivalent_register_removal of \sample_index_reg_rep[6]_rep__1\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[6]_rep__10\ : label is "sample_index_reg_rep[6]";
  attribute equivalent_register_removal of \sample_index_reg_rep[6]_rep__10\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[6]_rep__2\ : label is "sample_index_reg_rep[6]";
  attribute equivalent_register_removal of \sample_index_reg_rep[6]_rep__2\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[6]_rep__3\ : label is "sample_index_reg_rep[6]";
  attribute equivalent_register_removal of \sample_index_reg_rep[6]_rep__3\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[6]_rep__4\ : label is "sample_index_reg_rep[6]";
  attribute equivalent_register_removal of \sample_index_reg_rep[6]_rep__4\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[6]_rep__5\ : label is "sample_index_reg_rep[6]";
  attribute equivalent_register_removal of \sample_index_reg_rep[6]_rep__5\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[6]_rep__6\ : label is "sample_index_reg_rep[6]";
  attribute equivalent_register_removal of \sample_index_reg_rep[6]_rep__6\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[6]_rep__7\ : label is "sample_index_reg_rep[6]";
  attribute equivalent_register_removal of \sample_index_reg_rep[6]_rep__7\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[6]_rep__8\ : label is "sample_index_reg_rep[6]";
  attribute equivalent_register_removal of \sample_index_reg_rep[6]_rep__8\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[6]_rep__9\ : label is "sample_index_reg_rep[6]";
  attribute equivalent_register_removal of \sample_index_reg_rep[6]_rep__9\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[7]\ : label is "sample_index_reg_rep[7]";
  attribute equivalent_register_removal of \sample_index_reg_rep[7]\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[7]_rep\ : label is "sample_index_reg_rep[7]";
  attribute equivalent_register_removal of \sample_index_reg_rep[7]_rep\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[7]_rep__0\ : label is "sample_index_reg_rep[7]";
  attribute equivalent_register_removal of \sample_index_reg_rep[7]_rep__0\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[8]\ : label is "sample_index_reg_rep[8]";
  attribute equivalent_register_removal of \sample_index_reg_rep[8]\ : label is "no";
  attribute ORIG_CELL_NAME of \sample_index_reg_rep[8]_rep\ : label is "sample_index_reg_rep[8]";
  attribute equivalent_register_removal of \sample_index_reg_rep[8]_rep\ : label is "no";
  attribute equivalent_register_removal of \sample_index_reg_rep[9]\ : label is "no";
  attribute SOFT_HLUTNM of vld_w_i_3 : label is "soft_lutpair48";
begin
  E(0) <= \^e\(0);
  vld_0(0) <= \^vld_0\(0);
\audio_by1[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => product_raw0_n_90,
      I1 => \m_axis_data_tdata[15]\,
      O => m_axis_data_tdata(0)
    );
\audio_by1[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => product_raw0_n_80,
      I1 => \m_axis_data_tdata[15]\,
      O => m_axis_data_tdata(10)
    );
\audio_by1[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => product_raw0_n_79,
      I1 => \m_axis_data_tdata[15]\,
      O => m_axis_data_tdata(11)
    );
\audio_by1[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => product_raw0_n_89,
      I1 => \m_axis_data_tdata[15]\,
      O => m_axis_data_tdata(1)
    );
\audio_by1[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => product_raw0_n_88,
      I1 => \m_axis_data_tdata[15]\,
      O => m_axis_data_tdata(2)
    );
\audio_by1[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => product_raw0_n_87,
      I1 => \m_axis_data_tdata[15]\,
      O => m_axis_data_tdata(3)
    );
\audio_by1[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => product_raw0_n_86,
      I1 => \m_axis_data_tdata[15]\,
      O => m_axis_data_tdata(4)
    );
\audio_by1[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => product_raw0_n_85,
      I1 => \m_axis_data_tdata[15]\,
      O => m_axis_data_tdata(5)
    );
\audio_by1[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => product_raw0_n_84,
      I1 => \m_axis_data_tdata[15]\,
      O => m_axis_data_tdata(6)
    );
\audio_by1[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => product_raw0_n_83,
      I1 => \m_axis_data_tdata[15]\,
      O => m_axis_data_tdata(7)
    );
\audio_by1[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => product_raw0_n_82,
      I1 => \m_axis_data_tdata[15]\,
      O => m_axis_data_tdata(8)
    );
\audio_by1[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => product_raw0_n_81,
      I1 => \m_axis_data_tdata[15]\,
      O => m_axis_data_tdata(9)
    );
\audio_by2[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product_raw0__0_n_90\,
      I1 => \m_axis_data_tdata_2[15]\,
      O => m_axis_data_tdata_2(0)
    );
\audio_by2[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product_raw0__0_n_80\,
      I1 => \m_axis_data_tdata_2[15]\,
      O => m_axis_data_tdata_2(10)
    );
\audio_by2[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product_raw0__0_n_79\,
      I1 => \m_axis_data_tdata_2[15]\,
      O => m_axis_data_tdata_2(11)
    );
\audio_by2[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product_raw0__0_n_89\,
      I1 => \m_axis_data_tdata_2[15]\,
      O => m_axis_data_tdata_2(1)
    );
\audio_by2[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product_raw0__0_n_88\,
      I1 => \m_axis_data_tdata_2[15]\,
      O => m_axis_data_tdata_2(2)
    );
\audio_by2[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product_raw0__0_n_87\,
      I1 => \m_axis_data_tdata_2[15]\,
      O => m_axis_data_tdata_2(3)
    );
\audio_by2[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product_raw0__0_n_86\,
      I1 => \m_axis_data_tdata_2[15]\,
      O => m_axis_data_tdata_2(4)
    );
\audio_by2[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product_raw0__0_n_85\,
      I1 => \m_axis_data_tdata_2[15]\,
      O => m_axis_data_tdata_2(5)
    );
\audio_by2[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product_raw0__0_n_84\,
      I1 => \m_axis_data_tdata_2[15]\,
      O => m_axis_data_tdata_2(6)
    );
\audio_by2[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product_raw0__0_n_83\,
      I1 => \m_axis_data_tdata_2[15]\,
      O => m_axis_data_tdata_2(7)
    );
\audio_by2[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product_raw0__0_n_82\,
      I1 => \m_axis_data_tdata_2[15]\,
      O => m_axis_data_tdata_2(8)
    );
\audio_by2[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product_raw0__0_n_81\,
      I1 => \m_axis_data_tdata_2[15]\,
      O => m_axis_data_tdata_2(9)
    );
\audio_w[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_4_n_0\,
      I1 => \audio_w_reg[0]_i_5_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[0]_i_6_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w_reg[0]_i_7_n_0\,
      O => \audio_w[0]_i_2_n_0\
    );
\audio_w[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_50_n_0\,
      I1 => \audio_w_reg[0]_i_51_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_52_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_53_n_0\,
      O => \audio_w[0]_i_24_n_0\
    );
\audio_w[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_54_n_0\,
      I1 => \audio_w_reg[0]_i_55_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_56_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_57_n_0\,
      O => \audio_w[0]_i_25_n_0\
    );
\audio_w[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_58_n_0\,
      I1 => \audio_w_reg[0]_i_59_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_60_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_61_n_0\,
      O => \audio_w[0]_i_26_n_0\
    );
\audio_w[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_62_n_0\,
      I1 => \audio_w_reg[0]_i_63_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_64_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_65_n_0\,
      O => \audio_w[0]_i_27_n_0\
    );
\audio_w[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_66_n_0\,
      I1 => \audio_w_reg[0]_i_67_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_68_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_69_n_0\,
      O => \audio_w[0]_i_28_n_0\
    );
\audio_w[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_70_n_0\,
      I1 => \audio_w_reg[0]_i_71_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_72_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_73_n_0\,
      O => \audio_w[0]_i_29_n_0\
    );
\audio_w[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[10]\,
      I1 => \audio_w[0]_i_8_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[0]_i_9_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w_reg[0]_i_10_n_0\,
      O => \audio_w[0]_i_3_n_0\
    );
\audio_w[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_74_n_0\,
      I1 => \audio_w_reg[0]_i_75_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_76_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_77_n_0\,
      O => \audio_w[0]_i_30_n_0\
    );
\audio_w[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_78_n_0\,
      I1 => \audio_w_reg[0]_i_79_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_80_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_81_n_0\,
      O => \audio_w[0]_i_31_n_0\
    );
\audio_w[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_82_n_0\,
      I1 => \audio_w_reg[0]_i_83_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_84_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_85_n_0\,
      O => \audio_w[0]_i_32_n_0\
    );
\audio_w[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_86_n_0\,
      I1 => \audio_w_reg[0]_i_87_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_88_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_89_n_0\,
      O => \audio_w[0]_i_33_n_0\
    );
\audio_w[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_90_n_0\,
      I1 => \audio_w_reg[0]_i_91_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_92_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_93_n_0\,
      O => \audio_w[0]_i_34_n_0\
    );
\audio_w[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_94_n_0\,
      I1 => \audio_w_reg[0]_i_95_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_96_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_97_n_0\,
      O => \audio_w[0]_i_35_n_0\
    );
\audio_w[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_98_n_0\,
      I1 => \audio_w_reg[0]_i_99_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_100_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_101_n_0\,
      O => \audio_w[0]_i_36_n_0\
    );
\audio_w[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_102_n_0\,
      I1 => \audio_w_reg[0]_i_103_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_104_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_105_n_0\,
      O => \audio_w[0]_i_37_n_0\
    );
\audio_w[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_106_n_0\,
      I1 => \audio_w_reg[0]_i_107_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_108_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_109_n_0\,
      O => \audio_w[0]_i_38_n_0\
    );
\audio_w[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_110_n_0\,
      I1 => \audio_w_reg[0]_i_111_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_112_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_113_n_0\,
      O => \audio_w[0]_i_39_n_0\
    );
\audio_w[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_114_n_0\,
      I1 => \audio_w_reg[0]_i_115_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_116_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_117_n_0\,
      O => \audio_w[0]_i_42_n_0\
    );
\audio_w[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_118_n_0\,
      I1 => \audio_w_reg[0]_i_119_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_120_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_121_n_0\,
      O => \audio_w[0]_i_43_n_0\
    );
\audio_w[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_122_n_0\,
      I1 => \audio_w_reg[0]_i_123_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_124_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_125_n_0\,
      O => \audio_w[0]_i_44_n_0\
    );
\audio_w[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_126_n_0\,
      I1 => \audio_w_reg[0]_i_127_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_128_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_129_n_0\,
      O => \audio_w[0]_i_45_n_0\
    );
\audio_w[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_130_n_0\,
      I1 => \audio_w_reg[0]_i_131_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_132_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_133_n_0\,
      O => \audio_w[0]_i_46_n_0\
    );
\audio_w[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_134_n_0\,
      I1 => \audio_w_reg[0]_i_135_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_136_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_137_n_0\,
      O => \audio_w[0]_i_47_n_0\
    );
\audio_w[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_138_n_0\,
      I1 => \audio_w_reg[0]_i_139_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_140_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_141_n_0\,
      O => \audio_w[0]_i_48_n_0\
    );
\audio_w[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[0]_i_142_n_0\,
      I1 => \audio_w_reg[0]_i_143_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[0]_i_144_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[0]_i_145_n_0\,
      O => \audio_w[0]_i_49_n_0\
    );
\audio_w[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \audio_w_reg[0]_i_19_n_0\,
      I1 => \sample_index_reg_rep[8]_rep_n_0\,
      I2 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I3 => g196_b0_n_0,
      I4 => \sample_index_reg_rep[6]_rep__6_n_0\,
      I5 => \sample_index_reg_rep_n_0_[9]\,
      O => \audio_w[0]_i_8_n_0\
    );
\audio_w[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[10]_i_2_n_0\,
      I1 => \audio_w_reg[10]_i_3_n_0\,
      I2 => \sample_index_reg_rep_n_0_[13]\,
      I3 => \audio_w_reg[10]_i_4_n_0\,
      I4 => \sample_index_reg_rep_n_0_[12]\,
      I5 => \audio_w_reg[10]_i_5_n_0\,
      O => \audio_w[10]_i_1_n_0\
    );
\audio_w[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[10]_i_27_n_0\,
      I1 => \audio_w_reg[10]_i_28_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w_reg[10]_i_29_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[10]_i_30_n_0\,
      O => \audio_w[10]_i_10_n_0\
    );
\audio_w[10]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCBB"
    )
        port map (
      I0 => g46_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g45_b10_n_0,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      O => \audio_w[10]_i_100_n_0\
    );
\audio_w[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[10]_i_31_n_0\,
      I1 => \audio_w[10]_i_32_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[10]_i_33_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[10]_i_34_n_0\,
      O => \audio_w[10]_i_11_n_0\
    );
\audio_w[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[10]_i_35_n_0\,
      I1 => \audio_w_reg[10]_i_36_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w_reg[10]_i_37_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[10]_i_38_n_0\,
      O => \audio_w[10]_i_12_n_0\
    );
\audio_w[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[10]_i_45_n_0\,
      I1 => \audio_w_reg[10]_i_46_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[10]_i_47_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[10]_i_48_n_0\,
      O => \audio_w[10]_i_18_n_0\
    );
\audio_w[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[10]\,
      I1 => \audio_w[10]_i_6_n_0\,
      I2 => \sample_index_reg_rep_n_0_[9]\,
      I3 => \sample_index_reg_rep_n_0_[11]\,
      O => \audio_w[10]_i_2_n_0\
    );
\audio_w[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[10]_i_61_n_0\,
      I1 => \audio_w_reg[10]_i_62_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[10]_i_63_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[10]_i_64_n_0\,
      O => \audio_w[10]_i_25_n_0\
    );
\audio_w[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[10]_i_65_n_0\,
      I1 => \audio_w_reg[10]_i_66_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[10]_i_67_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[10]_i_68_n_0\,
      O => \audio_w[10]_i_26_n_0\
    );
\audio_w[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[10]_i_69_n_0\,
      I1 => \audio_w_reg[10]_i_70_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[10]_i_71_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[10]_i_72_n_0\,
      O => \audio_w[10]_i_27_n_0\
    );
\audio_w[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[10]_i_79_n_0\,
      I1 => \audio_w_reg[10]_i_80_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[10]_i_81_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[10]_i_82_n_0\,
      O => \audio_w[10]_i_31_n_0\
    );
\audio_w[10]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[10]_i_83_n_0\,
      I1 => \audio_w_reg[10]_i_84_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[10]_i_85_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[10]_i_86_n_0\,
      O => \audio_w[10]_i_32_n_0\
    );
\audio_w[10]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[10]_i_87_n_0\,
      I1 => \audio_w_reg[10]_i_88_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[10]_i_89_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[10]_i_90_n_0\,
      O => \audio_w[10]_i_33_n_0\
    );
\audio_w[10]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[10]_i_93_n_0\,
      I1 => \audio_w_reg[10]_i_94_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[10]_i_95_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[10]_i_96_n_0\,
      O => \audio_w[10]_i_35_n_0\
    );
\audio_w[10]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[10]_i_101_n_0\,
      I1 => \audio_w_reg[10]_i_102_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[10]_i_103_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[10]_i_104_n_0\,
      O => \audio_w[10]_i_38_n_0\
    );
\audio_w[10]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B38"
    )
        port map (
      I0 => g154_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep[6]_rep_n_0\,
      I3 => g152_b10_n_0,
      O => \audio_w[10]_i_39_n_0\
    );
\audio_w[10]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => g159_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g157_b10_n_0,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      I4 => g156_b10_n_0,
      O => \audio_w[10]_i_40_n_0\
    );
\audio_w[10]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g147_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep[6]_rep_n_0\,
      I3 => g145_b10_n_0,
      O => \audio_w[10]_i_41_n_0\
    );
\audio_w[10]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => g150_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep[6]_rep_n_0\,
      I3 => g149_b10_n_0,
      O => \audio_w[10]_i_42_n_0\
    );
\audio_w[10]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => g138_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g136_b10_n_0,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      O => \audio_w[10]_i_43_n_0\
    );
\audio_w[10]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g143_b10_n_0,
      I1 => g142_b10_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g141_b10_n_0,
      I4 => \sample_index_reg_rep[6]_rep_n_0\,
      I5 => g140_b10_n_0,
      O => \audio_w[10]_i_44_n_0\
    );
\audio_w[10]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g187_b10_n_0,
      I1 => g186_b10_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g185_b10_n_0,
      I4 => \sample_index_reg_rep[6]_rep_n_0\,
      I5 => g184_b10_n_0,
      O => \audio_w[10]_i_49_n_0\
    );
\audio_w[10]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g191_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g189_b10_n_0,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      I4 => g188_b10_n_0,
      O => \audio_w[10]_i_50_n_0\
    );
\audio_w[10]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g179_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep[6]_rep_n_0\,
      I3 => g177_b10_n_0,
      O => \audio_w[10]_i_51_n_0\
    );
\audio_w[10]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFAFC0"
    )
        port map (
      I0 => g183_b10_n_0,
      I1 => g182_b10_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      I4 => g180_b10_n_0,
      O => \audio_w[10]_i_52_n_0\
    );
\audio_w[10]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => g170_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g168_b10_n_0,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      O => \audio_w[10]_i_53_n_0\
    );
\audio_w[10]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g175_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g173_b10_n_0,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      I4 => g172_b10_n_0,
      O => \audio_w[10]_i_54_n_0\
    );
\audio_w[10]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => g163_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g161_b10_n_0,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      O => \audio_w[10]_i_55_n_0\
    );
\audio_w[10]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => g166_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g164_b10_n_0,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      O => \audio_w[10]_i_56_n_0\
    );
\audio_w[10]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g91_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g89_b10_n_0,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      I4 => g88_b10_n_0,
      O => \audio_w[10]_i_57_n_0\
    );
\audio_w[10]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => g94_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep[6]_rep_n_0\,
      I3 => g93_b10_n_0,
      O => \audio_w[10]_i_58_n_0\
    );
\audio_w[10]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g83_b10_n_0,
      I1 => g82_b10_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g81_b10_n_0,
      I4 => \sample_index_reg_rep[6]_rep_n_0\,
      I5 => g80_b10_n_0,
      O => \audio_w[10]_i_59_n_0\
    );
\audio_w[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \sample_index_reg_rep[6]_rep_n_0\,
      I1 => g196_b10_n_0,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[10]_i_13_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[10]_i_14_n_0\,
      O => \audio_w[10]_i_6_n_0\
    );
\audio_w[10]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => g86_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g85_b10_n_0,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      I4 => g84_b10_n_0,
      O => \audio_w[10]_i_60_n_0\
    );
\audio_w[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[10]_i_15_n_0\,
      I1 => \audio_w_reg[10]_i_16_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w_reg[10]_i_17_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[10]_i_18_n_0\,
      O => \audio_w[10]_i_7_n_0\
    );
\audio_w[10]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g115_b10_n_0,
      I1 => g114_b10_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g113_b10_n_0,
      I4 => \sample_index_reg_rep[6]_rep_n_0\,
      I5 => g112_b10_n_0,
      O => \audio_w[10]_i_73_n_0\
    );
\audio_w[10]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => g118_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g117_b10_n_0,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      I4 => g116_b10_n_0,
      O => \audio_w[10]_i_74_n_0\
    );
\audio_w[10]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => g107_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g105_b10_n_0,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      I4 => g104_b10_n_0,
      O => \audio_w[10]_i_75_n_0\
    );
\audio_w[10]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g111_b10_n_0,
      I1 => g110_b10_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g109_b10_n_0,
      I4 => \sample_index_reg_rep[6]_rep_n_0\,
      I5 => g108_b10_n_0,
      O => \audio_w[10]_i_76_n_0\
    );
\audio_w[10]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFAFC0"
    )
        port map (
      I0 => g99_b10_n_0,
      I1 => g98_b10_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      I4 => g96_b10_n_0,
      O => \audio_w[10]_i_77_n_0\
    );
\audio_w[10]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g103_b10_n_0,
      I1 => g102_b10_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g101_b10_n_0,
      I4 => \sample_index_reg_rep[6]_rep_n_0\,
      I5 => g100_b10_n_0,
      O => \audio_w[10]_i_78_n_0\
    );
\audio_w[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[10]_i_19_n_0\,
      I1 => \audio_w_reg[10]_i_20_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w_reg[10]_i_21_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[10]_i_22_n_0\,
      O => \audio_w[10]_i_8_n_0\
    );
\audio_w[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[10]_i_23_n_0\,
      I1 => \audio_w_reg[10]_i_24_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[10]_i_25_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[10]_i_26_n_0\,
      O => \audio_w[10]_i_9_n_0\
    );
\audio_w[10]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => g3_b10_n_0,
      I1 => g2_b10_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => \g1_b10__0_n_0\,
      I4 => \sample_index_reg_rep[6]_rep_n_0\,
      O => \audio_w[10]_i_91_n_0\
    );
\audio_w[10]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g7_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep[6]_rep_n_0\,
      I3 => g5_b10_n_0,
      O => \audio_w[10]_i_92_n_0\
    );
\audio_w[10]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => g51_b10_n_0,
      I1 => g50_b10_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g48_b10_n_0,
      I4 => \sample_index_reg_rep[6]_rep_n_0\,
      O => \audio_w[10]_i_97_n_0\
    );
\audio_w[10]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g55_b10_n_0,
      I1 => g54_b10_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g53_b10_n_0,
      I4 => \sample_index_reg_rep[6]_rep_n_0\,
      I5 => g52_b10_n_0,
      O => \audio_w[10]_i_98_n_0\
    );
\audio_w[10]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => g43_b10_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g41_b10_n_0,
      I3 => \sample_index_reg_rep[6]_rep_n_0\,
      I4 => g40_b10_n_0,
      O => \audio_w[10]_i_99_n_0\
    );
\audio_w[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[11]_i_2_n_0\,
      I1 => \audio_w_reg[11]_i_3_n_0\,
      I2 => \sample_index_reg_rep_n_0_[13]\,
      I3 => \audio_w_reg[11]_i_4_n_0\,
      I4 => \sample_index_reg_rep_n_0_[12]\,
      I5 => \audio_w_reg[11]_i_5_n_0\,
      O => \audio_w[11]_i_1_n_0\
    );
\audio_w[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[11]_i_27_n_0\,
      I1 => \audio_w_reg[11]_i_28_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w_reg[11]_i_29_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[11]_i_30_n_0\,
      O => \audio_w[11]_i_10_n_0\
    );
\audio_w[11]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCBB"
    )
        port map (
      I0 => g46_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g45_b11_n_0,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      O => \audio_w[11]_i_100_n_0\
    );
\audio_w[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[11]_i_31_n_0\,
      I1 => \audio_w[11]_i_32_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[11]_i_33_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[11]_i_34_n_0\,
      O => \audio_w[11]_i_11_n_0\
    );
\audio_w[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[11]_i_35_n_0\,
      I1 => \audio_w_reg[11]_i_36_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w_reg[11]_i_37_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[11]_i_38_n_0\,
      O => \audio_w[11]_i_12_n_0\
    );
\audio_w[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[11]_i_45_n_0\,
      I1 => \audio_w_reg[11]_i_46_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[11]_i_47_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[11]_i_48_n_0\,
      O => \audio_w[11]_i_18_n_0\
    );
\audio_w[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[10]\,
      I1 => \audio_w[11]_i_6_n_0\,
      I2 => \sample_index_reg_rep_n_0_[9]\,
      I3 => \sample_index_reg_rep_n_0_[11]\,
      O => \audio_w[11]_i_2_n_0\
    );
\audio_w[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[11]_i_61_n_0\,
      I1 => \audio_w_reg[11]_i_62_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[11]_i_63_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[11]_i_64_n_0\,
      O => \audio_w[11]_i_25_n_0\
    );
\audio_w[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[11]_i_65_n_0\,
      I1 => \audio_w_reg[11]_i_66_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[11]_i_67_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[11]_i_68_n_0\,
      O => \audio_w[11]_i_26_n_0\
    );
\audio_w[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[11]_i_69_n_0\,
      I1 => \audio_w_reg[11]_i_70_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[11]_i_71_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[11]_i_72_n_0\,
      O => \audio_w[11]_i_27_n_0\
    );
\audio_w[11]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[11]_i_79_n_0\,
      I1 => \audio_w_reg[11]_i_80_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[11]_i_81_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[11]_i_82_n_0\,
      O => \audio_w[11]_i_31_n_0\
    );
\audio_w[11]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[11]_i_83_n_0\,
      I1 => \audio_w_reg[11]_i_84_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[11]_i_85_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[11]_i_86_n_0\,
      O => \audio_w[11]_i_32_n_0\
    );
\audio_w[11]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[11]_i_87_n_0\,
      I1 => \audio_w_reg[11]_i_88_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[11]_i_89_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[11]_i_90_n_0\,
      O => \audio_w[11]_i_33_n_0\
    );
\audio_w[11]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[11]_i_93_n_0\,
      I1 => \audio_w_reg[11]_i_94_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[11]_i_95_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[11]_i_96_n_0\,
      O => \audio_w[11]_i_35_n_0\
    );
\audio_w[11]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[11]_i_101_n_0\,
      I1 => \audio_w_reg[11]_i_102_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[11]_i_103_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[11]_i_104_n_0\,
      O => \audio_w[11]_i_38_n_0\
    );
\audio_w[11]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B38"
    )
        port map (
      I0 => g154_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep_n_0_[6]\,
      I3 => g152_b11_n_0,
      O => \audio_w[11]_i_39_n_0\
    );
\audio_w[11]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => g159_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g157_b11_n_0,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      I4 => g156_b11_n_0,
      O => \audio_w[11]_i_40_n_0\
    );
\audio_w[11]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g147_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep_n_0_[6]\,
      I3 => g145_b11_n_0,
      O => \audio_w[11]_i_41_n_0\
    );
\audio_w[11]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => g150_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep_n_0_[6]\,
      I3 => g149_b11_n_0,
      O => \audio_w[11]_i_42_n_0\
    );
\audio_w[11]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => g138_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g136_b11_n_0,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      O => \audio_w[11]_i_43_n_0\
    );
\audio_w[11]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g143_b11_n_0,
      I1 => g142_b11_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g141_b11_n_0,
      I4 => \sample_index_reg_rep_n_0_[6]\,
      I5 => g140_b11_n_0,
      O => \audio_w[11]_i_44_n_0\
    );
\audio_w[11]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g187_b11_n_0,
      I1 => g186_b11_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g185_b11_n_0,
      I4 => \sample_index_reg_rep_n_0_[6]\,
      I5 => g184_b11_n_0,
      O => \audio_w[11]_i_49_n_0\
    );
\audio_w[11]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g191_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g189_b11_n_0,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      I4 => g188_b11_n_0,
      O => \audio_w[11]_i_50_n_0\
    );
\audio_w[11]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g179_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep_n_0_[6]\,
      I3 => g177_b11_n_0,
      O => \audio_w[11]_i_51_n_0\
    );
\audio_w[11]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFAFC0"
    )
        port map (
      I0 => g183_b11_n_0,
      I1 => g182_b11_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      I4 => g180_b11_n_0,
      O => \audio_w[11]_i_52_n_0\
    );
\audio_w[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => g170_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g168_b11_n_0,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      O => \audio_w[11]_i_53_n_0\
    );
\audio_w[11]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g175_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g173_b11_n_0,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      I4 => g172_b11_n_0,
      O => \audio_w[11]_i_54_n_0\
    );
\audio_w[11]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => g163_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g161_b11_n_0,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      O => \audio_w[11]_i_55_n_0\
    );
\audio_w[11]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => g166_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g164_b11_n_0,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      O => \audio_w[11]_i_56_n_0\
    );
\audio_w[11]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g91_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g89_b11_n_0,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      I4 => g88_b11_n_0,
      O => \audio_w[11]_i_57_n_0\
    );
\audio_w[11]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => g94_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep_n_0_[6]\,
      I3 => g93_b11_n_0,
      O => \audio_w[11]_i_58_n_0\
    );
\audio_w[11]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g83_b11_n_0,
      I1 => g82_b11_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g81_b11_n_0,
      I4 => \sample_index_reg_rep_n_0_[6]\,
      I5 => g80_b11_n_0,
      O => \audio_w[11]_i_59_n_0\
    );
\audio_w[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[6]\,
      I1 => g196_b11_n_0,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[11]_i_13_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[11]_i_14_n_0\,
      O => \audio_w[11]_i_6_n_0\
    );
\audio_w[11]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => g86_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g85_b11_n_0,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      I4 => g84_b11_n_0,
      O => \audio_w[11]_i_60_n_0\
    );
\audio_w[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[11]_i_15_n_0\,
      I1 => \audio_w_reg[11]_i_16_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w_reg[11]_i_17_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[11]_i_18_n_0\,
      O => \audio_w[11]_i_7_n_0\
    );
\audio_w[11]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g115_b11_n_0,
      I1 => g114_b11_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g113_b11_n_0,
      I4 => \sample_index_reg_rep_n_0_[6]\,
      I5 => g112_b11_n_0,
      O => \audio_w[11]_i_73_n_0\
    );
\audio_w[11]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => g118_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g117_b11_n_0,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      I4 => g116_b11_n_0,
      O => \audio_w[11]_i_74_n_0\
    );
\audio_w[11]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => g107_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g105_b11_n_0,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      I4 => g104_b11_n_0,
      O => \audio_w[11]_i_75_n_0\
    );
\audio_w[11]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g111_b11_n_0,
      I1 => g110_b11_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g109_b11_n_0,
      I4 => \sample_index_reg_rep_n_0_[6]\,
      I5 => g108_b11_n_0,
      O => \audio_w[11]_i_76_n_0\
    );
\audio_w[11]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFAFC0"
    )
        port map (
      I0 => g99_b11_n_0,
      I1 => g98_b11_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      I4 => g96_b11_n_0,
      O => \audio_w[11]_i_77_n_0\
    );
\audio_w[11]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g103_b11_n_0,
      I1 => g102_b11_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g101_b11_n_0,
      I4 => \sample_index_reg_rep_n_0_[6]\,
      I5 => g100_b11_n_0,
      O => \audio_w[11]_i_78_n_0\
    );
\audio_w[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[11]_i_19_n_0\,
      I1 => \audio_w_reg[11]_i_20_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w_reg[11]_i_21_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[11]_i_22_n_0\,
      O => \audio_w[11]_i_8_n_0\
    );
\audio_w[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[11]_i_23_n_0\,
      I1 => \audio_w_reg[11]_i_24_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[11]_i_25_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[11]_i_26_n_0\,
      O => \audio_w[11]_i_9_n_0\
    );
\audio_w[11]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => g3_b11_n_0,
      I1 => g2_b11_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => \g1_b11__0_n_0\,
      I4 => \sample_index_reg_rep_n_0_[6]\,
      O => \audio_w[11]_i_91_n_0\
    );
\audio_w[11]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g7_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep_n_0_[6]\,
      I3 => g5_b11_n_0,
      O => \audio_w[11]_i_92_n_0\
    );
\audio_w[11]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => g51_b11_n_0,
      I1 => g50_b11_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g48_b11_n_0,
      I4 => \sample_index_reg_rep_n_0_[6]\,
      O => \audio_w[11]_i_97_n_0\
    );
\audio_w[11]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g55_b11_n_0,
      I1 => g54_b11_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g53_b11_n_0,
      I4 => \sample_index_reg_rep_n_0_[6]\,
      I5 => g52_b11_n_0,
      O => \audio_w[11]_i_98_n_0\
    );
\audio_w[11]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => g43_b11_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g41_b11_n_0,
      I3 => \sample_index_reg_rep_n_0_[6]\,
      I4 => g40_b11_n_0,
      O => \audio_w[11]_i_99_n_0\
    );
\audio_w[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_4_n_0\,
      I1 => \audio_w_reg[1]_i_5_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[1]_i_6_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w_reg[1]_i_7_n_0\,
      O => \audio_w[1]_i_2_n_0\
    );
\audio_w[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_50_n_0\,
      I1 => \audio_w_reg[1]_i_51_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_52_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_53_n_0\,
      O => \audio_w[1]_i_24_n_0\
    );
\audio_w[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_54_n_0\,
      I1 => \audio_w_reg[1]_i_55_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_56_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_57_n_0\,
      O => \audio_w[1]_i_25_n_0\
    );
\audio_w[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_58_n_0\,
      I1 => \audio_w_reg[1]_i_59_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_60_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_61_n_0\,
      O => \audio_w[1]_i_26_n_0\
    );
\audio_w[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_62_n_0\,
      I1 => \audio_w_reg[1]_i_63_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_64_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_65_n_0\,
      O => \audio_w[1]_i_27_n_0\
    );
\audio_w[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_66_n_0\,
      I1 => \audio_w_reg[1]_i_67_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_68_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_69_n_0\,
      O => \audio_w[1]_i_28_n_0\
    );
\audio_w[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_70_n_0\,
      I1 => \audio_w_reg[1]_i_71_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_72_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_73_n_0\,
      O => \audio_w[1]_i_29_n_0\
    );
\audio_w[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[10]\,
      I1 => \audio_w[1]_i_8_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[1]_i_9_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w_reg[1]_i_10_n_0\,
      O => \audio_w[1]_i_3_n_0\
    );
\audio_w[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_74_n_0\,
      I1 => \audio_w_reg[1]_i_75_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_76_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_77_n_0\,
      O => \audio_w[1]_i_30_n_0\
    );
\audio_w[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_78_n_0\,
      I1 => \audio_w_reg[1]_i_79_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_80_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_81_n_0\,
      O => \audio_w[1]_i_31_n_0\
    );
\audio_w[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_82_n_0\,
      I1 => \audio_w_reg[1]_i_83_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_84_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_85_n_0\,
      O => \audio_w[1]_i_32_n_0\
    );
\audio_w[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_86_n_0\,
      I1 => \audio_w_reg[1]_i_87_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_88_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_89_n_0\,
      O => \audio_w[1]_i_33_n_0\
    );
\audio_w[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_90_n_0\,
      I1 => \audio_w_reg[1]_i_91_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_92_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_93_n_0\,
      O => \audio_w[1]_i_34_n_0\
    );
\audio_w[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_94_n_0\,
      I1 => \audio_w_reg[1]_i_95_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_96_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_97_n_0\,
      O => \audio_w[1]_i_35_n_0\
    );
\audio_w[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_98_n_0\,
      I1 => \audio_w_reg[1]_i_99_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_100_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_101_n_0\,
      O => \audio_w[1]_i_36_n_0\
    );
\audio_w[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_102_n_0\,
      I1 => \audio_w_reg[1]_i_103_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_104_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_105_n_0\,
      O => \audio_w[1]_i_37_n_0\
    );
\audio_w[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_106_n_0\,
      I1 => \audio_w_reg[1]_i_107_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_108_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_109_n_0\,
      O => \audio_w[1]_i_38_n_0\
    );
\audio_w[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_110_n_0\,
      I1 => \audio_w_reg[1]_i_111_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_112_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_113_n_0\,
      O => \audio_w[1]_i_39_n_0\
    );
\audio_w[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_114_n_0\,
      I1 => \audio_w_reg[1]_i_115_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_116_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_117_n_0\,
      O => \audio_w[1]_i_42_n_0\
    );
\audio_w[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_118_n_0\,
      I1 => \audio_w_reg[1]_i_119_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_120_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_121_n_0\,
      O => \audio_w[1]_i_43_n_0\
    );
\audio_w[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_122_n_0\,
      I1 => \audio_w_reg[1]_i_123_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_124_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_125_n_0\,
      O => \audio_w[1]_i_44_n_0\
    );
\audio_w[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_126_n_0\,
      I1 => \audio_w_reg[1]_i_127_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_128_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_129_n_0\,
      O => \audio_w[1]_i_45_n_0\
    );
\audio_w[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_130_n_0\,
      I1 => \audio_w_reg[1]_i_131_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_132_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_133_n_0\,
      O => \audio_w[1]_i_46_n_0\
    );
\audio_w[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_134_n_0\,
      I1 => \audio_w_reg[1]_i_135_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_136_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_137_n_0\,
      O => \audio_w[1]_i_47_n_0\
    );
\audio_w[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_138_n_0\,
      I1 => \audio_w_reg[1]_i_139_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_140_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_141_n_0\,
      O => \audio_w[1]_i_48_n_0\
    );
\audio_w[1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[1]_i_142_n_0\,
      I1 => \audio_w_reg[1]_i_143_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[1]_i_144_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[1]_i_145_n_0\,
      O => \audio_w[1]_i_49_n_0\
    );
\audio_w[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \audio_w_reg[1]_i_19_n_0\,
      I1 => \sample_index_reg_rep[8]_rep_n_0\,
      I2 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I3 => g196_b1_n_0,
      I4 => \sample_index_reg_rep[6]_rep__6_n_0\,
      I5 => \sample_index_reg_rep_n_0_[9]\,
      O => \audio_w[1]_i_8_n_0\
    );
\audio_w[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_4_n_0\,
      I1 => \audio_w_reg[2]_i_5_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[2]_i_6_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w_reg[2]_i_7_n_0\,
      O => \audio_w[2]_i_2_n_0\
    );
\audio_w[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_50_n_0\,
      I1 => \audio_w_reg[2]_i_51_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_52_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_53_n_0\,
      O => \audio_w[2]_i_24_n_0\
    );
\audio_w[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_54_n_0\,
      I1 => \audio_w_reg[2]_i_55_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_56_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_57_n_0\,
      O => \audio_w[2]_i_25_n_0\
    );
\audio_w[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_58_n_0\,
      I1 => \audio_w_reg[2]_i_59_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_60_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_61_n_0\,
      O => \audio_w[2]_i_26_n_0\
    );
\audio_w[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_62_n_0\,
      I1 => \audio_w_reg[2]_i_63_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_64_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_65_n_0\,
      O => \audio_w[2]_i_27_n_0\
    );
\audio_w[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_66_n_0\,
      I1 => \audio_w_reg[2]_i_67_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_68_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_69_n_0\,
      O => \audio_w[2]_i_28_n_0\
    );
\audio_w[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_70_n_0\,
      I1 => \audio_w_reg[2]_i_71_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_72_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_73_n_0\,
      O => \audio_w[2]_i_29_n_0\
    );
\audio_w[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[10]\,
      I1 => \audio_w[2]_i_8_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[2]_i_9_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w_reg[2]_i_10_n_0\,
      O => \audio_w[2]_i_3_n_0\
    );
\audio_w[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_74_n_0\,
      I1 => \audio_w_reg[2]_i_75_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_76_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_77_n_0\,
      O => \audio_w[2]_i_30_n_0\
    );
\audio_w[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_78_n_0\,
      I1 => \audio_w_reg[2]_i_79_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_80_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_81_n_0\,
      O => \audio_w[2]_i_31_n_0\
    );
\audio_w[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_82_n_0\,
      I1 => \audio_w_reg[2]_i_83_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_84_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_85_n_0\,
      O => \audio_w[2]_i_32_n_0\
    );
\audio_w[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_86_n_0\,
      I1 => \audio_w_reg[2]_i_87_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_88_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_89_n_0\,
      O => \audio_w[2]_i_33_n_0\
    );
\audio_w[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_90_n_0\,
      I1 => \audio_w_reg[2]_i_91_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_92_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_93_n_0\,
      O => \audio_w[2]_i_34_n_0\
    );
\audio_w[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_94_n_0\,
      I1 => \audio_w_reg[2]_i_95_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_96_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_97_n_0\,
      O => \audio_w[2]_i_35_n_0\
    );
\audio_w[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_98_n_0\,
      I1 => \audio_w_reg[2]_i_99_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_100_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_101_n_0\,
      O => \audio_w[2]_i_36_n_0\
    );
\audio_w[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_102_n_0\,
      I1 => \audio_w_reg[2]_i_103_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_104_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_105_n_0\,
      O => \audio_w[2]_i_37_n_0\
    );
\audio_w[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_106_n_0\,
      I1 => \audio_w_reg[2]_i_107_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_108_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_109_n_0\,
      O => \audio_w[2]_i_38_n_0\
    );
\audio_w[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_110_n_0\,
      I1 => \audio_w_reg[2]_i_111_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_112_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_113_n_0\,
      O => \audio_w[2]_i_39_n_0\
    );
\audio_w[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_114_n_0\,
      I1 => \audio_w_reg[2]_i_115_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_116_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_117_n_0\,
      O => \audio_w[2]_i_42_n_0\
    );
\audio_w[2]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_118_n_0\,
      I1 => \audio_w_reg[2]_i_119_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_120_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_121_n_0\,
      O => \audio_w[2]_i_43_n_0\
    );
\audio_w[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_122_n_0\,
      I1 => \audio_w_reg[2]_i_123_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_124_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_125_n_0\,
      O => \audio_w[2]_i_44_n_0\
    );
\audio_w[2]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_126_n_0\,
      I1 => \audio_w_reg[2]_i_127_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_128_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_129_n_0\,
      O => \audio_w[2]_i_45_n_0\
    );
\audio_w[2]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_130_n_0\,
      I1 => \audio_w_reg[2]_i_131_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_132_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_133_n_0\,
      O => \audio_w[2]_i_46_n_0\
    );
\audio_w[2]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_134_n_0\,
      I1 => \audio_w_reg[2]_i_135_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_136_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_137_n_0\,
      O => \audio_w[2]_i_47_n_0\
    );
\audio_w[2]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_138_n_0\,
      I1 => \audio_w_reg[2]_i_139_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_140_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_141_n_0\,
      O => \audio_w[2]_i_48_n_0\
    );
\audio_w[2]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[2]_i_142_n_0\,
      I1 => \audio_w_reg[2]_i_143_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[2]_i_144_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[2]_i_145_n_0\,
      O => \audio_w[2]_i_49_n_0\
    );
\audio_w[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \audio_w_reg[2]_i_19_n_0\,
      I1 => \sample_index_reg_rep[8]_rep_n_0\,
      I2 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I3 => g196_b2_n_0,
      I4 => \sample_index_reg_rep[6]_rep__6_n_0\,
      I5 => \sample_index_reg_rep_n_0_[9]\,
      O => \audio_w[2]_i_8_n_0\
    );
\audio_w[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_4_n_0\,
      I1 => \audio_w_reg[3]_i_5_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[3]_i_6_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w_reg[3]_i_7_n_0\,
      O => \audio_w[3]_i_2_n_0\
    );
\audio_w[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_50_n_0\,
      I1 => \audio_w_reg[3]_i_51_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_52_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_53_n_0\,
      O => \audio_w[3]_i_24_n_0\
    );
\audio_w[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_54_n_0\,
      I1 => \audio_w_reg[3]_i_55_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_56_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_57_n_0\,
      O => \audio_w[3]_i_25_n_0\
    );
\audio_w[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_58_n_0\,
      I1 => \audio_w_reg[3]_i_59_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_60_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_61_n_0\,
      O => \audio_w[3]_i_26_n_0\
    );
\audio_w[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_62_n_0\,
      I1 => \audio_w_reg[3]_i_63_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_64_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_65_n_0\,
      O => \audio_w[3]_i_27_n_0\
    );
\audio_w[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_66_n_0\,
      I1 => \audio_w_reg[3]_i_67_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_68_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_69_n_0\,
      O => \audio_w[3]_i_28_n_0\
    );
\audio_w[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_70_n_0\,
      I1 => \audio_w_reg[3]_i_71_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_72_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_73_n_0\,
      O => \audio_w[3]_i_29_n_0\
    );
\audio_w[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[10]\,
      I1 => \audio_w[3]_i_8_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[3]_i_9_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w_reg[3]_i_10_n_0\,
      O => \audio_w[3]_i_3_n_0\
    );
\audio_w[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_74_n_0\,
      I1 => \audio_w_reg[3]_i_75_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_76_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_77_n_0\,
      O => \audio_w[3]_i_30_n_0\
    );
\audio_w[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_78_n_0\,
      I1 => \audio_w_reg[3]_i_79_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_80_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_81_n_0\,
      O => \audio_w[3]_i_31_n_0\
    );
\audio_w[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_82_n_0\,
      I1 => \audio_w_reg[3]_i_83_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_84_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_85_n_0\,
      O => \audio_w[3]_i_32_n_0\
    );
\audio_w[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_86_n_0\,
      I1 => \audio_w_reg[3]_i_87_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_88_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_89_n_0\,
      O => \audio_w[3]_i_33_n_0\
    );
\audio_w[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_90_n_0\,
      I1 => \audio_w_reg[3]_i_91_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_92_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_93_n_0\,
      O => \audio_w[3]_i_34_n_0\
    );
\audio_w[3]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_94_n_0\,
      I1 => \audio_w_reg[3]_i_95_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_96_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_97_n_0\,
      O => \audio_w[3]_i_35_n_0\
    );
\audio_w[3]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_98_n_0\,
      I1 => \audio_w_reg[3]_i_99_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_100_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_101_n_0\,
      O => \audio_w[3]_i_36_n_0\
    );
\audio_w[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_102_n_0\,
      I1 => \audio_w_reg[3]_i_103_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_104_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_105_n_0\,
      O => \audio_w[3]_i_37_n_0\
    );
\audio_w[3]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_106_n_0\,
      I1 => \audio_w_reg[3]_i_107_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_108_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_109_n_0\,
      O => \audio_w[3]_i_38_n_0\
    );
\audio_w[3]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_110_n_0\,
      I1 => \audio_w_reg[3]_i_111_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_112_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_113_n_0\,
      O => \audio_w[3]_i_39_n_0\
    );
\audio_w[3]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_114_n_0\,
      I1 => \audio_w_reg[3]_i_115_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_116_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_117_n_0\,
      O => \audio_w[3]_i_42_n_0\
    );
\audio_w[3]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_118_n_0\,
      I1 => \audio_w_reg[3]_i_119_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_120_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_121_n_0\,
      O => \audio_w[3]_i_43_n_0\
    );
\audio_w[3]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_122_n_0\,
      I1 => \audio_w_reg[3]_i_123_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_124_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_125_n_0\,
      O => \audio_w[3]_i_44_n_0\
    );
\audio_w[3]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_126_n_0\,
      I1 => \audio_w_reg[3]_i_127_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_128_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_129_n_0\,
      O => \audio_w[3]_i_45_n_0\
    );
\audio_w[3]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_130_n_0\,
      I1 => \audio_w_reg[3]_i_131_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_132_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_133_n_0\,
      O => \audio_w[3]_i_46_n_0\
    );
\audio_w[3]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_134_n_0\,
      I1 => \audio_w_reg[3]_i_135_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_136_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_137_n_0\,
      O => \audio_w[3]_i_47_n_0\
    );
\audio_w[3]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_138_n_0\,
      I1 => \audio_w_reg[3]_i_139_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_140_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_141_n_0\,
      O => \audio_w[3]_i_48_n_0\
    );
\audio_w[3]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[3]_i_142_n_0\,
      I1 => \audio_w_reg[3]_i_143_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[3]_i_144_n_0\,
      I4 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I5 => \audio_w_reg[3]_i_145_n_0\,
      O => \audio_w[3]_i_49_n_0\
    );
\audio_w[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \audio_w_reg[3]_i_19_n_0\,
      I1 => \sample_index_reg_rep[8]_rep_n_0\,
      I2 => \sample_index_reg_rep[7]_rep__0_n_0\,
      I3 => g196_b3_n_0,
      I4 => \sample_index_reg_rep[6]_rep__6_n_0\,
      I5 => \sample_index_reg_rep_n_0_[9]\,
      O => \audio_w[3]_i_8_n_0\
    );
\audio_w[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_38_n_0\,
      I1 => \audio_w_reg[4]_i_39_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_40_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_41_n_0\,
      O => \audio_w[4]_i_17_n_0\
    );
\audio_w[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_42_n_0\,
      I1 => \audio_w_reg[4]_i_43_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_44_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_45_n_0\,
      O => \audio_w[4]_i_18_n_0\
    );
\audio_w[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_46_n_0\,
      I1 => \audio_w_reg[4]_i_47_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_48_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_49_n_0\,
      O => \audio_w[4]_i_19_n_0\
    );
\audio_w[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_4_n_0\,
      I1 => \audio_w_reg[4]_i_5_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[4]_i_6_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w[4]_i_7_n_0\,
      O => \audio_w[4]_i_2_n_0\
    );
\audio_w[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_62_n_0\,
      I1 => \audio_w_reg[4]_i_63_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_64_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_65_n_0\,
      O => \audio_w[4]_i_26_n_0\
    );
\audio_w[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_66_n_0\,
      I1 => \audio_w_reg[4]_i_67_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_68_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_69_n_0\,
      O => \audio_w[4]_i_27_n_0\
    );
\audio_w[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_70_n_0\,
      I1 => \audio_w_reg[4]_i_71_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_72_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_73_n_0\,
      O => \audio_w[4]_i_28_n_0\
    );
\audio_w[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_74_n_0\,
      I1 => \audio_w_reg[4]_i_75_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_76_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_77_n_0\,
      O => \audio_w[4]_i_29_n_0\
    );
\audio_w[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[10]\,
      I1 => \audio_w[4]_i_8_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[4]_i_9_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w_reg[4]_i_10_n_0\,
      O => \audio_w[4]_i_3_n_0\
    );
\audio_w[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_78_n_0\,
      I1 => \audio_w_reg[4]_i_79_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_80_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_81_n_0\,
      O => \audio_w[4]_i_30_n_0\
    );
\audio_w[4]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_82_n_0\,
      I1 => \audio_w_reg[4]_i_83_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_84_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_85_n_0\,
      O => \audio_w[4]_i_31_n_0\
    );
\audio_w[4]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_86_n_0\,
      I1 => \audio_w_reg[4]_i_87_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_88_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_89_n_0\,
      O => \audio_w[4]_i_32_n_0\
    );
\audio_w[4]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_90_n_0\,
      I1 => \audio_w_reg[4]_i_91_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_92_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_93_n_0\,
      O => \audio_w[4]_i_33_n_0\
    );
\audio_w[4]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_94_n_0\,
      I1 => \audio_w_reg[4]_i_95_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_96_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_97_n_0\,
      O => \audio_w[4]_i_34_n_0\
    );
\audio_w[4]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_98_n_0\,
      I1 => \audio_w_reg[4]_i_99_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_100_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_101_n_0\,
      O => \audio_w[4]_i_35_n_0\
    );
\audio_w[4]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_102_n_0\,
      I1 => \audio_w_reg[4]_i_103_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_104_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_105_n_0\,
      O => \audio_w[4]_i_36_n_0\
    );
\audio_w[4]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_106_n_0\,
      I1 => \audio_w_reg[4]_i_107_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_108_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_109_n_0\,
      O => \audio_w[4]_i_37_n_0\
    );
\audio_w[4]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => g3_b4_n_0,
      I1 => g2_b4_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => \g1_b4__0_n_0\,
      I4 => \sample_index_reg_rep[6]_rep__5_n_0\,
      O => \audio_w[4]_i_50_n_0\
    );
\audio_w[4]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => g7_b4_n_0,
      I1 => g6_b4_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => \sample_index_reg_rep[6]_rep__5_n_0\,
      I4 => g5_b4_n_0,
      O => \audio_w[4]_i_51_n_0\
    );
\audio_w[4]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_110_n_0\,
      I1 => \audio_w_reg[4]_i_111_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_112_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_113_n_0\,
      O => \audio_w[4]_i_54_n_0\
    );
\audio_w[4]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_114_n_0\,
      I1 => \audio_w_reg[4]_i_115_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_116_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_117_n_0\,
      O => \audio_w[4]_i_55_n_0\
    );
\audio_w[4]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_118_n_0\,
      I1 => \audio_w_reg[4]_i_119_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_120_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_121_n_0\,
      O => \audio_w[4]_i_56_n_0\
    );
\audio_w[4]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_122_n_0\,
      I1 => \audio_w_reg[4]_i_123_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_124_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_125_n_0\,
      O => \audio_w[4]_i_57_n_0\
    );
\audio_w[4]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_126_n_0\,
      I1 => \audio_w_reg[4]_i_127_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_128_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_129_n_0\,
      O => \audio_w[4]_i_58_n_0\
    );
\audio_w[4]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_130_n_0\,
      I1 => \audio_w_reg[4]_i_131_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_132_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_133_n_0\,
      O => \audio_w[4]_i_59_n_0\
    );
\audio_w[4]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_134_n_0\,
      I1 => \audio_w_reg[4]_i_135_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_136_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_137_n_0\,
      O => \audio_w[4]_i_60_n_0\
    );
\audio_w[4]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[4]_i_138_n_0\,
      I1 => \audio_w_reg[4]_i_139_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[4]_i_140_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[4]_i_141_n_0\,
      O => \audio_w[4]_i_61_n_0\
    );
\audio_w[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[4]_i_17_n_0\,
      I1 => \audio_w[4]_i_18_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[4]_i_19_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[4]_i_20_n_0\,
      O => \audio_w[4]_i_7_n_0\
    );
\audio_w[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \audio_w_reg[4]_i_21_n_0\,
      I1 => \sample_index_reg_rep[8]_rep_n_0\,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g196_b4_n_0,
      I4 => \sample_index_reg_rep[6]_rep__5_n_0\,
      I5 => \sample_index_reg_rep_n_0_[9]\,
      O => \audio_w[4]_i_8_n_0\
    );
\audio_w[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_38_n_0\,
      I1 => \audio_w_reg[5]_i_39_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_40_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_41_n_0\,
      O => \audio_w[5]_i_17_n_0\
    );
\audio_w[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_42_n_0\,
      I1 => \audio_w_reg[5]_i_43_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_44_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_45_n_0\,
      O => \audio_w[5]_i_18_n_0\
    );
\audio_w[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_46_n_0\,
      I1 => \audio_w_reg[5]_i_47_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_48_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_49_n_0\,
      O => \audio_w[5]_i_19_n_0\
    );
\audio_w[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_4_n_0\,
      I1 => \audio_w_reg[5]_i_5_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[5]_i_6_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w[5]_i_7_n_0\,
      O => \audio_w[5]_i_2_n_0\
    );
\audio_w[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_62_n_0\,
      I1 => \audio_w_reg[5]_i_63_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_64_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_65_n_0\,
      O => \audio_w[5]_i_26_n_0\
    );
\audio_w[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_66_n_0\,
      I1 => \audio_w_reg[5]_i_67_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_68_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_69_n_0\,
      O => \audio_w[5]_i_27_n_0\
    );
\audio_w[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_70_n_0\,
      I1 => \audio_w_reg[5]_i_71_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_72_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_73_n_0\,
      O => \audio_w[5]_i_28_n_0\
    );
\audio_w[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_74_n_0\,
      I1 => \audio_w_reg[5]_i_75_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_76_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_77_n_0\,
      O => \audio_w[5]_i_29_n_0\
    );
\audio_w[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[10]\,
      I1 => \audio_w[5]_i_8_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[5]_i_9_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w_reg[5]_i_10_n_0\,
      O => \audio_w[5]_i_3_n_0\
    );
\audio_w[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_78_n_0\,
      I1 => \audio_w_reg[5]_i_79_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_80_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_81_n_0\,
      O => \audio_w[5]_i_30_n_0\
    );
\audio_w[5]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_82_n_0\,
      I1 => \audio_w_reg[5]_i_83_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_84_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_85_n_0\,
      O => \audio_w[5]_i_31_n_0\
    );
\audio_w[5]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_86_n_0\,
      I1 => \audio_w_reg[5]_i_87_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_88_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_89_n_0\,
      O => \audio_w[5]_i_32_n_0\
    );
\audio_w[5]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_90_n_0\,
      I1 => \audio_w_reg[5]_i_91_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_92_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_93_n_0\,
      O => \audio_w[5]_i_33_n_0\
    );
\audio_w[5]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_94_n_0\,
      I1 => \audio_w_reg[5]_i_95_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_96_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_97_n_0\,
      O => \audio_w[5]_i_34_n_0\
    );
\audio_w[5]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_98_n_0\,
      I1 => \audio_w_reg[5]_i_99_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_100_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_101_n_0\,
      O => \audio_w[5]_i_35_n_0\
    );
\audio_w[5]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_102_n_0\,
      I1 => \audio_w_reg[5]_i_103_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_104_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_105_n_0\,
      O => \audio_w[5]_i_36_n_0\
    );
\audio_w[5]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_106_n_0\,
      I1 => \audio_w_reg[5]_i_107_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_108_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_109_n_0\,
      O => \audio_w[5]_i_37_n_0\
    );
\audio_w[5]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => g3_b5_n_0,
      I1 => g2_b5_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => \g1_b5__0_n_0\,
      I4 => \sample_index_reg_rep[6]_rep__4_n_0\,
      O => \audio_w[5]_i_50_n_0\
    );
\audio_w[5]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g7_b5_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => \sample_index_reg_rep[6]_rep__4_n_0\,
      I3 => g5_b5_n_0,
      O => \audio_w[5]_i_51_n_0\
    );
\audio_w[5]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_110_n_0\,
      I1 => \audio_w_reg[5]_i_111_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_112_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_113_n_0\,
      O => \audio_w[5]_i_54_n_0\
    );
\audio_w[5]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_114_n_0\,
      I1 => \audio_w_reg[5]_i_115_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_116_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_117_n_0\,
      O => \audio_w[5]_i_55_n_0\
    );
\audio_w[5]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_118_n_0\,
      I1 => \audio_w_reg[5]_i_119_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_120_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_121_n_0\,
      O => \audio_w[5]_i_56_n_0\
    );
\audio_w[5]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_122_n_0\,
      I1 => \audio_w_reg[5]_i_123_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_124_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_125_n_0\,
      O => \audio_w[5]_i_57_n_0\
    );
\audio_w[5]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_126_n_0\,
      I1 => \audio_w_reg[5]_i_127_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_128_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_129_n_0\,
      O => \audio_w[5]_i_58_n_0\
    );
\audio_w[5]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_130_n_0\,
      I1 => \audio_w_reg[5]_i_131_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_132_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_133_n_0\,
      O => \audio_w[5]_i_59_n_0\
    );
\audio_w[5]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_134_n_0\,
      I1 => \audio_w_reg[5]_i_135_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_136_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_137_n_0\,
      O => \audio_w[5]_i_60_n_0\
    );
\audio_w[5]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[5]_i_138_n_0\,
      I1 => \audio_w_reg[5]_i_139_n_0\,
      I2 => \sample_index_reg_rep[8]_rep_n_0\,
      I3 => \audio_w_reg[5]_i_140_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[5]_i_141_n_0\,
      O => \audio_w[5]_i_61_n_0\
    );
\audio_w[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[5]_i_17_n_0\,
      I1 => \audio_w[5]_i_18_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[5]_i_19_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[5]_i_20_n_0\,
      O => \audio_w[5]_i_7_n_0\
    );
\audio_w[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \audio_w_reg[5]_i_21_n_0\,
      I1 => \sample_index_reg_rep[8]_rep_n_0\,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g196_b5_n_0,
      I4 => \sample_index_reg_rep[6]_rep__4_n_0\,
      I5 => \sample_index_reg_rep_n_0_[9]\,
      O => \audio_w[5]_i_8_n_0\
    );
\audio_w[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_32_n_0\,
      I1 => \audio_w_reg[6]_i_33_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_34_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_35_n_0\,
      O => \audio_w[6]_i_11_n_0\
    );
\audio_w[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_36_n_0\,
      I1 => \audio_w_reg[6]_i_37_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_38_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_39_n_0\,
      O => \audio_w[6]_i_12_n_0\
    );
\audio_w[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_40_n_0\,
      I1 => \audio_w_reg[6]_i_41_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_42_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_43_n_0\,
      O => \audio_w[6]_i_13_n_0\
    );
\audio_w[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_50_n_0\,
      I1 => \audio_w_reg[6]_i_51_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_52_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_53_n_0\,
      O => \audio_w[6]_i_17_n_0\
    );
\audio_w[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_54_n_0\,
      I1 => \audio_w_reg[6]_i_55_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_56_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_57_n_0\,
      O => \audio_w[6]_i_18_n_0\
    );
\audio_w[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[6]_i_4_n_0\,
      I1 => \audio_w[6]_i_5_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[6]_i_6_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w[6]_i_7_n_0\,
      O => \audio_w[6]_i_2_n_0\
    );
\audio_w[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_62_n_0\,
      I1 => \audio_w_reg[6]_i_63_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_64_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_65_n_0\,
      O => \audio_w[6]_i_21_n_0\
    );
\audio_w[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_66_n_0\,
      I1 => \audio_w_reg[6]_i_67_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_68_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_69_n_0\,
      O => \audio_w[6]_i_22_n_0\
    );
\audio_w[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_70_n_0\,
      I1 => \audio_w_reg[6]_i_71_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_72_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_73_n_0\,
      O => \audio_w[6]_i_23_n_0\
    );
\audio_w[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_78_n_0\,
      I1 => \audio_w_reg[6]_i_79_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_80_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_81_n_0\,
      O => \audio_w[6]_i_26_n_0\
    );
\audio_w[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_84_n_0\,
      I1 => \audio_w_reg[6]_i_85_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_86_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_87_n_0\,
      O => \audio_w[6]_i_28_n_0\
    );
\audio_w[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_88_n_0\,
      I1 => \audio_w_reg[6]_i_89_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_90_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_91_n_0\,
      O => \audio_w[6]_i_29_n_0\
    );
\audio_w[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[10]\,
      I1 => \audio_w[6]_i_8_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w[6]_i_9_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w_reg[6]_i_10_n_0\,
      O => \audio_w[6]_i_3_n_0\
    );
\audio_w[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[6]_i_11_n_0\,
      I1 => \audio_w[6]_i_12_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[6]_i_13_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[6]_i_14_n_0\,
      O => \audio_w[6]_i_4_n_0\
    );
\audio_w[6]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFAFC0"
    )
        port map (
      I0 => g99_b6_n_0,
      I1 => g98_b6_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => \sample_index_reg_rep[6]_rep__3_n_0\,
      I4 => g96_b6_n_0,
      O => \audio_w[6]_i_44_n_0\
    );
\audio_w[6]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g103_b6_n_0,
      I1 => g102_b6_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g101_b6_n_0,
      I4 => \sample_index_reg_rep[6]_rep__3_n_0\,
      I5 => g100_b6_n_0,
      O => \audio_w[6]_i_45_n_0\
    );
\audio_w[6]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g91_b6_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => g89_b6_n_0,
      I3 => \sample_index_reg_rep[6]_rep__3_n_0\,
      I4 => g88_b6_n_0,
      O => \audio_w[6]_i_46_n_0\
    );
\audio_w[6]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => g94_b6_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => \sample_index_reg_rep[6]_rep__3_n_0\,
      I3 => g93_b6_n_0,
      O => \audio_w[6]_i_47_n_0\
    );
\audio_w[6]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g83_b6_n_0,
      I1 => g82_b6_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g81_b6_n_0,
      I4 => \sample_index_reg_rep[6]_rep__3_n_0\,
      I5 => g80_b6_n_0,
      O => \audio_w[6]_i_48_n_0\
    );
\audio_w[6]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => g86_b6_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => g85_b6_n_0,
      I3 => \sample_index_reg_rep[6]_rep__3_n_0\,
      I4 => g84_b6_n_0,
      O => \audio_w[6]_i_49_n_0\
    );
\audio_w[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_15_n_0\,
      I1 => \audio_w_reg[6]_i_16_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[6]_i_17_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[6]_i_18_n_0\,
      O => \audio_w[6]_i_5_n_0\
    );
\audio_w[6]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_96_n_0\,
      I1 => \audio_w_reg[6]_i_97_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_98_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_99_n_0\,
      O => \audio_w[6]_i_58_n_0\
    );
\audio_w[6]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_100_n_0\,
      I1 => \audio_w_reg[6]_i_101_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_102_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_103_n_0\,
      O => \audio_w[6]_i_59_n_0\
    );
\audio_w[6]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_104_n_0\,
      I1 => \audio_w_reg[6]_i_105_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_106_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_107_n_0\,
      O => \audio_w[6]_i_60_n_0\
    );
\audio_w[6]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_108_n_0\,
      I1 => \audio_w_reg[6]_i_109_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_110_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_111_n_0\,
      O => \audio_w[6]_i_61_n_0\
    );
\audio_w[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[6]_i_21_n_0\,
      I1 => \audio_w[6]_i_22_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[6]_i_23_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[6]_i_24_n_0\,
      O => \audio_w[6]_i_7_n_0\
    );
\audio_w[6]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => g3_b6_n_0,
      I1 => g2_b6_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => \g1_b6__0_n_0\,
      I4 => \sample_index_reg_rep[6]_rep__3_n_0\,
      O => \audio_w[6]_i_74_n_0\
    );
\audio_w[6]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g7_b6_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => \sample_index_reg_rep[6]_rep__3_n_0\,
      I3 => g5_b6_n_0,
      O => \audio_w[6]_i_75_n_0\
    );
\audio_w[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \audio_w_reg[6]_i_25_n_0\,
      I1 => \sample_index_reg_rep_n_0_[8]\,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g196_b6_n_0,
      I4 => \sample_index_reg_rep[6]_rep__3_n_0\,
      I5 => \sample_index_reg_rep_n_0_[9]\,
      O => \audio_w[6]_i_8_n_0\
    );
\audio_w[6]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => g179_b6_n_0,
      I1 => g178_b6_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g177_b6_n_0,
      I4 => \sample_index_reg_rep[6]_rep__3_n_0\,
      O => \audio_w[6]_i_82_n_0\
    );
\audio_w[6]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g183_b6_n_0,
      I1 => g182_b6_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g181_b6_n_0,
      I4 => \sample_index_reg_rep[6]_rep__3_n_0\,
      I5 => g180_b6_n_0,
      O => \audio_w[6]_i_83_n_0\
    );
\audio_w[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[6]_i_26_n_0\,
      I1 => \audio_w_reg[6]_i_27_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[6]_i_28_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[6]_i_29_n_0\,
      O => \audio_w[6]_i_9_n_0\
    );
\audio_w[6]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_112_n_0\,
      I1 => \audio_w_reg[6]_i_113_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_114_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_115_n_0\,
      O => \audio_w[6]_i_92_n_0\
    );
\audio_w[6]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_116_n_0\,
      I1 => \audio_w_reg[6]_i_117_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_118_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_119_n_0\,
      O => \audio_w[6]_i_93_n_0\
    );
\audio_w[6]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_120_n_0\,
      I1 => \audio_w_reg[6]_i_121_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_122_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_123_n_0\,
      O => \audio_w[6]_i_94_n_0\
    );
\audio_w[6]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[6]_i_124_n_0\,
      I1 => \audio_w_reg[6]_i_125_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[6]_i_126_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[6]_i_127_n_0\,
      O => \audio_w[6]_i_95_n_0\
    );
\audio_w[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_32_n_0\,
      I1 => \audio_w_reg[7]_i_33_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_34_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_35_n_0\,
      O => \audio_w[7]_i_11_n_0\
    );
\audio_w[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_36_n_0\,
      I1 => \audio_w_reg[7]_i_37_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_38_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_39_n_0\,
      O => \audio_w[7]_i_12_n_0\
    );
\audio_w[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_40_n_0\,
      I1 => \audio_w_reg[7]_i_41_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_42_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_43_n_0\,
      O => \audio_w[7]_i_13_n_0\
    );
\audio_w[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_50_n_0\,
      I1 => \audio_w_reg[7]_i_51_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_52_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_53_n_0\,
      O => \audio_w[7]_i_17_n_0\
    );
\audio_w[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_54_n_0\,
      I1 => \audio_w_reg[7]_i_55_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_56_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_57_n_0\,
      O => \audio_w[7]_i_18_n_0\
    );
\audio_w[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[7]_i_4_n_0\,
      I1 => \audio_w[7]_i_5_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[7]_i_6_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w[7]_i_7_n_0\,
      O => \audio_w[7]_i_2_n_0\
    );
\audio_w[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_62_n_0\,
      I1 => \audio_w_reg[7]_i_63_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_64_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_65_n_0\,
      O => \audio_w[7]_i_21_n_0\
    );
\audio_w[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_66_n_0\,
      I1 => \audio_w_reg[7]_i_67_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_68_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_69_n_0\,
      O => \audio_w[7]_i_22_n_0\
    );
\audio_w[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_70_n_0\,
      I1 => \audio_w_reg[7]_i_71_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_72_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_73_n_0\,
      O => \audio_w[7]_i_23_n_0\
    );
\audio_w[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_82_n_0\,
      I1 => \audio_w_reg[7]_i_83_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_84_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_85_n_0\,
      O => \audio_w[7]_i_28_n_0\
    );
\audio_w[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_86_n_0\,
      I1 => \audio_w_reg[7]_i_87_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_88_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_89_n_0\,
      O => \audio_w[7]_i_29_n_0\
    );
\audio_w[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[10]\,
      I1 => \audio_w[7]_i_8_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w[7]_i_9_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w_reg[7]_i_10_n_0\,
      O => \audio_w[7]_i_3_n_0\
    );
\audio_w[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[7]_i_11_n_0\,
      I1 => \audio_w[7]_i_12_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[7]_i_13_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[7]_i_14_n_0\,
      O => \audio_w[7]_i_4_n_0\
    );
\audio_w[7]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFAFC0"
    )
        port map (
      I0 => g99_b7_n_0,
      I1 => g98_b7_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => \sample_index_reg_rep[6]_rep__2_n_0\,
      I4 => g96_b7_n_0,
      O => \audio_w[7]_i_44_n_0\
    );
\audio_w[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g103_b7_n_0,
      I1 => g102_b7_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g101_b7_n_0,
      I4 => \sample_index_reg_rep[6]_rep__2_n_0\,
      I5 => g100_b7_n_0,
      O => \audio_w[7]_i_45_n_0\
    );
\audio_w[7]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g91_b7_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => g89_b7_n_0,
      I3 => \sample_index_reg_rep[6]_rep__2_n_0\,
      I4 => g88_b7_n_0,
      O => \audio_w[7]_i_46_n_0\
    );
\audio_w[7]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => g94_b7_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => \sample_index_reg_rep[6]_rep__2_n_0\,
      I3 => g93_b7_n_0,
      O => \audio_w[7]_i_47_n_0\
    );
\audio_w[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g83_b7_n_0,
      I1 => g82_b7_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g81_b7_n_0,
      I4 => \sample_index_reg_rep[6]_rep__2_n_0\,
      I5 => g80_b7_n_0,
      O => \audio_w[7]_i_48_n_0\
    );
\audio_w[7]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => g86_b7_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => g85_b7_n_0,
      I3 => \sample_index_reg_rep[6]_rep__2_n_0\,
      I4 => g84_b7_n_0,
      O => \audio_w[7]_i_49_n_0\
    );
\audio_w[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_15_n_0\,
      I1 => \audio_w_reg[7]_i_16_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[7]_i_17_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[7]_i_18_n_0\,
      O => \audio_w[7]_i_5_n_0\
    );
\audio_w[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_94_n_0\,
      I1 => \audio_w_reg[7]_i_95_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_96_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_97_n_0\,
      O => \audio_w[7]_i_58_n_0\
    );
\audio_w[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_98_n_0\,
      I1 => \audio_w_reg[7]_i_99_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_100_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_101_n_0\,
      O => \audio_w[7]_i_59_n_0\
    );
\audio_w[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_102_n_0\,
      I1 => \audio_w_reg[7]_i_103_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_104_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_105_n_0\,
      O => \audio_w[7]_i_60_n_0\
    );
\audio_w[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_106_n_0\,
      I1 => \audio_w_reg[7]_i_107_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_108_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_109_n_0\,
      O => \audio_w[7]_i_61_n_0\
    );
\audio_w[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[7]_i_21_n_0\,
      I1 => \audio_w[7]_i_22_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[7]_i_23_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[7]_i_24_n_0\,
      O => \audio_w[7]_i_7_n_0\
    );
\audio_w[7]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => g3_b7_n_0,
      I1 => g2_b7_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => \g1_b7__0_n_0\,
      I4 => \sample_index_reg_rep[6]_rep__2_n_0\,
      O => \audio_w[7]_i_74_n_0\
    );
\audio_w[7]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g7_b7_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => \sample_index_reg_rep[6]_rep__2_n_0\,
      I3 => g5_b7_n_0,
      O => \audio_w[7]_i_75_n_0\
    );
\audio_w[7]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g187_b7_n_0,
      I1 => g186_b7_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g185_b7_n_0,
      I4 => \sample_index_reg_rep[6]_rep__2_n_0\,
      I5 => g184_b7_n_0,
      O => \audio_w[7]_i_78_n_0\
    );
\audio_w[7]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g191_b7_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => g189_b7_n_0,
      I3 => \sample_index_reg_rep[6]_rep__2_n_0\,
      I4 => g188_b7_n_0,
      O => \audio_w[7]_i_79_n_0\
    );
\audio_w[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \audio_w_reg[7]_i_25_n_0\,
      I1 => \sample_index_reg_rep_n_0_[8]\,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g196_b7_n_0,
      I4 => \sample_index_reg_rep[6]_rep__2_n_0\,
      I5 => \sample_index_reg_rep_n_0_[9]\,
      O => \audio_w[7]_i_8_n_0\
    );
\audio_w[7]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g179_b7_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => \sample_index_reg_rep[6]_rep__2_n_0\,
      I3 => g177_b7_n_0,
      O => \audio_w[7]_i_80_n_0\
    );
\audio_w[7]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFAFC0"
    )
        port map (
      I0 => g183_b7_n_0,
      I1 => g182_b7_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => \sample_index_reg_rep[6]_rep__2_n_0\,
      I4 => g180_b7_n_0,
      O => \audio_w[7]_i_81_n_0\
    );
\audio_w[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_26_n_0\,
      I1 => \audio_w_reg[7]_i_27_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[7]_i_28_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[7]_i_29_n_0\,
      O => \audio_w[7]_i_9_n_0\
    );
\audio_w[7]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_110_n_0\,
      I1 => \audio_w_reg[7]_i_111_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_112_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_113_n_0\,
      O => \audio_w[7]_i_90_n_0\
    );
\audio_w[7]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_114_n_0\,
      I1 => \audio_w_reg[7]_i_115_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_116_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_117_n_0\,
      O => \audio_w[7]_i_91_n_0\
    );
\audio_w[7]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_118_n_0\,
      I1 => \audio_w_reg[7]_i_119_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_120_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_121_n_0\,
      O => \audio_w[7]_i_92_n_0\
    );
\audio_w[7]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[7]_i_122_n_0\,
      I1 => \audio_w_reg[7]_i_123_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[7]_i_124_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[7]_i_125_n_0\,
      O => \audio_w[7]_i_93_n_0\
    );
\audio_w[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_30_n_0\,
      I1 => \audio_w_reg[8]_i_31_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w_reg[8]_i_32_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[8]_i_33_n_0\,
      O => \audio_w[8]_i_10_n_0\
    );
\audio_w[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_34_n_0\,
      I1 => \audio_w_reg[8]_i_35_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[8]_i_36_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[8]_i_37_n_0\,
      O => \audio_w[8]_i_11_n_0\
    );
\audio_w[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_38_n_0\,
      I1 => \audio_w_reg[8]_i_39_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[8]_i_40_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[8]_i_41_n_0\,
      O => \audio_w[8]_i_12_n_0\
    );
\audio_w[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_42_n_0\,
      I1 => \audio_w_reg[8]_i_43_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[8]_i_44_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[8]_i_45_n_0\,
      O => \audio_w[8]_i_13_n_0\
    );
\audio_w[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_52_n_0\,
      I1 => \audio_w_reg[8]_i_53_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[8]_i_54_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[8]_i_55_n_0\,
      O => \audio_w[8]_i_17_n_0\
    );
\audio_w[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_56_n_0\,
      I1 => \audio_w_reg[8]_i_57_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[8]_i_58_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[8]_i_59_n_0\,
      O => \audio_w[8]_i_18_n_0\
    );
\audio_w[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[8]_i_4_n_0\,
      I1 => \audio_w[8]_i_5_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w_reg[8]_i_6_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w[8]_i_7_n_0\,
      O => \audio_w[8]_i_2_n_0\
    );
\audio_w[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_64_n_0\,
      I1 => \audio_w_reg[8]_i_65_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[8]_i_66_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[8]_i_67_n_0\,
      O => \audio_w[8]_i_21_n_0\
    );
\audio_w[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_68_n_0\,
      I1 => \audio_w_reg[8]_i_69_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[8]_i_70_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[8]_i_71_n_0\,
      O => \audio_w[8]_i_22_n_0\
    );
\audio_w[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_72_n_0\,
      I1 => \audio_w_reg[8]_i_73_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[8]_i_74_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[8]_i_75_n_0\,
      O => \audio_w[8]_i_23_n_0\
    );
\audio_w[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[10]\,
      I1 => \audio_w[8]_i_8_n_0\,
      I2 => \sample_index_reg_rep_n_0_[12]\,
      I3 => \audio_w[8]_i_9_n_0\,
      I4 => \sample_index_reg_rep_n_0_[11]\,
      I5 => \audio_w[8]_i_10_n_0\,
      O => \audio_w[8]_i_3_n_0\
    );
\audio_w[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_94_n_0\,
      I1 => \audio_w_reg[8]_i_95_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[8]_i_96_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[8]_i_97_n_0\,
      O => \audio_w[8]_i_33_n_0\
    );
\audio_w[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[8]_i_11_n_0\,
      I1 => \audio_w[8]_i_12_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[8]_i_13_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[8]_i_14_n_0\,
      O => \audio_w[8]_i_4_n_0\
    );
\audio_w[8]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFAFC0"
    )
        port map (
      I0 => g99_b8_n_0,
      I1 => g98_b8_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I4 => g96_b8_n_0,
      O => \audio_w[8]_i_46_n_0\
    );
\audio_w[8]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g103_b8_n_0,
      I1 => g102_b8_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g101_b8_n_0,
      I4 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I5 => g100_b8_n_0,
      O => \audio_w[8]_i_47_n_0\
    );
\audio_w[8]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g91_b8_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => g89_b8_n_0,
      I3 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I4 => g88_b8_n_0,
      O => \audio_w[8]_i_48_n_0\
    );
\audio_w[8]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => g94_b8_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I3 => g93_b8_n_0,
      O => \audio_w[8]_i_49_n_0\
    );
\audio_w[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_15_n_0\,
      I1 => \audio_w_reg[8]_i_16_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[8]_i_17_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[8]_i_18_n_0\,
      O => \audio_w[8]_i_5_n_0\
    );
\audio_w[8]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g83_b8_n_0,
      I1 => g82_b8_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g81_b8_n_0,
      I4 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I5 => g80_b8_n_0,
      O => \audio_w[8]_i_50_n_0\
    );
\audio_w[8]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => g86_b8_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => g85_b8_n_0,
      I3 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I4 => g84_b8_n_0,
      O => \audio_w[8]_i_51_n_0\
    );
\audio_w[8]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_98_n_0\,
      I1 => \audio_w_reg[8]_i_99_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[8]_i_100_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[8]_i_101_n_0\,
      O => \audio_w[8]_i_60_n_0\
    );
\audio_w[8]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_102_n_0\,
      I1 => \audio_w_reg[8]_i_103_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[8]_i_104_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[8]_i_105_n_0\,
      O => \audio_w[8]_i_61_n_0\
    );
\audio_w[8]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_106_n_0\,
      I1 => \audio_w_reg[8]_i_107_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[8]_i_108_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[8]_i_109_n_0\,
      O => \audio_w[8]_i_62_n_0\
    );
\audio_w[8]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_110_n_0\,
      I1 => \audio_w_reg[8]_i_111_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[8]_i_112_n_0\,
      I4 => \sample_index_reg_rep[7]_rep_n_0\,
      I5 => \audio_w_reg[8]_i_113_n_0\,
      O => \audio_w[8]_i_63_n_0\
    );
\audio_w[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[8]_i_21_n_0\,
      I1 => \audio_w[8]_i_22_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[8]_i_23_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[8]_i_24_n_0\,
      O => \audio_w[8]_i_7_n_0\
    );
\audio_w[8]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => g3_b8_n_0,
      I1 => g2_b8_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => \g1_b8__0_n_0\,
      I4 => \sample_index_reg_rep[6]_rep__1_n_0\,
      O => \audio_w[8]_i_76_n_0\
    );
\audio_w[8]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g7_b8_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I3 => g5_b8_n_0,
      O => \audio_w[8]_i_77_n_0\
    );
\audio_w[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \audio_w_reg[8]_i_25_n_0\,
      I1 => \sample_index_reg_rep_n_0_[8]\,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g196_b8_n_0,
      I4 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I5 => \sample_index_reg_rep_n_0_[9]\,
      O => \audio_w[8]_i_8_n_0\
    );
\audio_w[8]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g187_b8_n_0,
      I1 => g186_b8_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g185_b8_n_0,
      I4 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I5 => g184_b8_n_0,
      O => \audio_w[8]_i_80_n_0\
    );
\audio_w[8]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g191_b8_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => g189_b8_n_0,
      I3 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I4 => g188_b8_n_0,
      O => \audio_w[8]_i_81_n_0\
    );
\audio_w[8]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g179_b8_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I3 => g177_b8_n_0,
      O => \audio_w[8]_i_82_n_0\
    );
\audio_w[8]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFAFC0"
    )
        port map (
      I0 => g183_b8_n_0,
      I1 => g182_b8_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I4 => g180_b8_n_0,
      O => \audio_w[8]_i_83_n_0\
    );
\audio_w[8]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => g170_b8_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => g168_b8_n_0,
      I3 => \sample_index_reg_rep[6]_rep__1_n_0\,
      O => \audio_w[8]_i_84_n_0\
    );
\audio_w[8]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g175_b8_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => g173_b8_n_0,
      I3 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I4 => g172_b8_n_0,
      O => \audio_w[8]_i_85_n_0\
    );
\audio_w[8]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => g163_b8_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => g161_b8_n_0,
      I3 => \sample_index_reg_rep[6]_rep__1_n_0\,
      O => \audio_w[8]_i_86_n_0\
    );
\audio_w[8]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => g166_b8_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => g164_b8_n_0,
      I3 => \sample_index_reg_rep[6]_rep__1_n_0\,
      O => \audio_w[8]_i_87_n_0\
    );
\audio_w[8]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => g154_b8_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => g153_b8_n_0,
      I3 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I4 => g152_b8_n_0,
      O => \audio_w[8]_i_88_n_0\
    );
\audio_w[8]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => g159_b8_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => g157_b8_n_0,
      I3 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I4 => g156_b8_n_0,
      O => \audio_w[8]_i_89_n_0\
    );
\audio_w[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[8]_i_26_n_0\,
      I1 => \audio_w_reg[8]_i_27_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w_reg[8]_i_28_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[8]_i_29_n_0\,
      O => \audio_w[8]_i_9_n_0\
    );
\audio_w[8]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => g147_b8_n_0,
      I1 => g146_b8_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I4 => g145_b8_n_0,
      O => \audio_w[8]_i_90_n_0\
    );
\audio_w[8]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => g150_b8_n_0,
      I1 => \sample_index_reg_rep[7]_rep_n_0\,
      I2 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I3 => g149_b8_n_0,
      O => \audio_w[8]_i_91_n_0\
    );
\audio_w[8]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => g139_b8_n_0,
      I1 => g138_b8_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g136_b8_n_0,
      I4 => \sample_index_reg_rep[6]_rep__1_n_0\,
      O => \audio_w[8]_i_92_n_0\
    );
\audio_w[8]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g143_b8_n_0,
      I1 => g142_b8_n_0,
      I2 => \sample_index_reg_rep[7]_rep_n_0\,
      I3 => g141_b8_n_0,
      I4 => \sample_index_reg_rep[6]_rep__1_n_0\,
      I5 => g140_b8_n_0,
      O => \audio_w[8]_i_93_n_0\
    );
\audio_w[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[9]_i_2_n_0\,
      I1 => \audio_w_reg[9]_i_3_n_0\,
      I2 => \sample_index_reg_rep_n_0_[13]\,
      I3 => \audio_w_reg[9]_i_4_n_0\,
      I4 => \sample_index_reg_rep_n_0_[12]\,
      I5 => \audio_w_reg[9]_i_5_n_0\,
      O => \audio_w[9]_i_1_n_0\
    );
\audio_w[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[9]_i_27_n_0\,
      I1 => \audio_w_reg[9]_i_28_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[9]_i_29_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[9]_i_30_n_0\,
      O => \audio_w[9]_i_10_n_0\
    );
\audio_w[9]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g55_b9_n_0,
      I1 => g54_b9_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g53_b9_n_0,
      I4 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I5 => g52_b9_n_0,
      O => \audio_w[9]_i_100_n_0\
    );
\audio_w[9]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g43_b9_n_0,
      I1 => g42_b9_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g41_b9_n_0,
      I4 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I5 => g40_b9_n_0,
      O => \audio_w[9]_i_101_n_0\
    );
\audio_w[9]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => g46_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g45_b9_n_0,
      I3 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I4 => g44_b9_n_0,
      O => \audio_w[9]_i_102_n_0\
    );
\audio_w[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[9]_i_31_n_0\,
      I1 => \audio_w[9]_i_32_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[9]_i_33_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[9]_i_34_n_0\,
      O => \audio_w[9]_i_11_n_0\
    );
\audio_w[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w[9]_i_35_n_0\,
      I1 => \audio_w_reg[9]_i_36_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w_reg[9]_i_37_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[9]_i_38_n_0\,
      O => \audio_w[9]_i_12_n_0\
    );
\audio_w[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[9]_i_45_n_0\,
      I1 => \audio_w_reg[9]_i_46_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[9]_i_47_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[9]_i_48_n_0\,
      O => \audio_w[9]_i_18_n_0\
    );
\audio_w[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[10]\,
      I1 => \audio_w[9]_i_6_n_0\,
      I2 => \sample_index_reg_rep_n_0_[9]\,
      I3 => \sample_index_reg_rep_n_0_[11]\,
      O => \audio_w[9]_i_2_n_0\
    );
\audio_w[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[9]_i_61_n_0\,
      I1 => \audio_w_reg[9]_i_62_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[9]_i_63_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[9]_i_64_n_0\,
      O => \audio_w[9]_i_25_n_0\
    );
\audio_w[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[9]_i_65_n_0\,
      I1 => \audio_w_reg[9]_i_66_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[9]_i_67_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[9]_i_68_n_0\,
      O => \audio_w[9]_i_26_n_0\
    );
\audio_w[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[9]_i_69_n_0\,
      I1 => \audio_w_reg[9]_i_70_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[9]_i_71_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[9]_i_72_n_0\,
      O => \audio_w[9]_i_27_n_0\
    );
\audio_w[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[9]_i_75_n_0\,
      I1 => \audio_w_reg[9]_i_76_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[9]_i_77_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[9]_i_78_n_0\,
      O => \audio_w[9]_i_29_n_0\
    );
\audio_w[9]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[9]_i_81_n_0\,
      I1 => \audio_w_reg[9]_i_82_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[9]_i_83_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[9]_i_84_n_0\,
      O => \audio_w[9]_i_31_n_0\
    );
\audio_w[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[9]_i_85_n_0\,
      I1 => \audio_w_reg[9]_i_86_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[9]_i_87_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[9]_i_88_n_0\,
      O => \audio_w[9]_i_32_n_0\
    );
\audio_w[9]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[9]_i_89_n_0\,
      I1 => \audio_w_reg[9]_i_90_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[9]_i_91_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[9]_i_92_n_0\,
      O => \audio_w[9]_i_33_n_0\
    );
\audio_w[9]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[9]_i_95_n_0\,
      I1 => \audio_w_reg[9]_i_96_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[9]_i_97_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[9]_i_98_n_0\,
      O => \audio_w[9]_i_35_n_0\
    );
\audio_w[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[9]_i_103_n_0\,
      I1 => \audio_w_reg[9]_i_104_n_0\,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[9]_i_105_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[9]_i_106_n_0\,
      O => \audio_w[9]_i_38_n_0\
    );
\audio_w[9]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B38"
    )
        port map (
      I0 => g154_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I3 => g152_b9_n_0,
      O => \audio_w[9]_i_39_n_0\
    );
\audio_w[9]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => g159_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g157_b9_n_0,
      I3 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I4 => g156_b9_n_0,
      O => \audio_w[9]_i_40_n_0\
    );
\audio_w[9]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g147_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I3 => g145_b9_n_0,
      O => \audio_w[9]_i_41_n_0\
    );
\audio_w[9]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => g150_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I3 => g149_b9_n_0,
      O => \audio_w[9]_i_42_n_0\
    );
\audio_w[9]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => g138_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g136_b9_n_0,
      I3 => \sample_index_reg_rep[6]_rep__0_n_0\,
      O => \audio_w[9]_i_43_n_0\
    );
\audio_w[9]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g143_b9_n_0,
      I1 => g142_b9_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g141_b9_n_0,
      I4 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I5 => g140_b9_n_0,
      O => \audio_w[9]_i_44_n_0\
    );
\audio_w[9]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g187_b9_n_0,
      I1 => g186_b9_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g185_b9_n_0,
      I4 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I5 => g184_b9_n_0,
      O => \audio_w[9]_i_49_n_0\
    );
\audio_w[9]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g191_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g189_b9_n_0,
      I3 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I4 => g188_b9_n_0,
      O => \audio_w[9]_i_50_n_0\
    );
\audio_w[9]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g179_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I3 => g177_b9_n_0,
      O => \audio_w[9]_i_51_n_0\
    );
\audio_w[9]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFAFC0"
    )
        port map (
      I0 => g183_b9_n_0,
      I1 => g182_b9_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I4 => g180_b9_n_0,
      O => \audio_w[9]_i_52_n_0\
    );
\audio_w[9]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => g170_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g168_b9_n_0,
      I3 => \sample_index_reg_rep[6]_rep__0_n_0\,
      O => \audio_w[9]_i_53_n_0\
    );
\audio_w[9]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g175_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g173_b9_n_0,
      I3 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I4 => g172_b9_n_0,
      O => \audio_w[9]_i_54_n_0\
    );
\audio_w[9]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => g163_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g161_b9_n_0,
      I3 => \sample_index_reg_rep[6]_rep__0_n_0\,
      O => \audio_w[9]_i_55_n_0\
    );
\audio_w[9]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCB8"
    )
        port map (
      I0 => g166_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g164_b9_n_0,
      I3 => \sample_index_reg_rep[6]_rep__0_n_0\,
      O => \audio_w[9]_i_56_n_0\
    );
\audio_w[9]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => g91_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g89_b9_n_0,
      I3 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I4 => g88_b9_n_0,
      O => \audio_w[9]_i_57_n_0\
    );
\audio_w[9]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => g94_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I3 => g93_b9_n_0,
      O => \audio_w[9]_i_58_n_0\
    );
\audio_w[9]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g83_b9_n_0,
      I1 => g82_b9_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g81_b9_n_0,
      I4 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I5 => g80_b9_n_0,
      O => \audio_w[9]_i_59_n_0\
    );
\audio_w[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I1 => g196_b9_n_0,
      I2 => \sample_index_reg_rep_n_0_[8]\,
      I3 => \audio_w_reg[9]_i_13_n_0\,
      I4 => \sample_index_reg_rep_n_0_[7]\,
      I5 => \audio_w_reg[9]_i_14_n_0\,
      O => \audio_w[9]_i_6_n_0\
    );
\audio_w[9]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => g86_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g85_b9_n_0,
      I3 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I4 => g84_b9_n_0,
      O => \audio_w[9]_i_60_n_0\
    );
\audio_w[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[9]_i_15_n_0\,
      I1 => \audio_w_reg[9]_i_16_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w_reg[9]_i_17_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[9]_i_18_n_0\,
      O => \audio_w[9]_i_7_n_0\
    );
\audio_w[9]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g115_b9_n_0,
      I1 => g114_b9_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g113_b9_n_0,
      I4 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I5 => g112_b9_n_0,
      O => \audio_w[9]_i_73_n_0\
    );
\audio_w[9]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => g118_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => g117_b9_n_0,
      I3 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I4 => g116_b9_n_0,
      O => \audio_w[9]_i_74_n_0\
    );
\audio_w[9]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFAFC0"
    )
        port map (
      I0 => g99_b9_n_0,
      I1 => g98_b9_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I4 => g96_b9_n_0,
      O => \audio_w[9]_i_79_n_0\
    );
\audio_w[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[9]_i_19_n_0\,
      I1 => \audio_w_reg[9]_i_20_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w_reg[9]_i_21_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w_reg[9]_i_22_n_0\,
      O => \audio_w[9]_i_8_n_0\
    );
\audio_w[9]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g103_b9_n_0,
      I1 => g102_b9_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g101_b9_n_0,
      I4 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I5 => g100_b9_n_0,
      O => \audio_w[9]_i_80_n_0\
    );
\audio_w[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_w_reg[9]_i_23_n_0\,
      I1 => \audio_w_reg[9]_i_24_n_0\,
      I2 => \sample_index_reg_rep_n_0_[10]\,
      I3 => \audio_w[9]_i_25_n_0\,
      I4 => \sample_index_reg_rep_n_0_[9]\,
      I5 => \audio_w[9]_i_26_n_0\,
      O => \audio_w[9]_i_9_n_0\
    );
\audio_w[9]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => g3_b9_n_0,
      I1 => g2_b9_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => \g1_b9__0_n_0\,
      I4 => \sample_index_reg_rep[6]_rep__0_n_0\,
      O => \audio_w[9]_i_93_n_0\
    );
\audio_w[9]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => g7_b9_n_0,
      I1 => \sample_index_reg_rep_n_0_[7]\,
      I2 => \sample_index_reg_rep[6]_rep__0_n_0\,
      I3 => g5_b9_n_0,
      O => \audio_w[9]_i_94_n_0\
    );
\audio_w[9]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => g51_b9_n_0,
      I1 => g50_b9_n_0,
      I2 => \sample_index_reg_rep_n_0_[7]\,
      I3 => g48_b9_n_0,
      I4 => \sample_index_reg_rep[6]_rep__0_n_0\,
      O => \audio_w[9]_i_99_n_0\
    );
\audio_w_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \audio_w_reg[0]_i_1_n_0\,
      Q => \audio_w_reg_n_0_[0]\
    );
\audio_w_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[0]_i_2_n_0\,
      I1 => \audio_w[0]_i_3_n_0\,
      O => \audio_w_reg[0]_i_1_n_0\,
      S => \sample_index_reg_rep_n_0_[13]\
    );
\audio_w_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[0]_i_22_n_0\,
      I1 => \audio_w_reg[0]_i_23_n_0\,
      O => \audio_w_reg[0]_i_10_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[0]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b0_n_0,
      I1 => g3_b0_n_0,
      O => \audio_w_reg[0]_i_100_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b0__0_n_0\,
      I1 => \g1_b0__0_n_0\,
      O => \audio_w_reg[0]_i_101_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b0_n_0,
      I1 => g15_b0_n_0,
      O => \audio_w_reg[0]_i_102_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b0_n_0,
      I1 => g13_b0_n_0,
      O => \audio_w_reg[0]_i_103_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b0_n_0,
      I1 => g11_b0_n_0,
      O => \audio_w_reg[0]_i_104_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b0_n_0,
      I1 => g9_b0_n_0,
      O => \audio_w_reg[0]_i_105_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b0_n_0,
      I1 => g23_b0_n_0,
      O => \audio_w_reg[0]_i_106_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b0_n_0,
      I1 => g21_b0_n_0,
      O => \audio_w_reg[0]_i_107_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b0_n_0,
      I1 => g19_b0_n_0,
      O => \audio_w_reg[0]_i_108_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b0_n_0,
      I1 => g17_b0_n_0,
      O => \audio_w_reg[0]_i_109_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[0]_i_24_n_0\,
      I1 => \audio_w[0]_i_25_n_0\,
      O => \audio_w_reg[0]_i_11_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[0]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b0_n_0,
      I1 => g31_b0_n_0,
      O => \audio_w_reg[0]_i_110_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b0_n_0,
      I1 => g29_b0_n_0,
      O => \audio_w_reg[0]_i_111_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b0_n_0,
      I1 => g27_b0_n_0,
      O => \audio_w_reg[0]_i_112_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b0_n_0,
      I1 => g25_b0_n_0,
      O => \audio_w_reg[0]_i_113_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => g166_b0_n_0,
      I1 => g167_b0_n_0,
      O => \audio_w_reg[0]_i_114_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => g164_b0_n_0,
      I1 => g165_b0_n_0,
      O => \audio_w_reg[0]_i_115_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => g162_b0_n_0,
      I1 => g163_b0_n_0,
      O => \audio_w_reg[0]_i_116_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => g160_b0_n_0,
      I1 => g161_b0_n_0,
      O => \audio_w_reg[0]_i_117_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => g174_b0_n_0,
      I1 => g175_b0_n_0,
      O => \audio_w_reg[0]_i_118_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => g172_b0_n_0,
      I1 => g173_b0_n_0,
      O => \audio_w_reg[0]_i_119_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[0]_i_26_n_0\,
      I1 => \audio_w[0]_i_27_n_0\,
      O => \audio_w_reg[0]_i_12_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[0]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => g170_b0_n_0,
      I1 => g171_b0_n_0,
      O => \audio_w_reg[0]_i_120_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => g168_b0_n_0,
      I1 => g169_b0_n_0,
      O => \audio_w_reg[0]_i_121_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => g182_b0_n_0,
      I1 => g183_b0_n_0,
      O => \audio_w_reg[0]_i_122_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => g180_b0_n_0,
      I1 => g181_b0_n_0,
      O => \audio_w_reg[0]_i_123_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => g178_b0_n_0,
      I1 => g179_b0_n_0,
      O => \audio_w_reg[0]_i_124_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => g176_b0_n_0,
      I1 => g177_b0_n_0,
      O => \audio_w_reg[0]_i_125_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => g190_b0_n_0,
      I1 => g191_b0_n_0,
      O => \audio_w_reg[0]_i_126_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => g188_b0_n_0,
      I1 => g189_b0_n_0,
      O => \audio_w_reg[0]_i_127_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => g186_b0_n_0,
      I1 => g187_b0_n_0,
      O => \audio_w_reg[0]_i_128_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => g184_b0_n_0,
      I1 => g185_b0_n_0,
      O => \audio_w_reg[0]_i_129_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[0]_i_28_n_0\,
      I1 => \audio_w[0]_i_29_n_0\,
      O => \audio_w_reg[0]_i_13_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[0]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => g134_b0_n_0,
      I1 => g135_b0_n_0,
      O => \audio_w_reg[0]_i_130_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => g132_b0_n_0,
      I1 => g133_b0_n_0,
      O => \audio_w_reg[0]_i_131_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => g130_b0_n_0,
      I1 => g131_b0_n_0,
      O => \audio_w_reg[0]_i_132_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => g128_b0_n_0,
      I1 => g129_b0_n_0,
      O => \audio_w_reg[0]_i_133_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_134\: unisim.vcomponents.MUXF7
     port map (
      I0 => g142_b0_n_0,
      I1 => g143_b0_n_0,
      O => \audio_w_reg[0]_i_134_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_135\: unisim.vcomponents.MUXF7
     port map (
      I0 => g140_b0_n_0,
      I1 => g141_b0_n_0,
      O => \audio_w_reg[0]_i_135_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_136\: unisim.vcomponents.MUXF7
     port map (
      I0 => g138_b0_n_0,
      I1 => g139_b0_n_0,
      O => \audio_w_reg[0]_i_136_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_137\: unisim.vcomponents.MUXF7
     port map (
      I0 => g136_b0_n_0,
      I1 => g137_b0_n_0,
      O => \audio_w_reg[0]_i_137_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => g150_b0_n_0,
      I1 => g151_b0_n_0,
      O => \audio_w_reg[0]_i_138_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => g148_b0_n_0,
      I1 => g149_b0_n_0,
      O => \audio_w_reg[0]_i_139_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[0]_i_30_n_0\,
      I1 => \audio_w[0]_i_31_n_0\,
      O => \audio_w_reg[0]_i_14_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[0]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => g146_b0_n_0,
      I1 => g147_b0_n_0,
      O => \audio_w_reg[0]_i_140_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => g144_b0_n_0,
      I1 => g145_b0_n_0,
      O => \audio_w_reg[0]_i_141_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_142\: unisim.vcomponents.MUXF7
     port map (
      I0 => g158_b0_n_0,
      I1 => g159_b0_n_0,
      O => \audio_w_reg[0]_i_142_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_143\: unisim.vcomponents.MUXF7
     port map (
      I0 => g156_b0_n_0,
      I1 => g157_b0_n_0,
      O => \audio_w_reg[0]_i_143_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_144\: unisim.vcomponents.MUXF7
     port map (
      I0 => g154_b0_n_0,
      I1 => g155_b0_n_0,
      O => \audio_w_reg[0]_i_144_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => g152_b0_n_0,
      I1 => g153_b0_n_0,
      O => \audio_w_reg[0]_i_145_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[0]_i_32_n_0\,
      I1 => \audio_w[0]_i_33_n_0\,
      O => \audio_w_reg[0]_i_15_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[0]_i_34_n_0\,
      I1 => \audio_w[0]_i_35_n_0\,
      O => \audio_w_reg[0]_i_16_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[0]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[0]_i_36_n_0\,
      I1 => \audio_w[0]_i_37_n_0\,
      O => \audio_w_reg[0]_i_17_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[0]_i_38_n_0\,
      I1 => \audio_w[0]_i_39_n_0\,
      O => \audio_w_reg[0]_i_18_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[0]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[0]_i_40_n_0\,
      I1 => \audio_w_reg[0]_i_41_n_0\,
      O => \audio_w_reg[0]_i_19_n_0\,
      S => \sample_index_reg_rep[7]_rep__0_n_0\
    );
\audio_w_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[0]_i_42_n_0\,
      I1 => \audio_w[0]_i_43_n_0\,
      O => \audio_w_reg[0]_i_20_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[0]_i_44_n_0\,
      I1 => \audio_w[0]_i_45_n_0\,
      O => \audio_w_reg[0]_i_21_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[0]_i_46_n_0\,
      I1 => \audio_w[0]_i_47_n_0\,
      O => \audio_w_reg[0]_i_22_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[0]_i_48_n_0\,
      I1 => \audio_w[0]_i_49_n_0\,
      O => \audio_w_reg[0]_i_23_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[0]_i_11_n_0\,
      I1 => \audio_w_reg[0]_i_12_n_0\,
      O => \audio_w_reg[0]_i_4_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[0]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => g192_b0_n_0,
      I1 => g193_b0_n_0,
      O => \audio_w_reg[0]_i_40_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => g194_b0_n_0,
      I1 => g195_b0_n_0,
      O => \audio_w_reg[0]_i_41_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[0]_i_13_n_0\,
      I1 => \audio_w_reg[0]_i_14_n_0\,
      O => \audio_w_reg[0]_i_5_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[0]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => g102_b0_n_0,
      I1 => g103_b0_n_0,
      O => \audio_w_reg[0]_i_50_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => g100_b0_n_0,
      I1 => g101_b0_n_0,
      O => \audio_w_reg[0]_i_51_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => g98_b0_n_0,
      I1 => g99_b0_n_0,
      O => \audio_w_reg[0]_i_52_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => g96_b0_n_0,
      I1 => g97_b0_n_0,
      O => \audio_w_reg[0]_i_53_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => g110_b0_n_0,
      I1 => g111_b0_n_0,
      O => \audio_w_reg[0]_i_54_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => g108_b0_n_0,
      I1 => g109_b0_n_0,
      O => \audio_w_reg[0]_i_55_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => g106_b0_n_0,
      I1 => g107_b0_n_0,
      O => \audio_w_reg[0]_i_56_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => g104_b0_n_0,
      I1 => g105_b0_n_0,
      O => \audio_w_reg[0]_i_57_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => g118_b0_n_0,
      I1 => g119_b0_n_0,
      O => \audio_w_reg[0]_i_58_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => g116_b0_n_0,
      I1 => g117_b0_n_0,
      O => \audio_w_reg[0]_i_59_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[0]_i_15_n_0\,
      I1 => \audio_w_reg[0]_i_16_n_0\,
      O => \audio_w_reg[0]_i_6_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[0]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => g114_b0_n_0,
      I1 => g115_b0_n_0,
      O => \audio_w_reg[0]_i_60_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => g112_b0_n_0,
      I1 => g113_b0_n_0,
      O => \audio_w_reg[0]_i_61_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => g126_b0_n_0,
      I1 => g127_b0_n_0,
      O => \audio_w_reg[0]_i_62_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => g124_b0_n_0,
      I1 => g125_b0_n_0,
      O => \audio_w_reg[0]_i_63_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => g122_b0_n_0,
      I1 => g123_b0_n_0,
      O => \audio_w_reg[0]_i_64_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => g120_b0_n_0,
      I1 => g121_b0_n_0,
      O => \audio_w_reg[0]_i_65_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => g70_b0_n_0,
      I1 => g71_b0_n_0,
      O => \audio_w_reg[0]_i_66_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => g68_b0_n_0,
      I1 => g69_b0_n_0,
      O => \audio_w_reg[0]_i_67_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => g66_b0_n_0,
      I1 => g67_b0_n_0,
      O => \audio_w_reg[0]_i_68_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => g64_b0_n_0,
      I1 => g65_b0_n_0,
      O => \audio_w_reg[0]_i_69_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[0]_i_17_n_0\,
      I1 => \audio_w_reg[0]_i_18_n_0\,
      O => \audio_w_reg[0]_i_7_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[0]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => g78_b0_n_0,
      I1 => g79_b0_n_0,
      O => \audio_w_reg[0]_i_70_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => g76_b0_n_0,
      I1 => g77_b0_n_0,
      O => \audio_w_reg[0]_i_71_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => g74_b0_n_0,
      I1 => g75_b0_n_0,
      O => \audio_w_reg[0]_i_72_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => g72_b0_n_0,
      I1 => g73_b0_n_0,
      O => \audio_w_reg[0]_i_73_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => g86_b0_n_0,
      I1 => g87_b0_n_0,
      O => \audio_w_reg[0]_i_74_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => g84_b0_n_0,
      I1 => g85_b0_n_0,
      O => \audio_w_reg[0]_i_75_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => g82_b0_n_0,
      I1 => g83_b0_n_0,
      O => \audio_w_reg[0]_i_76_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => g80_b0_n_0,
      I1 => g81_b0_n_0,
      O => \audio_w_reg[0]_i_77_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => g94_b0_n_0,
      I1 => g95_b0_n_0,
      O => \audio_w_reg[0]_i_78_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => g92_b0_n_0,
      I1 => g93_b0_n_0,
      O => \audio_w_reg[0]_i_79_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => g90_b0_n_0,
      I1 => g91_b0_n_0,
      O => \audio_w_reg[0]_i_80_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => g88_b0_n_0,
      I1 => g89_b0_n_0,
      O => \audio_w_reg[0]_i_81_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b0_n_0,
      I1 => g39_b0_n_0,
      O => \audio_w_reg[0]_i_82_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b0_n_0,
      I1 => g37_b0_n_0,
      O => \audio_w_reg[0]_i_83_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b0_n_0,
      I1 => g35_b0_n_0,
      O => \audio_w_reg[0]_i_84_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b0_n_0,
      I1 => g33_b0_n_0,
      O => \audio_w_reg[0]_i_85_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => g46_b0_n_0,
      I1 => g47_b0_n_0,
      O => \audio_w_reg[0]_i_86_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => g44_b0_n_0,
      I1 => g45_b0_n_0,
      O => \audio_w_reg[0]_i_87_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b0_n_0,
      I1 => g43_b0_n_0,
      O => \audio_w_reg[0]_i_88_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b0_n_0,
      I1 => g41_b0_n_0,
      O => \audio_w_reg[0]_i_89_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[0]_i_20_n_0\,
      I1 => \audio_w_reg[0]_i_21_n_0\,
      O => \audio_w_reg[0]_i_9_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[0]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => g54_b0_n_0,
      I1 => g55_b0_n_0,
      O => \audio_w_reg[0]_i_90_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => g52_b0_n_0,
      I1 => g53_b0_n_0,
      O => \audio_w_reg[0]_i_91_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => g50_b0_n_0,
      I1 => g51_b0_n_0,
      O => \audio_w_reg[0]_i_92_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => g48_b0_n_0,
      I1 => g49_b0_n_0,
      O => \audio_w_reg[0]_i_93_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b0_n_0,
      I1 => g63_b0_n_0,
      O => \audio_w_reg[0]_i_94_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b0_n_0,
      I1 => g61_b0_n_0,
      O => \audio_w_reg[0]_i_95_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b0_n_0,
      I1 => g59_b0_n_0,
      O => \audio_w_reg[0]_i_96_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b0_n_0,
      I1 => g57_b0_n_0,
      O => \audio_w_reg[0]_i_97_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b0_n_0,
      I1 => g7_b0_n_0,
      O => \audio_w_reg[0]_i_98_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[0]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b0_n_0,
      I1 => g5_b0_n_0,
      O => \audio_w_reg[0]_i_99_n_0\,
      S => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\audio_w_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \audio_w[10]_i_1_n_0\,
      Q => \audio_w_reg_n_0_[10]\
    );
\audio_w_reg[10]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b10_n_0,
      I1 => g39_b10_n_0,
      O => \audio_w_reg[10]_i_101_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b10_n_0,
      I1 => g37_b10_n_0,
      O => \audio_w_reg[10]_i_102_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b10_n_0,
      I1 => g35_b10_n_0,
      O => \audio_w_reg[10]_i_103_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b10_n_0,
      I1 => g33_b10_n_0,
      O => \audio_w_reg[10]_i_104_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => g194_b10_n_0,
      I1 => g195_b10_n_0,
      O => \audio_w_reg[10]_i_13_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => g192_b10_n_0,
      I1 => g193_b10_n_0,
      O => \audio_w_reg[10]_i_14_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_39_n_0\,
      I1 => \audio_w[10]_i_40_n_0\,
      O => \audio_w_reg[10]_i_15_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_41_n_0\,
      I1 => \audio_w[10]_i_42_n_0\,
      O => \audio_w_reg[10]_i_16_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_43_n_0\,
      I1 => \audio_w[10]_i_44_n_0\,
      O => \audio_w_reg[10]_i_17_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_49_n_0\,
      I1 => \audio_w[10]_i_50_n_0\,
      O => \audio_w_reg[10]_i_19_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_51_n_0\,
      I1 => \audio_w[10]_i_52_n_0\,
      O => \audio_w_reg[10]_i_20_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_53_n_0\,
      I1 => \audio_w[10]_i_54_n_0\,
      O => \audio_w_reg[10]_i_21_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_55_n_0\,
      I1 => \audio_w[10]_i_56_n_0\,
      O => \audio_w_reg[10]_i_22_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_57_n_0\,
      I1 => \audio_w[10]_i_58_n_0\,
      O => \audio_w_reg[10]_i_23_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_59_n_0\,
      I1 => \audio_w[10]_i_60_n_0\,
      O => \audio_w_reg[10]_i_24_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_73_n_0\,
      I1 => \audio_w[10]_i_74_n_0\,
      O => \audio_w_reg[10]_i_28_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_75_n_0\,
      I1 => \audio_w[10]_i_76_n_0\,
      O => \audio_w_reg[10]_i_29_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_7_n_0\,
      I1 => \audio_w[10]_i_8_n_0\,
      O => \audio_w_reg[10]_i_3_n_0\,
      S => \sample_index_reg_rep_n_0_[11]\
    );
\audio_w_reg[10]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_77_n_0\,
      I1 => \audio_w[10]_i_78_n_0\,
      O => \audio_w_reg[10]_i_30_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_91_n_0\,
      I1 => \audio_w[10]_i_92_n_0\,
      O => \audio_w_reg[10]_i_34_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_97_n_0\,
      I1 => \audio_w[10]_i_98_n_0\,
      O => \audio_w_reg[10]_i_36_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_99_n_0\,
      I1 => \audio_w[10]_i_100_n_0\,
      O => \audio_w_reg[10]_i_37_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_9_n_0\,
      I1 => \audio_w[10]_i_10_n_0\,
      O => \audio_w_reg[10]_i_4_n_0\,
      S => \sample_index_reg_rep_n_0_[11]\
    );
\audio_w_reg[10]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => g134_b10_n_0,
      I1 => g135_b10_n_0,
      O => \audio_w_reg[10]_i_45_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => g132_b10_n_0,
      I1 => g133_b10_n_0,
      O => \audio_w_reg[10]_i_46_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => g130_b10_n_0,
      I1 => g131_b10_n_0,
      O => \audio_w_reg[10]_i_47_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => g128_b10_n_0,
      I1 => g129_b10_n_0,
      O => \audio_w_reg[10]_i_48_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[10]_i_11_n_0\,
      I1 => \audio_w[10]_i_12_n_0\,
      O => \audio_w_reg[10]_i_5_n_0\,
      S => \sample_index_reg_rep_n_0_[11]\
    );
\audio_w_reg[10]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => g78_b10_n_0,
      I1 => g79_b10_n_0,
      O => \audio_w_reg[10]_i_61_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => g76_b10_n_0,
      I1 => g77_b10_n_0,
      O => \audio_w_reg[10]_i_62_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => g74_b10_n_0,
      I1 => g75_b10_n_0,
      O => \audio_w_reg[10]_i_63_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => g72_b10_n_0,
      I1 => g73_b10_n_0,
      O => \audio_w_reg[10]_i_64_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => g70_b10_n_0,
      I1 => g71_b10_n_0,
      O => \audio_w_reg[10]_i_65_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => g68_b10_n_0,
      I1 => g69_b10_n_0,
      O => \audio_w_reg[10]_i_66_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => g66_b10_n_0,
      I1 => g67_b10_n_0,
      O => \audio_w_reg[10]_i_67_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => g64_b10_n_0,
      I1 => g65_b10_n_0,
      O => \audio_w_reg[10]_i_68_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => g126_b10_n_0,
      I1 => g127_b10_n_0,
      O => \audio_w_reg[10]_i_69_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => g124_b10_n_0,
      I1 => g125_b10_n_0,
      O => \audio_w_reg[10]_i_70_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => g122_b10_n_0,
      I1 => g123_b10_n_0,
      O => \audio_w_reg[10]_i_71_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => g120_b10_n_0,
      I1 => g121_b10_n_0,
      O => \audio_w_reg[10]_i_72_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b10_n_0,
      I1 => g31_b10_n_0,
      O => \audio_w_reg[10]_i_79_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b10_n_0,
      I1 => g29_b10_n_0,
      O => \audio_w_reg[10]_i_80_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b10_n_0,
      I1 => g27_b10_n_0,
      O => \audio_w_reg[10]_i_81_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b10_n_0,
      I1 => g25_b10_n_0,
      O => \audio_w_reg[10]_i_82_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b10_n_0,
      I1 => g23_b10_n_0,
      O => \audio_w_reg[10]_i_83_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b10_n_0,
      I1 => g21_b10_n_0,
      O => \audio_w_reg[10]_i_84_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b10_n_0,
      I1 => g19_b10_n_0,
      O => \audio_w_reg[10]_i_85_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b10_n_0,
      I1 => g17_b10_n_0,
      O => \audio_w_reg[10]_i_86_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b10_n_0,
      I1 => g15_b10_n_0,
      O => \audio_w_reg[10]_i_87_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b10_n_0,
      I1 => g13_b10_n_0,
      O => \audio_w_reg[10]_i_88_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b10_n_0,
      I1 => g11_b10_n_0,
      O => \audio_w_reg[10]_i_89_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b10_n_0,
      I1 => g9_b10_n_0,
      O => \audio_w_reg[10]_i_90_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b10_n_0,
      I1 => g63_b10_n_0,
      O => \audio_w_reg[10]_i_93_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b10_n_0,
      I1 => g61_b10_n_0,
      O => \audio_w_reg[10]_i_94_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b10_n_0,
      I1 => g59_b10_n_0,
      O => \audio_w_reg[10]_i_95_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[10]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b10_n_0,
      I1 => g57_b10_n_0,
      O => \audio_w_reg[10]_i_96_n_0\,
      S => \sample_index_reg_rep[6]_rep_n_0\
    );
\audio_w_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \audio_w[11]_i_1_n_0\,
      Q => \audio_w_reg_n_0_[11]\
    );
\audio_w_reg[11]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b11_n_0,
      I1 => g39_b11_n_0,
      O => \audio_w_reg[11]_i_101_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b11_n_0,
      I1 => g37_b11_n_0,
      O => \audio_w_reg[11]_i_102_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b11_n_0,
      I1 => g35_b11_n_0,
      O => \audio_w_reg[11]_i_103_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b11_n_0,
      I1 => g33_b11_n_0,
      O => \audio_w_reg[11]_i_104_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => g194_b11_n_0,
      I1 => g195_b11_n_0,
      O => \audio_w_reg[11]_i_13_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => g192_b11_n_0,
      I1 => g193_b11_n_0,
      O => \audio_w_reg[11]_i_14_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_39_n_0\,
      I1 => \audio_w[11]_i_40_n_0\,
      O => \audio_w_reg[11]_i_15_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_41_n_0\,
      I1 => \audio_w[11]_i_42_n_0\,
      O => \audio_w_reg[11]_i_16_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_43_n_0\,
      I1 => \audio_w[11]_i_44_n_0\,
      O => \audio_w_reg[11]_i_17_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_49_n_0\,
      I1 => \audio_w[11]_i_50_n_0\,
      O => \audio_w_reg[11]_i_19_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_51_n_0\,
      I1 => \audio_w[11]_i_52_n_0\,
      O => \audio_w_reg[11]_i_20_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_53_n_0\,
      I1 => \audio_w[11]_i_54_n_0\,
      O => \audio_w_reg[11]_i_21_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_55_n_0\,
      I1 => \audio_w[11]_i_56_n_0\,
      O => \audio_w_reg[11]_i_22_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_57_n_0\,
      I1 => \audio_w[11]_i_58_n_0\,
      O => \audio_w_reg[11]_i_23_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_59_n_0\,
      I1 => \audio_w[11]_i_60_n_0\,
      O => \audio_w_reg[11]_i_24_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_73_n_0\,
      I1 => \audio_w[11]_i_74_n_0\,
      O => \audio_w_reg[11]_i_28_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_75_n_0\,
      I1 => \audio_w[11]_i_76_n_0\,
      O => \audio_w_reg[11]_i_29_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_7_n_0\,
      I1 => \audio_w[11]_i_8_n_0\,
      O => \audio_w_reg[11]_i_3_n_0\,
      S => \sample_index_reg_rep_n_0_[11]\
    );
\audio_w_reg[11]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_77_n_0\,
      I1 => \audio_w[11]_i_78_n_0\,
      O => \audio_w_reg[11]_i_30_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_91_n_0\,
      I1 => \audio_w[11]_i_92_n_0\,
      O => \audio_w_reg[11]_i_34_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_97_n_0\,
      I1 => \audio_w[11]_i_98_n_0\,
      O => \audio_w_reg[11]_i_36_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_99_n_0\,
      I1 => \audio_w[11]_i_100_n_0\,
      O => \audio_w_reg[11]_i_37_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_9_n_0\,
      I1 => \audio_w[11]_i_10_n_0\,
      O => \audio_w_reg[11]_i_4_n_0\,
      S => \sample_index_reg_rep_n_0_[11]\
    );
\audio_w_reg[11]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => g134_b11_n_0,
      I1 => g135_b11_n_0,
      O => \audio_w_reg[11]_i_45_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => g132_b11_n_0,
      I1 => g133_b11_n_0,
      O => \audio_w_reg[11]_i_46_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => g130_b11_n_0,
      I1 => g131_b11_n_0,
      O => \audio_w_reg[11]_i_47_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => g128_b11_n_0,
      I1 => g129_b11_n_0,
      O => \audio_w_reg[11]_i_48_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[11]_i_11_n_0\,
      I1 => \audio_w[11]_i_12_n_0\,
      O => \audio_w_reg[11]_i_5_n_0\,
      S => \sample_index_reg_rep_n_0_[11]\
    );
\audio_w_reg[11]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => g78_b11_n_0,
      I1 => g79_b11_n_0,
      O => \audio_w_reg[11]_i_61_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => g76_b11_n_0,
      I1 => g77_b11_n_0,
      O => \audio_w_reg[11]_i_62_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => g74_b11_n_0,
      I1 => g75_b11_n_0,
      O => \audio_w_reg[11]_i_63_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => g72_b11_n_0,
      I1 => g73_b11_n_0,
      O => \audio_w_reg[11]_i_64_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => g70_b11_n_0,
      I1 => g71_b11_n_0,
      O => \audio_w_reg[11]_i_65_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => g68_b11_n_0,
      I1 => g69_b11_n_0,
      O => \audio_w_reg[11]_i_66_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => g66_b11_n_0,
      I1 => g67_b11_n_0,
      O => \audio_w_reg[11]_i_67_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => g64_b11_n_0,
      I1 => g65_b11_n_0,
      O => \audio_w_reg[11]_i_68_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => g126_b11_n_0,
      I1 => g127_b11_n_0,
      O => \audio_w_reg[11]_i_69_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => g124_b11_n_0,
      I1 => g125_b11_n_0,
      O => \audio_w_reg[11]_i_70_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => g122_b11_n_0,
      I1 => g123_b11_n_0,
      O => \audio_w_reg[11]_i_71_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => g120_b11_n_0,
      I1 => g121_b11_n_0,
      O => \audio_w_reg[11]_i_72_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b11_n_0,
      I1 => g31_b11_n_0,
      O => \audio_w_reg[11]_i_79_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b11_n_0,
      I1 => g29_b11_n_0,
      O => \audio_w_reg[11]_i_80_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b11_n_0,
      I1 => g27_b11_n_0,
      O => \audio_w_reg[11]_i_81_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b11_n_0,
      I1 => g25_b11_n_0,
      O => \audio_w_reg[11]_i_82_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b11_n_0,
      I1 => g23_b11_n_0,
      O => \audio_w_reg[11]_i_83_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b11_n_0,
      I1 => g21_b11_n_0,
      O => \audio_w_reg[11]_i_84_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b11_n_0,
      I1 => g19_b11_n_0,
      O => \audio_w_reg[11]_i_85_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b11_n_0,
      I1 => g17_b11_n_0,
      O => \audio_w_reg[11]_i_86_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b11_n_0,
      I1 => g15_b11_n_0,
      O => \audio_w_reg[11]_i_87_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b11_n_0,
      I1 => g13_b11_n_0,
      O => \audio_w_reg[11]_i_88_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b11_n_0,
      I1 => g11_b11_n_0,
      O => \audio_w_reg[11]_i_89_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b11_n_0,
      I1 => g9_b11_n_0,
      O => \audio_w_reg[11]_i_90_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b11_n_0,
      I1 => g63_b11_n_0,
      O => \audio_w_reg[11]_i_93_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b11_n_0,
      I1 => g61_b11_n_0,
      O => \audio_w_reg[11]_i_94_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b11_n_0,
      I1 => g59_b11_n_0,
      O => \audio_w_reg[11]_i_95_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[11]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b11_n_0,
      I1 => g57_b11_n_0,
      O => \audio_w_reg[11]_i_96_n_0\,
      S => \sample_index_reg_rep_n_0_[6]\
    );
\audio_w_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \audio_w_reg[1]_i_1_n_0\,
      Q => \audio_w_reg_n_0_[1]\
    );
\audio_w_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[1]_i_2_n_0\,
      I1 => \audio_w[1]_i_3_n_0\,
      O => \audio_w_reg[1]_i_1_n_0\,
      S => \sample_index_reg_rep_n_0_[13]\
    );
\audio_w_reg[1]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[1]_i_22_n_0\,
      I1 => \audio_w_reg[1]_i_23_n_0\,
      O => \audio_w_reg[1]_i_10_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[1]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b1_n_0,
      I1 => g3_b1_n_0,
      O => \audio_w_reg[1]_i_100_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b1__0_n_0\,
      I1 => \g1_b1__0_n_0\,
      O => \audio_w_reg[1]_i_101_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b1_n_0,
      I1 => g15_b1_n_0,
      O => \audio_w_reg[1]_i_102_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b1_n_0,
      I1 => g13_b1_n_0,
      O => \audio_w_reg[1]_i_103_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b1_n_0,
      I1 => g11_b1_n_0,
      O => \audio_w_reg[1]_i_104_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b1_n_0,
      I1 => g9_b1_n_0,
      O => \audio_w_reg[1]_i_105_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b1_n_0,
      I1 => g23_b1_n_0,
      O => \audio_w_reg[1]_i_106_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b1_n_0,
      I1 => g21_b1_n_0,
      O => \audio_w_reg[1]_i_107_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b1_n_0,
      I1 => g19_b1_n_0,
      O => \audio_w_reg[1]_i_108_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b1_n_0,
      I1 => g17_b1_n_0,
      O => \audio_w_reg[1]_i_109_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[1]_i_24_n_0\,
      I1 => \audio_w[1]_i_25_n_0\,
      O => \audio_w_reg[1]_i_11_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[1]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b1_n_0,
      I1 => g31_b1_n_0,
      O => \audio_w_reg[1]_i_110_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b1_n_0,
      I1 => g29_b1_n_0,
      O => \audio_w_reg[1]_i_111_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b1_n_0,
      I1 => g27_b1_n_0,
      O => \audio_w_reg[1]_i_112_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b1_n_0,
      I1 => g25_b1_n_0,
      O => \audio_w_reg[1]_i_113_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => g166_b1_n_0,
      I1 => g167_b1_n_0,
      O => \audio_w_reg[1]_i_114_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => g164_b1_n_0,
      I1 => g165_b1_n_0,
      O => \audio_w_reg[1]_i_115_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => g162_b1_n_0,
      I1 => g163_b1_n_0,
      O => \audio_w_reg[1]_i_116_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => g160_b1_n_0,
      I1 => g161_b1_n_0,
      O => \audio_w_reg[1]_i_117_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => g174_b1_n_0,
      I1 => g175_b1_n_0,
      O => \audio_w_reg[1]_i_118_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => g172_b1_n_0,
      I1 => g173_b1_n_0,
      O => \audio_w_reg[1]_i_119_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[1]_i_26_n_0\,
      I1 => \audio_w[1]_i_27_n_0\,
      O => \audio_w_reg[1]_i_12_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[1]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => g170_b1_n_0,
      I1 => g171_b1_n_0,
      O => \audio_w_reg[1]_i_120_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => g168_b1_n_0,
      I1 => g169_b1_n_0,
      O => \audio_w_reg[1]_i_121_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => g182_b1_n_0,
      I1 => g183_b1_n_0,
      O => \audio_w_reg[1]_i_122_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => g180_b1_n_0,
      I1 => g181_b1_n_0,
      O => \audio_w_reg[1]_i_123_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => g178_b1_n_0,
      I1 => g179_b1_n_0,
      O => \audio_w_reg[1]_i_124_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => g176_b1_n_0,
      I1 => g177_b1_n_0,
      O => \audio_w_reg[1]_i_125_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => g190_b1_n_0,
      I1 => g191_b1_n_0,
      O => \audio_w_reg[1]_i_126_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => g188_b1_n_0,
      I1 => g189_b1_n_0,
      O => \audio_w_reg[1]_i_127_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => g186_b1_n_0,
      I1 => g187_b1_n_0,
      O => \audio_w_reg[1]_i_128_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => g184_b1_n_0,
      I1 => g185_b1_n_0,
      O => \audio_w_reg[1]_i_129_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[1]_i_28_n_0\,
      I1 => \audio_w[1]_i_29_n_0\,
      O => \audio_w_reg[1]_i_13_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[1]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => g134_b1_n_0,
      I1 => g135_b1_n_0,
      O => \audio_w_reg[1]_i_130_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => g132_b1_n_0,
      I1 => g133_b1_n_0,
      O => \audio_w_reg[1]_i_131_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => g130_b1_n_0,
      I1 => g131_b1_n_0,
      O => \audio_w_reg[1]_i_132_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => g128_b1_n_0,
      I1 => g129_b1_n_0,
      O => \audio_w_reg[1]_i_133_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_134\: unisim.vcomponents.MUXF7
     port map (
      I0 => g142_b1_n_0,
      I1 => g143_b1_n_0,
      O => \audio_w_reg[1]_i_134_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_135\: unisim.vcomponents.MUXF7
     port map (
      I0 => g140_b1_n_0,
      I1 => g141_b1_n_0,
      O => \audio_w_reg[1]_i_135_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_136\: unisim.vcomponents.MUXF7
     port map (
      I0 => g138_b1_n_0,
      I1 => g139_b1_n_0,
      O => \audio_w_reg[1]_i_136_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_137\: unisim.vcomponents.MUXF7
     port map (
      I0 => g136_b1_n_0,
      I1 => g137_b1_n_0,
      O => \audio_w_reg[1]_i_137_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => g150_b1_n_0,
      I1 => g151_b1_n_0,
      O => \audio_w_reg[1]_i_138_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => g148_b1_n_0,
      I1 => g149_b1_n_0,
      O => \audio_w_reg[1]_i_139_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[1]_i_30_n_0\,
      I1 => \audio_w[1]_i_31_n_0\,
      O => \audio_w_reg[1]_i_14_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[1]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => g146_b1_n_0,
      I1 => g147_b1_n_0,
      O => \audio_w_reg[1]_i_140_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => g144_b1_n_0,
      I1 => g145_b1_n_0,
      O => \audio_w_reg[1]_i_141_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_142\: unisim.vcomponents.MUXF7
     port map (
      I0 => g158_b1_n_0,
      I1 => g159_b1_n_0,
      O => \audio_w_reg[1]_i_142_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_143\: unisim.vcomponents.MUXF7
     port map (
      I0 => g156_b1_n_0,
      I1 => g157_b1_n_0,
      O => \audio_w_reg[1]_i_143_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_144\: unisim.vcomponents.MUXF7
     port map (
      I0 => g154_b1_n_0,
      I1 => g155_b1_n_0,
      O => \audio_w_reg[1]_i_144_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => g152_b1_n_0,
      I1 => g153_b1_n_0,
      O => \audio_w_reg[1]_i_145_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[1]_i_32_n_0\,
      I1 => \audio_w[1]_i_33_n_0\,
      O => \audio_w_reg[1]_i_15_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[1]_i_34_n_0\,
      I1 => \audio_w[1]_i_35_n_0\,
      O => \audio_w_reg[1]_i_16_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[1]_i_36_n_0\,
      I1 => \audio_w[1]_i_37_n_0\,
      O => \audio_w_reg[1]_i_17_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[1]_i_38_n_0\,
      I1 => \audio_w[1]_i_39_n_0\,
      O => \audio_w_reg[1]_i_18_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[1]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[1]_i_40_n_0\,
      I1 => \audio_w_reg[1]_i_41_n_0\,
      O => \audio_w_reg[1]_i_19_n_0\,
      S => \sample_index_reg_rep[7]_rep__0_n_0\
    );
\audio_w_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[1]_i_42_n_0\,
      I1 => \audio_w[1]_i_43_n_0\,
      O => \audio_w_reg[1]_i_20_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[1]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[1]_i_44_n_0\,
      I1 => \audio_w[1]_i_45_n_0\,
      O => \audio_w_reg[1]_i_21_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[1]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[1]_i_46_n_0\,
      I1 => \audio_w[1]_i_47_n_0\,
      O => \audio_w_reg[1]_i_22_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[1]_i_48_n_0\,
      I1 => \audio_w[1]_i_49_n_0\,
      O => \audio_w_reg[1]_i_23_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[1]_i_11_n_0\,
      I1 => \audio_w_reg[1]_i_12_n_0\,
      O => \audio_w_reg[1]_i_4_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[1]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => g192_b1_n_0,
      I1 => g193_b1_n_0,
      O => \audio_w_reg[1]_i_40_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => g194_b1_n_0,
      I1 => g195_b1_n_0,
      O => \audio_w_reg[1]_i_41_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[1]_i_13_n_0\,
      I1 => \audio_w_reg[1]_i_14_n_0\,
      O => \audio_w_reg[1]_i_5_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[1]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => g102_b1_n_0,
      I1 => g103_b1_n_0,
      O => \audio_w_reg[1]_i_50_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => g100_b1_n_0,
      I1 => g101_b1_n_0,
      O => \audio_w_reg[1]_i_51_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => g98_b1_n_0,
      I1 => g99_b1_n_0,
      O => \audio_w_reg[1]_i_52_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => g96_b1_n_0,
      I1 => g97_b1_n_0,
      O => \audio_w_reg[1]_i_53_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => g110_b1_n_0,
      I1 => g111_b1_n_0,
      O => \audio_w_reg[1]_i_54_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => g108_b1_n_0,
      I1 => g109_b1_n_0,
      O => \audio_w_reg[1]_i_55_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => g106_b1_n_0,
      I1 => g107_b1_n_0,
      O => \audio_w_reg[1]_i_56_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => g104_b1_n_0,
      I1 => g105_b1_n_0,
      O => \audio_w_reg[1]_i_57_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => g118_b1_n_0,
      I1 => g119_b1_n_0,
      O => \audio_w_reg[1]_i_58_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => g116_b1_n_0,
      I1 => g117_b1_n_0,
      O => \audio_w_reg[1]_i_59_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[1]_i_15_n_0\,
      I1 => \audio_w_reg[1]_i_16_n_0\,
      O => \audio_w_reg[1]_i_6_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[1]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => g114_b1_n_0,
      I1 => g115_b1_n_0,
      O => \audio_w_reg[1]_i_60_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => g112_b1_n_0,
      I1 => g113_b1_n_0,
      O => \audio_w_reg[1]_i_61_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => g126_b1_n_0,
      I1 => g127_b1_n_0,
      O => \audio_w_reg[1]_i_62_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => g124_b1_n_0,
      I1 => g125_b1_n_0,
      O => \audio_w_reg[1]_i_63_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => g122_b1_n_0,
      I1 => g123_b1_n_0,
      O => \audio_w_reg[1]_i_64_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => g120_b1_n_0,
      I1 => g121_b1_n_0,
      O => \audio_w_reg[1]_i_65_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => g70_b1_n_0,
      I1 => g71_b1_n_0,
      O => \audio_w_reg[1]_i_66_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => g68_b1_n_0,
      I1 => g69_b1_n_0,
      O => \audio_w_reg[1]_i_67_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => g66_b1_n_0,
      I1 => g67_b1_n_0,
      O => \audio_w_reg[1]_i_68_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => g64_b1_n_0,
      I1 => g65_b1_n_0,
      O => \audio_w_reg[1]_i_69_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[1]_i_17_n_0\,
      I1 => \audio_w_reg[1]_i_18_n_0\,
      O => \audio_w_reg[1]_i_7_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[1]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => g78_b1_n_0,
      I1 => g79_b1_n_0,
      O => \audio_w_reg[1]_i_70_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => g76_b1_n_0,
      I1 => g77_b1_n_0,
      O => \audio_w_reg[1]_i_71_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => g74_b1_n_0,
      I1 => g75_b1_n_0,
      O => \audio_w_reg[1]_i_72_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => g72_b1_n_0,
      I1 => g73_b1_n_0,
      O => \audio_w_reg[1]_i_73_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => g86_b1_n_0,
      I1 => g87_b1_n_0,
      O => \audio_w_reg[1]_i_74_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => g84_b1_n_0,
      I1 => g85_b1_n_0,
      O => \audio_w_reg[1]_i_75_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => g82_b1_n_0,
      I1 => g83_b1_n_0,
      O => \audio_w_reg[1]_i_76_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => g80_b1_n_0,
      I1 => g81_b1_n_0,
      O => \audio_w_reg[1]_i_77_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => g94_b1_n_0,
      I1 => g95_b1_n_0,
      O => \audio_w_reg[1]_i_78_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => g92_b1_n_0,
      I1 => g93_b1_n_0,
      O => \audio_w_reg[1]_i_79_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => g90_b1_n_0,
      I1 => g91_b1_n_0,
      O => \audio_w_reg[1]_i_80_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => g88_b1_n_0,
      I1 => g89_b1_n_0,
      O => \audio_w_reg[1]_i_81_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b1_n_0,
      I1 => g39_b1_n_0,
      O => \audio_w_reg[1]_i_82_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b1_n_0,
      I1 => g37_b1_n_0,
      O => \audio_w_reg[1]_i_83_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b1_n_0,
      I1 => g35_b1_n_0,
      O => \audio_w_reg[1]_i_84_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b1_n_0,
      I1 => g33_b1_n_0,
      O => \audio_w_reg[1]_i_85_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => g46_b1_n_0,
      I1 => g47_b1_n_0,
      O => \audio_w_reg[1]_i_86_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => g44_b1_n_0,
      I1 => g45_b1_n_0,
      O => \audio_w_reg[1]_i_87_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b1_n_0,
      I1 => g43_b1_n_0,
      O => \audio_w_reg[1]_i_88_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b1_n_0,
      I1 => g41_b1_n_0,
      O => \audio_w_reg[1]_i_89_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[1]_i_20_n_0\,
      I1 => \audio_w_reg[1]_i_21_n_0\,
      O => \audio_w_reg[1]_i_9_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[1]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => g54_b1_n_0,
      I1 => g55_b1_n_0,
      O => \audio_w_reg[1]_i_90_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => g52_b1_n_0,
      I1 => g53_b1_n_0,
      O => \audio_w_reg[1]_i_91_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => g50_b1_n_0,
      I1 => g51_b1_n_0,
      O => \audio_w_reg[1]_i_92_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => g48_b1_n_0,
      I1 => g49_b1_n_0,
      O => \audio_w_reg[1]_i_93_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b1_n_0,
      I1 => g63_b1_n_0,
      O => \audio_w_reg[1]_i_94_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b1_n_0,
      I1 => g61_b1_n_0,
      O => \audio_w_reg[1]_i_95_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b1_n_0,
      I1 => g59_b1_n_0,
      O => \audio_w_reg[1]_i_96_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b1_n_0,
      I1 => g57_b1_n_0,
      O => \audio_w_reg[1]_i_97_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b1_n_0,
      I1 => g7_b1_n_0,
      O => \audio_w_reg[1]_i_98_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[1]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b1_n_0,
      I1 => g5_b1_n_0,
      O => \audio_w_reg[1]_i_99_n_0\,
      S => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\audio_w_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \audio_w_reg[2]_i_1_n_0\,
      Q => \audio_w_reg_n_0_[2]\
    );
\audio_w_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[2]_i_2_n_0\,
      I1 => \audio_w[2]_i_3_n_0\,
      O => \audio_w_reg[2]_i_1_n_0\,
      S => \sample_index_reg_rep_n_0_[13]\
    );
\audio_w_reg[2]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[2]_i_22_n_0\,
      I1 => \audio_w_reg[2]_i_23_n_0\,
      O => \audio_w_reg[2]_i_10_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[2]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b2_n_0,
      I1 => g3_b2_n_0,
      O => \audio_w_reg[2]_i_100_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b2__0_n_0\,
      I1 => \g1_b2__0_n_0\,
      O => \audio_w_reg[2]_i_101_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b2_n_0,
      I1 => g15_b2_n_0,
      O => \audio_w_reg[2]_i_102_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b2_n_0,
      I1 => g13_b2_n_0,
      O => \audio_w_reg[2]_i_103_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b2_n_0,
      I1 => g11_b2_n_0,
      O => \audio_w_reg[2]_i_104_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b2_n_0,
      I1 => g9_b2_n_0,
      O => \audio_w_reg[2]_i_105_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b2_n_0,
      I1 => g23_b2_n_0,
      O => \audio_w_reg[2]_i_106_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b2_n_0,
      I1 => g21_b2_n_0,
      O => \audio_w_reg[2]_i_107_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b2_n_0,
      I1 => g19_b2_n_0,
      O => \audio_w_reg[2]_i_108_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b2_n_0,
      I1 => g17_b2_n_0,
      O => \audio_w_reg[2]_i_109_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[2]_i_24_n_0\,
      I1 => \audio_w[2]_i_25_n_0\,
      O => \audio_w_reg[2]_i_11_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[2]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b2_n_0,
      I1 => g31_b2_n_0,
      O => \audio_w_reg[2]_i_110_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b2_n_0,
      I1 => g29_b2_n_0,
      O => \audio_w_reg[2]_i_111_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b2_n_0,
      I1 => g27_b2_n_0,
      O => \audio_w_reg[2]_i_112_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b2_n_0,
      I1 => g25_b2_n_0,
      O => \audio_w_reg[2]_i_113_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => g166_b2_n_0,
      I1 => g167_b2_n_0,
      O => \audio_w_reg[2]_i_114_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => g164_b2_n_0,
      I1 => g165_b2_n_0,
      O => \audio_w_reg[2]_i_115_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => g162_b2_n_0,
      I1 => g163_b2_n_0,
      O => \audio_w_reg[2]_i_116_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => g160_b2_n_0,
      I1 => g161_b2_n_0,
      O => \audio_w_reg[2]_i_117_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => g174_b2_n_0,
      I1 => g175_b2_n_0,
      O => \audio_w_reg[2]_i_118_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => g172_b2_n_0,
      I1 => g173_b2_n_0,
      O => \audio_w_reg[2]_i_119_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[2]_i_26_n_0\,
      I1 => \audio_w[2]_i_27_n_0\,
      O => \audio_w_reg[2]_i_12_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[2]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => g170_b2_n_0,
      I1 => g171_b2_n_0,
      O => \audio_w_reg[2]_i_120_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => g168_b2_n_0,
      I1 => g169_b2_n_0,
      O => \audio_w_reg[2]_i_121_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => g182_b2_n_0,
      I1 => g183_b2_n_0,
      O => \audio_w_reg[2]_i_122_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => g180_b2_n_0,
      I1 => g181_b2_n_0,
      O => \audio_w_reg[2]_i_123_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => g178_b2_n_0,
      I1 => g179_b2_n_0,
      O => \audio_w_reg[2]_i_124_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => g176_b2_n_0,
      I1 => g177_b2_n_0,
      O => \audio_w_reg[2]_i_125_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => g190_b2_n_0,
      I1 => g191_b2_n_0,
      O => \audio_w_reg[2]_i_126_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => g188_b2_n_0,
      I1 => g189_b2_n_0,
      O => \audio_w_reg[2]_i_127_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => g186_b2_n_0,
      I1 => g187_b2_n_0,
      O => \audio_w_reg[2]_i_128_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => g184_b2_n_0,
      I1 => g185_b2_n_0,
      O => \audio_w_reg[2]_i_129_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[2]_i_28_n_0\,
      I1 => \audio_w[2]_i_29_n_0\,
      O => \audio_w_reg[2]_i_13_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[2]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => g134_b2_n_0,
      I1 => g135_b2_n_0,
      O => \audio_w_reg[2]_i_130_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => g132_b2_n_0,
      I1 => g133_b2_n_0,
      O => \audio_w_reg[2]_i_131_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => g130_b2_n_0,
      I1 => g131_b2_n_0,
      O => \audio_w_reg[2]_i_132_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => g128_b2_n_0,
      I1 => g129_b2_n_0,
      O => \audio_w_reg[2]_i_133_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_134\: unisim.vcomponents.MUXF7
     port map (
      I0 => g142_b2_n_0,
      I1 => g143_b2_n_0,
      O => \audio_w_reg[2]_i_134_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_135\: unisim.vcomponents.MUXF7
     port map (
      I0 => g140_b2_n_0,
      I1 => g141_b2_n_0,
      O => \audio_w_reg[2]_i_135_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_136\: unisim.vcomponents.MUXF7
     port map (
      I0 => g138_b2_n_0,
      I1 => g139_b2_n_0,
      O => \audio_w_reg[2]_i_136_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_137\: unisim.vcomponents.MUXF7
     port map (
      I0 => g136_b2_n_0,
      I1 => g137_b2_n_0,
      O => \audio_w_reg[2]_i_137_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => g150_b2_n_0,
      I1 => g151_b2_n_0,
      O => \audio_w_reg[2]_i_138_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => g148_b2_n_0,
      I1 => g149_b2_n_0,
      O => \audio_w_reg[2]_i_139_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[2]_i_30_n_0\,
      I1 => \audio_w[2]_i_31_n_0\,
      O => \audio_w_reg[2]_i_14_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[2]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => g146_b2_n_0,
      I1 => g147_b2_n_0,
      O => \audio_w_reg[2]_i_140_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => g144_b2_n_0,
      I1 => g145_b2_n_0,
      O => \audio_w_reg[2]_i_141_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_142\: unisim.vcomponents.MUXF7
     port map (
      I0 => g158_b2_n_0,
      I1 => g159_b2_n_0,
      O => \audio_w_reg[2]_i_142_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_143\: unisim.vcomponents.MUXF7
     port map (
      I0 => g156_b2_n_0,
      I1 => g157_b2_n_0,
      O => \audio_w_reg[2]_i_143_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_144\: unisim.vcomponents.MUXF7
     port map (
      I0 => g154_b2_n_0,
      I1 => g155_b2_n_0,
      O => \audio_w_reg[2]_i_144_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => g152_b2_n_0,
      I1 => g153_b2_n_0,
      O => \audio_w_reg[2]_i_145_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[2]_i_32_n_0\,
      I1 => \audio_w[2]_i_33_n_0\,
      O => \audio_w_reg[2]_i_15_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[2]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[2]_i_34_n_0\,
      I1 => \audio_w[2]_i_35_n_0\,
      O => \audio_w_reg[2]_i_16_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[2]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[2]_i_36_n_0\,
      I1 => \audio_w[2]_i_37_n_0\,
      O => \audio_w_reg[2]_i_17_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[2]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[2]_i_38_n_0\,
      I1 => \audio_w[2]_i_39_n_0\,
      O => \audio_w_reg[2]_i_18_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[2]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[2]_i_40_n_0\,
      I1 => \audio_w_reg[2]_i_41_n_0\,
      O => \audio_w_reg[2]_i_19_n_0\,
      S => \sample_index_reg_rep[7]_rep__0_n_0\
    );
\audio_w_reg[2]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[2]_i_42_n_0\,
      I1 => \audio_w[2]_i_43_n_0\,
      O => \audio_w_reg[2]_i_20_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[2]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[2]_i_44_n_0\,
      I1 => \audio_w[2]_i_45_n_0\,
      O => \audio_w_reg[2]_i_21_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[2]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[2]_i_46_n_0\,
      I1 => \audio_w[2]_i_47_n_0\,
      O => \audio_w_reg[2]_i_22_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[2]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[2]_i_48_n_0\,
      I1 => \audio_w[2]_i_49_n_0\,
      O => \audio_w_reg[2]_i_23_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[2]_i_11_n_0\,
      I1 => \audio_w_reg[2]_i_12_n_0\,
      O => \audio_w_reg[2]_i_4_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[2]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => g192_b2_n_0,
      I1 => g193_b2_n_0,
      O => \audio_w_reg[2]_i_40_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => g194_b2_n_0,
      I1 => g195_b2_n_0,
      O => \audio_w_reg[2]_i_41_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[2]_i_13_n_0\,
      I1 => \audio_w_reg[2]_i_14_n_0\,
      O => \audio_w_reg[2]_i_5_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[2]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => g102_b2_n_0,
      I1 => g103_b2_n_0,
      O => \audio_w_reg[2]_i_50_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => g100_b2_n_0,
      I1 => g101_b2_n_0,
      O => \audio_w_reg[2]_i_51_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => g98_b2_n_0,
      I1 => g99_b2_n_0,
      O => \audio_w_reg[2]_i_52_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => g96_b2_n_0,
      I1 => g97_b2_n_0,
      O => \audio_w_reg[2]_i_53_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => g110_b2_n_0,
      I1 => g111_b2_n_0,
      O => \audio_w_reg[2]_i_54_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => g108_b2_n_0,
      I1 => g109_b2_n_0,
      O => \audio_w_reg[2]_i_55_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => g106_b2_n_0,
      I1 => g107_b2_n_0,
      O => \audio_w_reg[2]_i_56_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => g104_b2_n_0,
      I1 => g105_b2_n_0,
      O => \audio_w_reg[2]_i_57_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => g118_b2_n_0,
      I1 => g119_b2_n_0,
      O => \audio_w_reg[2]_i_58_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => g116_b2_n_0,
      I1 => g117_b2_n_0,
      O => \audio_w_reg[2]_i_59_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[2]_i_15_n_0\,
      I1 => \audio_w_reg[2]_i_16_n_0\,
      O => \audio_w_reg[2]_i_6_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[2]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => g114_b2_n_0,
      I1 => g115_b2_n_0,
      O => \audio_w_reg[2]_i_60_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => g112_b2_n_0,
      I1 => g113_b2_n_0,
      O => \audio_w_reg[2]_i_61_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => g126_b2_n_0,
      I1 => g127_b2_n_0,
      O => \audio_w_reg[2]_i_62_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => g124_b2_n_0,
      I1 => g125_b2_n_0,
      O => \audio_w_reg[2]_i_63_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => g122_b2_n_0,
      I1 => g123_b2_n_0,
      O => \audio_w_reg[2]_i_64_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => g120_b2_n_0,
      I1 => g121_b2_n_0,
      O => \audio_w_reg[2]_i_65_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => g70_b2_n_0,
      I1 => g71_b2_n_0,
      O => \audio_w_reg[2]_i_66_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => g68_b2_n_0,
      I1 => g69_b2_n_0,
      O => \audio_w_reg[2]_i_67_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => g66_b2_n_0,
      I1 => g67_b2_n_0,
      O => \audio_w_reg[2]_i_68_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => g64_b2_n_0,
      I1 => g65_b2_n_0,
      O => \audio_w_reg[2]_i_69_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[2]_i_17_n_0\,
      I1 => \audio_w_reg[2]_i_18_n_0\,
      O => \audio_w_reg[2]_i_7_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[2]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => g78_b2_n_0,
      I1 => g79_b2_n_0,
      O => \audio_w_reg[2]_i_70_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => g76_b2_n_0,
      I1 => g77_b2_n_0,
      O => \audio_w_reg[2]_i_71_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => g74_b2_n_0,
      I1 => g75_b2_n_0,
      O => \audio_w_reg[2]_i_72_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => g72_b2_n_0,
      I1 => g73_b2_n_0,
      O => \audio_w_reg[2]_i_73_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => g86_b2_n_0,
      I1 => g87_b2_n_0,
      O => \audio_w_reg[2]_i_74_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => g84_b2_n_0,
      I1 => g85_b2_n_0,
      O => \audio_w_reg[2]_i_75_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => g82_b2_n_0,
      I1 => g83_b2_n_0,
      O => \audio_w_reg[2]_i_76_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => g80_b2_n_0,
      I1 => g81_b2_n_0,
      O => \audio_w_reg[2]_i_77_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => g94_b2_n_0,
      I1 => g95_b2_n_0,
      O => \audio_w_reg[2]_i_78_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => g92_b2_n_0,
      I1 => g93_b2_n_0,
      O => \audio_w_reg[2]_i_79_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => g90_b2_n_0,
      I1 => g91_b2_n_0,
      O => \audio_w_reg[2]_i_80_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => g88_b2_n_0,
      I1 => g89_b2_n_0,
      O => \audio_w_reg[2]_i_81_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b2_n_0,
      I1 => g39_b2_n_0,
      O => \audio_w_reg[2]_i_82_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b2_n_0,
      I1 => g37_b2_n_0,
      O => \audio_w_reg[2]_i_83_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b2_n_0,
      I1 => g35_b2_n_0,
      O => \audio_w_reg[2]_i_84_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b2_n_0,
      I1 => g33_b2_n_0,
      O => \audio_w_reg[2]_i_85_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => g46_b2_n_0,
      I1 => g47_b2_n_0,
      O => \audio_w_reg[2]_i_86_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => g44_b2_n_0,
      I1 => g45_b2_n_0,
      O => \audio_w_reg[2]_i_87_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b2_n_0,
      I1 => g43_b2_n_0,
      O => \audio_w_reg[2]_i_88_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b2_n_0,
      I1 => g41_b2_n_0,
      O => \audio_w_reg[2]_i_89_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[2]_i_20_n_0\,
      I1 => \audio_w_reg[2]_i_21_n_0\,
      O => \audio_w_reg[2]_i_9_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[2]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => g54_b2_n_0,
      I1 => g55_b2_n_0,
      O => \audio_w_reg[2]_i_90_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => g52_b2_n_0,
      I1 => g53_b2_n_0,
      O => \audio_w_reg[2]_i_91_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => g50_b2_n_0,
      I1 => g51_b2_n_0,
      O => \audio_w_reg[2]_i_92_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => g48_b2_n_0,
      I1 => g49_b2_n_0,
      O => \audio_w_reg[2]_i_93_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b2_n_0,
      I1 => g63_b2_n_0,
      O => \audio_w_reg[2]_i_94_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b2_n_0,
      I1 => g61_b2_n_0,
      O => \audio_w_reg[2]_i_95_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b2_n_0,
      I1 => g59_b2_n_0,
      O => \audio_w_reg[2]_i_96_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b2_n_0,
      I1 => g57_b2_n_0,
      O => \audio_w_reg[2]_i_97_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b2_n_0,
      I1 => g7_b2_n_0,
      O => \audio_w_reg[2]_i_98_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[2]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b2_n_0,
      I1 => g5_b2_n_0,
      O => \audio_w_reg[2]_i_99_n_0\,
      S => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\audio_w_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \audio_w_reg[3]_i_1_n_0\,
      Q => \audio_w_reg_n_0_[3]\
    );
\audio_w_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[3]_i_2_n_0\,
      I1 => \audio_w[3]_i_3_n_0\,
      O => \audio_w_reg[3]_i_1_n_0\,
      S => \sample_index_reg_rep_n_0_[13]\
    );
\audio_w_reg[3]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[3]_i_22_n_0\,
      I1 => \audio_w_reg[3]_i_23_n_0\,
      O => \audio_w_reg[3]_i_10_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[3]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b3_n_0,
      I1 => g3_b3_n_0,
      O => \audio_w_reg[3]_i_100_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b3__0_n_0\,
      I1 => \g1_b3__0_n_0\,
      O => \audio_w_reg[3]_i_101_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b3_n_0,
      I1 => g15_b3_n_0,
      O => \audio_w_reg[3]_i_102_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b3_n_0,
      I1 => g13_b3_n_0,
      O => \audio_w_reg[3]_i_103_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b3_n_0,
      I1 => g11_b3_n_0,
      O => \audio_w_reg[3]_i_104_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b3_n_0,
      I1 => g9_b3_n_0,
      O => \audio_w_reg[3]_i_105_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b3_n_0,
      I1 => g23_b3_n_0,
      O => \audio_w_reg[3]_i_106_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b3_n_0,
      I1 => g21_b3_n_0,
      O => \audio_w_reg[3]_i_107_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b3_n_0,
      I1 => g19_b3_n_0,
      O => \audio_w_reg[3]_i_108_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b3_n_0,
      I1 => g17_b3_n_0,
      O => \audio_w_reg[3]_i_109_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[3]_i_24_n_0\,
      I1 => \audio_w[3]_i_25_n_0\,
      O => \audio_w_reg[3]_i_11_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[3]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b3_n_0,
      I1 => g31_b3_n_0,
      O => \audio_w_reg[3]_i_110_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b3_n_0,
      I1 => g29_b3_n_0,
      O => \audio_w_reg[3]_i_111_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b3_n_0,
      I1 => g27_b3_n_0,
      O => \audio_w_reg[3]_i_112_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b3_n_0,
      I1 => g25_b3_n_0,
      O => \audio_w_reg[3]_i_113_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => g166_b3_n_0,
      I1 => g167_b3_n_0,
      O => \audio_w_reg[3]_i_114_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => g164_b3_n_0,
      I1 => g165_b3_n_0,
      O => \audio_w_reg[3]_i_115_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => g162_b3_n_0,
      I1 => g163_b3_n_0,
      O => \audio_w_reg[3]_i_116_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => g160_b3_n_0,
      I1 => g161_b3_n_0,
      O => \audio_w_reg[3]_i_117_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => g174_b3_n_0,
      I1 => g175_b3_n_0,
      O => \audio_w_reg[3]_i_118_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => g172_b3_n_0,
      I1 => g173_b3_n_0,
      O => \audio_w_reg[3]_i_119_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[3]_i_26_n_0\,
      I1 => \audio_w[3]_i_27_n_0\,
      O => \audio_w_reg[3]_i_12_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[3]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => g170_b3_n_0,
      I1 => g171_b3_n_0,
      O => \audio_w_reg[3]_i_120_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => g168_b3_n_0,
      I1 => g169_b3_n_0,
      O => \audio_w_reg[3]_i_121_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => g182_b3_n_0,
      I1 => g183_b3_n_0,
      O => \audio_w_reg[3]_i_122_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => g180_b3_n_0,
      I1 => g181_b3_n_0,
      O => \audio_w_reg[3]_i_123_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => g178_b3_n_0,
      I1 => g179_b3_n_0,
      O => \audio_w_reg[3]_i_124_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => g176_b3_n_0,
      I1 => g177_b3_n_0,
      O => \audio_w_reg[3]_i_125_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => g190_b3_n_0,
      I1 => g191_b3_n_0,
      O => \audio_w_reg[3]_i_126_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => g188_b3_n_0,
      I1 => g189_b3_n_0,
      O => \audio_w_reg[3]_i_127_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => g186_b3_n_0,
      I1 => g187_b3_n_0,
      O => \audio_w_reg[3]_i_128_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => g184_b3_n_0,
      I1 => g185_b3_n_0,
      O => \audio_w_reg[3]_i_129_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[3]_i_28_n_0\,
      I1 => \audio_w[3]_i_29_n_0\,
      O => \audio_w_reg[3]_i_13_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[3]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => g134_b3_n_0,
      I1 => g135_b3_n_0,
      O => \audio_w_reg[3]_i_130_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => g132_b3_n_0,
      I1 => g133_b3_n_0,
      O => \audio_w_reg[3]_i_131_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => g130_b3_n_0,
      I1 => g131_b3_n_0,
      O => \audio_w_reg[3]_i_132_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => g128_b3_n_0,
      I1 => g129_b3_n_0,
      O => \audio_w_reg[3]_i_133_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_134\: unisim.vcomponents.MUXF7
     port map (
      I0 => g142_b3_n_0,
      I1 => g143_b3_n_0,
      O => \audio_w_reg[3]_i_134_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_135\: unisim.vcomponents.MUXF7
     port map (
      I0 => g140_b3_n_0,
      I1 => g141_b3_n_0,
      O => \audio_w_reg[3]_i_135_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_136\: unisim.vcomponents.MUXF7
     port map (
      I0 => g138_b3_n_0,
      I1 => g139_b3_n_0,
      O => \audio_w_reg[3]_i_136_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_137\: unisim.vcomponents.MUXF7
     port map (
      I0 => g136_b3_n_0,
      I1 => g137_b3_n_0,
      O => \audio_w_reg[3]_i_137_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => g150_b3_n_0,
      I1 => g151_b3_n_0,
      O => \audio_w_reg[3]_i_138_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => g148_b3_n_0,
      I1 => g149_b3_n_0,
      O => \audio_w_reg[3]_i_139_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[3]_i_30_n_0\,
      I1 => \audio_w[3]_i_31_n_0\,
      O => \audio_w_reg[3]_i_14_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[3]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => g146_b3_n_0,
      I1 => g147_b3_n_0,
      O => \audio_w_reg[3]_i_140_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => g144_b3_n_0,
      I1 => g145_b3_n_0,
      O => \audio_w_reg[3]_i_141_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_142\: unisim.vcomponents.MUXF7
     port map (
      I0 => g158_b3_n_0,
      I1 => g159_b3_n_0,
      O => \audio_w_reg[3]_i_142_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_143\: unisim.vcomponents.MUXF7
     port map (
      I0 => g156_b3_n_0,
      I1 => g157_b3_n_0,
      O => \audio_w_reg[3]_i_143_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_144\: unisim.vcomponents.MUXF7
     port map (
      I0 => g154_b3_n_0,
      I1 => g155_b3_n_0,
      O => \audio_w_reg[3]_i_144_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => g152_b3_n_0,
      I1 => g153_b3_n_0,
      O => \audio_w_reg[3]_i_145_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[3]_i_32_n_0\,
      I1 => \audio_w[3]_i_33_n_0\,
      O => \audio_w_reg[3]_i_15_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[3]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[3]_i_34_n_0\,
      I1 => \audio_w[3]_i_35_n_0\,
      O => \audio_w_reg[3]_i_16_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[3]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[3]_i_36_n_0\,
      I1 => \audio_w[3]_i_37_n_0\,
      O => \audio_w_reg[3]_i_17_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[3]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[3]_i_38_n_0\,
      I1 => \audio_w[3]_i_39_n_0\,
      O => \audio_w_reg[3]_i_18_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[3]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[3]_i_40_n_0\,
      I1 => \audio_w_reg[3]_i_41_n_0\,
      O => \audio_w_reg[3]_i_19_n_0\,
      S => \sample_index_reg_rep[7]_rep__0_n_0\
    );
\audio_w_reg[3]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[3]_i_42_n_0\,
      I1 => \audio_w[3]_i_43_n_0\,
      O => \audio_w_reg[3]_i_20_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[3]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[3]_i_44_n_0\,
      I1 => \audio_w[3]_i_45_n_0\,
      O => \audio_w_reg[3]_i_21_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[3]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[3]_i_46_n_0\,
      I1 => \audio_w[3]_i_47_n_0\,
      O => \audio_w_reg[3]_i_22_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[3]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[3]_i_48_n_0\,
      I1 => \audio_w[3]_i_49_n_0\,
      O => \audio_w_reg[3]_i_23_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[3]_i_11_n_0\,
      I1 => \audio_w_reg[3]_i_12_n_0\,
      O => \audio_w_reg[3]_i_4_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[3]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => g192_b3_n_0,
      I1 => g193_b3_n_0,
      O => \audio_w_reg[3]_i_40_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => g194_b3_n_0,
      I1 => g195_b3_n_0,
      O => \audio_w_reg[3]_i_41_n_0\,
      S => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\audio_w_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[3]_i_13_n_0\,
      I1 => \audio_w_reg[3]_i_14_n_0\,
      O => \audio_w_reg[3]_i_5_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[3]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => g102_b3_n_0,
      I1 => g103_b3_n_0,
      O => \audio_w_reg[3]_i_50_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => g100_b3_n_0,
      I1 => g101_b3_n_0,
      O => \audio_w_reg[3]_i_51_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => g98_b3_n_0,
      I1 => g99_b3_n_0,
      O => \audio_w_reg[3]_i_52_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => g96_b3_n_0,
      I1 => g97_b3_n_0,
      O => \audio_w_reg[3]_i_53_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => g110_b3_n_0,
      I1 => g111_b3_n_0,
      O => \audio_w_reg[3]_i_54_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => g108_b3_n_0,
      I1 => g109_b3_n_0,
      O => \audio_w_reg[3]_i_55_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => g106_b3_n_0,
      I1 => g107_b3_n_0,
      O => \audio_w_reg[3]_i_56_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => g104_b3_n_0,
      I1 => g105_b3_n_0,
      O => \audio_w_reg[3]_i_57_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => g118_b3_n_0,
      I1 => g119_b3_n_0,
      O => \audio_w_reg[3]_i_58_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => g116_b3_n_0,
      I1 => g117_b3_n_0,
      O => \audio_w_reg[3]_i_59_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[3]_i_15_n_0\,
      I1 => \audio_w_reg[3]_i_16_n_0\,
      O => \audio_w_reg[3]_i_6_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[3]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => g114_b3_n_0,
      I1 => g115_b3_n_0,
      O => \audio_w_reg[3]_i_60_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => g112_b3_n_0,
      I1 => g113_b3_n_0,
      O => \audio_w_reg[3]_i_61_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => g126_b3_n_0,
      I1 => g127_b3_n_0,
      O => \audio_w_reg[3]_i_62_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => g124_b3_n_0,
      I1 => g125_b3_n_0,
      O => \audio_w_reg[3]_i_63_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => g122_b3_n_0,
      I1 => g123_b3_n_0,
      O => \audio_w_reg[3]_i_64_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => g120_b3_n_0,
      I1 => g121_b3_n_0,
      O => \audio_w_reg[3]_i_65_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => g70_b3_n_0,
      I1 => g71_b3_n_0,
      O => \audio_w_reg[3]_i_66_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => g68_b3_n_0,
      I1 => g69_b3_n_0,
      O => \audio_w_reg[3]_i_67_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => g66_b3_n_0,
      I1 => g67_b3_n_0,
      O => \audio_w_reg[3]_i_68_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => g64_b3_n_0,
      I1 => g65_b3_n_0,
      O => \audio_w_reg[3]_i_69_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[3]_i_17_n_0\,
      I1 => \audio_w_reg[3]_i_18_n_0\,
      O => \audio_w_reg[3]_i_7_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[3]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => g78_b3_n_0,
      I1 => g79_b3_n_0,
      O => \audio_w_reg[3]_i_70_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => g76_b3_n_0,
      I1 => g77_b3_n_0,
      O => \audio_w_reg[3]_i_71_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => g74_b3_n_0,
      I1 => g75_b3_n_0,
      O => \audio_w_reg[3]_i_72_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => g72_b3_n_0,
      I1 => g73_b3_n_0,
      O => \audio_w_reg[3]_i_73_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => g86_b3_n_0,
      I1 => g87_b3_n_0,
      O => \audio_w_reg[3]_i_74_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => g84_b3_n_0,
      I1 => g85_b3_n_0,
      O => \audio_w_reg[3]_i_75_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => g82_b3_n_0,
      I1 => g83_b3_n_0,
      O => \audio_w_reg[3]_i_76_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => g80_b3_n_0,
      I1 => g81_b3_n_0,
      O => \audio_w_reg[3]_i_77_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => g94_b3_n_0,
      I1 => g95_b3_n_0,
      O => \audio_w_reg[3]_i_78_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => g92_b3_n_0,
      I1 => g93_b3_n_0,
      O => \audio_w_reg[3]_i_79_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => g90_b3_n_0,
      I1 => g91_b3_n_0,
      O => \audio_w_reg[3]_i_80_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => g88_b3_n_0,
      I1 => g89_b3_n_0,
      O => \audio_w_reg[3]_i_81_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b3_n_0,
      I1 => g39_b3_n_0,
      O => \audio_w_reg[3]_i_82_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b3_n_0,
      I1 => g37_b3_n_0,
      O => \audio_w_reg[3]_i_83_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b3_n_0,
      I1 => g35_b3_n_0,
      O => \audio_w_reg[3]_i_84_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b3_n_0,
      I1 => g33_b3_n_0,
      O => \audio_w_reg[3]_i_85_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => g46_b3_n_0,
      I1 => g47_b3_n_0,
      O => \audio_w_reg[3]_i_86_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => g44_b3_n_0,
      I1 => g45_b3_n_0,
      O => \audio_w_reg[3]_i_87_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b3_n_0,
      I1 => g43_b3_n_0,
      O => \audio_w_reg[3]_i_88_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b3_n_0,
      I1 => g41_b3_n_0,
      O => \audio_w_reg[3]_i_89_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[3]_i_20_n_0\,
      I1 => \audio_w_reg[3]_i_21_n_0\,
      O => \audio_w_reg[3]_i_9_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[3]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => g54_b3_n_0,
      I1 => g55_b3_n_0,
      O => \audio_w_reg[3]_i_90_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => g52_b3_n_0,
      I1 => g53_b3_n_0,
      O => \audio_w_reg[3]_i_91_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => g50_b3_n_0,
      I1 => g51_b3_n_0,
      O => \audio_w_reg[3]_i_92_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => g48_b3_n_0,
      I1 => g49_b3_n_0,
      O => \audio_w_reg[3]_i_93_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b3_n_0,
      I1 => g63_b3_n_0,
      O => \audio_w_reg[3]_i_94_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b3_n_0,
      I1 => g61_b3_n_0,
      O => \audio_w_reg[3]_i_95_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b3_n_0,
      I1 => g59_b3_n_0,
      O => \audio_w_reg[3]_i_96_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b3_n_0,
      I1 => g57_b3_n_0,
      O => \audio_w_reg[3]_i_97_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b3_n_0,
      I1 => g7_b3_n_0,
      O => \audio_w_reg[3]_i_98_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[3]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b3_n_0,
      I1 => g5_b3_n_0,
      O => \audio_w_reg[3]_i_99_n_0\,
      S => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\audio_w_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \audio_w_reg[4]_i_1_n_0\,
      Q => \audio_w_reg_n_0_[4]\
    );
\audio_w_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[4]_i_2_n_0\,
      I1 => \audio_w[4]_i_3_n_0\,
      O => \audio_w_reg[4]_i_1_n_0\,
      S => \sample_index_reg_rep_n_0_[13]\
    );
\audio_w_reg[4]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[4]_i_24_n_0\,
      I1 => \audio_w_reg[4]_i_25_n_0\,
      O => \audio_w_reg[4]_i_10_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[4]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b4_n_0,
      I1 => g43_b4_n_0,
      O => \audio_w_reg[4]_i_100_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b4_n_0,
      I1 => g41_b4_n_0,
      O => \audio_w_reg[4]_i_101_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => g54_b4_n_0,
      I1 => g55_b4_n_0,
      O => \audio_w_reg[4]_i_102_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => g52_b4_n_0,
      I1 => g53_b4_n_0,
      O => \audio_w_reg[4]_i_103_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => g50_b4_n_0,
      I1 => g51_b4_n_0,
      O => \audio_w_reg[4]_i_104_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => g48_b4_n_0,
      I1 => g49_b4_n_0,
      O => \audio_w_reg[4]_i_105_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b4_n_0,
      I1 => g63_b4_n_0,
      O => \audio_w_reg[4]_i_106_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b4_n_0,
      I1 => g61_b4_n_0,
      O => \audio_w_reg[4]_i_107_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b4_n_0,
      I1 => g59_b4_n_0,
      O => \audio_w_reg[4]_i_108_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b4_n_0,
      I1 => g57_b4_n_0,
      O => \audio_w_reg[4]_i_109_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[4]_i_26_n_0\,
      I1 => \audio_w[4]_i_27_n_0\,
      O => \audio_w_reg[4]_i_11_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[4]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => g166_b4_n_0,
      I1 => g167_b4_n_0,
      O => \audio_w_reg[4]_i_110_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => g164_b4_n_0,
      I1 => g165_b4_n_0,
      O => \audio_w_reg[4]_i_111_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => g162_b4_n_0,
      I1 => g163_b4_n_0,
      O => \audio_w_reg[4]_i_112_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => g160_b4_n_0,
      I1 => g161_b4_n_0,
      O => \audio_w_reg[4]_i_113_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => g174_b4_n_0,
      I1 => g175_b4_n_0,
      O => \audio_w_reg[4]_i_114_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => g172_b4_n_0,
      I1 => g173_b4_n_0,
      O => \audio_w_reg[4]_i_115_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => g170_b4_n_0,
      I1 => g171_b4_n_0,
      O => \audio_w_reg[4]_i_116_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => g168_b4_n_0,
      I1 => g169_b4_n_0,
      O => \audio_w_reg[4]_i_117_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => g182_b4_n_0,
      I1 => g183_b4_n_0,
      O => \audio_w_reg[4]_i_118_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => g180_b4_n_0,
      I1 => g181_b4_n_0,
      O => \audio_w_reg[4]_i_119_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[4]_i_28_n_0\,
      I1 => \audio_w[4]_i_29_n_0\,
      O => \audio_w_reg[4]_i_12_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[4]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => g178_b4_n_0,
      I1 => g179_b4_n_0,
      O => \audio_w_reg[4]_i_120_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => g176_b4_n_0,
      I1 => g177_b4_n_0,
      O => \audio_w_reg[4]_i_121_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => g190_b4_n_0,
      I1 => g191_b4_n_0,
      O => \audio_w_reg[4]_i_122_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => g188_b4_n_0,
      I1 => g189_b4_n_0,
      O => \audio_w_reg[4]_i_123_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => g186_b4_n_0,
      I1 => g187_b4_n_0,
      O => \audio_w_reg[4]_i_124_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => g184_b4_n_0,
      I1 => g185_b4_n_0,
      O => \audio_w_reg[4]_i_125_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => g134_b4_n_0,
      I1 => g135_b4_n_0,
      O => \audio_w_reg[4]_i_126_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => g132_b4_n_0,
      I1 => g133_b4_n_0,
      O => \audio_w_reg[4]_i_127_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => g130_b4_n_0,
      I1 => g131_b4_n_0,
      O => \audio_w_reg[4]_i_128_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => g128_b4_n_0,
      I1 => g129_b4_n_0,
      O => \audio_w_reg[4]_i_129_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[4]_i_30_n_0\,
      I1 => \audio_w[4]_i_31_n_0\,
      O => \audio_w_reg[4]_i_13_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[4]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => g142_b4_n_0,
      I1 => g143_b4_n_0,
      O => \audio_w_reg[4]_i_130_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => g140_b4_n_0,
      I1 => g141_b4_n_0,
      O => \audio_w_reg[4]_i_131_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => g138_b4_n_0,
      I1 => g139_b4_n_0,
      O => \audio_w_reg[4]_i_132_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => g136_b4_n_0,
      I1 => g137_b4_n_0,
      O => \audio_w_reg[4]_i_133_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_134\: unisim.vcomponents.MUXF7
     port map (
      I0 => g150_b4_n_0,
      I1 => g151_b4_n_0,
      O => \audio_w_reg[4]_i_134_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_135\: unisim.vcomponents.MUXF7
     port map (
      I0 => g148_b4_n_0,
      I1 => g149_b4_n_0,
      O => \audio_w_reg[4]_i_135_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_136\: unisim.vcomponents.MUXF7
     port map (
      I0 => g146_b4_n_0,
      I1 => g147_b4_n_0,
      O => \audio_w_reg[4]_i_136_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_137\: unisim.vcomponents.MUXF7
     port map (
      I0 => g144_b4_n_0,
      I1 => g145_b4_n_0,
      O => \audio_w_reg[4]_i_137_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => g158_b4_n_0,
      I1 => g159_b4_n_0,
      O => \audio_w_reg[4]_i_138_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => g156_b4_n_0,
      I1 => g157_b4_n_0,
      O => \audio_w_reg[4]_i_139_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[4]_i_32_n_0\,
      I1 => \audio_w[4]_i_33_n_0\,
      O => \audio_w_reg[4]_i_14_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[4]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => g154_b4_n_0,
      I1 => g155_b4_n_0,
      O => \audio_w_reg[4]_i_140_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => g152_b4_n_0,
      I1 => g153_b4_n_0,
      O => \audio_w_reg[4]_i_141_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[4]_i_34_n_0\,
      I1 => \audio_w[4]_i_35_n_0\,
      O => \audio_w_reg[4]_i_15_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[4]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[4]_i_36_n_0\,
      I1 => \audio_w[4]_i_37_n_0\,
      O => \audio_w_reg[4]_i_16_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[4]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[4]_i_50_n_0\,
      I1 => \audio_w[4]_i_51_n_0\,
      O => \audio_w_reg[4]_i_20_n_0\,
      S => \sample_index_reg_rep[8]_rep_n_0\
    );
\audio_w_reg[4]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[4]_i_52_n_0\,
      I1 => \audio_w_reg[4]_i_53_n_0\,
      O => \audio_w_reg[4]_i_21_n_0\,
      S => \sample_index_reg_rep[7]_rep_n_0\
    );
\audio_w_reg[4]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[4]_i_54_n_0\,
      I1 => \audio_w[4]_i_55_n_0\,
      O => \audio_w_reg[4]_i_22_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[4]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[4]_i_56_n_0\,
      I1 => \audio_w[4]_i_57_n_0\,
      O => \audio_w_reg[4]_i_23_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[4]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[4]_i_58_n_0\,
      I1 => \audio_w[4]_i_59_n_0\,
      O => \audio_w_reg[4]_i_24_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[4]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[4]_i_60_n_0\,
      I1 => \audio_w[4]_i_61_n_0\,
      O => \audio_w_reg[4]_i_25_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[4]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b4_n_0,
      I1 => g31_b4_n_0,
      O => \audio_w_reg[4]_i_38_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b4_n_0,
      I1 => g29_b4_n_0,
      O => \audio_w_reg[4]_i_39_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[4]_i_11_n_0\,
      I1 => \audio_w_reg[4]_i_12_n_0\,
      O => \audio_w_reg[4]_i_4_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[4]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b4_n_0,
      I1 => g27_b4_n_0,
      O => \audio_w_reg[4]_i_40_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b4_n_0,
      I1 => g25_b4_n_0,
      O => \audio_w_reg[4]_i_41_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b4_n_0,
      I1 => g23_b4_n_0,
      O => \audio_w_reg[4]_i_42_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b4_n_0,
      I1 => g21_b4_n_0,
      O => \audio_w_reg[4]_i_43_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b4_n_0,
      I1 => g19_b4_n_0,
      O => \audio_w_reg[4]_i_44_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b4_n_0,
      I1 => g17_b4_n_0,
      O => \audio_w_reg[4]_i_45_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b4_n_0,
      I1 => g15_b4_n_0,
      O => \audio_w_reg[4]_i_46_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b4_n_0,
      I1 => g13_b4_n_0,
      O => \audio_w_reg[4]_i_47_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b4_n_0,
      I1 => g11_b4_n_0,
      O => \audio_w_reg[4]_i_48_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b4_n_0,
      I1 => g9_b4_n_0,
      O => \audio_w_reg[4]_i_49_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[4]_i_13_n_0\,
      I1 => \audio_w_reg[4]_i_14_n_0\,
      O => \audio_w_reg[4]_i_5_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[4]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => g192_b4_n_0,
      I1 => g193_b4_n_0,
      O => \audio_w_reg[4]_i_52_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => g194_b4_n_0,
      I1 => g195_b4_n_0,
      O => \audio_w_reg[4]_i_53_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[4]_i_15_n_0\,
      I1 => \audio_w_reg[4]_i_16_n_0\,
      O => \audio_w_reg[4]_i_6_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[4]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => g102_b4_n_0,
      I1 => g103_b4_n_0,
      O => \audio_w_reg[4]_i_62_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => g100_b4_n_0,
      I1 => g101_b4_n_0,
      O => \audio_w_reg[4]_i_63_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => g98_b4_n_0,
      I1 => g99_b4_n_0,
      O => \audio_w_reg[4]_i_64_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => g96_b4_n_0,
      I1 => g97_b4_n_0,
      O => \audio_w_reg[4]_i_65_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => g110_b4_n_0,
      I1 => g111_b4_n_0,
      O => \audio_w_reg[4]_i_66_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => g108_b4_n_0,
      I1 => g109_b4_n_0,
      O => \audio_w_reg[4]_i_67_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => g106_b4_n_0,
      I1 => g107_b4_n_0,
      O => \audio_w_reg[4]_i_68_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => g104_b4_n_0,
      I1 => g105_b4_n_0,
      O => \audio_w_reg[4]_i_69_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => g118_b4_n_0,
      I1 => g119_b4_n_0,
      O => \audio_w_reg[4]_i_70_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => g116_b4_n_0,
      I1 => g117_b4_n_0,
      O => \audio_w_reg[4]_i_71_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => g114_b4_n_0,
      I1 => g115_b4_n_0,
      O => \audio_w_reg[4]_i_72_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => g112_b4_n_0,
      I1 => g113_b4_n_0,
      O => \audio_w_reg[4]_i_73_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => g126_b4_n_0,
      I1 => g127_b4_n_0,
      O => \audio_w_reg[4]_i_74_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => g124_b4_n_0,
      I1 => g125_b4_n_0,
      O => \audio_w_reg[4]_i_75_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => g122_b4_n_0,
      I1 => g123_b4_n_0,
      O => \audio_w_reg[4]_i_76_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => g120_b4_n_0,
      I1 => g121_b4_n_0,
      O => \audio_w_reg[4]_i_77_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => g70_b4_n_0,
      I1 => g71_b4_n_0,
      O => \audio_w_reg[4]_i_78_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => g68_b4_n_0,
      I1 => g69_b4_n_0,
      O => \audio_w_reg[4]_i_79_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => g66_b4_n_0,
      I1 => g67_b4_n_0,
      O => \audio_w_reg[4]_i_80_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => g64_b4_n_0,
      I1 => g65_b4_n_0,
      O => \audio_w_reg[4]_i_81_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => g78_b4_n_0,
      I1 => g79_b4_n_0,
      O => \audio_w_reg[4]_i_82_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => g76_b4_n_0,
      I1 => g77_b4_n_0,
      O => \audio_w_reg[4]_i_83_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => g74_b4_n_0,
      I1 => g75_b4_n_0,
      O => \audio_w_reg[4]_i_84_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => g72_b4_n_0,
      I1 => g73_b4_n_0,
      O => \audio_w_reg[4]_i_85_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => g86_b4_n_0,
      I1 => g87_b4_n_0,
      O => \audio_w_reg[4]_i_86_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => g84_b4_n_0,
      I1 => g85_b4_n_0,
      O => \audio_w_reg[4]_i_87_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => g82_b4_n_0,
      I1 => g83_b4_n_0,
      O => \audio_w_reg[4]_i_88_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => g80_b4_n_0,
      I1 => g81_b4_n_0,
      O => \audio_w_reg[4]_i_89_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[4]_i_22_n_0\,
      I1 => \audio_w_reg[4]_i_23_n_0\,
      O => \audio_w_reg[4]_i_9_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[4]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => g94_b4_n_0,
      I1 => g95_b4_n_0,
      O => \audio_w_reg[4]_i_90_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => g92_b4_n_0,
      I1 => g93_b4_n_0,
      O => \audio_w_reg[4]_i_91_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => g90_b4_n_0,
      I1 => g91_b4_n_0,
      O => \audio_w_reg[4]_i_92_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => g88_b4_n_0,
      I1 => g89_b4_n_0,
      O => \audio_w_reg[4]_i_93_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b4_n_0,
      I1 => g39_b4_n_0,
      O => \audio_w_reg[4]_i_94_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b4_n_0,
      I1 => g37_b4_n_0,
      O => \audio_w_reg[4]_i_95_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b4_n_0,
      I1 => g35_b4_n_0,
      O => \audio_w_reg[4]_i_96_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b4_n_0,
      I1 => g33_b4_n_0,
      O => \audio_w_reg[4]_i_97_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => g46_b4_n_0,
      I1 => g47_b4_n_0,
      O => \audio_w_reg[4]_i_98_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[4]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => g44_b4_n_0,
      I1 => g45_b4_n_0,
      O => \audio_w_reg[4]_i_99_n_0\,
      S => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\audio_w_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \audio_w_reg[5]_i_1_n_0\,
      Q => \audio_w_reg_n_0_[5]\
    );
\audio_w_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[5]_i_2_n_0\,
      I1 => \audio_w[5]_i_3_n_0\,
      O => \audio_w_reg[5]_i_1_n_0\,
      S => \sample_index_reg_rep_n_0_[13]\
    );
\audio_w_reg[5]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[5]_i_24_n_0\,
      I1 => \audio_w_reg[5]_i_25_n_0\,
      O => \audio_w_reg[5]_i_10_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[5]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b5_n_0,
      I1 => g43_b5_n_0,
      O => \audio_w_reg[5]_i_100_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b5_n_0,
      I1 => g41_b5_n_0,
      O => \audio_w_reg[5]_i_101_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => g54_b5_n_0,
      I1 => g55_b5_n_0,
      O => \audio_w_reg[5]_i_102_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => g52_b5_n_0,
      I1 => g53_b5_n_0,
      O => \audio_w_reg[5]_i_103_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => g50_b5_n_0,
      I1 => g51_b5_n_0,
      O => \audio_w_reg[5]_i_104_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => g48_b5_n_0,
      I1 => g49_b5_n_0,
      O => \audio_w_reg[5]_i_105_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b5_n_0,
      I1 => g63_b5_n_0,
      O => \audio_w_reg[5]_i_106_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b5_n_0,
      I1 => g61_b5_n_0,
      O => \audio_w_reg[5]_i_107_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b5_n_0,
      I1 => g59_b5_n_0,
      O => \audio_w_reg[5]_i_108_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b5_n_0,
      I1 => g57_b5_n_0,
      O => \audio_w_reg[5]_i_109_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[5]_i_26_n_0\,
      I1 => \audio_w[5]_i_27_n_0\,
      O => \audio_w_reg[5]_i_11_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[5]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => g166_b5_n_0,
      I1 => g167_b5_n_0,
      O => \audio_w_reg[5]_i_110_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => g164_b5_n_0,
      I1 => g165_b5_n_0,
      O => \audio_w_reg[5]_i_111_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => g162_b5_n_0,
      I1 => g163_b5_n_0,
      O => \audio_w_reg[5]_i_112_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => g160_b5_n_0,
      I1 => g161_b5_n_0,
      O => \audio_w_reg[5]_i_113_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => g174_b5_n_0,
      I1 => g175_b5_n_0,
      O => \audio_w_reg[5]_i_114_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => g172_b5_n_0,
      I1 => g173_b5_n_0,
      O => \audio_w_reg[5]_i_115_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => g170_b5_n_0,
      I1 => g171_b5_n_0,
      O => \audio_w_reg[5]_i_116_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => g168_b5_n_0,
      I1 => g169_b5_n_0,
      O => \audio_w_reg[5]_i_117_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => g182_b5_n_0,
      I1 => g183_b5_n_0,
      O => \audio_w_reg[5]_i_118_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => g180_b5_n_0,
      I1 => g181_b5_n_0,
      O => \audio_w_reg[5]_i_119_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[5]_i_28_n_0\,
      I1 => \audio_w[5]_i_29_n_0\,
      O => \audio_w_reg[5]_i_12_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[5]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => g178_b5_n_0,
      I1 => g179_b5_n_0,
      O => \audio_w_reg[5]_i_120_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => g176_b5_n_0,
      I1 => g177_b5_n_0,
      O => \audio_w_reg[5]_i_121_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => g190_b5_n_0,
      I1 => g191_b5_n_0,
      O => \audio_w_reg[5]_i_122_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => g188_b5_n_0,
      I1 => g189_b5_n_0,
      O => \audio_w_reg[5]_i_123_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => g186_b5_n_0,
      I1 => g187_b5_n_0,
      O => \audio_w_reg[5]_i_124_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => g184_b5_n_0,
      I1 => g185_b5_n_0,
      O => \audio_w_reg[5]_i_125_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => g134_b5_n_0,
      I1 => g135_b5_n_0,
      O => \audio_w_reg[5]_i_126_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => g132_b5_n_0,
      I1 => g133_b5_n_0,
      O => \audio_w_reg[5]_i_127_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => g130_b5_n_0,
      I1 => g131_b5_n_0,
      O => \audio_w_reg[5]_i_128_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => g128_b5_n_0,
      I1 => g129_b5_n_0,
      O => \audio_w_reg[5]_i_129_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[5]_i_30_n_0\,
      I1 => \audio_w[5]_i_31_n_0\,
      O => \audio_w_reg[5]_i_13_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[5]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => g142_b5_n_0,
      I1 => g143_b5_n_0,
      O => \audio_w_reg[5]_i_130_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => g140_b5_n_0,
      I1 => g141_b5_n_0,
      O => \audio_w_reg[5]_i_131_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => g138_b5_n_0,
      I1 => g139_b5_n_0,
      O => \audio_w_reg[5]_i_132_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => g136_b5_n_0,
      I1 => g137_b5_n_0,
      O => \audio_w_reg[5]_i_133_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_134\: unisim.vcomponents.MUXF7
     port map (
      I0 => g150_b5_n_0,
      I1 => g151_b5_n_0,
      O => \audio_w_reg[5]_i_134_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_135\: unisim.vcomponents.MUXF7
     port map (
      I0 => g148_b5_n_0,
      I1 => g149_b5_n_0,
      O => \audio_w_reg[5]_i_135_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_136\: unisim.vcomponents.MUXF7
     port map (
      I0 => g146_b5_n_0,
      I1 => g147_b5_n_0,
      O => \audio_w_reg[5]_i_136_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_137\: unisim.vcomponents.MUXF7
     port map (
      I0 => g144_b5_n_0,
      I1 => g145_b5_n_0,
      O => \audio_w_reg[5]_i_137_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => g158_b5_n_0,
      I1 => g159_b5_n_0,
      O => \audio_w_reg[5]_i_138_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => g156_b5_n_0,
      I1 => g157_b5_n_0,
      O => \audio_w_reg[5]_i_139_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[5]_i_32_n_0\,
      I1 => \audio_w[5]_i_33_n_0\,
      O => \audio_w_reg[5]_i_14_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[5]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => g154_b5_n_0,
      I1 => g155_b5_n_0,
      O => \audio_w_reg[5]_i_140_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => g152_b5_n_0,
      I1 => g153_b5_n_0,
      O => \audio_w_reg[5]_i_141_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[5]_i_34_n_0\,
      I1 => \audio_w[5]_i_35_n_0\,
      O => \audio_w_reg[5]_i_15_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[5]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[5]_i_36_n_0\,
      I1 => \audio_w[5]_i_37_n_0\,
      O => \audio_w_reg[5]_i_16_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[5]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[5]_i_50_n_0\,
      I1 => \audio_w[5]_i_51_n_0\,
      O => \audio_w_reg[5]_i_20_n_0\,
      S => \sample_index_reg_rep[8]_rep_n_0\
    );
\audio_w_reg[5]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[5]_i_52_n_0\,
      I1 => \audio_w_reg[5]_i_53_n_0\,
      O => \audio_w_reg[5]_i_21_n_0\,
      S => \sample_index_reg_rep[7]_rep_n_0\
    );
\audio_w_reg[5]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[5]_i_54_n_0\,
      I1 => \audio_w[5]_i_55_n_0\,
      O => \audio_w_reg[5]_i_22_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[5]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[5]_i_56_n_0\,
      I1 => \audio_w[5]_i_57_n_0\,
      O => \audio_w_reg[5]_i_23_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[5]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[5]_i_58_n_0\,
      I1 => \audio_w[5]_i_59_n_0\,
      O => \audio_w_reg[5]_i_24_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[5]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[5]_i_60_n_0\,
      I1 => \audio_w[5]_i_61_n_0\,
      O => \audio_w_reg[5]_i_25_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[5]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b5_n_0,
      I1 => g31_b5_n_0,
      O => \audio_w_reg[5]_i_38_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b5_n_0,
      I1 => g29_b5_n_0,
      O => \audio_w_reg[5]_i_39_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[5]_i_11_n_0\,
      I1 => \audio_w_reg[5]_i_12_n_0\,
      O => \audio_w_reg[5]_i_4_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[5]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b5_n_0,
      I1 => g27_b5_n_0,
      O => \audio_w_reg[5]_i_40_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b5_n_0,
      I1 => g25_b5_n_0,
      O => \audio_w_reg[5]_i_41_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b5_n_0,
      I1 => g23_b5_n_0,
      O => \audio_w_reg[5]_i_42_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b5_n_0,
      I1 => g21_b5_n_0,
      O => \audio_w_reg[5]_i_43_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b5_n_0,
      I1 => g19_b5_n_0,
      O => \audio_w_reg[5]_i_44_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b5_n_0,
      I1 => g17_b5_n_0,
      O => \audio_w_reg[5]_i_45_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b5_n_0,
      I1 => g15_b5_n_0,
      O => \audio_w_reg[5]_i_46_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b5_n_0,
      I1 => g13_b5_n_0,
      O => \audio_w_reg[5]_i_47_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b5_n_0,
      I1 => g11_b5_n_0,
      O => \audio_w_reg[5]_i_48_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b5_n_0,
      I1 => g9_b5_n_0,
      O => \audio_w_reg[5]_i_49_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[5]_i_13_n_0\,
      I1 => \audio_w_reg[5]_i_14_n_0\,
      O => \audio_w_reg[5]_i_5_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[5]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => g192_b5_n_0,
      I1 => g193_b5_n_0,
      O => \audio_w_reg[5]_i_52_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => g194_b5_n_0,
      I1 => g195_b5_n_0,
      O => \audio_w_reg[5]_i_53_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[5]_i_15_n_0\,
      I1 => \audio_w_reg[5]_i_16_n_0\,
      O => \audio_w_reg[5]_i_6_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[5]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => g102_b5_n_0,
      I1 => g103_b5_n_0,
      O => \audio_w_reg[5]_i_62_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => g100_b5_n_0,
      I1 => g101_b5_n_0,
      O => \audio_w_reg[5]_i_63_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => g98_b5_n_0,
      I1 => g99_b5_n_0,
      O => \audio_w_reg[5]_i_64_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => g96_b5_n_0,
      I1 => g97_b5_n_0,
      O => \audio_w_reg[5]_i_65_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => g110_b5_n_0,
      I1 => g111_b5_n_0,
      O => \audio_w_reg[5]_i_66_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => g108_b5_n_0,
      I1 => g109_b5_n_0,
      O => \audio_w_reg[5]_i_67_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => g106_b5_n_0,
      I1 => g107_b5_n_0,
      O => \audio_w_reg[5]_i_68_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => g104_b5_n_0,
      I1 => g105_b5_n_0,
      O => \audio_w_reg[5]_i_69_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => g118_b5_n_0,
      I1 => g119_b5_n_0,
      O => \audio_w_reg[5]_i_70_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => g116_b5_n_0,
      I1 => g117_b5_n_0,
      O => \audio_w_reg[5]_i_71_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => g114_b5_n_0,
      I1 => g115_b5_n_0,
      O => \audio_w_reg[5]_i_72_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => g112_b5_n_0,
      I1 => g113_b5_n_0,
      O => \audio_w_reg[5]_i_73_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => g126_b5_n_0,
      I1 => g127_b5_n_0,
      O => \audio_w_reg[5]_i_74_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => g124_b5_n_0,
      I1 => g125_b5_n_0,
      O => \audio_w_reg[5]_i_75_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => g122_b5_n_0,
      I1 => g123_b5_n_0,
      O => \audio_w_reg[5]_i_76_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => g120_b5_n_0,
      I1 => g121_b5_n_0,
      O => \audio_w_reg[5]_i_77_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => g70_b5_n_0,
      I1 => g71_b5_n_0,
      O => \audio_w_reg[5]_i_78_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => g68_b5_n_0,
      I1 => g69_b5_n_0,
      O => \audio_w_reg[5]_i_79_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => g66_b5_n_0,
      I1 => g67_b5_n_0,
      O => \audio_w_reg[5]_i_80_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => g64_b5_n_0,
      I1 => g65_b5_n_0,
      O => \audio_w_reg[5]_i_81_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => g78_b5_n_0,
      I1 => g79_b5_n_0,
      O => \audio_w_reg[5]_i_82_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => g76_b5_n_0,
      I1 => g77_b5_n_0,
      O => \audio_w_reg[5]_i_83_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => g74_b5_n_0,
      I1 => g75_b5_n_0,
      O => \audio_w_reg[5]_i_84_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => g72_b5_n_0,
      I1 => g73_b5_n_0,
      O => \audio_w_reg[5]_i_85_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => g86_b5_n_0,
      I1 => g87_b5_n_0,
      O => \audio_w_reg[5]_i_86_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => g84_b5_n_0,
      I1 => g85_b5_n_0,
      O => \audio_w_reg[5]_i_87_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => g82_b5_n_0,
      I1 => g83_b5_n_0,
      O => \audio_w_reg[5]_i_88_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => g80_b5_n_0,
      I1 => g81_b5_n_0,
      O => \audio_w_reg[5]_i_89_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[5]_i_22_n_0\,
      I1 => \audio_w_reg[5]_i_23_n_0\,
      O => \audio_w_reg[5]_i_9_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[5]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => g94_b5_n_0,
      I1 => g95_b5_n_0,
      O => \audio_w_reg[5]_i_90_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => g92_b5_n_0,
      I1 => g93_b5_n_0,
      O => \audio_w_reg[5]_i_91_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => g90_b5_n_0,
      I1 => g91_b5_n_0,
      O => \audio_w_reg[5]_i_92_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => g88_b5_n_0,
      I1 => g89_b5_n_0,
      O => \audio_w_reg[5]_i_93_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b5_n_0,
      I1 => g39_b5_n_0,
      O => \audio_w_reg[5]_i_94_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b5_n_0,
      I1 => g37_b5_n_0,
      O => \audio_w_reg[5]_i_95_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b5_n_0,
      I1 => g35_b5_n_0,
      O => \audio_w_reg[5]_i_96_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b5_n_0,
      I1 => g33_b5_n_0,
      O => \audio_w_reg[5]_i_97_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => g46_b5_n_0,
      I1 => g47_b5_n_0,
      O => \audio_w_reg[5]_i_98_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[5]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => g44_b5_n_0,
      I1 => g45_b5_n_0,
      O => \audio_w_reg[5]_i_99_n_0\,
      S => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\audio_w_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \audio_w_reg[6]_i_1_n_0\,
      Q => \audio_w_reg_n_0_[6]\
    );
\audio_w_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[6]_i_2_n_0\,
      I1 => \audio_w[6]_i_3_n_0\,
      O => \audio_w_reg[6]_i_1_n_0\,
      S => \sample_index_reg_rep_n_0_[13]\
    );
\audio_w_reg[6]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[6]_i_30_n_0\,
      I1 => \audio_w_reg[6]_i_31_n_0\,
      O => \audio_w_reg[6]_i_10_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[6]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => g46_b6_n_0,
      I1 => g47_b6_n_0,
      O => \audio_w_reg[6]_i_100_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => g44_b6_n_0,
      I1 => g45_b6_n_0,
      O => \audio_w_reg[6]_i_101_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b6_n_0,
      I1 => g43_b6_n_0,
      O => \audio_w_reg[6]_i_102_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b6_n_0,
      I1 => g41_b6_n_0,
      O => \audio_w_reg[6]_i_103_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => g54_b6_n_0,
      I1 => g55_b6_n_0,
      O => \audio_w_reg[6]_i_104_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => g52_b6_n_0,
      I1 => g53_b6_n_0,
      O => \audio_w_reg[6]_i_105_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => g50_b6_n_0,
      I1 => g51_b6_n_0,
      O => \audio_w_reg[6]_i_106_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => g48_b6_n_0,
      I1 => g49_b6_n_0,
      O => \audio_w_reg[6]_i_107_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b6_n_0,
      I1 => g63_b6_n_0,
      O => \audio_w_reg[6]_i_108_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b6_n_0,
      I1 => g61_b6_n_0,
      O => \audio_w_reg[6]_i_109_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b6_n_0,
      I1 => g59_b6_n_0,
      O => \audio_w_reg[6]_i_110_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b6_n_0,
      I1 => g57_b6_n_0,
      O => \audio_w_reg[6]_i_111_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => g134_b6_n_0,
      I1 => g135_b6_n_0,
      O => \audio_w_reg[6]_i_112_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => g132_b6_n_0,
      I1 => g133_b6_n_0,
      O => \audio_w_reg[6]_i_113_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => g130_b6_n_0,
      I1 => g131_b6_n_0,
      O => \audio_w_reg[6]_i_114_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => g128_b6_n_0,
      I1 => g129_b6_n_0,
      O => \audio_w_reg[6]_i_115_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => g142_b6_n_0,
      I1 => g143_b6_n_0,
      O => \audio_w_reg[6]_i_116_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => g140_b6_n_0,
      I1 => g141_b6_n_0,
      O => \audio_w_reg[6]_i_117_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => g138_b6_n_0,
      I1 => g139_b6_n_0,
      O => \audio_w_reg[6]_i_118_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => g136_b6_n_0,
      I1 => g137_b6_n_0,
      O => \audio_w_reg[6]_i_119_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => g150_b6_n_0,
      I1 => g151_b6_n_0,
      O => \audio_w_reg[6]_i_120_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => g148_b6_n_0,
      I1 => g149_b6_n_0,
      O => \audio_w_reg[6]_i_121_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => g146_b6_n_0,
      I1 => g147_b6_n_0,
      O => \audio_w_reg[6]_i_122_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => g144_b6_n_0,
      I1 => g145_b6_n_0,
      O => \audio_w_reg[6]_i_123_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => g158_b6_n_0,
      I1 => g159_b6_n_0,
      O => \audio_w_reg[6]_i_124_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => g156_b6_n_0,
      I1 => g157_b6_n_0,
      O => \audio_w_reg[6]_i_125_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => g154_b6_n_0,
      I1 => g155_b6_n_0,
      O => \audio_w_reg[6]_i_126_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => g152_b6_n_0,
      I1 => g153_b6_n_0,
      O => \audio_w_reg[6]_i_127_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[6]_i_44_n_0\,
      I1 => \audio_w[6]_i_45_n_0\,
      O => \audio_w_reg[6]_i_14_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[6]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[6]_i_46_n_0\,
      I1 => \audio_w[6]_i_47_n_0\,
      O => \audio_w_reg[6]_i_15_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[6]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[6]_i_48_n_0\,
      I1 => \audio_w[6]_i_49_n_0\,
      O => \audio_w_reg[6]_i_16_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[6]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[6]_i_58_n_0\,
      I1 => \audio_w[6]_i_59_n_0\,
      O => \audio_w_reg[6]_i_19_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[6]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[6]_i_60_n_0\,
      I1 => \audio_w[6]_i_61_n_0\,
      O => \audio_w_reg[6]_i_20_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[6]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[6]_i_74_n_0\,
      I1 => \audio_w[6]_i_75_n_0\,
      O => \audio_w_reg[6]_i_24_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[6]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[6]_i_76_n_0\,
      I1 => \audio_w_reg[6]_i_77_n_0\,
      O => \audio_w_reg[6]_i_25_n_0\,
      S => \sample_index_reg_rep[7]_rep_n_0\
    );
\audio_w_reg[6]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[6]_i_82_n_0\,
      I1 => \audio_w[6]_i_83_n_0\,
      O => \audio_w_reg[6]_i_27_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[6]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[6]_i_92_n_0\,
      I1 => \audio_w[6]_i_93_n_0\,
      O => \audio_w_reg[6]_i_30_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[6]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[6]_i_94_n_0\,
      I1 => \audio_w[6]_i_95_n_0\,
      O => \audio_w_reg[6]_i_31_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[6]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => g126_b6_n_0,
      I1 => g127_b6_n_0,
      O => \audio_w_reg[6]_i_32_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => g124_b6_n_0,
      I1 => g125_b6_n_0,
      O => \audio_w_reg[6]_i_33_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => g122_b6_n_0,
      I1 => g123_b6_n_0,
      O => \audio_w_reg[6]_i_34_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => g120_b6_n_0,
      I1 => g121_b6_n_0,
      O => \audio_w_reg[6]_i_35_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => g118_b6_n_0,
      I1 => g119_b6_n_0,
      O => \audio_w_reg[6]_i_36_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => g116_b6_n_0,
      I1 => g117_b6_n_0,
      O => \audio_w_reg[6]_i_37_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => g114_b6_n_0,
      I1 => g115_b6_n_0,
      O => \audio_w_reg[6]_i_38_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => g112_b6_n_0,
      I1 => g113_b6_n_0,
      O => \audio_w_reg[6]_i_39_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => g110_b6_n_0,
      I1 => g111_b6_n_0,
      O => \audio_w_reg[6]_i_40_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => g108_b6_n_0,
      I1 => g109_b6_n_0,
      O => \audio_w_reg[6]_i_41_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => g106_b6_n_0,
      I1 => g107_b6_n_0,
      O => \audio_w_reg[6]_i_42_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => g104_b6_n_0,
      I1 => g105_b6_n_0,
      O => \audio_w_reg[6]_i_43_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => g78_b6_n_0,
      I1 => g79_b6_n_0,
      O => \audio_w_reg[6]_i_50_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => g76_b6_n_0,
      I1 => g77_b6_n_0,
      O => \audio_w_reg[6]_i_51_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => g74_b6_n_0,
      I1 => g75_b6_n_0,
      O => \audio_w_reg[6]_i_52_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => g72_b6_n_0,
      I1 => g73_b6_n_0,
      O => \audio_w_reg[6]_i_53_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => g70_b6_n_0,
      I1 => g71_b6_n_0,
      O => \audio_w_reg[6]_i_54_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => g68_b6_n_0,
      I1 => g69_b6_n_0,
      O => \audio_w_reg[6]_i_55_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => g66_b6_n_0,
      I1 => g67_b6_n_0,
      O => \audio_w_reg[6]_i_56_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => g64_b6_n_0,
      I1 => g65_b6_n_0,
      O => \audio_w_reg[6]_i_57_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[6]_i_19_n_0\,
      I1 => \audio_w_reg[6]_i_20_n_0\,
      O => \audio_w_reg[6]_i_6_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[6]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b6_n_0,
      I1 => g31_b6_n_0,
      O => \audio_w_reg[6]_i_62_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b6_n_0,
      I1 => g29_b6_n_0,
      O => \audio_w_reg[6]_i_63_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b6_n_0,
      I1 => g27_b6_n_0,
      O => \audio_w_reg[6]_i_64_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b6_n_0,
      I1 => g25_b6_n_0,
      O => \audio_w_reg[6]_i_65_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b6_n_0,
      I1 => g23_b6_n_0,
      O => \audio_w_reg[6]_i_66_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b6_n_0,
      I1 => g21_b6_n_0,
      O => \audio_w_reg[6]_i_67_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b6_n_0,
      I1 => g19_b6_n_0,
      O => \audio_w_reg[6]_i_68_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b6_n_0,
      I1 => g17_b6_n_0,
      O => \audio_w_reg[6]_i_69_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b6_n_0,
      I1 => g15_b6_n_0,
      O => \audio_w_reg[6]_i_70_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b6_n_0,
      I1 => g13_b6_n_0,
      O => \audio_w_reg[6]_i_71_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b6_n_0,
      I1 => g11_b6_n_0,
      O => \audio_w_reg[6]_i_72_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b6_n_0,
      I1 => g9_b6_n_0,
      O => \audio_w_reg[6]_i_73_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => g192_b6_n_0,
      I1 => g193_b6_n_0,
      O => \audio_w_reg[6]_i_76_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => g194_b6_n_0,
      I1 => g195_b6_n_0,
      O => \audio_w_reg[6]_i_77_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => g190_b6_n_0,
      I1 => g191_b6_n_0,
      O => \audio_w_reg[6]_i_78_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => g188_b6_n_0,
      I1 => g189_b6_n_0,
      O => \audio_w_reg[6]_i_79_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => g186_b6_n_0,
      I1 => g187_b6_n_0,
      O => \audio_w_reg[6]_i_80_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => g184_b6_n_0,
      I1 => g185_b6_n_0,
      O => \audio_w_reg[6]_i_81_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => g174_b6_n_0,
      I1 => g175_b6_n_0,
      O => \audio_w_reg[6]_i_84_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => g172_b6_n_0,
      I1 => g173_b6_n_0,
      O => \audio_w_reg[6]_i_85_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => g170_b6_n_0,
      I1 => g171_b6_n_0,
      O => \audio_w_reg[6]_i_86_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => g168_b6_n_0,
      I1 => g169_b6_n_0,
      O => \audio_w_reg[6]_i_87_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => g166_b6_n_0,
      I1 => g167_b6_n_0,
      O => \audio_w_reg[6]_i_88_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => g164_b6_n_0,
      I1 => g165_b6_n_0,
      O => \audio_w_reg[6]_i_89_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => g162_b6_n_0,
      I1 => g163_b6_n_0,
      O => \audio_w_reg[6]_i_90_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => g160_b6_n_0,
      I1 => g161_b6_n_0,
      O => \audio_w_reg[6]_i_91_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b6_n_0,
      I1 => g39_b6_n_0,
      O => \audio_w_reg[6]_i_96_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b6_n_0,
      I1 => g37_b6_n_0,
      O => \audio_w_reg[6]_i_97_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b6_n_0,
      I1 => g35_b6_n_0,
      O => \audio_w_reg[6]_i_98_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[6]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b6_n_0,
      I1 => g33_b6_n_0,
      O => \audio_w_reg[6]_i_99_n_0\,
      S => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\audio_w_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \audio_w_reg[7]_i_1_n_0\,
      Q => \audio_w_reg_n_0_[7]\
    );
\audio_w_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[7]_i_2_n_0\,
      I1 => \audio_w[7]_i_3_n_0\,
      O => \audio_w_reg[7]_i_1_n_0\,
      S => \sample_index_reg_rep_n_0_[13]\
    );
\audio_w_reg[7]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[7]_i_30_n_0\,
      I1 => \audio_w_reg[7]_i_31_n_0\,
      O => \audio_w_reg[7]_i_10_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[7]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b7_n_0,
      I1 => g43_b7_n_0,
      O => \audio_w_reg[7]_i_100_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b7_n_0,
      I1 => g41_b7_n_0,
      O => \audio_w_reg[7]_i_101_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => g54_b7_n_0,
      I1 => g55_b7_n_0,
      O => \audio_w_reg[7]_i_102_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => g52_b7_n_0,
      I1 => g53_b7_n_0,
      O => \audio_w_reg[7]_i_103_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => g50_b7_n_0,
      I1 => g51_b7_n_0,
      O => \audio_w_reg[7]_i_104_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => g48_b7_n_0,
      I1 => g49_b7_n_0,
      O => \audio_w_reg[7]_i_105_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b7_n_0,
      I1 => g63_b7_n_0,
      O => \audio_w_reg[7]_i_106_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b7_n_0,
      I1 => g61_b7_n_0,
      O => \audio_w_reg[7]_i_107_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b7_n_0,
      I1 => g59_b7_n_0,
      O => \audio_w_reg[7]_i_108_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b7_n_0,
      I1 => g57_b7_n_0,
      O => \audio_w_reg[7]_i_109_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => g134_b7_n_0,
      I1 => g135_b7_n_0,
      O => \audio_w_reg[7]_i_110_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => g132_b7_n_0,
      I1 => g133_b7_n_0,
      O => \audio_w_reg[7]_i_111_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => g130_b7_n_0,
      I1 => g131_b7_n_0,
      O => \audio_w_reg[7]_i_112_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => g128_b7_n_0,
      I1 => g129_b7_n_0,
      O => \audio_w_reg[7]_i_113_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => g142_b7_n_0,
      I1 => g143_b7_n_0,
      O => \audio_w_reg[7]_i_114_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => g140_b7_n_0,
      I1 => g141_b7_n_0,
      O => \audio_w_reg[7]_i_115_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => g138_b7_n_0,
      I1 => g139_b7_n_0,
      O => \audio_w_reg[7]_i_116_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => g136_b7_n_0,
      I1 => g137_b7_n_0,
      O => \audio_w_reg[7]_i_117_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => g150_b7_n_0,
      I1 => g151_b7_n_0,
      O => \audio_w_reg[7]_i_118_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => g148_b7_n_0,
      I1 => g149_b7_n_0,
      O => \audio_w_reg[7]_i_119_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => g146_b7_n_0,
      I1 => g147_b7_n_0,
      O => \audio_w_reg[7]_i_120_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => g144_b7_n_0,
      I1 => g145_b7_n_0,
      O => \audio_w_reg[7]_i_121_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => g158_b7_n_0,
      I1 => g159_b7_n_0,
      O => \audio_w_reg[7]_i_122_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => g156_b7_n_0,
      I1 => g157_b7_n_0,
      O => \audio_w_reg[7]_i_123_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => g154_b7_n_0,
      I1 => g155_b7_n_0,
      O => \audio_w_reg[7]_i_124_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => g152_b7_n_0,
      I1 => g153_b7_n_0,
      O => \audio_w_reg[7]_i_125_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[7]_i_44_n_0\,
      I1 => \audio_w[7]_i_45_n_0\,
      O => \audio_w_reg[7]_i_14_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[7]_i_46_n_0\,
      I1 => \audio_w[7]_i_47_n_0\,
      O => \audio_w_reg[7]_i_15_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[7]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[7]_i_48_n_0\,
      I1 => \audio_w[7]_i_49_n_0\,
      O => \audio_w_reg[7]_i_16_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[7]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[7]_i_58_n_0\,
      I1 => \audio_w[7]_i_59_n_0\,
      O => \audio_w_reg[7]_i_19_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[7]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[7]_i_60_n_0\,
      I1 => \audio_w[7]_i_61_n_0\,
      O => \audio_w_reg[7]_i_20_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[7]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[7]_i_74_n_0\,
      I1 => \audio_w[7]_i_75_n_0\,
      O => \audio_w_reg[7]_i_24_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[7]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[7]_i_76_n_0\,
      I1 => \audio_w_reg[7]_i_77_n_0\,
      O => \audio_w_reg[7]_i_25_n_0\,
      S => \sample_index_reg_rep[7]_rep_n_0\
    );
\audio_w_reg[7]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[7]_i_78_n_0\,
      I1 => \audio_w[7]_i_79_n_0\,
      O => \audio_w_reg[7]_i_26_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[7]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[7]_i_80_n_0\,
      I1 => \audio_w[7]_i_81_n_0\,
      O => \audio_w_reg[7]_i_27_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[7]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[7]_i_90_n_0\,
      I1 => \audio_w[7]_i_91_n_0\,
      O => \audio_w_reg[7]_i_30_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[7]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[7]_i_92_n_0\,
      I1 => \audio_w[7]_i_93_n_0\,
      O => \audio_w_reg[7]_i_31_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[7]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => g126_b7_n_0,
      I1 => g127_b7_n_0,
      O => \audio_w_reg[7]_i_32_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => g124_b7_n_0,
      I1 => g125_b7_n_0,
      O => \audio_w_reg[7]_i_33_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => g122_b7_n_0,
      I1 => g123_b7_n_0,
      O => \audio_w_reg[7]_i_34_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => g120_b7_n_0,
      I1 => g121_b7_n_0,
      O => \audio_w_reg[7]_i_35_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => g118_b7_n_0,
      I1 => g119_b7_n_0,
      O => \audio_w_reg[7]_i_36_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => g116_b7_n_0,
      I1 => g117_b7_n_0,
      O => \audio_w_reg[7]_i_37_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => g114_b7_n_0,
      I1 => g115_b7_n_0,
      O => \audio_w_reg[7]_i_38_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => g112_b7_n_0,
      I1 => g113_b7_n_0,
      O => \audio_w_reg[7]_i_39_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => g110_b7_n_0,
      I1 => g111_b7_n_0,
      O => \audio_w_reg[7]_i_40_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => g108_b7_n_0,
      I1 => g109_b7_n_0,
      O => \audio_w_reg[7]_i_41_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => g106_b7_n_0,
      I1 => g107_b7_n_0,
      O => \audio_w_reg[7]_i_42_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => g104_b7_n_0,
      I1 => g105_b7_n_0,
      O => \audio_w_reg[7]_i_43_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => g78_b7_n_0,
      I1 => g79_b7_n_0,
      O => \audio_w_reg[7]_i_50_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => g76_b7_n_0,
      I1 => g77_b7_n_0,
      O => \audio_w_reg[7]_i_51_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => g74_b7_n_0,
      I1 => g75_b7_n_0,
      O => \audio_w_reg[7]_i_52_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => g72_b7_n_0,
      I1 => g73_b7_n_0,
      O => \audio_w_reg[7]_i_53_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => g70_b7_n_0,
      I1 => g71_b7_n_0,
      O => \audio_w_reg[7]_i_54_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => g68_b7_n_0,
      I1 => g69_b7_n_0,
      O => \audio_w_reg[7]_i_55_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => g66_b7_n_0,
      I1 => g67_b7_n_0,
      O => \audio_w_reg[7]_i_56_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => g64_b7_n_0,
      I1 => g65_b7_n_0,
      O => \audio_w_reg[7]_i_57_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[7]_i_19_n_0\,
      I1 => \audio_w_reg[7]_i_20_n_0\,
      O => \audio_w_reg[7]_i_6_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[7]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b7_n_0,
      I1 => g31_b7_n_0,
      O => \audio_w_reg[7]_i_62_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b7_n_0,
      I1 => g29_b7_n_0,
      O => \audio_w_reg[7]_i_63_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b7_n_0,
      I1 => g27_b7_n_0,
      O => \audio_w_reg[7]_i_64_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b7_n_0,
      I1 => g25_b7_n_0,
      O => \audio_w_reg[7]_i_65_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b7_n_0,
      I1 => g23_b7_n_0,
      O => \audio_w_reg[7]_i_66_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b7_n_0,
      I1 => g21_b7_n_0,
      O => \audio_w_reg[7]_i_67_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b7_n_0,
      I1 => g19_b7_n_0,
      O => \audio_w_reg[7]_i_68_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b7_n_0,
      I1 => g17_b7_n_0,
      O => \audio_w_reg[7]_i_69_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b7_n_0,
      I1 => g15_b7_n_0,
      O => \audio_w_reg[7]_i_70_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b7_n_0,
      I1 => g13_b7_n_0,
      O => \audio_w_reg[7]_i_71_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b7_n_0,
      I1 => g11_b7_n_0,
      O => \audio_w_reg[7]_i_72_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b7_n_0,
      I1 => g9_b7_n_0,
      O => \audio_w_reg[7]_i_73_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => g192_b7_n_0,
      I1 => g193_b7_n_0,
      O => \audio_w_reg[7]_i_76_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => g194_b7_n_0,
      I1 => g195_b7_n_0,
      O => \audio_w_reg[7]_i_77_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => g174_b7_n_0,
      I1 => g175_b7_n_0,
      O => \audio_w_reg[7]_i_82_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => g172_b7_n_0,
      I1 => g173_b7_n_0,
      O => \audio_w_reg[7]_i_83_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => g170_b7_n_0,
      I1 => g171_b7_n_0,
      O => \audio_w_reg[7]_i_84_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => g168_b7_n_0,
      I1 => g169_b7_n_0,
      O => \audio_w_reg[7]_i_85_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => g166_b7_n_0,
      I1 => g167_b7_n_0,
      O => \audio_w_reg[7]_i_86_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => g164_b7_n_0,
      I1 => g165_b7_n_0,
      O => \audio_w_reg[7]_i_87_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => g162_b7_n_0,
      I1 => g163_b7_n_0,
      O => \audio_w_reg[7]_i_88_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => g160_b7_n_0,
      I1 => g161_b7_n_0,
      O => \audio_w_reg[7]_i_89_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b7_n_0,
      I1 => g39_b7_n_0,
      O => \audio_w_reg[7]_i_94_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b7_n_0,
      I1 => g37_b7_n_0,
      O => \audio_w_reg[7]_i_95_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b7_n_0,
      I1 => g35_b7_n_0,
      O => \audio_w_reg[7]_i_96_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b7_n_0,
      I1 => g33_b7_n_0,
      O => \audio_w_reg[7]_i_97_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => g46_b7_n_0,
      I1 => g47_b7_n_0,
      O => \audio_w_reg[7]_i_98_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[7]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => g44_b7_n_0,
      I1 => g45_b7_n_0,
      O => \audio_w_reg[7]_i_99_n_0\,
      S => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\audio_w_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \audio_w_reg[8]_i_1_n_0\,
      Q => \audio_w_reg_n_0_[8]\
    );
\audio_w_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[8]_i_2_n_0\,
      I1 => \audio_w[8]_i_3_n_0\,
      O => \audio_w_reg[8]_i_1_n_0\,
      S => \sample_index_reg_rep_n_0_[13]\
    );
\audio_w_reg[8]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b8_n_0,
      I1 => g35_b8_n_0,
      O => \audio_w_reg[8]_i_100_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b8_n_0,
      I1 => g33_b8_n_0,
      O => \audio_w_reg[8]_i_101_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => g46_b8_n_0,
      I1 => g47_b8_n_0,
      O => \audio_w_reg[8]_i_102_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => g44_b8_n_0,
      I1 => g45_b8_n_0,
      O => \audio_w_reg[8]_i_103_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => g42_b8_n_0,
      I1 => g43_b8_n_0,
      O => \audio_w_reg[8]_i_104_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => g40_b8_n_0,
      I1 => g41_b8_n_0,
      O => \audio_w_reg[8]_i_105_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => g54_b8_n_0,
      I1 => g55_b8_n_0,
      O => \audio_w_reg[8]_i_106_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => g52_b8_n_0,
      I1 => g53_b8_n_0,
      O => \audio_w_reg[8]_i_107_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => g50_b8_n_0,
      I1 => g51_b8_n_0,
      O => \audio_w_reg[8]_i_108_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => g48_b8_n_0,
      I1 => g49_b8_n_0,
      O => \audio_w_reg[8]_i_109_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b8_n_0,
      I1 => g63_b8_n_0,
      O => \audio_w_reg[8]_i_110_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b8_n_0,
      I1 => g61_b8_n_0,
      O => \audio_w_reg[8]_i_111_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b8_n_0,
      I1 => g59_b8_n_0,
      O => \audio_w_reg[8]_i_112_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b8_n_0,
      I1 => g57_b8_n_0,
      O => \audio_w_reg[8]_i_113_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[8]_i_46_n_0\,
      I1 => \audio_w[8]_i_47_n_0\,
      O => \audio_w_reg[8]_i_14_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[8]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[8]_i_48_n_0\,
      I1 => \audio_w[8]_i_49_n_0\,
      O => \audio_w_reg[8]_i_15_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[8]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[8]_i_50_n_0\,
      I1 => \audio_w[8]_i_51_n_0\,
      O => \audio_w_reg[8]_i_16_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[8]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[8]_i_60_n_0\,
      I1 => \audio_w[8]_i_61_n_0\,
      O => \audio_w_reg[8]_i_19_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[8]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[8]_i_62_n_0\,
      I1 => \audio_w[8]_i_63_n_0\,
      O => \audio_w_reg[8]_i_20_n_0\,
      S => \sample_index_reg_rep_n_0_[9]\
    );
\audio_w_reg[8]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[8]_i_76_n_0\,
      I1 => \audio_w[8]_i_77_n_0\,
      O => \audio_w_reg[8]_i_24_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[8]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[8]_i_78_n_0\,
      I1 => \audio_w_reg[8]_i_79_n_0\,
      O => \audio_w_reg[8]_i_25_n_0\,
      S => \sample_index_reg_rep[7]_rep_n_0\
    );
\audio_w_reg[8]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[8]_i_80_n_0\,
      I1 => \audio_w[8]_i_81_n_0\,
      O => \audio_w_reg[8]_i_26_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[8]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[8]_i_82_n_0\,
      I1 => \audio_w[8]_i_83_n_0\,
      O => \audio_w_reg[8]_i_27_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[8]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[8]_i_84_n_0\,
      I1 => \audio_w[8]_i_85_n_0\,
      O => \audio_w_reg[8]_i_28_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[8]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[8]_i_86_n_0\,
      I1 => \audio_w[8]_i_87_n_0\,
      O => \audio_w_reg[8]_i_29_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[8]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[8]_i_88_n_0\,
      I1 => \audio_w[8]_i_89_n_0\,
      O => \audio_w_reg[8]_i_30_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[8]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[8]_i_90_n_0\,
      I1 => \audio_w[8]_i_91_n_0\,
      O => \audio_w_reg[8]_i_31_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[8]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[8]_i_92_n_0\,
      I1 => \audio_w[8]_i_93_n_0\,
      O => \audio_w_reg[8]_i_32_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[8]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => g126_b8_n_0,
      I1 => g127_b8_n_0,
      O => \audio_w_reg[8]_i_34_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => g124_b8_n_0,
      I1 => g125_b8_n_0,
      O => \audio_w_reg[8]_i_35_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => g122_b8_n_0,
      I1 => g123_b8_n_0,
      O => \audio_w_reg[8]_i_36_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => g120_b8_n_0,
      I1 => g121_b8_n_0,
      O => \audio_w_reg[8]_i_37_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => g118_b8_n_0,
      I1 => g119_b8_n_0,
      O => \audio_w_reg[8]_i_38_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => g116_b8_n_0,
      I1 => g117_b8_n_0,
      O => \audio_w_reg[8]_i_39_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => g114_b8_n_0,
      I1 => g115_b8_n_0,
      O => \audio_w_reg[8]_i_40_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => g112_b8_n_0,
      I1 => g113_b8_n_0,
      O => \audio_w_reg[8]_i_41_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => g110_b8_n_0,
      I1 => g111_b8_n_0,
      O => \audio_w_reg[8]_i_42_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => g108_b8_n_0,
      I1 => g109_b8_n_0,
      O => \audio_w_reg[8]_i_43_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => g106_b8_n_0,
      I1 => g107_b8_n_0,
      O => \audio_w_reg[8]_i_44_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => g104_b8_n_0,
      I1 => g105_b8_n_0,
      O => \audio_w_reg[8]_i_45_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => g78_b8_n_0,
      I1 => g79_b8_n_0,
      O => \audio_w_reg[8]_i_52_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => g76_b8_n_0,
      I1 => g77_b8_n_0,
      O => \audio_w_reg[8]_i_53_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => g74_b8_n_0,
      I1 => g75_b8_n_0,
      O => \audio_w_reg[8]_i_54_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => g72_b8_n_0,
      I1 => g73_b8_n_0,
      O => \audio_w_reg[8]_i_55_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => g70_b8_n_0,
      I1 => g71_b8_n_0,
      O => \audio_w_reg[8]_i_56_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => g68_b8_n_0,
      I1 => g69_b8_n_0,
      O => \audio_w_reg[8]_i_57_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => g66_b8_n_0,
      I1 => g67_b8_n_0,
      O => \audio_w_reg[8]_i_58_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => g64_b8_n_0,
      I1 => g65_b8_n_0,
      O => \audio_w_reg[8]_i_59_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \audio_w_reg[8]_i_19_n_0\,
      I1 => \audio_w_reg[8]_i_20_n_0\,
      O => \audio_w_reg[8]_i_6_n_0\,
      S => \sample_index_reg_rep_n_0_[10]\
    );
\audio_w_reg[8]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b8_n_0,
      I1 => g31_b8_n_0,
      O => \audio_w_reg[8]_i_64_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b8_n_0,
      I1 => g29_b8_n_0,
      O => \audio_w_reg[8]_i_65_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b8_n_0,
      I1 => g27_b8_n_0,
      O => \audio_w_reg[8]_i_66_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b8_n_0,
      I1 => g25_b8_n_0,
      O => \audio_w_reg[8]_i_67_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b8_n_0,
      I1 => g23_b8_n_0,
      O => \audio_w_reg[8]_i_68_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b8_n_0,
      I1 => g21_b8_n_0,
      O => \audio_w_reg[8]_i_69_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b8_n_0,
      I1 => g19_b8_n_0,
      O => \audio_w_reg[8]_i_70_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b8_n_0,
      I1 => g17_b8_n_0,
      O => \audio_w_reg[8]_i_71_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b8_n_0,
      I1 => g15_b8_n_0,
      O => \audio_w_reg[8]_i_72_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b8_n_0,
      I1 => g13_b8_n_0,
      O => \audio_w_reg[8]_i_73_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b8_n_0,
      I1 => g11_b8_n_0,
      O => \audio_w_reg[8]_i_74_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b8_n_0,
      I1 => g9_b8_n_0,
      O => \audio_w_reg[8]_i_75_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => g192_b8_n_0,
      I1 => g193_b8_n_0,
      O => \audio_w_reg[8]_i_78_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => g194_b8_n_0,
      I1 => g195_b8_n_0,
      O => \audio_w_reg[8]_i_79_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => g134_b8_n_0,
      I1 => g135_b8_n_0,
      O => \audio_w_reg[8]_i_94_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => g132_b8_n_0,
      I1 => g133_b8_n_0,
      O => \audio_w_reg[8]_i_95_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => g130_b8_n_0,
      I1 => g131_b8_n_0,
      O => \audio_w_reg[8]_i_96_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => g128_b8_n_0,
      I1 => g129_b8_n_0,
      O => \audio_w_reg[8]_i_97_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b8_n_0,
      I1 => g39_b8_n_0,
      O => \audio_w_reg[8]_i_98_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[8]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b8_n_0,
      I1 => g37_b8_n_0,
      O => \audio_w_reg[8]_i_99_n_0\,
      S => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\audio_w_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \audio_w[9]_i_1_n_0\,
      Q => \audio_w_reg_n_0_[9]\
    );
\audio_w_reg[9]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => g38_b9_n_0,
      I1 => g39_b9_n_0,
      O => \audio_w_reg[9]_i_103_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => g36_b9_n_0,
      I1 => g37_b9_n_0,
      O => \audio_w_reg[9]_i_104_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => g34_b9_n_0,
      I1 => g35_b9_n_0,
      O => \audio_w_reg[9]_i_105_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => g32_b9_n_0,
      I1 => g33_b9_n_0,
      O => \audio_w_reg[9]_i_106_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => g194_b9_n_0,
      I1 => g195_b9_n_0,
      O => \audio_w_reg[9]_i_13_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => g192_b9_n_0,
      I1 => g193_b9_n_0,
      O => \audio_w_reg[9]_i_14_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_39_n_0\,
      I1 => \audio_w[9]_i_40_n_0\,
      O => \audio_w_reg[9]_i_15_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[9]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_41_n_0\,
      I1 => \audio_w[9]_i_42_n_0\,
      O => \audio_w_reg[9]_i_16_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[9]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_43_n_0\,
      I1 => \audio_w[9]_i_44_n_0\,
      O => \audio_w_reg[9]_i_17_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[9]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_49_n_0\,
      I1 => \audio_w[9]_i_50_n_0\,
      O => \audio_w_reg[9]_i_19_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[9]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_51_n_0\,
      I1 => \audio_w[9]_i_52_n_0\,
      O => \audio_w_reg[9]_i_20_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[9]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_53_n_0\,
      I1 => \audio_w[9]_i_54_n_0\,
      O => \audio_w_reg[9]_i_21_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[9]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_55_n_0\,
      I1 => \audio_w[9]_i_56_n_0\,
      O => \audio_w_reg[9]_i_22_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[9]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_57_n_0\,
      I1 => \audio_w[9]_i_58_n_0\,
      O => \audio_w_reg[9]_i_23_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[9]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_59_n_0\,
      I1 => \audio_w[9]_i_60_n_0\,
      O => \audio_w_reg[9]_i_24_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[9]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_73_n_0\,
      I1 => \audio_w[9]_i_74_n_0\,
      O => \audio_w_reg[9]_i_28_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_7_n_0\,
      I1 => \audio_w[9]_i_8_n_0\,
      O => \audio_w_reg[9]_i_3_n_0\,
      S => \sample_index_reg_rep_n_0_[11]\
    );
\audio_w_reg[9]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_79_n_0\,
      I1 => \audio_w[9]_i_80_n_0\,
      O => \audio_w_reg[9]_i_30_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[9]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_93_n_0\,
      I1 => \audio_w[9]_i_94_n_0\,
      O => \audio_w_reg[9]_i_34_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[9]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_99_n_0\,
      I1 => \audio_w[9]_i_100_n_0\,
      O => \audio_w_reg[9]_i_36_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[9]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_101_n_0\,
      I1 => \audio_w[9]_i_102_n_0\,
      O => \audio_w_reg[9]_i_37_n_0\,
      S => \sample_index_reg_rep_n_0_[8]\
    );
\audio_w_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_9_n_0\,
      I1 => \audio_w[9]_i_10_n_0\,
      O => \audio_w_reg[9]_i_4_n_0\,
      S => \sample_index_reg_rep_n_0_[11]\
    );
\audio_w_reg[9]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => g134_b9_n_0,
      I1 => g135_b9_n_0,
      O => \audio_w_reg[9]_i_45_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => g132_b9_n_0,
      I1 => g133_b9_n_0,
      O => \audio_w_reg[9]_i_46_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => g130_b9_n_0,
      I1 => g131_b9_n_0,
      O => \audio_w_reg[9]_i_47_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => g128_b9_n_0,
      I1 => g129_b9_n_0,
      O => \audio_w_reg[9]_i_48_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_w[9]_i_11_n_0\,
      I1 => \audio_w[9]_i_12_n_0\,
      O => \audio_w_reg[9]_i_5_n_0\,
      S => \sample_index_reg_rep_n_0_[11]\
    );
\audio_w_reg[9]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => g78_b9_n_0,
      I1 => g79_b9_n_0,
      O => \audio_w_reg[9]_i_61_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => g76_b9_n_0,
      I1 => g77_b9_n_0,
      O => \audio_w_reg[9]_i_62_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => g74_b9_n_0,
      I1 => g75_b9_n_0,
      O => \audio_w_reg[9]_i_63_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => g72_b9_n_0,
      I1 => g73_b9_n_0,
      O => \audio_w_reg[9]_i_64_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => g70_b9_n_0,
      I1 => g71_b9_n_0,
      O => \audio_w_reg[9]_i_65_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => g68_b9_n_0,
      I1 => g69_b9_n_0,
      O => \audio_w_reg[9]_i_66_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => g66_b9_n_0,
      I1 => g67_b9_n_0,
      O => \audio_w_reg[9]_i_67_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => g64_b9_n_0,
      I1 => g65_b9_n_0,
      O => \audio_w_reg[9]_i_68_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => g126_b9_n_0,
      I1 => g127_b9_n_0,
      O => \audio_w_reg[9]_i_69_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => g124_b9_n_0,
      I1 => g125_b9_n_0,
      O => \audio_w_reg[9]_i_70_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => g122_b9_n_0,
      I1 => g123_b9_n_0,
      O => \audio_w_reg[9]_i_71_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => g120_b9_n_0,
      I1 => g121_b9_n_0,
      O => \audio_w_reg[9]_i_72_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => g110_b9_n_0,
      I1 => g111_b9_n_0,
      O => \audio_w_reg[9]_i_75_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => g108_b9_n_0,
      I1 => g109_b9_n_0,
      O => \audio_w_reg[9]_i_76_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => g106_b9_n_0,
      I1 => g107_b9_n_0,
      O => \audio_w_reg[9]_i_77_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => g104_b9_n_0,
      I1 => g105_b9_n_0,
      O => \audio_w_reg[9]_i_78_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b9_n_0,
      I1 => g31_b9_n_0,
      O => \audio_w_reg[9]_i_81_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b9_n_0,
      I1 => g29_b9_n_0,
      O => \audio_w_reg[9]_i_82_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b9_n_0,
      I1 => g27_b9_n_0,
      O => \audio_w_reg[9]_i_83_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b9_n_0,
      I1 => g25_b9_n_0,
      O => \audio_w_reg[9]_i_84_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b9_n_0,
      I1 => g23_b9_n_0,
      O => \audio_w_reg[9]_i_85_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b9_n_0,
      I1 => g21_b9_n_0,
      O => \audio_w_reg[9]_i_86_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b9_n_0,
      I1 => g19_b9_n_0,
      O => \audio_w_reg[9]_i_87_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b9_n_0,
      I1 => g17_b9_n_0,
      O => \audio_w_reg[9]_i_88_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b9_n_0,
      I1 => g15_b9_n_0,
      O => \audio_w_reg[9]_i_89_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b9_n_0,
      I1 => g13_b9_n_0,
      O => \audio_w_reg[9]_i_90_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b9_n_0,
      I1 => g11_b9_n_0,
      O => \audio_w_reg[9]_i_91_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b9_n_0,
      I1 => g9_b9_n_0,
      O => \audio_w_reg[9]_i_92_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => g62_b9_n_0,
      I1 => g63_b9_n_0,
      O => \audio_w_reg[9]_i_95_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => g60_b9_n_0,
      I1 => g61_b9_n_0,
      O => \audio_w_reg[9]_i_96_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => g58_b9_n_0,
      I1 => g59_b9_n_0,
      O => \audio_w_reg[9]_i_97_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\audio_w_reg[9]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => g56_b9_n_0,
      I1 => g57_b9_n_0,
      O => \audio_w_reg[9]_i_98_n_0\,
      S => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\cycle_index[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cycle_index_reg_n_0_[0]\,
      I1 => sample_index,
      O => cycle_index(0)
    );
\cycle_index[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(10),
      I1 => sample_index,
      O => cycle_index(10)
    );
\cycle_index[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(11),
      I1 => sample_index,
      O => cycle_index(11)
    );
\cycle_index[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(1),
      I1 => sample_index,
      O => cycle_index(1)
    );
\cycle_index[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(2),
      I1 => sample_index,
      O => cycle_index(2)
    );
\cycle_index[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(3),
      I1 => sample_index,
      O => cycle_index(3)
    );
\cycle_index[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(4),
      I1 => sample_index,
      O => cycle_index(4)
    );
\cycle_index[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(5),
      I1 => sample_index,
      O => cycle_index(5)
    );
\cycle_index[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(6),
      I1 => sample_index,
      O => cycle_index(6)
    );
\cycle_index[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(7),
      I1 => sample_index,
      O => cycle_index(7)
    );
\cycle_index[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(8),
      I1 => sample_index,
      O => cycle_index(8)
    );
\cycle_index[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(9),
      I1 => sample_index,
      O => cycle_index(9)
    );
\cycle_index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => cycle_index(0),
      Q => \cycle_index_reg_n_0_[0]\
    );
\cycle_index_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => cycle_index(10),
      Q => \cycle_index_reg_n_0_[10]\
    );
\cycle_index_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => cycle_index(11),
      Q => \cycle_index_reg_n_0_[11]\
    );
\cycle_index_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_index_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycle_index_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cycle_index_reg[11]_i_2_n_2\,
      CO(0) => \cycle_index_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cycle_index_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(11 downto 9),
      S(3) => '0',
      S(2) => \cycle_index_reg_n_0_[11]\,
      S(1) => \cycle_index_reg_n_0_[10]\,
      S(0) => \cycle_index_reg_n_0_[9]\
    );
\cycle_index_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => cycle_index(1),
      Q => \cycle_index_reg_n_0_[1]\
    );
\cycle_index_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => cycle_index(2),
      Q => \cycle_index_reg_n_0_[2]\
    );
\cycle_index_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => cycle_index(3),
      Q => \cycle_index_reg_n_0_[3]\
    );
\cycle_index_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => cycle_index(4),
      Q => \cycle_index_reg_n_0_[4]\
    );
\cycle_index_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycle_index_reg[4]_i_2_n_0\,
      CO(2) => \cycle_index_reg[4]_i_2_n_1\,
      CO(1) => \cycle_index_reg[4]_i_2_n_2\,
      CO(0) => \cycle_index_reg[4]_i_2_n_3\,
      CYINIT => \cycle_index_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \cycle_index_reg_n_0_[4]\,
      S(2) => \cycle_index_reg_n_0_[3]\,
      S(1) => \cycle_index_reg_n_0_[2]\,
      S(0) => \cycle_index_reg_n_0_[1]\
    );
\cycle_index_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => cycle_index(5),
      Q => \cycle_index_reg_n_0_[5]\
    );
\cycle_index_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => cycle_index(6),
      Q => \cycle_index_reg_n_0_[6]\
    );
\cycle_index_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => cycle_index(7),
      Q => \cycle_index_reg_n_0_[7]\
    );
\cycle_index_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => cycle_index(8),
      Q => \cycle_index_reg_n_0_[8]\
    );
\cycle_index_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_index_reg[4]_i_2_n_0\,
      CO(3) => \cycle_index_reg[8]_i_2_n_0\,
      CO(2) => \cycle_index_reg[8]_i_2_n_1\,
      CO(1) => \cycle_index_reg[8]_i_2_n_2\,
      CO(0) => \cycle_index_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \cycle_index_reg_n_0_[8]\,
      S(2) => \cycle_index_reg_n_0_[7]\,
      S(1) => \cycle_index_reg_n_0_[6]\,
      S(0) => \cycle_index_reg_n_0_[5]\
    );
\cycle_index_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => cycle_index(9),
      Q => \cycle_index_reg_n_0_[9]\
    );
\g0_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F833C03FEA000413"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => \g0_b0__0_n_0\
    );
\g0_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0607FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep_n_0\,
      I1 => \sample_index_reg_rep[2]_rep_n_0\,
      I2 => \sample_index_reg_rep[3]_rep_n_0\,
      I3 => \sample_index_reg_rep[4]_rep_n_0\,
      I4 => \sample_index_reg_rep[5]_rep_n_0\,
      O => \g0_b1__0_n_0\
    );
\g0_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F807FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => \g0_b2__0_n_0\
    );
\g0_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80000"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => \g0_b3__0_n_0\
    );
g100_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F7009ADEBB944E6"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g100_b0_n_0
    );
g100_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1552870D9BBA495"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g100_b1_n_0
    );
g100_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g100_b10_n_0
    );
g100_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g100_b11_n_0
    );
g100_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2597043C6B07090"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g100_b2_n_0
    );
g100_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460407B4040136F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g100_b3_n_0
    );
g100_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0781807C40000FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g100_b4_n_0
    );
g100_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F801FF8040000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g100_b5_n_0
    );
g100_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFBFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g100_b6_n_0
    );
g100_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g100_b7_n_0
    );
g100_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g100_b8_n_0
    );
g100_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g100_b9_n_0
    );
g101_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7E43E05D3438A5E"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g101_b0_n_0
    );
g101_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F594694AE9514E3D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g101_b1_n_0
    );
g101_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g101_b10_n_0
    );
g101_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g101_b11_n_0
    );
g101_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3219E69266B9F9D1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g101_b2_n_0
    );
g101_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6794F4DCDDCB0BE6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g101_b3_n_0
    );
g101_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4793AD8A2B38F7F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g101_b4_n_0
    );
g101_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"786F9C461807FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g101_b5_n_0
    );
g101_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF83C1F8000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g101_b6_n_0
    );
g101_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF803FF8000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g101_b7_n_0
    );
g101_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFFF8000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g101_b8_n_0
    );
g101_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g101_b9_n_0
    );
g102_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"966CC8AA4C4BD7D5"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g102_b0_n_0
    );
g102_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C102DD3A2C006B3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g102_b1_n_0
    );
g102_b10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g102_b10_n_0
    );
g102_b11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g102_b11_n_0
    );
g102_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40AEA0BE8211D848"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g102_b2_n_0
    );
g102_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F9F5B833C6EE09B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g102_b3_n_0
    );
g102_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F800783C055AA46"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g102_b4_n_0
    );
g102_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F80007C0066CC94"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g102_b5_n_0
    );
g102_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E07FFFFFFF870F18"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g102_b6_n_0
    );
g102_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF80FE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g102_b7_n_0
    );
g102_b8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g102_b8_n_0
    );
g102_b9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g102_b9_n_0
    );
g103_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF7FFDF8DC5ADEB0"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g103_b0_n_0
    );
g103_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CA64497184A137F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g103_b1_n_0
    );
g103_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFE0000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g103_b10_n_0
    );
g103_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE0000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g103_b11_n_0
    );
g103_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F98D56AFF90F897C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g103_b2_n_0
    );
g103_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA5F1C6A333210D5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g103_b3_n_0
    );
g103_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"196A6619D7034A99"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g103_b4_n_0
    );
g103_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD8C78AD4F03931E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g103_b5_n_0
    );
g103_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64A52A64C0FC1C1F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g103_b6_n_0
    );
g103_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E39CE61C3FFFE01F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g103_b7_n_0
    );
g103_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E07C1E03FFFFFFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g103_b8_n_0
    );
g103_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E003FE0000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g103_b9_n_0
    );
g104_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E64075510804B33B"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g104_b0_n_0
    );
g104_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF64F969B0232638"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g104_b1_n_0
    );
g104_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003FFE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g104_b10_n_0
    );
g104_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g104_b11_n_0
    );
g104_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71718B14D6970FC4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g104_b2_n_0
    );
g104_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97645539AF1793BC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g104_b3_n_0
    );
g104_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E11F8EA7F055D7D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g104_b4_n_0
    );
g104_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"950381002A76F8FC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g104_b5_n_0
    );
g104_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CF56AA299748FFC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g104_b6_n_0
    );
g104_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C0CF39CD2765003"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g104_b7_n_0
    );
g104_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC0380E3889FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g104_b8_n_0
    );
g104_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003FC7F03FF1FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g104_b9_n_0
    );
g105_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9BA06CCC3639397E"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g105_b0_n_0
    );
g105_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"539648E9947320D9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g105_b1_n_0
    );
g105_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000FFE"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g105_b10_n_0
    );
g105_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000FFE"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g105_b11_n_0
    );
g105_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F61E3E058A49C5A6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g105_b2_n_0
    );
g105_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81707C28F19A382C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g105_b3_n_0
    );
g105_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AF03EC86FEF0C6E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g105_b4_n_0
    );
g105_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"360FEAA00AA4A170"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g105_b5_n_0
    );
g105_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0019300CC86195"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g105_b6_n_0
    );
g105_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFF83FF0F01E0C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g105_b7_n_0
    );
g105_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007C000FFFFFC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g105_b8_n_0
    );
g105_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000FFE"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g105_b9_n_0
    );
g106_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD2E9EB7295A633B"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g106_b0_n_0
    );
g106_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A083CCF2361FCE2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g106_b1_n_0
    );
g106_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C33D8B8E0E80873"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g106_b2_n_0
    );
g106_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFBDEAE90E7C9796"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g106_b3_n_0
    );
g106_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"496AB9E7E571F29F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g106_b4_n_0
    );
g106_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64E672E149815E64"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g106_b5_n_0
    );
g106_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC1E031E71FE61F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g106_b6_n_0
    );
g106_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FE03FF81FF8000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g106_b7_n_0
    );
g106_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFE03FFFE000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g106_b8_n_0
    );
g106_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FC0000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g106_b9_n_0
    );
g107_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03DDA4B75201A091"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g107_b0_n_0
    );
g107_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC1600F768E32BEA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g107_b1_n_0
    );
g107_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFC001FFFFFF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g107_b10_n_0
    );
g107_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFFFFFFFFF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g107_b11_n_0
    );
g107_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3AFEB6B421A27D7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g107_b2_n_0
    );
g107_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"86F6B70D5B94E71C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g107_b3_n_0
    );
g107_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EAB3FF03C8FD45E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g107_b4_n_0
    );
g107_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B9A99FF2D2AF6C8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g107_b5_n_0
    );
g107_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69995A00E499A23A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g107_b6_n_0
    );
g107_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D27B3FFE38791F9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g107_b7_n_0
    );
g107_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1C023FFE07F8FF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g107_b8_n_0
    );
g107_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFC3FFE0007FF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g107_b9_n_0
    );
g108_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12928E4942224455"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g108_b0_n_0
    );
g108_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8E94471D2357F8D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g108_b1_n_0
    );
g108_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF80000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g108_b10_n_0
    );
g108_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF80000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g108_b11_n_0
    );
g108_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B481FE3F801A3191"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g108_b2_n_0
    );
g108_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD4337FE08B7CFE6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g108_b3_n_0
    );
g108_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"561AD18C04514E94"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g108_b4_n_0
    );
g108_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98147BD2A8E6C763"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g108_b5_n_0
    );
g108_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE577E19A069A90"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g108_b6_n_0
    );
g108_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF98FFF8606430F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g108_b7_n_0
    );
g108_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E001FFFF81F9C3FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g108_b8_n_0
    );
g108_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF80003C00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g108_b9_n_0
    );
g109_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0031DA326FE3B14C"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g109_b0_n_0
    );
g109_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA36E0AD88181F78"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g109_b1_n_0
    );
g109_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFFFFF8000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g109_b10_n_0
    );
g109_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFFFFF8000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g109_b11_n_0
    );
g109_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"696C86A26A3D4C05"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g109_b2_n_0
    );
g109_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"806F871B334AB2C4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g109_b3_n_0
    );
g109_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"791919BFE978260C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g109_b4_n_0
    );
g109_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51AF6A6818D23CB6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g109_b5_n_0
    );
g109_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9E30F3E7F8363D87"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g109_b6_n_0
    );
g109_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E03FFC1FF80E3C78"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g109_b7_n_0
    );
g109_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFFFFF801C3FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g109_b8_n_0
    );
g109_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFFFFF8000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g109_b9_n_0
    );
g10_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFB48A72B5ED264"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g10_b0_n_0
    );
g10_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84A85EC2B67095A0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g10_b1_n_0
    );
g10_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC3FFFFFFFC2A0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g10_b10_n_0
    );
g10_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC3FFFFFFFC2A0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g10_b11_n_0
    );
g10_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08934F0505268EA4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g10_b2_n_0
    );
g10_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"834362D8C4E435FC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g10_b3_n_0
    );
g10_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD81206F9848C6C5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g10_b4_n_0
    );
g10_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CAEB6D25DEDEBBC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g10_b5_n_0
    );
g10_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E7D0B1C225E3EA2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g10_b6_n_0
    );
g10_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFC3FFFFFBFC2A0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g10_b7_n_0
    );
g10_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC3FFFFFFFC2A0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g10_b8_n_0
    );
g10_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC3FFFFFFFC2A0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g10_b9_n_0
    );
g110_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6ADFC96D78821027"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g110_b0_n_0
    );
g110_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80EF4EE4234221A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g110_b1_n_0
    );
g110_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g110_b10_n_0
    );
g110_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g110_b11_n_0
    );
g110_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"092A22BC8BD7285B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g110_b2_n_0
    );
g110_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9A6AD50495C89DC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g110_b3_n_0
    );
g110_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C2126E8327AE46F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g110_b4_n_0
    );
g110_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A88A556C31ED0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g110_b5_n_0
    );
g110_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A66659CCE3C009F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g110_b6_n_0
    );
g110_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79E1E383C1FFFF1F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g110_b7_n_0
    );
g110_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E01F803FFFFFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g110_b8_n_0
    );
g110_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFF8000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g110_b9_n_0
    );
g111_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60960564C4EED23F"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g111_b0_n_0
    );
g111_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EE53B04B2851E01"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g111_b1_n_0
    );
g111_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g111_b10_n_0
    );
g111_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g111_b11_n_0
    );
g111_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A75EE6479648E71D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g111_b2_n_0
    );
g111_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C44BBBCB5FADC11"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g111_b3_n_0
    );
g111_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7357620FE1FA574E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g111_b4_n_0
    );
g111_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA8E046B2E9DEB3F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g111_b5_n_0
    );
g111_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E616A567CA5B04FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g111_b6_n_0
    );
g111_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E19999FF367A800"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g111_b7_n_0
    );
g111_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E07E0003803000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g111_b8_n_0
    );
g111_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001F80"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g111_b9_n_0
    );
g112_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"834CEA4CBC88C863"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g112_b0_n_0
    );
g112_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ABB1D14CCE6A30E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g112_b1_n_0
    );
g112_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g112_b10_n_0
    );
g112_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g112_b11_n_0
    );
g112_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"628A42FDC11E0FDA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g112_b2_n_0
    );
g112_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26E0629519A57C64"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g112_b3_n_0
    );
g112_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CB8AF37452B5B56"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g112_b4_n_0
    );
g112_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"209231766968F299"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g112_b5_n_0
    );
g112_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E089C0F78EED761F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g112_b6_n_0
    );
g112_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F7800080FEE71E0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g112_b7_n_0
    );
g112_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFFF0107000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g112_b8_n_0
    );
g112_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g112_b9_n_0
    );
g113_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99BBBF53CE4FD575"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g113_b0_n_0
    );
g113_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0760FB656A9369BD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g113_b1_n_0
    );
g113_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g113_b10_n_0
    );
g113_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g113_b11_n_0
    );
g113_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C1C159FF7370B97"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g113_b2_n_0
    );
g113_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDE08FB91D64F9B7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g113_b3_n_0
    );
g113_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"035E0171A1AE326B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g113_b4_n_0
    );
g113_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF3F01A1C1C97C17"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g113_b5_n_0
    );
g113_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFE3E01F0FFF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g113_b6_n_0
    );
g113_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFC001FFFFF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g113_b7_n_0
    );
g113_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g113_b8_n_0
    );
g113_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g113_b9_n_0
    );
g114_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B7E7179EF80ADCA"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g114_b0_n_0
    );
g114_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD5C8B092246789E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g114_b1_n_0
    );
g114_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFFFFFFFFFFF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g114_b10_n_0
    );
g114_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFFFFFFFFFFF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g114_b11_n_0
    );
g114_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D31466B30EF870"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g114_b2_n_0
    );
g114_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B987DB783A6A224"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g114_b3_n_0
    );
g114_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04279F6D3C36CB47"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g114_b4_n_0
    );
g114_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1122F8E36A93A6D2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g114_b5_n_0
    );
g114_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4A80FE0E6719E31"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g114_b6_n_0
    );
g114_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06D8AFE01E0F81F0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g114_b7_n_0
    );
g114_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707301FFE007FF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g114_b8_n_0
    );
g114_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFC00001FFFFF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g114_b9_n_0
    );
g115_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CA604CAC2C8B495"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g115_b0_n_0
    );
g115_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B20089DE07D77DD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g115_b1_n_0
    );
g115_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000600E0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g115_b10_n_0
    );
g115_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000600E0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g115_b11_n_0
    );
g115_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3A58629E502026C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g115_b2_n_0
    );
g115_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C6B9E6E4B5C6D70"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g115_b3_n_0
    );
g115_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79D89FBAB9A22044"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g115_b4_n_0
    );
g115_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF480A331387D0AC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g115_b5_n_0
    );
g115_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF32F9C3F7D6BAE3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g115_b6_n_0
    );
g115_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0307FC0FE67CE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g115_b7_n_0
    );
g115_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FC0000000600E0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g115_b8_n_0
    );
g115_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000600E0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g115_b9_n_0
    );
g116_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C05C53496DA6E7E5"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g116_b0_n_0
    );
g116_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11DF8FA5042F2FFA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g116_b1_n_0
    );
g116_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g116_b10_n_0
    );
g116_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g116_b11_n_0
    );
g116_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7901CF6FC254ADCA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g116_b2_n_0
    );
g116_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B6BFE096FE4A5F4B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g116_b3_n_0
    );
g116_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F72A053E407AD9B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g116_b4_n_0
    );
g116_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FA19FCEA7D5CCBB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g116_b5_n_0
    );
g116_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"803F803E67CC0C7B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g116_b6_n_0
    );
g116_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC07FFE183C0C04"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g116_b7_n_0
    );
g116_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE0003F3FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g116_b8_n_0
    );
g116_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g116_b9_n_0
    );
g117_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5EA437FDD3C67160"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g117_b0_n_0
    );
g117_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F63BC32445D22F9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g117_b1_n_0
    );
g117_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFC0001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g117_b10_n_0
    );
g117_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFC0001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g117_b11_n_0
    );
g117_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A5736745AED2187"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g117_b2_n_0
    );
g117_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F285818A0115BE5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g117_b3_n_0
    );
g117_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72EFB55F7EBB82B3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g117_b4_n_0
    );
g117_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"29E573350182033A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g117_b5_n_0
    );
g117_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"181CF0F3007C03C3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g117_b6_n_0
    );
g117_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FC0FF0FFFFFC03"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g117_b7_n_0
    );
g117_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FC0001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g117_b8_n_0
    );
g117_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFC0001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g117_b9_n_0
    );
g118_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01BCA222D8E744B2"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g118_b0_n_0
    );
g118_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97F6351248C5FA07"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g118_b1_n_0
    );
g118_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003003001FFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g118_b10_n_0
    );
g118_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003003001FFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g118_b11_n_0
    );
g118_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5751949EF6F687"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g118_b2_n_0
    );
g118_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B9AAF8EBBA2EE383"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g118_b3_n_0
    );
g118_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FC0B308B5378A7E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g118_b4_n_0
    );
g118_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC300B58F907C601"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g118_b5_n_0
    );
g118_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEB5D338D55F81FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g118_b6_n_0
    );
g118_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F33E307193AFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g118_b7_n_0
    );
g118_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003003001EFCFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g118_b8_n_0
    );
g118_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003003001FFF0000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g118_b9_n_0
    );
g119_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"406996013FEAAB16"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g119_b0_n_0
    );
g119_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E90106D85C55AD51"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g119_b1_n_0
    );
g119_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D69F93ED2C52D621"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g119_b2_n_0
    );
g119_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FED144776CB54D4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g119_b3_n_0
    );
g119_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96F5ED64C8509CB0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g119_b4_n_0
    );
g119_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66520326858BB327"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g119_b5_n_0
    );
g119_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9CFFF18FC138FC7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g119_b6_n_0
    );
g119_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFF00FC1C7FF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g119_b7_n_0
    );
g119_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF03E00000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g119_b8_n_0
    );
g11_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D035043E34FE44D8"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g11_b0_n_0
    );
g11_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9665EC5BE64DA85"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g11_b1_n_0
    );
g11_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002FFC000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g11_b10_n_0
    );
g11_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002FFC000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g11_b11_n_0
    );
g11_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2809613D7EB5F020"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g11_b2_n_0
    );
g11_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7540F0E3428F2F8B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g11_b3_n_0
    );
g11_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5396550EEC6F28E3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g11_b4_n_0
    );
g11_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10B9742A8D11D4FB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g11_b5_n_0
    );
g11_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"719F8F2C3C0E2004"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g11_b6_n_0
    );
g11_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E60002FFC001FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g11_b7_n_0
    );
g11_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002FFC000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g11_b8_n_0
    );
g11_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002FFC000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g11_b9_n_0
    );
g120_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D99F91928E3D8CC"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g120_b0_n_0
    );
g120_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE89D749CA9A19C0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g120_b1_n_0
    );
g120_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000007FFFFFFF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g120_b10_n_0
    );
g120_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000007FFFFFFF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g120_b11_n_0
    );
g120_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22AB7911F89D1BF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g120_b2_n_0
    );
g120_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A456635124112690"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g120_b3_n_0
    );
g120_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDEB82641E54FE48"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g120_b4_n_0
    );
g120_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0C03860093FE3A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g120_b5_n_0
    );
g120_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0FFC07FF1001F9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g120_b6_n_0
    );
g120_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F00007FFEFFFF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g120_b7_n_0
    );
g120_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000007FFFFFFF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g120_b8_n_0
    );
g120_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000007FFFFFFF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g120_b9_n_0
    );
g121_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F691FBFE3928EE"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g121_b0_n_0
    );
g121_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84808C0CDD5E2FED"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g121_b1_n_0
    );
g121_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g121_b10_n_0
    );
g121_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g121_b11_n_0
    );
g121_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07B0AFA76EFF8963"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g121_b2_n_0
    );
g121_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3195CAC0F52D60E3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g121_b3_n_0
    );
g121_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"424DA655534B1AB7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g121_b4_n_0
    );
g121_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FCE61CCCF27066F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g121_b5_n_0
    );
g121_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5B81FC3C0E0FE1F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g121_b6_n_0
    );
g121_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83D0003FC01FFE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g121_b7_n_0
    );
g121_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE000003FFFFE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g121_b8_n_0
    );
g121_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g121_b9_n_0
    );
g122_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0F440B0A61299CC"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g122_b0_n_0
    );
g122_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FED6E4AD603CA9AD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g122_b1_n_0
    );
g122_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000380FC00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g122_b10_n_0
    );
g122_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000380FC00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g122_b11_n_0
    );
g122_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"91A802375BFB89C5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g122_b2_n_0
    );
g122_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A9B5A44231B89F6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g122_b3_n_0
    );
g122_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10B2C1CBE1B2BCAA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g122_b4_n_0
    );
g122_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2363D7ADED1C462"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g122_b5_n_0
    );
g122_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7331FE79EBB2FC1C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g122_b6_n_0
    );
g122_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3CFFF87F38CFC00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g122_b7_n_0
    );
g122_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0000000380FC00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g122_b8_n_0
    );
g122_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000380FC00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g122_b9_n_0
    );
g123_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A303E3F76920C27"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g123_b0_n_0
    );
g123_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"328C214DCEB319F5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g123_b1_n_0
    );
g123_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE040000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g123_b10_n_0
    );
g123_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE040000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g123_b11_n_0
    );
g123_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FEC5FD14337005F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g123_b2_n_0
    );
g123_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E013E06E5BA653D4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g123_b3_n_0
    );
g123_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B45295204CB9350F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g123_b4_n_0
    );
g123_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38330CE045BF0CE8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g123_b5_n_0
    );
g123_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00C03E043BF03F0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g123_b6_n_0
    );
g123_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE04040FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g123_b7_n_0
    );
g123_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE040000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g123_b8_n_0
    );
g123_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE040000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g123_b9_n_0
    );
g124_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DB2CC734E73363E"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g124_b0_n_0
    );
g124_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"234EC6238BCD79A8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g124_b1_n_0
    );
g124_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFC000000007FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g124_b10_n_0
    );
g124_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFC000000007FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g124_b11_n_0
    );
g124_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B9FE64ABCF7B44F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g124_b2_n_0
    );
g124_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DB6DA72DC96FA0F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g124_b3_n_0
    );
g124_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EA6698241ADD40F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g124_b4_n_0
    );
g124_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5B9D8023EC3E7F0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g124_b5_n_0
    );
g124_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3BFC7FDFF0007FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g124_b6_n_0
    );
g124_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FBFC000000007FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g124_b7_n_0
    );
g124_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFC000000007FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g124_b8_n_0
    );
g124_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFC000000007FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g124_b9_n_0
    );
g125_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08B02FF563030872"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g125_b0_n_0
    );
g125_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8096CBD56B12EA18"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g125_b1_n_0
    );
g125_b10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g125_b10_n_0
    );
g125_b11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g125_b11_n_0
    );
g125_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7A8AFCDB6FCB21A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g125_b2_n_0
    );
g125_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"61B795BFAA875CEE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g125_b3_n_0
    );
g125_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58DD83BAFF5020A6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g125_b4_n_0
    );
g125_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565C7FF815CFEA61"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g125_b5_n_0
    );
g125_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B09C002E923FE61F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g125_b6_n_0
    );
g125_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E3FFCE64001E00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g125_b7_n_0
    );
g125_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFF1F80001FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g125_b8_n_0
    );
g125_b9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g125_b9_n_0
    );
g126_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A500E19351C4BDA"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g126_b0_n_0
    );
g126_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077D68CBCF4CC027"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g126_b1_n_0
    );
g126_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g126_b10_n_0
    );
g126_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g126_b11_n_0
    );
g126_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC8BB94401676D25"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g126_b2_n_0
    );
g126_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7188DFDEAFC8A91"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g126_b3_n_0
    );
g126_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78B871D514FCA134"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g126_b4_n_0
    );
g126_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007801CDA2033083"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g126_b5_n_0
    );
g126_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF801C23E003F85"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g126_b6_n_0
    );
g126_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FE3FC1FFC079"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g126_b7_n_0
    );
g126_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g126_b8_n_0
    );
g126_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g126_b9_n_0
    );
g127_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FE10FB22D896BDC"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g127_b0_n_0
    );
g127_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE1DA9EA5E55D2E5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g127_b1_n_0
    );
g127_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003C1FFFFFF000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g127_b10_n_0
    );
g127_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003C1FFFFFF000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g127_b11_n_0
    );
g127_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394ADEEC293B0C2A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g127_b2_n_0
    );
g127_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50CDA5D1A6588341"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g127_b3_n_0
    );
g127_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60313C159F985785"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g127_b4_n_0
    );
g127_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFE3C1980183003"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g127_b5_n_0
    );
g127_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80003C1E7FE7F000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g127_b6_n_0
    );
g127_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003C1FFFFFF000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g127_b7_n_0
    );
g127_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003C1FFFFFF000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g127_b8_n_0
    );
g127_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003C1FFFFFF000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g127_b9_n_0
    );
g128_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"273333B3B6476E2F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g128_b0_n_0
    );
g128_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85B990943CD43885"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g128_b1_n_0
    );
g128_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEC00"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g128_b10_n_0
    );
g128_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEC00"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g128_b11_n_0
    );
g128_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41674764809FA7CC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g128_b2_n_0
    );
g128_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42DD6FAF84F5605D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g128_b3_n_0
    );
g128_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9438A9D2CF31FC2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g128_b4_n_0
    );
g128_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A67C9CF0FFC0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g128_b5_n_0
    );
g128_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC061FC7CF0003F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g128_b6_n_0
    );
g128_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303FE003FCF00000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g128_b7_n_0
    );
g128_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0001FFFFCF00000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g128_b8_n_0
    );
g128_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEC00"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g128_b9_n_0
    );
g129_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A61F8AE2E3DCDF6A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g129_b0_n_0
    );
g129_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA71531B84851EB7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g129_b1_n_0
    );
g129_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000707FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g129_b10_n_0
    );
g129_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000707FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g129_b11_n_0
    );
g129_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81DAF76E2A7381D7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g129_b2_n_0
    );
g129_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1623FD5C2B7FA07"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g129_b3_n_0
    );
g129_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"467CB5E1C7E0008A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g129_b4_n_0
    );
g129_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F80CC574EEFFDB2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g129_b5_n_0
    );
g129_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000FC6734E00136"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g129_b6_n_0
    );
g129_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFF0387071FFE31"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g129_b7_n_0
    );
g129_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000707FFFFCF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g129_b8_n_0
    );
g129_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000707FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g129_b9_n_0
    );
g12_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59D5B6119BEB401B"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g12_b0_n_0
    );
g12_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"311EED18AADC7B18"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g12_b1_n_0
    );
g12_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF80000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g12_b10_n_0
    );
g12_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF80000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g12_b11_n_0
    );
g12_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1DF6124ED3E77CD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g12_b2_n_0
    );
g12_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D09E22D13F2107C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g12_b3_n_0
    );
g12_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE1E7BAAC12F049F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g12_b4_n_0
    );
g12_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B09D4CF652C61CB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g12_b5_n_0
    );
g12_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"860FE360C4DBE789"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g12_b6_n_0
    );
g12_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF000603BF81876"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g12_b7_n_0
    );
g12_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF9FFFF80000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g12_b8_n_0
    );
g12_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF80000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g12_b9_n_0
    );
g130_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"312EB1B23501EBFB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g130_b0_n_0
    );
g130_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D9D7CF477BE30A8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g130_b1_n_0
    );
g130_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E0000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g130_b10_n_0
    );
g130_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E0000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g130_b11_n_0
    );
g130_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16B36DD7C314147E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g130_b2_n_0
    );
g130_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9238DE6B2867DC39"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g130_b3_n_0
    );
g130_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64683FD7BAF81D77"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g130_b4_n_0
    );
g130_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E7FFCFC6001CFA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g130_b5_n_0
    );
g130_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E0003FFE001C03"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g130_b6_n_0
    );
g130_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E0000001FFE3FC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g130_b7_n_0
    );
g130_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E0000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g130_b8_n_0
    );
g130_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E0000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g130_b9_n_0
    );
g131_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32FC7BBCA96BAA07"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g131_b0_n_0
    );
g131_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E1A32FDA1943C29"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g131_b1_n_0
    );
g131_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80000000000007F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g131_b10_n_0
    );
g131_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80000000000007F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g131_b11_n_0
    );
g131_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B713D67496F56AD7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g131_b2_n_0
    );
g131_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AE14E0690A4CC5D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g131_b3_n_0
    );
g131_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9FF3E0770C40F63"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g131_b4_n_0
    );
g131_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3800FE07F0FBF07F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g131_b5_n_0
    );
g131_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80001F80F00007F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g131_b6_n_0
    );
g131_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80000000000007F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g131_b7_n_0
    );
g131_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80000000000007F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g131_b8_n_0
    );
g131_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80000000000007F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g131_b9_n_0
    );
g132_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A19119682EB134D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g132_b0_n_0
    );
g132_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FA36B631A31BA3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g132_b1_n_0
    );
g132_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g132_b10_n_0
    );
g132_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g132_b11_n_0
    );
g132_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9335F7EB70CA1E5C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g132_b2_n_0
    );
g132_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"728BC08C350FE395"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g132_b3_n_0
    );
g132_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F87EF9A2CA6A94C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g132_b4_n_0
    );
g132_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB800AAA039E673C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g132_b5_n_0
    );
g132_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13800C9B407E1F03"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g132_b6_n_0
    );
g132_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C7FF0847FFE00FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g132_b7_n_0
    );
g132_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF7F8001FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g132_b8_n_0
    );
g132_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g132_b9_n_0
    );
g133_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD6A2540DAB3A7A2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g133_b0_n_0
    );
g133_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A08C12CAD021BF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g133_b1_n_0
    );
g133_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000018"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g133_b10_n_0
    );
g133_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000018"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g133_b11_n_0
    );
g133_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"769A220EE82F267D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g133_b2_n_0
    );
g133_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2704EA74D237B1C3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g133_b3_n_0
    );
g133_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF19AA43C593DA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g133_b4_n_0
    );
g133_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00007CE3C067299"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g133_b5_n_0
    );
g133_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000E0007F318"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g133_b6_n_0
    );
g133_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFF1FFF80C18"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g133_b7_n_0
    );
g133_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000018"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g133_b8_n_0
    );
g133_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000018"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g133_b9_n_0
    );
g134_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF7AF485C4228F3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g134_b0_n_0
    );
g134_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"383915308502C155"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g134_b1_n_0
    );
g134_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFC000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g134_b10_n_0
    );
g134_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFC000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g134_b11_n_0
    );
g134_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ABCA335E15530F5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g134_b2_n_0
    );
g134_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"733EC5B3FC7282B6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g134_b3_n_0
    );
g134_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C0F9CFFCCE7E77"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g134_b4_n_0
    );
g134_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FF01FFFC3E01F7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g134_b5_n_0
    );
g134_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0001FFFC01FFF7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g134_b6_n_0
    );
g134_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFC000008"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g134_b7_n_0
    );
g134_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFC000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g134_b8_n_0
    );
g134_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFC000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g134_b9_n_0
    );
g135_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05C4ABDD790E19DA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g135_b0_n_0
    );
g135_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"861AAAAED7A31510"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g135_b1_n_0
    );
g135_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE00000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g135_b10_n_0
    );
g135_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE00000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g135_b11_n_0
    );
g135_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D89E55DC2E58F71E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g135_b2_n_0
    );
g135_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70CE1516A02DF31E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g135_b3_n_0
    );
g135_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A44B34D9FE40F1E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g135_b4_n_0
    );
g135_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"063D8F3C7FE3FF1E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g135_b5_n_0
    );
g135_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FC7F03FFE000E1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g135_b6_n_0
    );
g135_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC00FFFFE00000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g135_b7_n_0
    );
g135_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003FFFFFFE00000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g135_b8_n_0
    );
g135_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE00000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g135_b9_n_0
    );
g136_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"783EE1F1CDE4B167"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g136_b0_n_0
    );
g136_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13789B59F785F717"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g136_b1_n_0
    );
g136_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g136_b10_n_0
    );
g136_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g136_b11_n_0
    );
g136_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"658DD8142DB614D8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g136_b2_n_0
    );
g136_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9E7A35E44372538"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g136_b3_n_0
    );
g136_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE08764E6BC86FCD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g136_b4_n_0
    );
g136_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00440CFFFB74B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g136_b5_n_0
    );
g136_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFF8408FFFC732"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g136_b6_n_0
    );
g136_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000040F0000703"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g136_b7_n_0
    );
g136_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFF8FC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g136_b8_n_0
    );
g136_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g136_b9_n_0
    );
g137_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D34387A33A196F27"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g137_b0_n_0
    );
g137_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6E35964D7D0C1BA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g137_b1_n_0
    );
g137_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD7715A4B8BEA606"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g137_b2_n_0
    );
g137_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B2F32227F819AB5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g137_b3_n_0
    );
g137_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E71F0FDE007F8333"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g137_b4_n_0
    );
g137_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F00FFFE00007C30"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g137_b5_n_0
    );
g137_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFE00000030"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g137_b6_n_0
    );
g137_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFCF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g137_b7_n_0
    );
g138_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"49224DF0BF8E0C13"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g138_b0_n_0
    );
g138_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3468030041CAD7A6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g138_b1_n_0
    );
g138_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g138_b10_n_0
    );
g138_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g138_b11_n_0
    );
g138_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D82A0EF820CB94B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g138_b2_n_0
    );
g138_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCA6601FFC0F20FC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g138_b3_n_0
    );
g138_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"039E1FFFFFF03FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g138_b4_n_0
    );
g138_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF81FFFFFFFFC000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g138_b5_n_0
    );
g138_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g138_b6_n_0
    );
g138_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g138_b7_n_0
    );
g138_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g138_b8_n_0
    );
g138_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g138_b9_n_0
    );
g139_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C5097BB2F55A23"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g139_b0_n_0
    );
g139_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"93785FAEDD3C9100"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g139_b1_n_0
    );
g139_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A09765014E7F705"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g139_b2_n_0
    );
g139_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7809BE8C5946A5AC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g139_b3_n_0
    );
g139_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C0CB57834D26C9C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g139_b4_n_0
    );
g139_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800ECC500C31E383"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g139_b5_n_0
    );
g139_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F039FFC0FE07F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g139_b6_n_0
    );
g139_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0001FFC001FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g139_b7_n_0
    );
g139_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE003FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g139_b8_n_0
    );
g13_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2073D3A288F6026B"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g13_b0_n_0
    );
g13_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0256050ED8FC5743"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g13_b1_n_0
    );
g13_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBDF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g13_b10_n_0
    );
g13_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBDF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g13_b11_n_0
    );
g13_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A04820C983ACCD79"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g13_b2_n_0
    );
g13_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEBCA01AB44FBB8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g13_b3_n_0
    );
g13_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1D19E8810CDF1B8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g13_b4_n_0
    );
g13_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01461E807F4A9274"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g13_b5_n_0
    );
g13_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE401E8000CF73FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g13_b6_n_0
    );
g13_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFE17FFFCFF3FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g13_b7_n_0
    );
g13_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBDF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g13_b8_n_0
    );
g13_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBDF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g13_b9_n_0
    );
g140_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F5089E80AF3CBB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g140_b0_n_0
    );
g140_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD14F49A0333C00B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g140_b1_n_0
    );
g140_b10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g140_b10_n_0
    );
g140_b11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g140_b11_n_0
    );
g140_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B105F898A3FED79"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g140_b2_n_0
    );
g140_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77138832F37F1349"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g140_b3_n_0
    );
g140_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EFEF8303BFA098"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g140_b4_n_0
    );
g140_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFF07C03C03FED"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g140_b5_n_0
    );
g140_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003FFC00E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g140_b6_n_0
    );
g140_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE003"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g140_b7_n_0
    );
g140_b8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g140_b8_n_0
    );
g140_b9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g140_b9_n_0
    );
g141_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9680FA2E66A3F2F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g141_b0_n_0
    );
g141_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECE68C71CA853E4A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g141_b1_n_0
    );
g141_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FEFFC0000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g141_b10_n_0
    );
g141_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FEFFC0000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g141_b11_n_0
    );
g141_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C6B5C2AAF859094"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g141_b2_n_0
    );
g141_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13EC3C199B7C8FAF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g141_b3_n_0
    );
g141_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FEFFC0786FC7F9F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g141_b4_n_0
    );
g141_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FEFFC007E03FF80"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g141_b5_n_0
    );
g141_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FEFFC0001FFFF80"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g141_b6_n_0
    );
g141_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FEFFC000000007F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g141_b7_n_0
    );
g141_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FEFFC0000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g141_b8_n_0
    );
g141_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FEFFC0000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g141_b9_n_0
    );
g142_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3E95892DCF48AD8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g142_b0_n_0
    );
g142_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2119AC3A3B9CA707"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g142_b1_n_0
    );
g142_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE3FFFC0001C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g142_b10_n_0
    );
g142_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE3FFFC0001C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g142_b11_n_0
    );
g142_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB09CE22044C9F5D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g142_b2_n_0
    );
g142_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DA35A3DFFC37F9C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g142_b3_n_0
    );
g142_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9498C63FFFC0001C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g142_b4_n_0
    );
g142_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C783E3FFFC0001C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g142_b5_n_0
    );
g142_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C07FE3FFFC0001C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g142_b6_n_0
    );
g142_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFFE3FFFC0001C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g142_b7_n_0
    );
g142_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE3FFFC0001C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g142_b8_n_0
    );
g142_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE3FFFC0001C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g142_b9_n_0
    );
g143_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CEF22D42C874220"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g143_b0_n_0
    );
g143_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F913396AA4B280D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g143_b1_n_0
    );
g143_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00031FFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g143_b10_n_0
    );
g143_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00031FFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g143_b11_n_0
    );
g143_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DB3CA8DBB37110E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g143_b2_n_0
    );
g143_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0B1F04251D64A5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g143_b3_n_0
    );
g143_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"93D316F921A3579C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g143_b4_n_0
    );
g143_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE31B01DE3F6783"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g143_b5_n_0
    );
g143_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0031C01FFC08780"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g143_b6_n_0
    );
g143_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00031FFE00000780"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g143_b7_n_0
    );
g143_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00031FFFFFFFF87F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g143_b8_n_0
    );
g143_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00031FFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g143_b9_n_0
    );
g144_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE9CA4955500723A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g144_b0_n_0
    );
g144_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59F20BB31EF1DC5E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g144_b1_n_0
    );
g144_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE81A78CE22A3D7D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g144_b2_n_0
    );
g144_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A7F9F83FE33FE7E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g144_b3_n_0
    );
g144_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06007F8001C3FF80"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g144_b4_n_0
    );
g144_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFF800003FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g144_b5_n_0
    );
g144_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF800003FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g144_b6_n_0
    );
g144_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007FFFFC0000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g144_b7_n_0
    );
g145_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5B347363C3CD651"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g145_b0_n_0
    );
g145_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC290DDD9695EF19"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g145_b1_n_0
    );
g145_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF807F006000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g145_b10_n_0
    );
g145_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF807F006000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g145_b11_n_0
    );
g145_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C18F6342674A0A0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g145_b2_n_0
    );
g145_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43F807F3C60B9F94"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g145_b3_n_0
    );
g145_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FF807F006007F8C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g145_b4_n_0
    );
g145_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF807F00600007C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g145_b5_n_0
    );
g145_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF807F006000003"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g145_b6_n_0
    );
g145_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF807F006000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g145_b7_n_0
    );
g145_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF807F006000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g145_b8_n_0
    );
g145_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF807F006000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g145_b9_n_0
    );
g146_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"405690AA845EEF34"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g146_b0_n_0
    );
g146_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DE61972DF3577E8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g146_b1_n_0
    );
g146_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50BEDA082BA657E5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g146_b2_n_0
    );
g146_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBED39533292C81C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g146_b3_n_0
    );
g146_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E158C9698E3FFC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g146_b4_n_0
    );
g146_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"031E67C7187E0003"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g146_b5_n_0
    );
g146_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC007FC0F801FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g146_b6_n_0
    );
g146_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FC007FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g146_b7_n_0
    );
g146_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF803FFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g146_b8_n_0
    );
g147_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151CB840079B6FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g147_b0_n_0
    );
g147_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7E372FE8D5D3CE3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g147_b1_n_0
    );
g147_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007FFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g147_b10_n_0
    );
g147_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007FFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g147_b11_n_0
    );
g147_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8114F6C0C0022ACA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g147_b2_n_0
    );
g147_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01A7FB0A7EDFB0E7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g147_b3_n_0
    );
g147_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE3803F37F6014F4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g147_b4_n_0
    );
g147_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFC03807FD8F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g147_b5_n_0
    );
g147_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFFFC007FE0FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g147_b6_n_0
    );
g147_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC00000007FFF00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g147_b7_n_0
    );
g147_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007FFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g147_b8_n_0
    );
g147_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007FFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g147_b9_n_0
    );
g148_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F14B21E8FE8AAB6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g148_b0_n_0
    );
g148_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"654DB297ED8EC446"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g148_b1_n_0
    );
g148_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CD7B4CDA4705FF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g148_b2_n_0
    );
g148_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC33B2439C003FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g148_b3_n_0
    );
g148_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F04E3F83FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g148_b4_n_0
    );
g148_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF001FF80000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g148_b5_n_0
    );
g148_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFFFF80000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g148_b6_n_0
    );
g148_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g148_b7_n_0
    );
g149_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30F226875B753A79"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g149_b0_n_0
    );
g149_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"940090473C451ECA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g149_b1_n_0
    );
g149_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g149_b10_n_0
    );
g149_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g149_b11_n_0
    );
g149_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F55802D7B3D1E5B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g149_b2_n_0
    );
g149_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9533801CF8FD1E3B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g149_b3_n_0
    );
g149_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CF07FFC07FD1E04"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g149_b4_n_0
    );
g149_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C0FFFFC0002E1FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g149_b5_n_0
    );
g149_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFE0000"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g149_b6_n_0
    );
g149_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g149_b7_n_0
    );
g149_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g149_b8_n_0
    );
g149_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g149_b9_n_0
    );
g14_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2412C1CC87BBC3D9"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g14_b0_n_0
    );
g14_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A60AF53150BE9299"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g14_b1_n_0
    );
g14_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000001FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g14_b10_n_0
    );
g14_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000001FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g14_b11_n_0
    );
g14_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"049BFDE8098CBA7C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g14_b2_n_0
    );
g14_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50CBE338459388A4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g14_b3_n_0
    );
g14_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83C8D9A45C50052E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g14_b4_n_0
    );
g14_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C3501C0BDE001D1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g14_b5_n_0
    );
g14_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFE01FF020001FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g14_b6_n_0
    );
g14_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFE00000001FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g14_b7_n_0
    );
g14_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000000000001FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g14_b8_n_0
    );
g14_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000001FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g14_b9_n_0
    );
g150_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BEE788AA6BB3BCC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g150_b0_n_0
    );
g150_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0332141726DF1C7B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g150_b1_n_0
    );
g150_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g150_b10_n_0
    );
g150_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g150_b11_n_0
    );
g150_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AFCE6766512A2D9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g150_b2_n_0
    );
g150_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27F0C5CF15206B6D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g150_b3_n_0
    );
g150_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"340586805B2BE6DB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g150_b4_n_0
    );
g150_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3806F8FF9F33E1C7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g150_b5_n_0
    );
g150_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00700FFE0C3E03F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g150_b6_n_0
    );
g150_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FF000003E000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g150_b7_n_0
    );
g150_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFFFFFC1FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g150_b8_n_0
    );
g150_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g150_b9_n_0
    );
g151_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"487875B851F03B20"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g151_b0_n_0
    );
g151_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFF9F8C114359071"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g151_b1_n_0
    );
g151_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202C14D0F4EFADBF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g151_b2_n_0
    );
g151_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FE40CE01EE13E97"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g151_b3_n_0
    );
g151_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FE3FCFFE71E3F27"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g151_b4_n_0
    );
g151_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFCFFF8003FC7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g151_b5_n_0
    );
g151_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030000003FF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g151_b6_n_0
    );
g151_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g151_b7_n_0
    );
g152_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A8D27E5B73B16C9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g152_b0_n_0
    );
g152_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"920C7BDBE4465527"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g152_b1_n_0
    );
g152_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0C000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g152_b10_n_0
    );
g152_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0C000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g152_b11_n_0
    );
g152_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"760D014243DAC582"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g152_b2_n_0
    );
g152_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0CFF3C2FC9CF7E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g152_b3_n_0
    );
g152_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0C00FFE0383CFE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g152_b4_n_0
    );
g152_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0C00001FF803FE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g152_b5_n_0
    );
g152_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0C00000007FFFE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g152_b6_n_0
    );
g152_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0C000000000001"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g152_b7_n_0
    );
g152_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0C000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g152_b8_n_0
    );
g152_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0C000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g152_b9_n_0
    );
g153_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7CEEAE31FE3B9B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g153_b0_n_0
    );
g153_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70C4A69836A2ABB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g153_b1_n_0
    );
g153_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C938261BD6D9D5E8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g153_b2_n_0
    );
g153_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37454B52B1C7FF98"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g153_b3_n_0
    );
g153_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA7CD936703FFF87"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g153_b4_n_0
    );
g153_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC7C38F1F000007F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g153_b5_n_0
    );
g153_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007C07F00FFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g153_b6_n_0
    );
g153_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007C000FFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g153_b7_n_0
    );
g153_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF83FFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g153_b8_n_0
    );
g154_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69B94853A7507EFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g154_b0_n_0
    );
g154_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A75CD44706209BF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g154_b1_n_0
    );
g154_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g154_b10_n_0
    );
g154_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g154_b11_n_0
    );
g154_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9E98EBEC374A80B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g154_b2_n_0
    );
g154_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77CE1AFA7D776026"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g154_b3_n_0
    );
g154_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800FECFC81D84FCB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g154_b4_n_0
    );
g154_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FF0FF019F8FF3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g154_b5_n_0
    );
g154_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFF0001E00FFC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g154_b6_n_0
    );
g154_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0000001FFF000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g154_b7_n_0
    );
g154_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g154_b8_n_0
    );
g154_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g154_b9_n_0
    );
g155_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E35CB0F329E7421F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g155_b0_n_0
    );
g155_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4A7CE481D582E3E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g155_b1_n_0
    );
g155_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AD05D284C4ECFA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g155_b2_n_0
    );
g155_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9E6353C983C3EF03"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g155_b3_n_0
    );
g155_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E1F30387FC01003"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g155_b4_n_0
    );
g155_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF0FF8003FFFFC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g155_b5_n_0
    );
g155_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF800000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g155_b6_n_0
    );
g155_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000007FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g155_b7_n_0
    );
g156_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"475263D50743F57F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g156_b0_n_0
    );
g156_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54D14C8CA41D653E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g156_b1_n_0
    );
g156_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g156_b10_n_0
    );
g156_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g156_b11_n_0
    );
g156_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C2F25839834EF3C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g156_b2_n_0
    );
g156_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C00E3807FF3E33D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g156_b3_n_0
    );
g156_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFE07FFFF01F3C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g156_b4_n_0
    );
g156_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE000000FFF3C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g156_b5_n_0
    );
g156_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001FFFFFFFFF3C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g156_b6_n_0
    );
g156_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g156_b7_n_0
    );
g156_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g156_b8_n_0
    );
g156_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g156_b9_n_0
    );
g157_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19A5652E975D7C8E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g157_b0_n_0
    );
g157_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDFCDFCCCDA9FEFA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g157_b1_n_0
    );
g157_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g157_b10_n_0
    );
g157_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g157_b11_n_0
    );
g157_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"763103BD25AE00F3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g157_b2_n_0
    );
g157_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FBB7D6C7E6555A9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g157_b3_n_0
    );
g157_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"753D81B3A81CCC67"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g157_b4_n_0
    );
g157_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"863E01C03003C3E0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g157_b5_n_0
    );
g157_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C001FFC0003FE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g157_b6_n_0
    );
g157_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFE000000001F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g157_b7_n_0
    );
g157_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g157_b8_n_0
    );
g157_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g157_b9_n_0
    );
g158_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4BFC774ECCAA87"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g158_b0_n_0
    );
g158_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3172B0AB8553719"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g158_b1_n_0
    );
g158_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60CFCF570267C612"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g158_b2_n_0
    );
g158_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FC00F6403795634"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g158_b3_n_0
    );
g158_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC00F78038199D8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g158_b4_n_0
    );
g158_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC00F7FFC01E01F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g158_b5_n_0
    );
g158_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FF0800001FFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g158_b6_n_0
    );
g158_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g158_b7_n_0
    );
g159_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"49389D32236334BA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g159_b0_n_0
    );
g159_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1885CEC3F25C103"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g159_b1_n_0
    );
g159_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g159_b10_n_0
    );
g159_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g159_b11_n_0
    );
g159_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C15834176A49EC96"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g159_b2_n_0
    );
g159_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1380C0D1924A38E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g159_b3_n_0
    );
g159_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3EF803FCF8E39F81"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g159_b4_n_0
    );
g159_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80003F81F807F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g159_b5_n_0
    );
g159_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8000007FF8000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g159_b6_n_0
    );
g159_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8000000007FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g159_b7_n_0
    );
g159_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g159_b8_n_0
    );
g159_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g159_b9_n_0
    );
g15_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C17F88A748DB9AF"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g15_b0_n_0
    );
g15_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA6028F52EB8ED5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g15_b1_n_0
    );
g15_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g15_b10_n_0
    );
g15_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g15_b11_n_0
    );
g15_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6CA9F98CEBD2166"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g15_b2_n_0
    );
g15_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5D01FE614EC530E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g15_b3_n_0
    );
g15_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89C030BDA60833E7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g15_b4_n_0
    );
g15_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BCA8A652A5B0398"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g15_b5_n_0
    );
g15_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7C679E361C70380"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g15_b6_n_0
    );
g15_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003E07E0E03F0380"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g15_b7_n_0
    );
g15_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE001FE000FC7F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g15_b8_n_0
    );
g15_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFE0000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g15_b9_n_0
    );
g160_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03A9BBAC6DC8B857"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g160_b0_n_0
    );
g160_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31C32420782B0C4D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g160_b1_n_0
    );
g160_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F7FC03527E1053C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g160_b2_n_0
    );
g160_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF2AAA931FE70303"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g160_b3_n_0
    );
g160_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60E66670FFE0FF00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g160_b4_n_0
    );
g160_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"801E1E0FFFE000FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g160_b5_n_0
    );
g160_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FE00001FFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g160_b6_n_0
    );
g160_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g160_b7_n_0
    );
g161_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9FBA73A8C8E7B1A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g161_b0_n_0
    );
g161_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1704A59DA0A7B27"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g161_b1_n_0
    );
g161_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g161_b10_n_0
    );
g161_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g161_b11_n_0
    );
g161_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1457CD8DC5706559"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g161_b2_n_0
    );
g161_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E66571514254747C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g161_b3_n_0
    );
g161_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F879819E6B987981"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g161_b4_n_0
    );
g161_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007E01E073E07E01"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g161_b5_n_0
    );
g161_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFE007C007FFE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g161_b6_n_0
    );
g161_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8000007FFF8000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g161_b7_n_0
    );
g161_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g161_b8_n_0
    );
g161_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g161_b9_n_0
    );
g162_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BA4DF71616A8FE9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g162_b0_n_0
    );
g162_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"719628BBBBE9B20A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g162_b1_n_0
    );
g162_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAD89B5767183CAC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g162_b2_n_0
    );
g162_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"664A78CF1F07C0CF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g162_b3_n_0
    );
g162_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E39F83F00FFFF0F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g162_b4_n_0
    );
g162_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE07F800FFFFFFF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g162_b5_n_0
    );
g162_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFF80000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g162_b6_n_0
    );
g162_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g162_b7_n_0
    );
g163_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3EFD7EAE4C23A44E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g163_b0_n_0
    );
g163_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE5FA791267552BD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g163_b1_n_0
    );
g163_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g163_b10_n_0
    );
g163_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g163_b11_n_0
    );
g163_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE34927F1D1329A9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g163_b2_n_0
    );
g163_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01F38E00FCF0E79B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g163_b3_n_0
    );
g163_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF07E0003F01F87"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g163_b4_n_0
    );
g163_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFE00000FFF80"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g163_b5_n_0
    );
g163_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFFFFFF80"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g163_b6_n_0
    );
g163_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g163_b7_n_0
    );
g163_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g163_b8_n_0
    );
g163_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g163_b9_n_0
    );
g164_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5B8AB961F225FDE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g164_b0_n_0
    );
g164_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A15074C87109CA16"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g164_b1_n_0
    );
g164_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g164_b10_n_0
    );
g164_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g164_b11_n_0
    );
g164_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5581D3DC8C4D6CB1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g164_b2_n_0
    );
g164_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8A14BFD0324DA70"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g164_b3_n_0
    );
g164_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"613E6C1600E3C60F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g164_b4_n_0
    );
g164_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E3F8FE7FFE03E00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g164_b5_n_0
    );
g164_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FC00FF8001FFE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g164_b6_n_0
    );
g164_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFF000000001FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g164_b7_n_0
    );
g164_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g164_b8_n_0
    );
g164_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g164_b9_n_0
    );
g165_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EADC7EC210F5916F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g165_b0_n_0
    );
g165_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04647611FFA28899"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g165_b1_n_0
    );
g165_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDC404F15F6C60EC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g165_b2_n_0
    );
g165_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3BF8F19FB7F50B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g165_b3_n_0
    );
g165_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0000F1E038060D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g165_b4_n_0
    );
g165_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFFF0E003FF80E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g165_b5_n_0
    );
g165_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000007FC"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g165_b6_n_0
    );
g165_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g165_b7_n_0
    );
g166_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AD6DF3BB931232F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g166_b0_n_0
    );
g166_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F123D76CD7F770D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g166_b1_n_0
    );
g166_b10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g166_b10_n_0
    );
g166_b11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g166_b11_n_0
    );
g166_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"794E54DBA1AA2F64"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g166_b2_n_0
    );
g166_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"073E33C99B66E0E3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g166_b3_n_0
    );
g166_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01F03878E1E01F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g166_b4_n_0
    );
g166_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF007F81FE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g166_b5_n_0
    );
g166_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF00007FFE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g166_b6_n_0
    );
g166_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF00000001FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g166_b7_n_0
    );
g166_b8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g166_b8_n_0
    );
g166_b9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g166_b9_n_0
    );
g167_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE7FC89E86B87F7F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g167_b0_n_0
    );
g167_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43A7F13626CE738A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g167_b1_n_0
    );
g167_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A92AB71E1A61706"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g167_b2_n_0
    );
g167_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B98E670FE061F0FE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g167_b3_n_0
    );
g167_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0781E0FFE01FF001"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g167_b4_n_0
    );
g167_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FE0001FFFF000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g167_b5_n_0
    );
g167_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE00000000FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g167_b6_n_0
    );
g167_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001FFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g167_b7_n_0
    );
g168_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D1DC906C6BEDBF9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g168_b0_n_0
    );
g168_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFD68A57A32E849E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g168_b1_n_0
    );
g168_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g168_b10_n_0
    );
g168_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g168_b11_n_0
    );
g168_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12937C1324CFDC50"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g168_b2_n_0
    );
g168_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0310504E32F59E3F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g168_b3_n_0
    );
g168_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03EF9F943B06E0A0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g168_b4_n_0
    );
g168_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFE0183C0700C0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g168_b5_n_0
    );
g168_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFFFE03FF800FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g168_b6_n_0
    );
g168_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0007FF0"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g168_b7_n_0
    );
g168_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g168_b8_n_0
    );
g168_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g168_b9_n_0
    );
g169_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E5DDEAD24E2B24D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g169_b0_n_0
    );
g169_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B391298F07E13CB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g169_b1_n_0
    );
g169_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4654B68BF001DC32"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g169_b2_n_0
    );
g169_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21338E87F0001FFC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g169_b3_n_0
    );
g169_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F07E800FFFE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g169_b4_n_0
    );
g169_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00FFE8000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g169_b5_n_0
    );
g169_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFE8000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g169_b6_n_0
    );
g169_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000017FFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g169_b7_n_0
    );
g16_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89A0D5F0DAA9C887"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g16_b0_n_0
    );
g16_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"316586367269F8EF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g16_b1_n_0
    );
g16_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000000007FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g16_b10_n_0
    );
g16_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000000007FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g16_b11_n_0
    );
g16_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0FDB8E307AE45BB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g16_b2_n_0
    );
g16_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C132542565E6A40"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g16_b3_n_0
    );
g16_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78AE1936B9EBD3CA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g16_b4_n_0
    );
g16_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E6A1BD5C55224D3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g16_b5_n_0
    );
g16_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65E60D1AB997F063"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g16_b6_n_0
    );
g16_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C1E04E181E4057C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g16_b7_n_0
    );
g16_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FE03FF81F8067F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g16_b8_n_0
    );
g16_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00007E000780"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g16_b9_n_0
    );
g170_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA196B47A83FEFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g170_b0_n_0
    );
g170_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27554F2CC9E78258"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g170_b1_n_0
    );
g170_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g170_b10_n_0
    );
g170_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g170_b11_n_0
    );
g170_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2333E5C3852AB35"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g170_b2_n_0
    );
g170_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E0F01FC07CE66F3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g170_b3_n_0
    );
g170_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF0003FFC1E1F0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g170_b4_n_0
    );
g170_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000003FE00F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g170_b5_n_0
    );
g170_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFFE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g170_b6_n_0
    );
g170_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g170_b7_n_0
    );
g170_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g170_b8_n_0
    );
g170_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g170_b9_n_0
    );
g171_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757FD5EFA4A70E3A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g171_b0_n_0
    );
g171_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7860AE6CBE99289"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g171_b1_n_0
    );
g171_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE76E39E599B4E67"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g171_b2_n_0
    );
g171_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57ACF6FE3878C1E0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g171_b3_n_0
    );
g171_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"983704FE07F83FE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g171_b4_n_0
    );
g171_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0380701FFF8001F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g171_b5_n_0
    );
g171_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC007FFFFF80000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g171_b6_n_0
    );
g171_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8000007FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g171_b7_n_0
    );
g172_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30E08F1612D1C98A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g172_b0_n_0
    );
g172_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02121BB59FBCD9AA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g172_b1_n_0
    );
g172_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g172_b10_n_0
    );
g172_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g172_b11_n_0
    );
g172_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7BCCF82BAB846EC3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g172_b2_n_0
    );
g172_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3F07C04C797253"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g172_b3_n_0
    );
g172_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0018363"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g172_b4_n_0
    );
g172_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0383"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g172_b5_n_0
    );
g172_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE1"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g172_b6_n_0
    );
g172_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g172_b7_n_0
    );
g172_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g172_b8_n_0
    );
g172_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g172_b9_n_0
    );
g173_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8763163E8D8B378"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g173_b0_n_0
    );
g173_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAC03939666C2F8E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g173_b1_n_0
    );
g173_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE00000"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g173_b10_n_0
    );
g173_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE00000"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g173_b11_n_0
    );
g173_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E63494574A2E5A91"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g173_b2_n_0
    );
g173_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E0D8CCF261A0660"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g173_b3_n_0
    );
g173_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FC7C3F1E0601FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g173_b4_n_0
    );
g173_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003FC00FE01FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g173_b5_n_0
    );
g173_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC0001FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g173_b6_n_0
    );
g173_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE00000"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g173_b7_n_0
    );
g173_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE00000"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g173_b8_n_0
    );
g173_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE00000"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g173_b9_n_0
    );
g174_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B128B3E909942A1B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g174_b0_n_0
    );
g174_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"282552B90C1046D5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g174_b1_n_0
    );
g174_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7C33199038CDE4D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g174_b2_n_0
    );
g174_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F86FF83C1C2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g174_b3_n_0
    );
g174_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF007FFF803FC0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g174_b4_n_0
    );
g174_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000007FFFC0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g174_b5_n_0
    );
g174_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000007"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g174_b6_n_0
    );
g174_b7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g174_b7_n_0
    );
g175_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E5B20ACC031339F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g175_b0_n_0
    );
g175_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BCF564457B01596"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g175_b1_n_0
    );
g175_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g175_b10_n_0
    );
g175_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g175_b11_n_0
    );
g175_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6698DA293D0DF071"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g175_b2_n_0
    );
g175_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74ED634E5629F00F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g175_b3_n_0
    );
g175_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"870E7C7067CE0FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g175_b4_n_0
    );
g175_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F07F80780FFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g175_b5_n_0
    );
g175_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8007FFF800FFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g175_b6_n_0
    );
g175_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFFF00000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g175_b7_n_0
    );
g175_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g175_b8_n_0
    );
g175_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g175_b9_n_0
    );
g176_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E78DB247625F9D9E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g176_b0_n_0
    );
g176_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F190B6F848E01F3F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g176_b1_n_0
    );
g176_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"578B8E0072801FD8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g176_b2_n_0
    );
g176_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8781FF83001FE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g176_b3_n_0
    );
g176_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F807FFFFC001FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g176_b4_n_0
    );
g176_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFFFFFE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g176_b5_n_0
    );
g177_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0DC59B9BEA664A8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g177_b0_n_0
    );
g177_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007EF4DF8ADE1C60"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g177_b1_n_0
    );
g177_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g177_b10_n_0
    );
g177_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g177_b11_n_0
    );
g177_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000233B87854A94A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g177_b2_n_0
    );
g177_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001F078063264D9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g177_b3_n_0
    );
g177_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF007FE0E1C38"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g177_b4_n_0
    );
g177_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF00001FE03F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g177_b5_n_0
    );
g177_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FFFFFFE0007"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g177_b6_n_0
    );
g177_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g177_b7_n_0
    );
g177_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g177_b8_n_0
    );
g177_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g177_b9_n_0
    );
g178_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F39924783D14B5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g178_b0_n_0
    );
g178_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BF87C84310068EB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g178_b1_n_0
    );
g178_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3007FEE6BDCE7F00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g178_b2_n_0
    );
g178_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00000E73E0F8000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g178_b3_n_0
    );
g178_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E7C00FFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g178_b4_n_0
    );
g178_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF18000FFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g178_b5_n_0
    );
g178_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g178_b6_n_0
    );
g179_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D740BD050D8C66B6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g179_b0_n_0
    );
g179_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09CEB44C525DE397"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g179_b1_n_0
    );
g179_b10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g179_b10_n_0
    );
g179_b11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g179_b11_n_0
    );
g179_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE3CC69664160BD8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g179_b2_n_0
    );
g179_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF071878180C1F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g179_b3_n_0
    );
g179_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007E07FE00FE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g179_b4_n_0
    );
g179_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FF80000FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g179_b5_n_0
    );
g179_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF80000000FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g179_b6_n_0
    );
g179_b7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g179_b7_n_0
    );
g179_b8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g179_b8_n_0
    );
g179_b9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g179_b9_n_0
    );
g17_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54BBD4B1ABF2589F"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g17_b0_n_0
    );
g17_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62E72CEA27DEE4B3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g17_b1_n_0
    );
g17_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g17_b10_n_0
    );
g17_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g17_b11_n_0
    );
g17_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"587F3BE6C7472655"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g17_b2_n_0
    );
g17_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"983F7A8B7D74D4B8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g17_b3_n_0
    );
g17_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0D3F3BB222B151"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g17_b4_n_0
    );
g17_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07EE17C65EEE7233"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g17_b5_n_0
    );
g17_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFE50FFE4B4B5BF2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g17_b6_n_0
    );
g17_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FE30001938C63F3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g17_b7_n_0
    );
g17_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FE0FFFFE3F07C0C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g17_b8_n_0
    );
g17_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFFFFFC007FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g17_b9_n_0
    );
g180_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE1588BD61230E4A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g180_b0_n_0
    );
g180_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5ABA43AF4A96C1F6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g180_b1_n_0
    );
g180_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g180_b10_n_0
    );
g180_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g180_b11_n_0
    );
g180_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17622DA4A671C001"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g180_b2_n_0
    );
g180_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30161BA3E1F03FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g180_b3_n_0
    );
g180_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00E07A01FF00000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g180_b4_n_0
    );
g180_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFE005FFFF00000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g180_b5_n_0
    );
g180_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000000FFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g180_b6_n_0
    );
g180_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g180_b7_n_0
    );
g180_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g180_b8_n_0
    );
g180_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g180_b9_n_0
    );
g181_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"169277BBE5EDFFBD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g181_b0_n_0
    );
g181_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"765605ED06BCEB02"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g181_b1_n_0
    );
g181_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6385EE22DFE9A968"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g181_b2_n_0
    );
g181_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84180831E2343718"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g181_b3_n_0
    );
g181_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F81FF03FFE3C3F07"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g181_b4_n_0
    );
g181_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0003FFE3C3F00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g181_b5_n_0
    );
g181_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC001C3C0FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g181_b6_n_0
    );
g182_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE05A9FF661FFD01"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g182_b0_n_0
    );
g182_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3ED7442962847F2E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g182_b1_n_0
    );
g182_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g182_b10_n_0
    );
g182_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g182_b11_n_0
    );
g182_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15E6708F1D077E4A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g182_b2_n_0
    );
g182_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F87F8F00078073"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g182_b3_n_0
    );
g182_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0007F8F0007FF83"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g182_b4_n_0
    );
g182_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF8070FFF80003"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g182_b5_n_0
    );
g182_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g182_b6_n_0
    );
g182_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g182_b7_n_0
    );
g182_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g182_b8_n_0
    );
g182_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g182_b9_n_0
    );
g183_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A673440B470C64B4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g183_b0_n_0
    );
g183_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4335D1868E66C4A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g183_b1_n_0
    );
g183_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFDF0000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g183_b10_n_0
    );
g183_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFDF0000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g183_b11_n_0
    );
g183_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97D2D707150403FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g183_b2_n_0
    );
g183_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54B2D834E3580FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g183_b3_n_0
    );
g183_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F8DDF7800C00FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g183_b4_n_0
    );
g183_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"187FDF00003FF000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g183_b5_n_0
    );
g183_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFDF0000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g183_b6_n_0
    );
g183_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFDF0000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g183_b7_n_0
    );
g183_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFDF0000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g183_b8_n_0
    );
g183_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFDF0000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g183_b9_n_0
    );
g184_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"621624626F644E7D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g184_b0_n_0
    );
g184_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FE7AA3EB5BCB078"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g184_b1_n_0
    );
g184_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF803FF01FFFFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g184_b10_n_0
    );
g184_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF803FF01FFFFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g184_b11_n_0
    );
g184_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41554C9C33F53AEF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g184_b2_n_0
    );
g184_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9E8B278C86FB7780"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g184_b3_n_0
    );
g184_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DA821B32100FBA0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g184_b4_n_0
    );
g184_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F72E73565FFFC60"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g184_b5_n_0
    );
g184_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D23C863319FFFFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g184_b6_n_0
    );
g184_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BEA73CF01FFFFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g184_b7_n_0
    );
g184_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC19FBFF01FFFFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g184_b8_n_0
    );
g184_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF803FF01FFFFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g184_b9_n_0
    );
g185_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF4E2284FB270679"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g185_b0_n_0
    );
g185_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27944B4376BD6CEE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g185_b1_n_0
    );
g185_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC003F803FC01FF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g185_b10_n_0
    );
g185_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC003F803FC01FF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g185_b11_n_0
    );
g185_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC316E1B01D811B4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g185_b2_n_0
    );
g185_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72B128346AE7C1EB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g185_b3_n_0
    );
g185_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B175220911CA5BC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g185_b4_n_0
    );
g185_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C348FC624402BB4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g185_b5_n_0
    );
g185_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8576AEAF68949A39"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g185_b6_n_0
    );
g185_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF7319FB04CD394"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g185_b7_n_0
    );
g185_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC083F803FC31C73"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g185_b8_n_0
    );
g185_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC003F803FC01FF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g185_b9_n_0
    );
g186_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F7870073718E9C6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g186_b0_n_0
    );
g186_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"921DBDADDD2D4097"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g186_b1_n_0
    );
g186_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC00FF003FC001"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g186_b10_n_0
    );
g186_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC00FF003FC001"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g186_b11_n_0
    );
g186_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64857645B02795F1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g186_b2_n_0
    );
g186_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3EC5FB8C05261AAE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g186_b3_n_0
    );
g186_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30A9788180765F80"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g186_b4_n_0
    );
g186_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA19FDBDD1596205"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g186_b5_n_0
    );
g186_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A304FEC34E20D629"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g186_b6_n_0
    );
g186_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FC00FF3FBFCE31"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g186_b7_n_0
    );
g186_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC00FF003FC1C1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g186_b8_n_0
    );
g186_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC00FF003FC001"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g186_b9_n_0
    );
g187_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D31008808570500B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g187_b0_n_0
    );
g187_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F062004A7A93D7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g187_b1_n_0
    );
g187_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC1FFC0FFC03FE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g187_b10_n_0
    );
g187_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC1FFC0FFC03FE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g187_b11_n_0
    );
g187_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD7023D98F8AF377"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g187_b2_n_0
    );
g187_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D5E74B42246BE27"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g187_b3_n_0
    );
g187_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55C5F42504DE39EA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g187_b4_n_0
    );
g187_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D795E48A49CEB4F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g187_b5_n_0
    );
g187_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82C19DDECA4BB325"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g187_b6_n_0
    );
g187_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC1E3C0F1C73CE3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g187_b7_n_0
    );
g187_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC1FFC0FFC03FE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g187_b8_n_0
    );
g187_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC1FFC0FFC03FE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g187_b9_n_0
    );
g188_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B9E372B623F533E5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g188_b0_n_0
    );
g188_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E8F652C294FB475"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g188_b1_n_0
    );
g188_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FF03FFFFFE3FF01"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g188_b10_n_0
    );
g188_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FF03FFFFFE3FF01"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g188_b11_n_0
    );
g188_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A47B36207267A61"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g188_b2_n_0
    );
g188_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3577914EC0E8FF34"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g188_b3_n_0
    );
g188_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98D02521FFE2FE78"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g188_b4_n_0
    );
g188_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2030391FFFE30101"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g188_b5_n_0
    );
g188_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FF03EFFFFE3FF01"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g188_b6_n_0
    );
g188_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FF03FFFFFE3FF01"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g188_b7_n_0
    );
g188_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FF03FFFFFE3FF01"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g188_b8_n_0
    );
g188_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FF03FFFFFE3FF01"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g188_b9_n_0
    );
g189_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D019C9BB69E055AC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g189_b0_n_0
    );
g189_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7511206F676B921A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g189_b1_n_0
    );
g189_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE3F0"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g189_b10_n_0
    );
g189_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE3F0"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g189_b11_n_0
    );
g189_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"712AB6627C5AF11E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g189_b2_n_0
    );
g189_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E079F76DC8F0EC3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g189_b3_n_0
    );
g189_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F863C0C0143"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g189_b4_n_0
    );
g189_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF9FC0FFF3C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g189_b5_n_0
    );
g189_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE3F0"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g189_b6_n_0
    );
g189_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE3F0"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g189_b7_n_0
    );
g189_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE3F0"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g189_b8_n_0
    );
g189_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE3F0"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g189_b9_n_0
    );
g18_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CE67EBA96D9CC50"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g18_b0_n_0
    );
g18_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F20C8B1367E24987"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g18_b1_n_0
    );
g18_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700001FFFFFFE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g18_b10_n_0
    );
g18_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFFFFFFFFFE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g18_b11_n_0
    );
g18_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D96F39E2096EB38"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g18_b2_n_0
    );
g18_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"304CA3AF2A10D811"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g18_b3_n_0
    );
g18_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C4DE912141B8BDB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g18_b4_n_0
    );
g18_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AEC4DF67D491EB7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g18_b5_n_0
    );
g18_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"994C24A4FCC74670"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g18_b6_n_0
    );
g18_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"620C1C6DFC3F3E0F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g18_b7_n_0
    );
g18_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F68C03E3FC00FE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g18_b8_n_0
    );
g18_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F3FFE003FFFE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g18_b9_n_0
    );
g190_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B52CC84A58520B4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g190_b0_n_0
    );
g190_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"758257F1237D3FC2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g190_b1_n_0
    );
g190_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"394BAF55A2D2AEFE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g190_b2_n_0
    );
g190_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED2CAF38FB4A2F03"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g190_b3_n_0
    );
g190_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D18CF0B3C462FFE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g190_b4_n_0
    );
g190_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D070F07C041D001"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g190_b5_n_0
    );
g190_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF0FFFFBFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g190_b6_n_0
    );
g191_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB95A4B9BD696A54"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g191_b0_n_0
    );
g191_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E4B9F0B82CBB92E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g191_b1_n_0
    );
g191_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38003E00FFF0FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g191_b10_n_0
    );
g191_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38003E00FFF0FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g191_b11_n_0
    );
g191_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C922F375B6F1A0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g191_b2_n_0
    );
g191_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A965AB2B5966B23"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g191_b3_n_0
    );
g191_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B9BBA66EDB70B360"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g191_b4_n_0
    );
g191_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"387C3E1CE0F0C31F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g191_b5_n_0
    );
g191_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38003E00FFF0FCFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g191_b6_n_0
    );
g191_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38003E00FFF0FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g191_b7_n_0
    );
g191_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38003E00FFF0FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g191_b8_n_0
    );
g191_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38003E00FFF0FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g191_b9_n_0
    );
g192_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0C925DB7BF43F0F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g192_b0_n_0
    );
g192_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C2F21AA41CC818C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g192_b1_n_0
    );
g192_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F0007000C00E000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g192_b10_n_0
    );
g192_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F0007000C00E000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g192_b11_n_0
    );
g192_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0363F7C59D26E13C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g192_b2_n_0
    );
g192_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1162731EC87E38C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g192_b3_n_0
    );
g192_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F0FC77E0C78E08C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g192_b4_n_0
    );
g192_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F0007000C00E073"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g192_b5_n_0
    );
g192_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F0007000C00E000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g192_b6_n_0
    );
g192_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F0007000C00E000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g192_b7_n_0
    );
g192_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F0007000C00E000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g192_b8_n_0
    );
g192_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F0007000C00E000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g192_b9_n_0
    );
g193_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33791C1D971EF13D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g193_b0_n_0
    );
g193_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"906DD7F81C888C6B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g193_b1_n_0
    );
g193_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0FFF9FFFFFFFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g193_b10_n_0
    );
g193_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0FFF9FFFFFFFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g193_b11_n_0
    );
g193_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADA11A902F3E0A42"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g193_b2_n_0
    );
g193_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"690B8880856612AB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g193_b3_n_0
    );
g193_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4CDF99F3CF9D9E4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g193_b4_n_0
    );
g193_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C0E079FC3FFE7E0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g193_b5_n_0
    );
g193_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0FFF9FFFFFFFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g193_b6_n_0
    );
g193_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0FFF9FFFFFFFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g193_b7_n_0
    );
g193_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0FFF9FFFFFFFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g193_b8_n_0
    );
g193_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0FFF9FFFFFFFE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g193_b9_n_0
    );
g194_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9889DAA8F49D1F3F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g194_b0_n_0
    );
g194_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71549E1F3C26B009"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g194_b1_n_0
    );
g194_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C00FFC07FF01F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g194_b10_n_0
    );
g194_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C00FFC07FF01F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g194_b11_n_0
    );
g194_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2504ABAE966157"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g194_b2_n_0
    );
g194_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01BCBD96CE7143CA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g194_b3_n_0
    );
g194_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE3C7EDE5F58D793"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g194_b4_n_0
    );
g194_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C00E1C060301C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g194_b5_n_0
    );
g194_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C00FFC07FF01F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g194_b6_n_0
    );
g194_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C00FFC07FF01F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g194_b7_n_0
    );
g194_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C00FFC07FF01F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g194_b8_n_0
    );
g194_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C00FFC07FF01F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g194_b9_n_0
    );
g195_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDFC218CB54C1D52"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g195_b0_n_0
    );
g195_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84182E4D12B5A40C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g195_b1_n_0
    );
g195_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3FF80180000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g195_b10_n_0
    );
g195_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3FF80180000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g195_b11_n_0
    );
g195_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569648E781664CEE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g195_b2_n_0
    );
g195_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD27DA098F07FC0E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g195_b3_n_0
    );
g195_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3839F180F803F1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g195_b4_n_0
    );
g195_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3FF80180000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__12_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g195_b5_n_0
    );
g195_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3FF80180000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__13_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g195_b6_n_0
    );
g195_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3FF80180000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g195_b7_n_0
    );
g195_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3FF80180000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__14_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g195_b8_n_0
    );
g195_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3FF80180000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g195_b9_n_0
    );
g196_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__7_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__7_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__7_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__7_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__7_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__7_n_0\,
      O => g196_b0_n_0
    );
g196_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000053"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__8_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__8_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__8_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__8_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__8_n_0\,
      O => g196_b1_n_0
    );
g196_b10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g196_b10_n_0
    );
g196_b11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I1 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I2 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g196_b11_n_0
    );
g196_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000060E3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__9_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__9_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__9_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__9_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__9_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__9_n_0\,
      O => g196_b2_n_0
    );
g196_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000BC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__10_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__10_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__10_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__10_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__10_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__10_n_0\,
      O => g196_b3_n_0
    );
g196_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__11_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__11_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__11_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__11_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__11_n_0\,
      O => g196_b4_n_0
    );
g196_b5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sample_index_reg_rep[3]_rep__12_n_0\,
      I1 => \sample_index_reg_rep[4]_rep__12_n_0\,
      I2 => \sample_index_reg_rep[5]_rep__12_n_0\,
      O => g196_b5_n_0
    );
g196_b6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sample_index_reg_rep[3]_rep__13_n_0\,
      I1 => \sample_index_reg_rep[4]_rep__13_n_0\,
      I2 => \sample_index_reg_rep[5]_rep__13_n_0\,
      O => g196_b6_n_0
    );
g196_b7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sample_index_reg_rep[3]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[4]_rep__14_n_0\,
      I2 => \sample_index_reg_rep[5]_rep__14_n_0\,
      O => g196_b7_n_0
    );
g196_b8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sample_index_reg_rep[3]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[4]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[5]_rep__15_n_0\,
      O => g196_b8_n_0
    );
g196_b9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g196_b9_n_0
    );
g19_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"318A26C966E8516B"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g19_b0_n_0
    );
g19_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E889764780C5BB9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g19_b1_n_0
    );
g19_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFF8003F80"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g19_b10_n_0
    );
g19_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFF8000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g19_b11_n_0
    );
g19_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B72C388B0EE9797B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g19_b2_n_0
    );
g19_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5498038CF1A77B8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g19_b3_n_0
    );
g19_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E1B9291A06178A7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g19_b4_n_0
    );
g19_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B290F23666A6227"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g19_b5_n_0
    );
g19_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E7857C22BEFE34B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g19_b6_n_0
    );
g19_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"510DCFFC0DB45C5B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g19_b7_n_0
    );
g19_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60F1C0001BC2C06C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g19_b8_n_0
    );
g19_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFE3FFFF801C070"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g19_b9_n_0
    );
\g1_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0020162297B20F"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => \g1_b0__0_n_0\
    );
\g1_b10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002017FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => \g1_b10__0_n_0\
    );
\g1_b11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002017FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => \g1_b11__0_n_0\
    );
\g1_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002017FFFFFFF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => \g1_b1__0_n_0\
    );
\g1_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002017FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => \g1_b2__0_n_0\
    );
\g1_b3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002017FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => \g1_b3__0_n_0\
    );
\g1_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002017FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => \g1_b4__0_n_0\
    );
\g1_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002017FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => \g1_b5__0_n_0\
    );
\g1_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002017FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => \g1_b6__0_n_0\
    );
\g1_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002017FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => \g1_b7__0_n_0\
    );
\g1_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002017FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => \g1_b8__0_n_0\
    );
\g1_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002017FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => \g1_b9__0_n_0\
    );
g20_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19089BE86BD2440E"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g20_b0_n_0
    );
g20_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1249E098CCBADABE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g20_b1_n_0
    );
g20_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000018000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g20_b10_n_0
    );
g20_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000018000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g20_b11_n_0
    );
g20_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B429D95C4E402D1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g20_b2_n_0
    );
g20_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9BBB7325BF929695"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g20_b3_n_0
    );
g20_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48718557F33F91F2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g20_b4_n_0
    );
g20_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AEFB8897B115DCF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g20_b5_n_0
    );
g20_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB4555AB03593C15"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g20_b6_n_0
    );
g20_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB831998FCC9A3E6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g20_b7_n_0
    );
g20_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400E187FFC63FF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g20_b8_n_0
    );
g20_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000180003FC000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g20_b9_n_0
    );
g21_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B6BA5024D33ED687"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g21_b0_n_0
    );
g21_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBE1B024C9C66BDD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g21_b1_n_0
    );
g21_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFFE000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g21_b10_n_0
    );
g21_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g21_b11_n_0
    );
g21_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CFA8054B92B2080"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g21_b2_n_0
    );
g21_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C185CB54C94509"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g21_b3_n_0
    );
g21_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"397EB55F4BC2DA97"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g21_b4_n_0
    );
g21_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5082F12A6D4990FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g21_b5_n_0
    );
g21_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFC73A6DB324DA0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g21_b6_n_0
    );
g21_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39AA0F61C703C13F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g21_b7_n_0
    );
g21_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F86600E03F03C1C0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g21_b8_n_0
    );
g21_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E1FFE000FC3E00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g21_b9_n_0
    );
g22_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"770FDD8CBDBA75ED"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g22_b0_n_0
    );
g22_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"86926A38B0AC6512"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g22_b1_n_0
    );
g22_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFBFE00000C00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g22_b10_n_0
    );
g22_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFBFE00000FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g22_b11_n_0
    );
g22_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73DC9501E3DEA73E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g22_b2_n_0
    );
g22_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"146B3CB755F2F9D8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g22_b3_n_0
    );
g22_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"748469C91D67F55A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g22_b4_n_0
    );
g22_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB7C736F15E08353"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g22_b5_n_0
    );
g22_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D023B8888EC8496"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g22_b6_n_0
    );
g22_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"61ABEABFC14DB26E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g22_b7_n_0
    );
g22_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1CC1B3ABE73AE81"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g22_b8_n_0
    );
g22_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E0FFBC67F804B00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g22_b9_n_0
    );
g23_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEBC9715FEC5DA80"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g23_b0_n_0
    );
g23_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"445F7281258A14B4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g23_b1_n_0
    );
g23_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020000000007FE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g23_b10_n_0
    );
g23_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020000000007FE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g23_b11_n_0
    );
g23_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F41BB35C76F1D6D2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g23_b2_n_0
    );
g23_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A2C37BAD22586C3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g23_b3_n_0
    );
g23_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B699B0873A9BC0BB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g23_b4_n_0
    );
g23_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2F94C629C7D07EF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g23_b5_n_0
    );
g23_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA5302A65F54888E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g23_b6_n_0
    );
g23_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3237019B6066FA71"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g23_b7_n_0
    );
g23_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C20F007C7F870600"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g23_b8_n_0
    );
g23_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF8007FE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g23_b9_n_0
    );
g24_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C264432E9F6723C"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g24_b0_n_0
    );
g24_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C6A49F014B3DB89"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g24_b1_n_0
    );
g24_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g24_b10_n_0
    );
g24_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g24_b11_n_0
    );
g24_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880B4C66962E97B9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g24_b2_n_0
    );
g24_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7F9303CD5ADFAE9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g24_b3_n_0
    );
g24_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F38C1DAFBD2829F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g24_b4_n_0
    );
g24_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D27D44F12F4C4B3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g24_b5_n_0
    );
g24_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"199FCC6EB30DBA37"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g24_b6_n_0
    );
g24_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04803C718C038330"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g24_b7_n_0
    );
g24_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"038003807FFF83CF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g24_b8_n_0
    );
g24_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000007C00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g24_b9_n_0
    );
g25_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0279747EADC78FB7"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g25_b0_n_0
    );
g25_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26F13419E916036B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g25_b1_n_0
    );
g25_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF800003000001F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g25_b10_n_0
    );
g25_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF800003FFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g25_b11_n_0
    );
g25_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1532B406555E7D7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g25_b2_n_0
    );
g25_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BE98BB0BE822D7B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g25_b3_n_0
    );
g25_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF6B0479898C1149"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g25_b4_n_0
    );
g25_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"733A3145D602A2E1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g25_b5_n_0
    );
g25_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B90584E14F019423"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g25_b6_n_0
    );
g25_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"883E8695460072B7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g25_b7_n_0
    );
g25_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8DEA78F23C000E6F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g25_b8_n_0
    );
g25_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E19FF0FA80001E0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g25_b9_n_0
    );
g26_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4867635F78C9449"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g26_b0_n_0
    );
g26_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCBB851CAE66CCB0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g26_b1_n_0
    );
g26_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060003FFFE0000F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g26_b10_n_0
    );
g26_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003FFFE0000F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g26_b11_n_0
    );
g26_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F232DBC660503"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g26_b2_n_0
    );
g26_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13980ED36C3B1CC7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g26_b3_n_0
    );
g26_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B14A996F8067AC3A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g26_b4_n_0
    );
g26_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A8D3DA17D8DBDFC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g26_b5_n_0
    );
g26_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC9A2B603FEC0806"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g26_b6_n_0
    );
g26_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E593CDB5EBE68EA9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g26_b7_n_0
    );
g26_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E39C0E39E7E270CF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g26_b8_n_0
    );
g26_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F9FF03E1FE1FF0F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g26_b9_n_0
    );
g27_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79084AAC6DD3BBCF"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g27_b0_n_0
    );
g27_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70BD6873A63CC519"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g27_b1_n_0
    );
g27_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFC00000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g27_b10_n_0
    );
g27_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFC00000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g27_b11_n_0
    );
g27_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD5F69BF6C00F4C0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g27_b2_n_0
    );
g27_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B9C6F178C3260B60"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g27_b3_n_0
    );
g27_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73A3647074C01E3C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g27_b4_n_0
    );
g27_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03BADC8A4D24A6BE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g27_b5_n_0
    );
g27_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD39C3ACC9E66995"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g27_b6_n_0
    );
g27_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C7C065CE18B073"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g27_b7_n_0
    );
g27_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFC01C3000C00F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g27_b8_n_0
    );
g27_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFC003FFFF0000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g27_b9_n_0
    );
g28_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7BF5B6443902510"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g28_b0_n_0
    );
g28_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"93929775D2F0A015"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g28_b1_n_0
    );
g28_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C00001FFFF00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g28_b10_n_0
    );
g28_b11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I1 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I2 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g28_b11_n_0
    );
g28_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"716AAEC68CF79712"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g28_b2_n_0
    );
g28_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA725E390FCB8598"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g28_b3_n_0
    );
g28_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1441CBDCBDAC05F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g28_b4_n_0
    );
g28_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E57146B7C01A3A0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g28_b5_n_0
    );
g28_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4BF6018D017957F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g28_b6_n_0
    );
g28_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1856C807CAB07300"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g28_b7_n_0
    );
g28_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FCA2FFFC6700F00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g28_b8_n_0
    );
g28_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E03CB0003E0FFF00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g28_b9_n_0
    );
g29_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"039C508AADEBC6A5"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g29_b0_n_0
    );
g29_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD762011A7F21F98"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g29_b1_n_0
    );
g29_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFC000003FE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g29_b10_n_0
    );
g29_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFC000003FE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g29_b11_n_0
    );
g29_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01E841CD5F36369"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g29_b2_n_0
    );
g29_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C28140F019CFD064"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g29_b3_n_0
    );
g29_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A68ECF5E92B69E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g29_b4_n_0
    );
g29_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8C5EEF9FA44CE9C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g29_b5_n_0
    );
g29_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FE291622C411"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g29_b6_n_0
    );
g29_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA85E4CE4BEBEE4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g29_b7_n_0
    );
g29_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CCFC1DBF8C129AC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g29_b8_n_0
    );
g29_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F03FC7FF003063"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g29_b9_n_0
    );
g2_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89F275900BFEE7A7"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g2_b0_n_0
    );
g2_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F2026FFFFEE7F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g2_b1_n_0
    );
g2_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g2_b10_n_0
    );
g2_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g2_b11_n_0
    );
g2_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2000000011800"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g2_b2_n_0
    );
g2_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g2_b3_n_0
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g2_b4_n_0
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g2_b5_n_0
    );
g2_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g2_b6_n_0
    );
g2_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g2_b7_n_0
    );
g2_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g2_b8_n_0
    );
g2_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g2_b9_n_0
    );
g30_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B3D70F351335D6B"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g30_b0_n_0
    );
g30_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101872D9F907CE8B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g30_b1_n_0
    );
g30_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0000018"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g30_b10_n_0
    );
g30_b11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I1 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I2 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g30_b11_n_0
    );
g30_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2801AAADD97FCCED"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g30_b2_n_0
    );
g30_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5678069D195E84F6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g30_b3_n_0
    );
g30_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2751D8190F342D99"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g30_b4_n_0
    );
g30_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D0BBE3FBBA7B48E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g30_b5_n_0
    );
g30_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"632D7E2A2C92C72F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g30_b6_n_0
    );
g30_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F1B01CC3071AC30"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g30_b7_n_0
    );
g30_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF07000FC00F9C3F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g30_b8_n_0
    );
g30_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFF000007C3F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g30_b9_n_0
    );
g31_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B04DB5581AEF724C"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g31_b0_n_0
    );
g31_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0EA5045E430AE5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g31_b1_n_0
    );
g31_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000007FFF8000FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g31_b10_n_0
    );
g31_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8000FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g31_b11_n_0
    );
g31_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0444F05C6534E69"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g31_b2_n_0
    );
g31_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"976054545B2C37A7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g31_b3_n_0
    );
g31_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23EAAA57949AF0D9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g31_b4_n_0
    );
g31_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C499BB894239FA7E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g31_b5_n_0
    );
g31_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0793EB3487FC80"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g31_b6_n_0
    );
g31_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"760076A70D8000FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g31_b7_n_0
    );
g31_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27FFF19F038000FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g31_b8_n_0
    );
g31_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8000F80FF8000FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g31_b9_n_0
    );
g32_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B1AF7398E6B0C9E"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g32_b0_n_0
    );
g32_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"346F60CF18AB4CAF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g32_b1_n_0
    );
g32_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8000003FE00000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g32_b10_n_0
    );
g32_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8000003FE00000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g32_b11_n_0
    );
g32_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED9D9BCB5C390F5F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g32_b2_n_0
    );
g32_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"704C905AB7115FB2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g32_b3_n_0
    );
g32_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13D1556887A773F3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g32_b4_n_0
    );
g32_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4142F63880766401"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g32_b5_n_0
    );
g32_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FEDE2E80F5578F2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g32_b6_n_0
    );
g32_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"208BFB4886637FAA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g32_b7_n_0
    );
g32_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FA7FC77292F7F9E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g32_b8_n_0
    );
g32_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9FFF8030E0807C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g32_b9_n_0
    );
g33_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0ECF419F0B88DE70"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g33_b0_n_0
    );
g33_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"250205AA3A983EF7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g33_b1_n_0
    );
g33_b10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g33_b10_n_0
    );
g33_b11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I1 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I2 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g33_b11_n_0
    );
g33_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18C5F712A0E52E92"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g33_b2_n_0
    );
g33_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA78FE71E658852E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g33_b3_n_0
    );
g33_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52976461F0804BE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g33_b4_n_0
    );
g33_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63D37295B95B1812"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g33_b5_n_0
    );
g33_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D60E7B0CC39847F5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g33_b6_n_0
    );
g33_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE147C03A8186AA7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g33_b7_n_0
    );
g33_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1E7800067E78CC7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g33_b8_n_0
    );
g33_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FF800001FFFF0F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g33_b9_n_0
    );
g34_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBD4E73B48EB17B3"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g34_b0_n_0
    );
g34_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F215CD3496D0A9D1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g34_b1_n_0
    );
g34_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFFFFFFFF00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g34_b10_n_0
    );
g34_b11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I1 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I2 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g34_b11_n_0
    );
g34_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A615B4861A28B8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g34_b2_n_0
    );
g34_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F47DE11ED264324"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g34_b3_n_0
    );
g34_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39A31E36ADD8DFE9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g34_b4_n_0
    );
g34_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F651C20CCBD8FCE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g34_b5_n_0
    );
g34_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A4CE290F381055A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g34_b6_n_0
    );
g34_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06DC018F007E0339"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g34_b7_n_0
    );
g34_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE3C007FFFFFFF07"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g34_b8_n_0
    );
g34_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE03FFFFFFFFFF00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g34_b9_n_0
    );
g35_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72A3EBC7913DAD02"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g35_b0_n_0
    );
g35_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C68FFE535BF53CF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g35_b1_n_0
    );
g35_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003FE00000E000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g35_b10_n_0
    );
g35_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003FE00000FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g35_b11_n_0
    );
g35_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BEE1C8025582D12"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g35_b2_n_0
    );
g35_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0211AB17F70625CB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g35_b3_n_0
    );
g35_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69098CADF9AA9B26"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g35_b4_n_0
    );
g35_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F238FF0815DFF6B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g35_b5_n_0
    );
g35_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D92A9847E9A6599"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g35_b6_n_0
    );
g35_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E231F2C00409607"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g35_b7_n_0
    );
g35_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F03C2F63FFC25800"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g35_b8_n_0
    );
g35_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC030E0003C9FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g35_b9_n_0
    );
g36_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1013FF7F4D73958E"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g36_b0_n_0
    );
g36_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44205178B59D5C37"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g36_b1_n_0
    );
g36_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000007F0"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g36_b10_n_0
    );
g36_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000007F0"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g36_b11_n_0
    );
g36_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F69A33EE5C726040"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g36_b2_n_0
    );
g36_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4FA19209DEBEA56"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g36_b3_n_0
    );
g36_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C79B1F8467F97D6C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g36_b4_n_0
    );
g36_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEC0893CF9517559"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g36_b5_n_0
    );
g36_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9BC533CAB352C43"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g36_b6_n_0
    );
g36_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F80373CCDA6E317"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g36_b7_n_0
    );
g36_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F07FF0C30E381F30"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g36_b8_n_0
    );
g36_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"003FC7F3"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g36_b9_n_0
    );
g37_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C3FD42215195A7C"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g37_b0_n_0
    );
g37_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A47E439DDD07B251"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g37_b1_n_0
    );
g37_b10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g37_b10_n_0
    );
g37_b11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I1 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I2 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g37_b11_n_0
    );
g37_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC69C322232A722F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g37_b2_n_0
    );
g37_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"766292893F712CFD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g37_b3_n_0
    );
g37_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEB7527452CAC6D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g37_b4_n_0
    );
g37_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DB6E760D3A1D8FC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g37_b5_n_0
    );
g37_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"943E071FCF7405F6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g37_b6_n_0
    );
g37_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C3E07003F13FC07"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g37_b7_n_0
    );
g37_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83C1F8FFFF0FFC07"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g37_b8_n_0
    );
g37_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFF0003F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g37_b9_n_0
    );
g38_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"627429EC69B973FB"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g38_b0_n_0
    );
g38_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAF13F87DB805FBF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g38_b1_n_0
    );
g38_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC00007E00007F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g38_b10_n_0
    );
g38_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC00007FFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g38_b11_n_0
    );
g38_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88EA9EF36371985"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g38_b2_n_0
    );
g38_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F801E85D51D60764"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g38_b3_n_0
    );
g38_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67BA92F393698DE6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g38_b4_n_0
    );
g38_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C2869E4CAD5A9E7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g38_b5_n_0
    );
g38_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD0DE7EE4D6664B2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g38_b6_n_0
    );
g38_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9E41FE0C587E391"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g38_b7_n_0
    );
g38_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E1C001F69F81F8F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g38_b8_n_0
    );
g38_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC000071FFFF80"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g38_b9_n_0
    );
g39_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B928E65AD97328D7"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g39_b0_n_0
    );
g39_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2603EA448EE80086"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g39_b1_n_0
    );
g39_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001F8000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g39_b10_n_0
    );
g39_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001F8000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g39_b11_n_0
    );
g39_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B61F3E1255236B26"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g39_b2_n_0
    );
g39_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06011452CD863974"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g39_b3_n_0
    );
g39_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECC80387AACC8D7D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g39_b4_n_0
    );
g39_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48B207E412522E25"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g39_b5_n_0
    );
g39_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2583FAAD09CB6FB1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g39_b6_n_0
    );
g39_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E383FCC9F8391039"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g39_b7_n_0
    );
g39_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E07C00F1F807003E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g39_b8_n_0
    );
g39_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF01F800FFC0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g39_b9_n_0
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF380741A0420107"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g3_b0_n_0
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F03FF801A0400000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g3_b1_n_0
    );
g3_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g3_b10_n_0
    );
g3_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g3_b11_n_0
    );
g3_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFFFE5FBFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g3_b2_n_0
    );
g3_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g3_b3_n_0
    );
g3_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g3_b4_n_0
    );
g3_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g3_b5_n_0
    );
g3_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g3_b6_n_0
    );
g3_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g3_b7_n_0
    );
g3_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g3_b8_n_0
    );
g3_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g3_b9_n_0
    );
g40_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"940328F9854EC4A3"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g40_b0_n_0
    );
g40_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08775DD4641137C8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g40_b1_n_0
    );
g40_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g40_b10_n_0
    );
g40_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g40_b11_n_0
    );
g40_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31CACD76F55AED7B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g40_b2_n_0
    );
g40_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8152B5B3A2797B4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g40_b3_n_0
    );
g40_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FE74FB840F0F7D2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g40_b4_n_0
    );
g40_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00725FD2A05A54E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g40_b5_n_0
    );
g40_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0071CAB19F93B3E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g40_b6_n_0
    );
g40_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FC6707FE3F01"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g40_b7_n_0
    );
g40_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000003E0FFFFC0FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g40_b8_n_0
    );
g40_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g40_b9_n_0
    );
g41_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9622624BBC888EB7"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g41_b0_n_0
    );
g41_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A18F148AAEB349B0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g41_b1_n_0
    );
g41_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g41_b10_n_0
    );
g41_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g41_b11_n_0
    );
g41_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BE79A04F70BB921"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g41_b2_n_0
    );
g41_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE2F29E0E3DD5A12"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g41_b3_n_0
    );
g41_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A5B2576411B4292"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g41_b4_n_0
    );
g41_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DA21D8480B26CCC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g41_b5_n_0
    );
g41_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303C7C070076DA40"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g41_b6_n_0
    );
g41_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03FA9F8000E39C0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g41_b7_n_0
    );
g41_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FCE000001F83F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g41_b8_n_0
    );
g41_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FF000000007FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g41_b9_n_0
    );
g42_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF416D3961D31DF"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g42_b0_n_0
    );
g42_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"763EDC8AB9750798"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g42_b1_n_0
    );
g42_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7CB62DE0EE7F6046"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g42_b2_n_0
    );
g42_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D988DAAE60C04F9A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g42_b3_n_0
    );
g42_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FA9D8A508DEDFD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g42_b4_n_0
    );
g42_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41861B8890F66BCA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g42_b5_n_0
    );
g42_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"812B18764F079286"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g42_b6_n_0
    );
g42_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE33E7FE3FF80301"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g42_b7_n_0
    );
g42_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C0001FFFFFC00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g42_b8_n_0
    );
g42_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g42_b9_n_0
    );
g43_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9051B52393897021"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g43_b0_n_0
    );
g43_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"773E1B0725CF222C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g43_b1_n_0
    );
g43_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g43_b10_n_0
    );
g43_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g43_b11_n_0
    );
g43_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB02767074003E7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g43_b2_n_0
    );
g43_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"308C14AF9C175710"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g43_b3_n_0
    );
g43_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC973C03F6F0EFE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g43_b4_n_0
    );
g43_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051A55FD720D4AF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g43_b5_n_0
    );
g43_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0034933FE71FCD9F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g43_b6_n_0
    );
g43_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF38F0007003C7F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g43_b7_n_0
    );
g43_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F80FFF8FFFC00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g43_b8_n_0
    );
g43_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8000000003FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g43_b9_n_0
    );
g44_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"931D1F342668A269"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g44_b0_n_0
    );
g44_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B6A13F48842E640C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g44_b1_n_0
    );
g44_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"896ACA8F75F627D4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g44_b2_n_0
    );
g44_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D270D2E053B65B70"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g44_b3_n_0
    );
g44_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"638263B867C6499A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g44_b4_n_0
    );
g44_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFC833AD2ACCDE3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g44_b5_n_0
    );
g44_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00FC39CE6231FC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g44_b6_n_0
    );
g44_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF00383E1E01FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g44_b7_n_0
    );
g44_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFC7FE01FE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g44_b8_n_0
    );
g44_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000000001FFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g44_b9_n_0
    );
g45_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B58CCCB8A536F1A5"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g45_b0_n_0
    );
g45_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95D7C877F55BD2A0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g45_b1_n_0
    );
g45_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000007F"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g45_b10_n_0
    );
g45_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000007F"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g45_b11_n_0
    );
g45_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4FE39B267F98B30"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g45_b2_n_0
    );
g45_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"799B828AC7969F81"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g45_b3_n_0
    );
g45_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42FECE7B3F38786C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g45_b4_n_0
    );
g45_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FE4E0405DDF2B6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g45_b5_n_0
    );
g45_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01CE00061EA338"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g45_b6_n_0
    );
g45_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000031FFF81F3C3F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g45_b7_n_0
    );
g45_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE03FC0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g45_b8_n_0
    );
g45_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000007F"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g45_b9_n_0
    );
g46_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F9B7CCA38246F7"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g46_b0_n_0
    );
g46_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"541688A180ED3AF4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g46_b1_n_0
    );
g46_b10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g46_b10_n_0
    );
g46_b11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g46_b11_n_0
    );
g46_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11C82601AEDF0C57"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g46_b2_n_0
    );
g46_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08ADB6422333DF11"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g46_b3_n_0
    );
g46_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1054462D2477C852"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g46_b4_n_0
    );
g46_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B56C061E22F0387B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g46_b5_n_0
    );
g46_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7323F9FFDE0FF863"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g46_b6_n_0
    );
g46_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0000001FFF87C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g46_b7_n_0
    );
g46_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01FFFFFFFFFF87F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g46_b8_n_0
    );
g46_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000000000000780"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g46_b9_n_0
    );
g47_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F67498065433EE8"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g47_b0_n_0
    );
g47_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CA5B80E399B79FD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g47_b1_n_0
    );
g47_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"149F8B2B794402FC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g47_b2_n_0
    );
g47_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA4C6F9257DA5E11"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g47_b3_n_0
    );
g47_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9C018086E6661A3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g47_b4_n_0
    );
g47_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F96807F9207E7F95"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g47_b5_n_0
    );
g47_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"067000071F818073"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g47_b6_n_0
    );
g47_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF800000FFFFFFF0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g47_b7_n_0
    );
g47_b8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g47_b8_n_0
    );
g48_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32F02CAE6FBCB61B"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g48_b0_n_0
    );
g48_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F8AE3BD5953244F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g48_b1_n_0
    );
g48_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g48_b10_n_0
    );
g48_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g48_b11_n_0
    );
g48_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B3C9FC0A514818F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g48_b2_n_0
    );
g48_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD3B4AA9DBF1E2C6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g48_b3_n_0
    );
g48_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00237B52B66CD38"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g48_b4_n_0
    );
g48_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E0220C4A4B8DF70"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g48_b5_n_0
    );
g48_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFDC0F937C0C0FF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g48_b6_n_0
    );
g48_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFF01C7FF3FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g48_b7_n_0
    );
g48_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000001F8000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g48_b8_n_0
    );
g48_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g48_b9_n_0
    );
g49_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEA28901600331FB"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g49_b0_n_0
    );
g49_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7F1F35149722543"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g49_b1_n_0
    );
g49_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"534739443226A27B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g49_b2_n_0
    );
g49_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"349D98A37A3AB59D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g49_b3_n_0
    );
g49_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"579F441017D6A3CE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g49_b4_n_0
    );
g49_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BDFE3F0CE0EA5EF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g49_b5_n_0
    );
g49_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFF03E0159F0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g49_b6_n_0
    );
g49_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFF001FFFE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g49_b7_n_0
    );
g49_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000FFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g49_b8_n_0
    );
g4_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBF5000085C31717"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g4_b0_n_0
    );
g4_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF7A03E817"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g4_b1_n_0
    );
g4_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0000000003FFE8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g4_b2_n_0
    );
g4_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g4_b3_n_0
    );
g50_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79E7AE0634D11029"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g50_b0_n_0
    );
g50_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"065C4E794BD514E3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g50_b1_n_0
    );
g50_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g50_b10_n_0
    );
g50_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g50_b11_n_0
    );
g50_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7E41C94C7E9A3C6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g50_b2_n_0
    );
g50_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F06060ED323D0B1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g50_b3_n_0
    );
g50_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF987D56EE7906BB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g50_b4_n_0
    );
g50_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2756CFF7551E46A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g50_b5_n_0
    );
g50_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7383C36616AE1E5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g50_b6_n_0
    );
g50_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4087FC019EBFE01F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g50_b7_n_0
    );
g50_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000003FFFFFFE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g50_b8_n_0
    );
g50_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g50_b9_n_0
    );
g51_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A02BC4670E738A0"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g51_b0_n_0
    );
g51_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7FF578B7B79CB50"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g51_b1_n_0
    );
g51_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000097BFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g51_b10_n_0
    );
g51_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000097BFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g51_b11_n_0
    );
g51_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE8E202ADD28263"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g51_b2_n_0
    );
g51_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFF957DE096BB024"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g51_b3_n_0
    );
g51_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44C995C9326FE5B5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g51_b4_n_0
    );
g51_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FC1190CF0AE31C5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g51_b5_n_0
    );
g51_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D271BEB5C94B96B3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g51_b6_n_0
    );
g51_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"218E97B30E3250F4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g51_b7_n_0
    );
g51_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000097BFFFFDEF08"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g51_b8_n_0
    );
g51_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000097BFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g51_b9_n_0
    );
g52_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"986A2DD6C7D50E92"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g52_b0_n_0
    );
g52_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DECD7474DDAF6DDB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g52_b1_n_0
    );
g52_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g52_b10_n_0
    );
g52_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g52_b11_n_0
    );
g52_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE8C94F44C7DED10"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g52_b2_n_0
    );
g52_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25E761E6504D67B8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g52_b3_n_0
    );
g52_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A65FB66A90FF001"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g52_b4_n_0
    );
g52_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33434FEC69FFE50D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g52_b5_n_0
    );
g52_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24F77594282DC0BC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g52_b6_n_0
    );
g52_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56C89CBC69E08600"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g52_b7_n_0
    );
g52_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440004396100000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g52_b8_n_0
    );
g52_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g52_b9_n_0
    );
g53_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3422E986E9E7F802"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g53_b0_n_0
    );
g53_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F950582B9A394618"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g53_b1_n_0
    );
g53_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFBDEFEC62400"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g53_b10_n_0
    );
g53_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFBDEFEC62400"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g53_b11_n_0
    );
g53_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"299D945D0C47CC91"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g53_b2_n_0
    );
g53_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A42DD326C2E6543"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g53_b3_n_0
    );
g53_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F19E45D47E72F1A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g53_b4_n_0
    );
g53_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FA2AE4D6D8BDE7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g53_b5_n_0
    );
g53_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E62E18CA36858ECB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g53_b6_n_0
    );
g53_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD62BAD6FE966614"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g53_b7_n_0
    );
g53_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BFEFBDEFEC62400"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g53_b8_n_0
    );
g53_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFBDEFEC62400"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g53_b9_n_0
    );
g54_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B53AD7CEE2DDBD3E"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g54_b0_n_0
    );
g54_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28235393DBA73BE6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g54_b1_n_0
    );
g54_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00857FEFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g54_b10_n_0
    );
g54_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00857FEFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g54_b11_n_0
    );
g54_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9B9198D5BA11940"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g54_b2_n_0
    );
g54_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD21F25AC027E69A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g54_b3_n_0
    );
g54_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88ABE4B68D2FD10"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g54_b4_n_0
    );
g54_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3636F1E2CEEC0FA7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g54_b5_n_0
    );
g54_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72B1F78D7E1FDC8E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g54_b6_n_0
    );
g54_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45851EA29B1517F2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g54_b7_n_0
    );
g54_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00857FEFF7FAE94D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g54_b8_n_0
    );
g54_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00857FEFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g54_b9_n_0
    );
g55_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C4F2ED342AB216C"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g55_b0_n_0
    );
g55_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04E4B953A7B28FF7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g55_b1_n_0
    );
g55_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008040000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g55_b10_n_0
    );
g55_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008040000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g55_b11_n_0
    );
g55_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F898C037B64AA1BF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g55_b2_n_0
    );
g55_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E73C10BD93C1D767"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g55_b3_n_0
    );
g55_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E483E07EA28B607"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g55_b4_n_0
    );
g55_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6306CE3497D3DCE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g55_b5_n_0
    );
g55_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440CB4AEBE635DD7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g55_b6_n_0
    );
g55_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9E37D9E7B1F4A4B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g55_b7_n_0
    );
g55_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0214824008040020"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g55_b8_n_0
    );
g55_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008040000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g55_b9_n_0
    );
g56_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C55447BA197B1C2"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g56_b0_n_0
    );
g56_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"795E5771CD2DC0F3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g56_b1_n_0
    );
g56_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6EFFB4A20000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g56_b10_n_0
    );
g56_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6EFFB4A20000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g56_b11_n_0
    );
g56_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"415DB9CDCA10E970"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g56_b2_n_0
    );
g56_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76042ABC68547451"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g56_b3_n_0
    );
g56_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"395865B920A04CB4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g56_b4_n_0
    );
g56_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59BB421B86E39093"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g56_b5_n_0
    );
g56_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"86FF621A32F64328"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g56_b6_n_0
    );
g56_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F90CEFB4AB4A9C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g56_b7_n_0
    );
g56_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF6EFFB4A20000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g56_b8_n_0
    );
g56_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6EFFB4A20000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g56_b9_n_0
    );
g57_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E7AB6E5F2B71607"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g57_b0_n_0
    );
g57_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A50C49F9626BB5BA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g57_b1_n_0
    );
g57_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BDBFFFDEDEFEFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g57_b10_n_0
    );
g57_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BDBFFFDEDEFEFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g57_b11_n_0
    );
g57_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"723CC80B562E3EF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g57_b2_n_0
    );
g57_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D71B27D0506A8DA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g57_b3_n_0
    );
g57_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77CD0AECE79B1DDB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g57_b4_n_0
    );
g57_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E38A87276AACE702"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g57_b5_n_0
    );
g57_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F28216CDA3D9E2B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g57_b6_n_0
    );
g57_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7F63BFE46C6AA6C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g57_b7_n_0
    );
g57_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32BDBFDFDE5A7CFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g57_b8_n_0
    );
g57_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BDBFFFDEDEFEFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g57_b9_n_0
    );
g58_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01431A882025320F"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g58_b0_n_0
    );
g58_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C38C413D407588C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g58_b1_n_0
    );
g58_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8410000042020042"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g58_b10_n_0
    );
g58_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8410000042020042"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g58_b11_n_0
    );
g58_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1F82A401E740ECC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g58_b2_n_0
    );
g58_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E56986CD836D27A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g58_b3_n_0
    );
g58_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6D5F82F1EABF14E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g58_b4_n_0
    );
g58_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8DAE788924C8A5E6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g58_b5_n_0
    );
g58_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4506F33D3633450"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g58_b6_n_0
    );
g58_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC9521214C82829B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g58_b7_n_0
    );
g58_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8518000042060040"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g58_b8_n_0
    );
g58_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8410000042020042"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g58_b9_n_0
    );
g59_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC4FABCB877F829B"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g59_b0_n_0
    );
g59_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F29333178E8C17C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g59_b1_n_0
    );
g59_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDFEE77B19090820"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g59_b10_n_0
    );
g59_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDFEE77B19090820"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g59_b11_n_0
    );
g59_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75A9C15408575E44"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g59_b2_n_0
    );
g59_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0540AB69D16F308"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g59_b3_n_0
    );
g59_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"678F652F13158824"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g59_b4_n_0
    );
g59_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B925CB269E191C71"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g59_b5_n_0
    );
g59_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19BC6D7B512638E4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g59_b6_n_0
    );
g59_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2471C4FA9F094C7B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g59_b7_n_0
    );
g59_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDFEA77B19198A20"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g59_b8_n_0
    );
g59_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDFEE77B19090820"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g59_b9_n_0
    );
g5_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C92A3DD5602417C"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g5_b0_n_0
    );
g5_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2B243F0A5024001"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g5_b1_n_0
    );
g5_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g5_b10_n_0
    );
g5_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g5_b11_n_0
    );
g5_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F08DFFF004FDBFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g5_b2_n_0
    );
g5_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080000FFBFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g5_b3_n_0
    );
g5_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g5_b4_n_0
    );
g5_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g5_b5_n_0
    );
g5_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g5_b6_n_0
    );
g5_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g5_b7_n_0
    );
g5_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g5_b8_n_0
    );
g5_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080000000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g5_b9_n_0
    );
g60_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"93D6305D06E3A589"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g60_b0_n_0
    );
g60_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A7C83F9B35DC8E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g60_b1_n_0
    );
g60_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDEFDFF77FFFFFFD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g60_b10_n_0
    );
g60_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDEFDFF77FFFFFFD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g60_b11_n_0
    );
g60_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6A872119129D87"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g60_b2_n_0
    );
g60_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFC17A3434EADD61"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g60_b3_n_0
    );
g60_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B798E18F57CE610B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g60_b4_n_0
    );
g60_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9C407343B9314B0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g60_b5_n_0
    );
g60_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC9D85D77515FFF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g60_b6_n_0
    );
g60_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4E7DFA65C7A10EC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g60_b7_n_0
    );
g60_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDEFDFF56FEFFFDD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g60_b8_n_0
    );
g60_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDEFDFF77FFFFFFD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g60_b9_n_0
    );
g61_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16B4F91DC6DA302E"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g61_b0_n_0
    );
g61_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BA21811475721FD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g61_b1_n_0
    );
g61_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2100802100406355"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g61_b10_n_0
    );
g61_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2100802100406355"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g61_b11_n_0
    );
g61_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0EEC686526FA403"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g61_b2_n_0
    );
g61_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"132ED61FF02967D2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g61_b3_n_0
    );
g61_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A80B3C0C46EF9D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g61_b4_n_0
    );
g61_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE8A96A370D020C0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g61_b5_n_0
    );
g61_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8936D132B456F155"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g61_b6_n_0
    );
g61_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5C3B0E74341DBD5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g61_b7_n_0
    );
g61_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2100802100606355"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g61_b8_n_0
    );
g61_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2100802100406355"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g61_b9_n_0
    );
g62_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D1A1454C73C0CF"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g62_b0_n_0
    );
g62_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4667EC3F61A48BCD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g62_b1_n_0
    );
g62_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDF63198C4234068"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g62_b10_n_0
    );
g62_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDF63198C4234068"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g62_b11_n_0
    );
g62_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"93769EA7D3B67369"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g62_b2_n_0
    );
g62_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AB4316CDA0022F9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g62_b3_n_0
    );
g62_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF99B21374E261D4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g62_b4_n_0
    );
g62_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B187EE90B2ED025"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g62_b5_n_0
    );
g62_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5F50511A567E3A8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g62_b6_n_0
    );
g62_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"337A31FAD4234068"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g62_b7_n_0
    );
g62_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDF63198C4234078"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g62_b8_n_0
    );
g62_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDF63198C4234068"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g62_b9_n_0
    );
g63_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"170376CAD3DE630E"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g63_b0_n_0
    );
g63_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C35A5EE4633282B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g63_b1_n_0
    );
g63_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3339CE773B9CE7B7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g63_b10_n_0
    );
g63_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3339CE773B9CE7B7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g63_b11_n_0
    );
g63_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1613BF2A5D67DB04"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g63_b2_n_0
    );
g63_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA3B5606C1AE6D0C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g63_b3_n_0
    );
g63_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"616F4B2989080F69"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g63_b4_n_0
    );
g63_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C8A9C3D9681D593"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g63_b5_n_0
    );
g63_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F306D1B3F10A4A6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g63_b6_n_0
    );
g63_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"926BE71615220186"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g63_b7_n_0
    );
g63_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33394A752A9CE7B7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g63_b8_n_0
    );
g63_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3339CE773B9CE7B7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g63_b9_n_0
    );
g64_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1880DA075766CEC6"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g64_b0_n_0
    );
g64_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7BBDCBB5DF3EE513"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g64_b1_n_0
    );
g64_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020908843895CE7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g64_b10_n_0
    );
g64_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020908843895CE7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g64_b11_n_0
    );
g64_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF4473B59161FB67"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g64_b2_n_0
    );
g64_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBE8D41498D564AA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g64_b3_n_0
    );
g64_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6141AFA5A5A77D11"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g64_b4_n_0
    );
g64_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A6148E8ED1C9DC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g64_b5_n_0
    );
g64_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F933B1E99FA01EF7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g64_b6_n_0
    );
g64_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C268D8A943895421"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g64_b7_n_0
    );
g64_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020908843895CE7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g64_b8_n_0
    );
g64_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020908843895CE7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g64_b9_n_0
    );
g65_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B677C44087E62F38"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g65_b0_n_0
    );
g65_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"862CB78A34D9C9BE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g65_b1_n_0
    );
g65_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76D6D31909806400"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g65_b10_n_0
    );
g65_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76D6D31909806400"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g65_b11_n_0
    );
g65_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34B4074B0D21B930"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g65_b2_n_0
    );
g65_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1749221EDFF1AFBD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g65_b3_n_0
    );
g65_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57C492269BF22E2B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g65_b4_n_0
    );
g65_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E50B338A1F0ED87"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g65_b5_n_0
    );
g65_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F34CD484F87E490"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g65_b6_n_0
    );
g65_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64D7D31D0980664A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g65_b7_n_0
    );
g65_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76D6D31909807400"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g65_b8_n_0
    );
g65_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76D6D31909806400"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g65_b9_n_0
    );
g66_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020D79DEABB1848F"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g66_b0_n_0
    );
g66_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9BEE90BB587C5C3C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g66_b1_n_0
    );
g66_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9DDCF77BDACF677"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g66_b10_n_0
    );
g66_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9DDCF77BDACF677"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g66_b11_n_0
    );
g66_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20DD4AF9F6B7FF71"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g66_b2_n_0
    );
g66_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA1D199619612DF4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g66_b3_n_0
    );
g66_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA009A259D94BF69"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g66_b4_n_0
    );
g66_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D949CF2972D437"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g66_b5_n_0
    );
g66_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C54D53D786B479"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g66_b6_n_0
    );
g66_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D50314AC287257"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g66_b7_n_0
    );
g66_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9DDCF77BDACF677"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g66_b8_n_0
    );
g66_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9DDCF77BDACF677"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g66_b9_n_0
    );
g67_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A311DC90F1801002"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g67_b0_n_0
    );
g67_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40D511A4C98BBC49"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g67_b1_n_0
    );
g67_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008433108ED6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g67_b10_n_0
    );
g67_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008433108ED6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g67_b11_n_0
    );
g67_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72947264D6E9A82F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g67_b2_n_0
    );
g67_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB092441915A51F1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g67_b3_n_0
    );
g67_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ADC572FB4C1AEDC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g67_b4_n_0
    );
g67_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"926266F4B75752DB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g67_b5_n_0
    );
g67_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30481398F9320BDC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g67_b6_n_0
    );
g67_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A10480841B002F96"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g67_b7_n_0
    );
g67_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008433108ED6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g67_b8_n_0
    );
g67_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008433108ED6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g67_b9_n_0
    );
g68_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CAE829A77B969FC"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g68_b0_n_0
    );
g68_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4AFB3D7E9304A85"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g68_b1_n_0
    );
g68_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEA6339820221288"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g68_b10_n_0
    );
g68_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEA6339820221288"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g68_b11_n_0
    );
g68_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"804C6709EEDB2AAA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g68_b2_n_0
    );
g68_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A6B531DAE7FE6C5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g68_b3_n_0
    );
g68_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"699ED2D39F56FB98"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g68_b4_n_0
    );
g68_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F0F273C20C47304"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g68_b5_n_0
    );
g68_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE8CB23830ABEE89"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g68_b6_n_0
    );
g68_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAA21BC8202A16E8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g68_b7_n_0
    );
g68_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEA633982022128A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g68_b8_n_0
    );
g68_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEA6339820221288"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g68_b9_n_0
    );
g69_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D1695EFC11D104C"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g69_b0_n_0
    );
g69_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0C525A55B7331C7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g69_b1_n_0
    );
g69_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19DB719BDC6F7759"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g69_b10_n_0
    );
g69_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19DB719BDC6F7759"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g69_b11_n_0
    );
g69_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDC50C831C6CB35E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g69_b2_n_0
    );
g69_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015C19BA2C02240"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g69_b3_n_0
    );
g69_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1567F02298A5DD03"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g69_b4_n_0
    );
g69_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B915090B832EF61"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g69_b5_n_0
    );
g69_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0873615FC5096E51"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g69_b6_n_0
    );
g69_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19DB718B743F5559"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g69_b7_n_0
    );
g69_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19DB719BDC6F7759"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g69_b8_n_0
    );
g69_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19DB719BDC6F7759"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g69_b9_n_0
    );
g6_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72F7E6578A8F51FD"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g6_b0_n_0
    );
g6_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1C7011A022E89C1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g6_b1_n_0
    );
g6_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0083CE1FFAE063F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g6_b2_n_0
    );
g6_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00000000051FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g6_b3_n_0
    );
g6_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g6_b4_n_0
    );
g70_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9001ED1075C7350"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g70_b0_n_0
    );
g70_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"633F9030ACCD341D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g70_b1_n_0
    );
g70_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C84D6E6673734B67"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g70_b10_n_0
    );
g70_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C84D6E6673734B67"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g70_b11_n_0
    );
g70_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30C9E5EA2A497A1E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g70_b2_n_0
    );
g70_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCB38F07F3E7B5F3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g70_b3_n_0
    );
g70_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E32D62887BD78086"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g70_b4_n_0
    );
g70_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9EDDB5F3256DF95"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g70_b5_n_0
    );
g70_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D81D7E26D4E109C7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g70_b6_n_0
    );
g70_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C84D6E6473734B67"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g70_b7_n_0
    );
g70_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C84D6E6673734B67"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g70_b8_n_0
    );
g70_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C84D6E6673734B67"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g70_b9_n_0
    );
g71_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFD86B52FB7F5989"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g71_b0_n_0
    );
g71_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07DEBC69DE1ECF95"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g71_b1_n_0
    );
g71_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98C8C86272010804"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g71_b10_n_0
    );
g71_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98C8C86272010804"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g71_b11_n_0
    );
g71_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A3D78398565BF53"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g71_b2_n_0
    );
g71_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DF579FF7B892CA5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g71_b3_n_0
    );
g71_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A1B5BE8B8578D02"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g71_b4_n_0
    );
g71_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AB89227F81A651"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g71_b5_n_0
    );
g71_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB40E869F205100E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g71_b6_n_0
    );
g71_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98E8C86272010804"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g71_b7_n_0
    );
g71_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98C8C86272010804"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g71_b8_n_0
    );
g71_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98C8C86272010804"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g71_b9_n_0
    );
g72_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CA732E6A8EC0507"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g72_b0_n_0
    );
g72_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0972BB9273DF0936"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g72_b1_n_0
    );
g72_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FB6DB3335BBDCBC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g72_b10_n_0
    );
g72_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FB6DB3335BBDCBC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g72_b11_n_0
    );
g72_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E58AC7A5BBB2309B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g72_b2_n_0
    );
g72_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"228D93875F5CCDFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g72_b3_n_0
    );
g72_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97A18605CA596FB4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g72_b4_n_0
    );
g72_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F32F78C373FD8FE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g72_b5_n_0
    );
g72_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DB69A7244EBDC3C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g72_b6_n_0
    );
g72_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FB6DB3335BBDCBC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g72_b7_n_0
    );
g72_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FB6DB3335BBDCBC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g72_b8_n_0
    );
g72_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FB6DB3335BBDCBC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g72_b9_n_0
    );
g73_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4AEA493333D02B06"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g73_b0_n_0
    );
g73_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B6CD1C30DDC8CEB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g73_b1_n_0
    );
g73_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A7A7DBDBEDEF6DE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g73_b10_n_0
    );
g73_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A7A7DBDBEDEF6DE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g73_b11_n_0
    );
g73_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E603282668915E0E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g73_b2_n_0
    );
g73_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6ED5CB6B9A62CA3C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g73_b3_n_0
    );
g73_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5376BDC5DDA4D583"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g73_b4_n_0
    );
g73_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC3A790C2A0A609A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g73_b5_n_0
    );
g73_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A7A7DBDBE5EF65C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g73_b6_n_0
    );
g73_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A7A7DBDBEDEF6DE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g73_b7_n_0
    );
g73_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A7A7DBDBEDEF6DE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g73_b8_n_0
    );
g73_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A7A7DBDBEDEF6DE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g73_b9_n_0
    );
g74_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"529918A845E14F4A"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g74_b0_n_0
    );
g74_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D12ADBBF97108ACD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g74_b1_n_0
    );
g74_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC10488410089949"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g74_b10_n_0
    );
g74_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC10488410089949"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g74_b11_n_0
    );
g74_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B73778F883660448"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g74_b2_n_0
    );
g74_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A18256298A4D1B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g74_b3_n_0
    );
g74_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D916258C95803C84"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g74_b4_n_0
    );
g74_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE586CF31A1CFD48"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g74_b5_n_0
    );
g74_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC104A84345A99CF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g74_b6_n_0
    );
g74_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC10488410089949"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g74_b7_n_0
    );
g74_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC10488410089949"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g74_b8_n_0
    );
g74_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC10488410089949"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g74_b9_n_0
    );
g75_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30C0AD8CBAB689F2"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g75_b0_n_0
    );
g75_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25F28F7A6A76AFBA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g75_b1_n_0
    );
g75_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F19EEC272E857221"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g75_b10_n_0
    );
g75_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F19EEC272E857221"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g75_b11_n_0
    );
g75_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"309926BFB184833F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g75_b2_n_0
    );
g75_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6DCB237CEB7D764"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g75_b3_n_0
    );
g75_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"414FFBE60E442320"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g75_b4_n_0
    );
g75_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"210EAC27AF98FC35"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g75_b5_n_0
    );
g75_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F19EEC273E857263"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g75_b6_n_0
    );
g75_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F19EEC272E857221"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g75_b7_n_0
    );
g75_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F19EEC272E857221"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g75_b8_n_0
    );
g75_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F19EEC272E857221"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g75_b9_n_0
    );
g76_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"591E303796BE8215"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g76_b0_n_0
    );
g76_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8BF05AACA31B1D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g76_b1_n_0
    );
g76_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F3BBDDFEBFFFFF7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g76_b10_n_0
    );
g76_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F3BBDDFEBFFFFF7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g76_b11_n_0
    );
g76_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC5B80EDE837E0F7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g76_b2_n_0
    );
g76_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"255BB8EAADF46FC4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g76_b3_n_0
    );
g76_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD97B99FF1594CD4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g76_b4_n_0
    );
g76_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F18F4F9E2167B17"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g76_b5_n_0
    );
g76_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F3BBD8FC9EBBFF3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g76_b6_n_0
    );
g76_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F3BBDDFEBFFFFF7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g76_b7_n_0
    );
g76_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F3BBDDFEBFFFFF7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g76_b8_n_0
    );
g76_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F3BBDDFEBFFFFF7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g76_b9_n_0
    );
g77_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF3D433EF08CFE8B"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g77_b0_n_0
    );
g77_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"738F5A5CCA9446B1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g77_b1_n_0
    );
g77_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA1550AA8540888"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g77_b10_n_0
    );
g77_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA1550AA8540888"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g77_b11_n_0
    );
g77_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E73455525E93CF94"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g77_b2_n_0
    );
g77_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F308FBBBA1424BAB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g77_b3_n_0
    );
g77_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6EB8F410E0222DC0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g77_b4_n_0
    );
g77_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7BE3B74A7CF6A88A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g77_b5_n_0
    );
g77_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA14D0FA85C0888"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g77_b6_n_0
    );
g77_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA1550AA8540888"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g77_b7_n_0
    );
g77_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA1550AA8540888"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g77_b8_n_0
    );
g77_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA1550AA8540888"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g77_b9_n_0
    );
g78_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4AE3773F5474EF2B"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g78_b0_n_0
    );
g78_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6139B0BAA61E9888"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g78_b1_n_0
    );
g78_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A11104880044400"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g78_b10_n_0
    );
g78_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A11104880044400"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g78_b11_n_0
    );
g78_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48DEAA2878D521C5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g78_b2_n_0
    );
g78_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C81314540AFB5D1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g78_b3_n_0
    );
g78_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"931A914CC63244B1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g78_b4_n_0
    );
g78_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A111059918EEE00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g78_b5_n_0
    );
g78_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A11104880044400"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g78_b6_n_0
    );
g78_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A11104880044400"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g78_b7_n_0
    );
g78_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A11104880044400"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g78_b8_n_0
    );
g78_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A11104880044400"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g78_b9_n_0
    );
g79_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"568F58B6CDB561FA"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g79_b0_n_0
    );
g79_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82A6B2DCE778122E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g79_b1_n_0
    );
g79_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFF7BEAAB550"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g79_b10_n_0
    );
g79_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFF7BEAAB550"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g79_b11_n_0
    );
g79_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC552CA0B47EB7C3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g79_b2_n_0
    );
g79_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24E828F1BA70D8B3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g79_b3_n_0
    );
g79_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1C8DF473E3CB7C0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g79_b4_n_0
    );
g79_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFDFFF79E8BBD78"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g79_b5_n_0
    );
g79_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFF7BEAAB550"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g79_b6_n_0
    );
g79_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFF7BEAAB550"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g79_b7_n_0
    );
g79_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFF7BEAAB550"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g79_b8_n_0
    );
g79_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFF7BEAAB550"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g79_b9_n_0
    );
g7_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9DCBA8D62667EEB"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g7_b0_n_0
    );
g7_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AEB7683831C905C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g7_b1_n_0
    );
g7_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000852FFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g7_b10_n_0
    );
g7_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000852FFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g7_b11_n_0
    );
g7_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C378A90BC041860"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g7_b2_n_0
    );
g7_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FC8842540041860"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g7_b3_n_0
    );
g7_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000852FFFFBE79F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g7_b4_n_0
    );
g7_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000852FFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g7_b5_n_0
    );
g7_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000852FFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g7_b6_n_0
    );
g7_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000852FFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g7_b7_n_0
    );
g7_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000852FFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g7_b8_n_0
    );
g7_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000852FFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g7_b9_n_0
    );
g80_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AF37FEE20F22A9F"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g80_b0_n_0
    );
g80_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C4E6F998175E1C1"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g80_b1_n_0
    );
g80_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DB67E9DE6FBDFEB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g80_b10_n_0
    );
g80_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DB67E9DE6FBDFEB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g80_b11_n_0
    );
g80_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A48D6695A24BDFF8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g80_b2_n_0
    );
g80_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3934762AC3D2FE68"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g80_b3_n_0
    );
g80_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF67E9CE4FB9FCB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g80_b4_n_0
    );
g80_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DB67E9DE6FBDFE3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g80_b5_n_0
    );
g80_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DB67E9DE6FBDFEB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g80_b6_n_0
    );
g80_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DB67E9DE6FBDFEB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g80_b7_n_0
    );
g80_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DB67E9DE6FBDFEB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g80_b8_n_0
    );
g80_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DB67E9DE6FBDFEB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g80_b9_n_0
    );
g81_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAADB181095B99A"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g81_b0_n_0
    );
g81_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"92F614519EB8D29E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g81_b1_n_0
    );
g81_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045899CD4EEE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g81_b10_n_0
    );
g81_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045899CD4EEE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g81_b11_n_0
    );
g81_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22DD35C7BB5E8ED2"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g81_b2_n_0
    );
g81_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC3F6DFA75C7564E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g81_b3_n_0
    );
g81_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D410C5899CD4EE6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g81_b4_n_0
    );
g81_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045899CD4EEE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g81_b5_n_0
    );
g81_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045899CD4EEE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g81_b6_n_0
    );
g81_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045899CD4EEE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g81_b7_n_0
    );
g81_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045899CD4EEE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g81_b8_n_0
    );
g81_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045899CD4EEE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g81_b9_n_0
    );
g82_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42729DEC33B48741"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g82_b0_n_0
    );
g82_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEFC93CCA198D7E3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g82_b1_n_0
    );
g82_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20A9D66E01000241"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g82_b10_n_0
    );
g82_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20A9D66E01000241"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g82_b11_n_0
    );
g82_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D9DFC17615D519D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g82_b2_n_0
    );
g82_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A1D65A8BE37B73"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g82_b3_n_0
    );
g82_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20A9C66E05000249"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g82_b4_n_0
    );
g82_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20A9D66E01000241"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g82_b5_n_0
    );
g82_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20A9D66E01000241"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g82_b6_n_0
    );
g82_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20A9D66E01000241"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g82_b7_n_0
    );
g82_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20A9D66E01000241"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g82_b8_n_0
    );
g82_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20A9D66E01000241"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g82_b9_n_0
    );
g83_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44407E21752C886F"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g83_b0_n_0
    );
g83_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBA031A04828A4C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g83_b1_n_0
    );
g83_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DEE4402245920105"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g83_b10_n_0
    );
g83_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DEE4402245920105"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g83_b11_n_0
    );
g83_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0EF1567098479F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g83_b2_n_0
    );
g83_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5EF0C262E5D64517"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g83_b3_n_0
    );
g83_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6E4506B47920105"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g83_b4_n_0
    );
g83_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DEE4402245920105"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g83_b5_n_0
    );
g83_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DEE4402245920105"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g83_b6_n_0
    );
g83_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DEE4402245920105"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g83_b7_n_0
    );
g83_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DEE4402245920105"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g83_b8_n_0
    );
g83_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DEE4402245920105"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g83_b9_n_0
    );
g84_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D59A32D2B8AA3BCB"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g84_b0_n_0
    );
g84_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"317E4CE8954655AB"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g84_b1_n_0
    );
g84_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"117BDFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g84_b10_n_0
    );
g84_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"117BDFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g84_b11_n_0
    );
g84_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D818A1FD9A48A53"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g84_b2_n_0
    );
g84_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"917BD6C287E05BC8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g84_b3_n_0
    );
g84_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"117BDD12801FEEFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g84_b4_n_0
    );
g84_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"117BDFED7FFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g84_b5_n_0
    );
g84_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"117BDFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g84_b6_n_0
    );
g84_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"117BDFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g84_b7_n_0
    );
g84_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"117BDFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g84_b8_n_0
    );
g84_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"117BDFFFFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g84_b9_n_0
    );
g85_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D961E30091BA2E83"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g85_b0_n_0
    );
g85_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AD44CC4FC8A8E5B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g85_b1_n_0
    );
g85_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2042000004000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g85_b10_n_0
    );
g85_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2042000004000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g85_b11_n_0
    );
g85_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8FE320EA76D5340"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g85_b2_n_0
    );
g85_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8CB18E15CF32C3D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g85_b3_n_0
    );
g85_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"214285120D0CC000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g85_b4_n_0
    );
g85_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2042000004000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g85_b5_n_0
    );
g85_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2042000004000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g85_b6_n_0
    );
g85_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2042000004000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g85_b7_n_0
    );
g85_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2042000004000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g85_b8_n_0
    );
g85_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2042000004000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g85_b9_n_0
    );
g86_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF28C01B81B3F677"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g86_b0_n_0
    );
g86_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB5A0A888BF19F2A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g86_b1_n_0
    );
g86_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFC1FFC0003"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g86_b10_n_0
    );
g86_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFC1FFC0003"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g86_b11_n_0
    );
g86_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFEB18D68118BD17"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g86_b2_n_0
    );
g86_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16E331CD16EC1B63"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g86_b3_n_0
    );
g86_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"041EAE301CE49003"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g86_b4_n_0
    );
g86_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFDDFFC1B1DA003"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g86_b5_n_0
    );
g86_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFC1FFC4003"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g86_b6_n_0
    );
g86_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFC1FFC0003"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g86_b7_n_0
    );
g86_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFC1FFC0003"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g86_b8_n_0
    );
g86_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFC1FFC0003"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g86_b9_n_0
    );
g87_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B62B2E9794156F2E"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g87_b0_n_0
    );
g87_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"464F4EFD5BCEB828"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g87_b1_n_0
    );
g87_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08EE1931268B04"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g87_b2_n_0
    );
g87_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"439EB405009C37CA"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g87_b3_n_0
    );
g87_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"039EEC0507FBCAD4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g87_b4_n_0
    );
g87_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC6113FAFFFFFDFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g87_b5_n_0
    );
g88_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699909249EE3B42"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g88_b0_n_0
    );
g88_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7BB0DB7C53AD9A7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g88_b1_n_0
    );
g88_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g88_b10_n_0
    );
g88_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g88_b11_n_0
    );
g88_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"413F7A5F9F30AFB0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g88_b2_n_0
    );
g88_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AED54D452FDC99"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g88_b3_n_0
    );
g88_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808A445EFAC09F66"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g88_b4_n_0
    );
g88_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F75BBA000009FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g88_b5_n_0
    );
g88_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g88_b6_n_0
    );
g88_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g88_b7_n_0
    );
g88_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g88_b8_n_0
    );
g88_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009FFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g88_b9_n_0
    );
g89_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B13D2310FA338F7"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g89_b0_n_0
    );
g89_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE39A1876566A79B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g89_b1_n_0
    );
g89_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC8400000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g89_b10_n_0
    );
g89_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC8400000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g89_b11_n_0
    );
g89_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9867AD05C8FE16B7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g89_b2_n_0
    );
g89_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"247CDD64CBCEFB95"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g89_b3_n_0
    );
g89_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"409012FFC8716DF7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g89_b4_n_0
    );
g89_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFC8400008"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g89_b5_n_0
    );
g89_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC8400000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g89_b6_n_0
    );
g89_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC8400000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g89_b7_n_0
    );
g89_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC8400000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g89_b8_n_0
    );
g89_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC8400000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g89_b9_n_0
    );
g8_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEA127B1691996FE"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g8_b0_n_0
    );
g8_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E209452AD2CA40F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g8_b1_n_0
    );
g8_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE00000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g8_b10_n_0
    );
g8_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE00000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g8_b11_n_0
    );
g8_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"117BE812275BF7D9"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g8_b2_n_0
    );
g8_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F07E06E22FFFFAC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g8_b3_n_0
    );
g8_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFE001DFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g8_b4_n_0
    );
g8_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE00000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g8_b5_n_0
    );
g8_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE00000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g8_b6_n_0
    );
g8_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE00000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g8_b7_n_0
    );
g8_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE00000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g8_b8_n_0
    );
g8_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE00000000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g8_b9_n_0
    );
g90_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B949BAB37FFE1C3"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g90_b0_n_0
    );
g90_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CD0CC1B4F3A0CCE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g90_b1_n_0
    );
g90_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E97DFA9D7D202C2F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g90_b2_n_0
    );
g90_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A515AA989A6D4B4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g90_b3_n_0
    );
g90_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7D5DABEF65EDC30"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g90_b4_n_0
    );
g90_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A2540000123CF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g90_b5_n_0
    );
g91_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EB20B84CB731E10"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g91_b0_n_0
    );
g91_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D664A5C7CC55F1E8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g91_b1_n_0
    );
g91_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000073BFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g91_b10_n_0
    );
g91_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000073BFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g91_b11_n_0
    );
g91_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7243529B7F43232A"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g91_b2_n_0
    );
g91_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8945A02B8F67F32F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g91_b3_n_0
    );
g91_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C200732708072B7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g91_b4_n_0
    );
g91_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F398073BFFFF8C40"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g91_b5_n_0
    );
g91_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000073BFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g91_b6_n_0
    );
g91_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000073BFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g91_b7_n_0
    );
g91_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000073BFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g91_b8_n_0
    );
g91_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000073BFFFFFFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g91_b9_n_0
    );
g92_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BA77F4BCCD1DE0B"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g92_b0_n_0
    );
g92_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3114A14F5E2EFC5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g92_b1_n_0
    );
g92_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC611F17226A412F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g92_b2_n_0
    );
g92_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28D1A0032808F80F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g92_b3_n_0
    );
g92_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"91C87F0026370792"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g92_b4_n_0
    );
g92_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000600FFDFFFFFFD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g92_b5_n_0
    );
g93_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6C969EF08E60DB2"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g93_b0_n_0
    );
g93_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4723580726784AD5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g93_b1_n_0
    );
g93_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFEA1803"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g93_b10_n_0
    );
g93_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFEA1803"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g93_b11_n_0
    );
g93_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33368C61BA8D83BF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g93_b2_n_0
    );
g93_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C9F532A1FEA3723"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g93_b3_n_0
    );
g93_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBEBFD7EFEA583B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g93_b4_n_0
    );
g93_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFEA1803"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g93_b5_n_0
    );
g93_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFEA1803"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g93_b6_n_0
    );
g93_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFEA1803"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g93_b7_n_0
    );
g93_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFEA1803"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g93_b8_n_0
    );
g93_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFEA1803"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g93_b9_n_0
    );
g94_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B9D2DC15C84FAB6"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g94_b0_n_0
    );
g94_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D67C4BF5E620B29"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g94_b1_n_0
    );
g94_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000380F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g94_b10_n_0
    );
g94_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000380F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g94_b11_n_0
    );
g94_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0910C9DEF00A1F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g94_b2_n_0
    );
g94_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569005BCCD9CBC3E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g94_b3_n_0
    );
g94_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9FFFBFFB000380F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g94_b4_n_0
    );
g94_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200000000000380F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g94_b5_n_0
    );
g94_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000380F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g94_b6_n_0
    );
g94_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000380F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g94_b7_n_0
    );
g94_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000380F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g94_b8_n_0
    );
g94_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000380F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g94_b9_n_0
    );
g95_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A13C9C0F62E17B00"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g95_b0_n_0
    );
g95_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD7CB1BEF34C1FA5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g95_b1_n_0
    );
g95_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1E5E26D087C52A7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g95_b2_n_0
    );
g95_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C8C0D688F0137E3"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g95_b3_n_0
    );
g95_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27F4E76E7B011EF7"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g95_b4_n_0
    );
g95_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1803189184FEE118"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g95_b5_n_0
    );
g96_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"437822AFE565E4F3"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g96_b0_n_0
    );
g96_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64FA3590266DE670"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g96_b1_n_0
    );
g96_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0306000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g96_b10_n_0
    );
g96_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0306000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g96_b11_n_0
    );
g96_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBC063C9BA20F99D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g96_b2_n_0
    );
g96_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D959F11BF6396BAC"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g96_b3_n_0
    );
g96_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4627FF0346062FDD"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g96_b4_n_0
    );
g96_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFF0306001002"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g96_b5_n_0
    );
g96_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0306000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g96_b6_n_0
    );
g96_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0306000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g96_b7_n_0
    );
g96_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0306000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g96_b8_n_0
    );
g96_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0306000000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g96_b9_n_0
    );
g97_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C76F146E67CCEF5"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g97_b0_n_0
    );
g97_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DB5C5CAAE86484C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g97_b1_n_0
    );
g97_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1777574D2A732A6"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g97_b2_n_0
    );
g97_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71778D92FFB91565"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g97_b3_n_0
    );
g97_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E88021EF9BF01E4"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g97_b4_n_0
    );
g97_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE10040FE1B"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g97_b5_n_0
    );
g98_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"838C8FF07B1D455B"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g98_b0_n_0
    );
g98_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68C776DC78524727"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g98_b1_n_0
    );
g98_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000001803873F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g98_b10_n_0
    );
g98_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000001803873F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g98_b11_n_0
    );
g98_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCB2B88081A3852C"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g98_b2_n_0
    );
g98_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BEC73FDBC3803D"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g98_b3_n_0
    );
g98_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008100001803873E"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g98_b4_n_0
    );
g98_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000001803873F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g98_b5_n_0
    );
g98_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000001803873F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g98_b6_n_0
    );
g98_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000001803873F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g98_b7_n_0
    );
g98_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000001803873F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g98_b8_n_0
    );
g98_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000001803873F"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g98_b9_n_0
    );
g99_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"299B10F442BC3C33"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g99_b0_n_0
    );
g99_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"232D4718B6210AE0"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g99_b1_n_0
    );
g99_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000000007F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g99_b10_n_0
    );
g99_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000000007F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g99_b11_n_0
    );
g99_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1146E70F93D80318"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g99_b2_n_0
    );
g99_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72FE273F93E605F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g99_b3_n_0
    );
g99_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFE18C06C0007F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g99_b4_n_0
    );
g99_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000000007F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g99_b5_n_0
    );
g99_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000000007F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g99_b6_n_0
    );
g99_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000000007F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g99_b7_n_0
    );
g99_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000000007F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g99_b8_n_0
    );
g99_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000000007F8"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g99_b9_n_0
    );
g9_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DAE4406C52EF8882"
    )
        port map (
      I0 => \sample_index_reg_rep_n_0_[0]\,
      I1 => \sample_index_reg_rep_n_0_[1]\,
      I2 => \sample_index_reg_rep_n_0_[2]\,
      I3 => \sample_index_reg_rep_n_0_[3]\,
      I4 => \sample_index_reg_rep_n_0_[4]\,
      I5 => \sample_index_reg_rep_n_0_[5]\,
      O => g9_b0_n_0
    );
g9_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38E37EE8BD2F42B5"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep_n_0\,
      I1 => \sample_index_reg_rep[1]_rep_n_0\,
      I2 => \sample_index_reg_rep[2]_rep_n_0\,
      I3 => \sample_index_reg_rep[3]_rep_n_0\,
      I4 => \sample_index_reg_rep[4]_rep_n_0\,
      I5 => \sample_index_reg_rep[5]_rep_n_0\,
      O => g9_b1_n_0
    );
g9_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E7FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__15_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__16_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__16_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__17_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__17_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__17_n_0\,
      O => g9_b10_n_0
    );
g9_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E7FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__16_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__17_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__17_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__18_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__18_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__18_n_0\,
      O => g9_b11_n_0
    );
g9_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5D04896FC0D93DE"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__0_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__0_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__0_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__0_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__0_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__0_n_0\,
      O => g9_b2_n_0
    );
g9_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09F666C6C2E5DC00"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__1_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__1_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__1_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__1_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__1_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__1_n_0\,
      O => g9_b3_n_0
    );
g9_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE019F3900E62000"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__2_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__2_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__2_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__2_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__2_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__2_n_0\,
      O => g9_b4_n_0
    );
g9_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E7FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__3_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__3_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__3_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__3_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__3_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__3_n_0\,
      O => g9_b5_n_0
    );
g9_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E7FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__4_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__4_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__4_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__4_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__4_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__4_n_0\,
      O => g9_b6_n_0
    );
g9_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E7FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__5_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__5_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__5_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__5_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__5_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__5_n_0\,
      O => g9_b7_n_0
    );
g9_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E7FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__6_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__6_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__6_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__6_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__6_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__6_n_0\,
      O => g9_b8_n_0
    );
g9_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E7FFFF"
    )
        port map (
      I0 => \sample_index_reg_rep[0]_rep__14_n_0\,
      I1 => \sample_index_reg_rep[1]_rep__15_n_0\,
      I2 => \sample_index_reg_rep[2]_rep__15_n_0\,
      I3 => \sample_index_reg_rep[3]_rep__16_n_0\,
      I4 => \sample_index_reg_rep[4]_rep__16_n_0\,
      I5 => \sample_index_reg_rep[5]_rep__16_n_0\,
      O => g9_b9_n_0
    );
hann2_i: entity work.fft_chain_buff_fft_wrapper_0_0_hanning_window
     port map (
      A(14) => hann2_i_n_59,
      A(13) => hann2_i_n_60,
      A(12) => hann2_i_n_61,
      A(11) => hann2_i_n_62,
      A(10) => hann2_i_n_63,
      A(9) => hann2_i_n_64,
      A(8) => hann2_i_n_65,
      A(7) => hann2_i_n_66,
      A(6) => hann2_i_n_67,
      A(5) => hann2_i_n_68,
      A(4) => hann2_i_n_69,
      A(3) => hann2_i_n_70,
      A(2) => hann2_i_n_71,
      A(1) => hann2_i_n_72,
      A(0) => hann2_i_n_73,
      E(0) => \^vld_0\(0),
      Q(0) => index_reg(6),
      clk => clk,
      \index_reg[1]_0\ => hann2_i_n_3,
      \index_reg[1]_1\ => hann2_i_n_4,
      \index_reg[1]_10\ => hann2_i_n_13,
      \index_reg[1]_11\ => hann2_i_n_14,
      \index_reg[1]_12\ => hann2_i_n_15,
      \index_reg[1]_13\ => hann2_i_n_16,
      \index_reg[1]_14\ => hann2_i_n_17,
      \index_reg[1]_15\ => hann2_i_n_18,
      \index_reg[1]_16\ => hann2_i_n_19,
      \index_reg[1]_17\ => hann2_i_n_20,
      \index_reg[1]_18\ => hann2_i_n_21,
      \index_reg[1]_19\ => hann2_i_n_22,
      \index_reg[1]_2\ => hann2_i_n_5,
      \index_reg[1]_20\ => hann2_i_n_23,
      \index_reg[1]_21\ => hann2_i_n_24,
      \index_reg[1]_22\ => hann2_i_n_25,
      \index_reg[1]_23\ => hann2_i_n_26,
      \index_reg[1]_24\ => hann2_i_n_27,
      \index_reg[1]_25\ => hann2_i_n_28,
      \index_reg[1]_26\ => hann2_i_n_29,
      \index_reg[1]_27\ => hann2_i_n_30,
      \index_reg[1]_3\ => hann2_i_n_6,
      \index_reg[1]_4\ => hann2_i_n_7,
      \index_reg[1]_5\ => hann2_i_n_8,
      \index_reg[1]_6\ => hann2_i_n_9,
      \index_reg[1]_7\ => hann2_i_n_10,
      \index_reg[1]_8\ => hann2_i_n_11,
      \index_reg[1]_9\ => hann2_i_n_12,
      \index_reg[7]_0\(0) => \sample_counter_reg__0\(7),
      \index_reg[7]_1\(0) => \sample_counter2_reg__0\(7),
      \index_reg_rep[0]_0\ => hann2_i_n_31,
      \index_reg_rep[0]_1\ => hann2_i_n_32,
      \index_reg_rep[0]_10\ => hann2_i_n_41,
      \index_reg_rep[0]_11\ => hann2_i_n_42,
      \index_reg_rep[0]_12\ => hann2_i_n_43,
      \index_reg_rep[0]_13\ => hann2_i_n_44,
      \index_reg_rep[0]_14\ => hann2_i_n_45,
      \index_reg_rep[0]_15\ => hann2_i_n_46,
      \index_reg_rep[0]_16\ => hann2_i_n_47,
      \index_reg_rep[0]_17\ => hann2_i_n_48,
      \index_reg_rep[0]_18\ => hann2_i_n_49,
      \index_reg_rep[0]_19\ => hann2_i_n_50,
      \index_reg_rep[0]_2\ => hann2_i_n_33,
      \index_reg_rep[0]_20\ => hann2_i_n_51,
      \index_reg_rep[0]_21\ => hann2_i_n_52,
      \index_reg_rep[0]_22\ => hann2_i_n_53,
      \index_reg_rep[0]_23\ => hann2_i_n_54,
      \index_reg_rep[0]_24\ => hann2_i_n_55,
      \index_reg_rep[0]_25\ => hann2_i_n_56,
      \index_reg_rep[0]_26\ => hann2_i_n_57,
      \index_reg_rep[0]_3\ => hann2_i_n_34,
      \index_reg_rep[0]_4\ => hann2_i_n_35,
      \index_reg_rep[0]_5\ => hann2_i_n_36,
      \index_reg_rep[0]_6\ => hann2_i_n_37,
      \index_reg_rep[0]_7\ => hann2_i_n_38,
      \index_reg_rep[0]_8\ => hann2_i_n_39,
      \index_reg_rep[0]_9\ => hann2_i_n_40,
      \index_reg_rep[1]_0\ => hann2_i_n_58,
      \index_reg_rep[6]_0\(0) => hann2_i_n_74,
      m_axis_data_tvalid_2 => m_axis_data_tvalid_2,
      \product_raw0__0\ => \p_0_out_inferred__3/product_raw0__0_i_42_n_0\,
      \product_raw0__0_0\ => \p_0_out_inferred__2/product_raw0__0_i_43_n_0\,
      \product_raw0__0_1\ => \p_0_out_inferred__3/product_raw0__0_i_40_n_0\,
      \product_raw0__0_10\ => \p_0_out_inferred__2/product_raw0__0_i_33_n_0\,
      \product_raw0__0_11\ => \p_0_out_inferred__3/product_raw0__0_i_30_n_0\,
      \product_raw0__0_12\ => \p_0_out_inferred__2/product_raw0__0_i_31_n_0\,
      \product_raw0__0_13\ => \p_0_out_inferred__3/product_raw0__0_i_28_n_0\,
      \product_raw0__0_14\ => \p_0_out_inferred__2/product_raw0__0_i_29_n_0\,
      \product_raw0__0_15\ => \p_0_out_inferred__3/product_raw0__0_i_26_n_0\,
      \product_raw0__0_16\ => \p_0_out_inferred__2/product_raw0__0_i_27_n_0\,
      \product_raw0__0_17\ => \p_0_out_inferred__3/product_raw0__0_i_24_n_0\,
      \product_raw0__0_18\ => \p_0_out_inferred__2/product_raw0__0_i_25_n_0\,
      \product_raw0__0_19\ => \p_0_out_inferred__3/product_raw0__0_i_22_n_0\,
      \product_raw0__0_2\ => \p_0_out_inferred__2/product_raw0__0_i_41_n_0\,
      \product_raw0__0_20\ => \p_0_out_inferred__2/product_raw0__0_i_23_n_0\,
      \product_raw0__0_21\ => \p_0_out_inferred__3/product_raw0__0_i_20_n_0\,
      \product_raw0__0_22\ => \p_0_out_inferred__2/product_raw0__0_i_21_n_0\,
      \product_raw0__0_23\ => \p_0_out_inferred__3/product_raw0__0_i_18_n_0\,
      \product_raw0__0_24\ => \p_0_out_inferred__2/product_raw0__0_i_19_n_0\,
      \product_raw0__0_25\ => \p_0_out_inferred__3/product_raw0__0_i_16_n_0\,
      \product_raw0__0_26\ => \p_0_out_inferred__2/product_raw0__0_i_17_n_0\,
      \product_raw0__0_3\ => \p_0_out_inferred__3/product_raw0__0_i_38_n_0\,
      \product_raw0__0_4\ => \p_0_out_inferred__2/product_raw0__0_i_39_n_0\,
      \product_raw0__0_5\ => \p_0_out_inferred__3/product_raw0__0_i_36_n_0\,
      \product_raw0__0_6\ => \p_0_out_inferred__2/product_raw0__0_i_37_n_0\,
      \product_raw0__0_7\ => \p_0_out_inferred__3/product_raw0__0_i_34_n_0\,
      \product_raw0__0_8\ => \p_0_out_inferred__2/product_raw0__0_i_35_n_0\,
      \product_raw0__0_9\ => \p_0_out_inferred__3/product_raw0__0_i_32_n_0\,
      reset => reset,
      \select\ => \select\,
      vld => vld,
      vld_w => vld_w
    );
hann_i: entity work.fft_chain_buff_fft_wrapper_0_0_hanning_window_0
     port map (
      A(14 downto 0) => A(14 downto 0),
      E(0) => \^e\(0),
      Q(0) => index_reg_0(6),
      clk => clk,
      \index_reg[1]_0\ => hann_i_n_3,
      \index_reg[1]_1\ => hann_i_n_4,
      \index_reg[1]_10\ => hann_i_n_13,
      \index_reg[1]_11\ => hann_i_n_14,
      \index_reg[1]_12\ => hann_i_n_15,
      \index_reg[1]_13\ => hann_i_n_16,
      \index_reg[1]_14\ => hann_i_n_17,
      \index_reg[1]_15\ => hann_i_n_18,
      \index_reg[1]_16\ => hann_i_n_19,
      \index_reg[1]_17\ => hann_i_n_20,
      \index_reg[1]_18\ => hann_i_n_21,
      \index_reg[1]_19\ => hann_i_n_22,
      \index_reg[1]_2\ => hann_i_n_5,
      \index_reg[1]_20\ => hann_i_n_23,
      \index_reg[1]_21\ => hann_i_n_24,
      \index_reg[1]_22\ => hann_i_n_25,
      \index_reg[1]_23\ => hann_i_n_26,
      \index_reg[1]_24\ => hann_i_n_27,
      \index_reg[1]_25\ => hann_i_n_28,
      \index_reg[1]_26\ => hann_i_n_29,
      \index_reg[1]_27\ => hann_i_n_30,
      \index_reg[1]_3\ => hann_i_n_6,
      \index_reg[1]_4\ => hann_i_n_7,
      \index_reg[1]_5\ => hann_i_n_8,
      \index_reg[1]_6\ => hann_i_n_9,
      \index_reg[1]_7\ => hann_i_n_10,
      \index_reg[1]_8\ => hann_i_n_11,
      \index_reg[1]_9\ => hann_i_n_12,
      \index_reg_rep[0]_0\ => hann_i_n_31,
      \index_reg_rep[0]_1\ => hann_i_n_33,
      \index_reg_rep[0]_10\ => hann_i_n_42,
      \index_reg_rep[0]_11\ => hann_i_n_43,
      \index_reg_rep[0]_12\ => hann_i_n_44,
      \index_reg_rep[0]_13\ => hann_i_n_45,
      \index_reg_rep[0]_14\ => hann_i_n_46,
      \index_reg_rep[0]_15\ => hann_i_n_47,
      \index_reg_rep[0]_16\ => hann_i_n_48,
      \index_reg_rep[0]_17\ => hann_i_n_49,
      \index_reg_rep[0]_18\ => hann_i_n_50,
      \index_reg_rep[0]_19\ => hann_i_n_51,
      \index_reg_rep[0]_2\ => hann_i_n_34,
      \index_reg_rep[0]_20\ => hann_i_n_52,
      \index_reg_rep[0]_21\ => hann_i_n_53,
      \index_reg_rep[0]_22\ => hann_i_n_54,
      \index_reg_rep[0]_23\ => hann_i_n_55,
      \index_reg_rep[0]_24\ => hann_i_n_56,
      \index_reg_rep[0]_25\ => hann_i_n_57,
      \index_reg_rep[0]_26\ => hann_i_n_58,
      \index_reg_rep[0]_3\ => hann_i_n_35,
      \index_reg_rep[0]_4\ => hann_i_n_36,
      \index_reg_rep[0]_5\ => hann_i_n_37,
      \index_reg_rep[0]_6\ => hann_i_n_38,
      \index_reg_rep[0]_7\ => hann_i_n_39,
      \index_reg_rep[0]_8\ => hann_i_n_40,
      \index_reg_rep[0]_9\ => hann_i_n_41,
      \index_reg_rep[1]_0\ => hann_i_n_59,
      \index_reg_rep[6]_0\(0) => index(6),
      m_axis_data_tvalid => m_axis_data_tvalid,
      \p_0_out__0\(13 downto 0) => \p_0_out__0\(13 downto 0),
      product_raw0 => \p_0_out_inferred__0/product_raw0_i_54_n_0\,
      product_raw0_0 => \p_0_out_inferred__0/product_raw0_i_52_n_0\,
      product_raw0_1 => \p_0_out_inferred__0/product_raw0_i_50_n_0\,
      product_raw0_10 => \p_0_out_inferred__0/product_raw0_i_32_n_0\,
      product_raw0_11 => \p_0_out_inferred__0/product_raw0_i_30_n_0\,
      product_raw0_12 => \p_0_out_inferred__0/product_raw0_i_28_n_0\,
      product_raw0_2 => \p_0_out_inferred__0/product_raw0_i_48_n_0\,
      product_raw0_3 => \p_0_out_inferred__0/product_raw0_i_46_n_0\,
      product_raw0_4 => \p_0_out_inferred__0/product_raw0_i_44_n_0\,
      product_raw0_5 => \p_0_out_inferred__0/product_raw0_i_42_n_0\,
      product_raw0_6 => \p_0_out_inferred__0/product_raw0_i_40_n_0\,
      product_raw0_7 => \p_0_out_inferred__0/product_raw0_i_38_n_0\,
      product_raw0_8 => \p_0_out_inferred__0/product_raw0_i_36_n_0\,
      product_raw0_9 => \p_0_out_inferred__0/product_raw0_i_34_n_0\,
      reset => reset,
      \select\ => \select\,
      vld => vld,
      vld_w => vld_w
    );
\p_0_out_inferred__0/product_raw0_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_45,
      I1 => hann_i_n_59,
      O => \p_0_out_inferred__0/product_raw0_i_28_n_0\,
      S => index(6)
    );
\p_0_out_inferred__0/product_raw0_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_44,
      I1 => hann_i_n_58,
      O => \p_0_out_inferred__0/product_raw0_i_30_n_0\,
      S => index(6)
    );
\p_0_out_inferred__0/product_raw0_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_43,
      I1 => hann_i_n_57,
      O => \p_0_out_inferred__0/product_raw0_i_32_n_0\,
      S => index(6)
    );
\p_0_out_inferred__0/product_raw0_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_42,
      I1 => hann_i_n_56,
      O => \p_0_out_inferred__0/product_raw0_i_34_n_0\,
      S => index(6)
    );
\p_0_out_inferred__0/product_raw0_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_41,
      I1 => hann_i_n_55,
      O => \p_0_out_inferred__0/product_raw0_i_36_n_0\,
      S => index(6)
    );
\p_0_out_inferred__0/product_raw0_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_40,
      I1 => hann_i_n_54,
      O => \p_0_out_inferred__0/product_raw0_i_38_n_0\,
      S => index(6)
    );
\p_0_out_inferred__0/product_raw0_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_39,
      I1 => hann_i_n_53,
      O => \p_0_out_inferred__0/product_raw0_i_40_n_0\,
      S => index(6)
    );
\p_0_out_inferred__0/product_raw0_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_38,
      I1 => hann_i_n_52,
      O => \p_0_out_inferred__0/product_raw0_i_42_n_0\,
      S => index(6)
    );
\p_0_out_inferred__0/product_raw0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_37,
      I1 => hann_i_n_51,
      O => \p_0_out_inferred__0/product_raw0_i_44_n_0\,
      S => index(6)
    );
\p_0_out_inferred__0/product_raw0_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_36,
      I1 => hann_i_n_50,
      O => \p_0_out_inferred__0/product_raw0_i_46_n_0\,
      S => index(6)
    );
\p_0_out_inferred__0/product_raw0_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_35,
      I1 => hann_i_n_49,
      O => \p_0_out_inferred__0/product_raw0_i_48_n_0\,
      S => index(6)
    );
\p_0_out_inferred__0/product_raw0_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_34,
      I1 => hann_i_n_48,
      O => \p_0_out_inferred__0/product_raw0_i_50_n_0\,
      S => index(6)
    );
\p_0_out_inferred__0/product_raw0_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_33,
      I1 => hann_i_n_47,
      O => \p_0_out_inferred__0/product_raw0_i_52_n_0\,
      S => index(6)
    );
\p_0_out_inferred__0/product_raw0_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_31,
      I1 => hann_i_n_46,
      O => \p_0_out_inferred__0/product_raw0_i_54_n_0\,
      S => index(6)
    );
\p_0_out_inferred__2/product_raw0__0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_30,
      I1 => hann2_i_n_16,
      O => \p_0_out_inferred__2/product_raw0__0_i_17_n_0\,
      S => index_reg(6)
    );
\p_0_out_inferred__2/product_raw0__0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_29,
      I1 => hann2_i_n_15,
      O => \p_0_out_inferred__2/product_raw0__0_i_19_n_0\,
      S => index_reg(6)
    );
\p_0_out_inferred__2/product_raw0__0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_28,
      I1 => hann2_i_n_14,
      O => \p_0_out_inferred__2/product_raw0__0_i_21_n_0\,
      S => index_reg(6)
    );
\p_0_out_inferred__2/product_raw0__0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_27,
      I1 => hann2_i_n_13,
      O => \p_0_out_inferred__2/product_raw0__0_i_23_n_0\,
      S => index_reg(6)
    );
\p_0_out_inferred__2/product_raw0__0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_26,
      I1 => hann2_i_n_12,
      O => \p_0_out_inferred__2/product_raw0__0_i_25_n_0\,
      S => index_reg(6)
    );
\p_0_out_inferred__2/product_raw0__0_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_25,
      I1 => hann2_i_n_11,
      O => \p_0_out_inferred__2/product_raw0__0_i_27_n_0\,
      S => index_reg(6)
    );
\p_0_out_inferred__2/product_raw0__0_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_24,
      I1 => hann2_i_n_10,
      O => \p_0_out_inferred__2/product_raw0__0_i_29_n_0\,
      S => index_reg(6)
    );
\p_0_out_inferred__2/product_raw0__0_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_23,
      I1 => hann2_i_n_9,
      O => \p_0_out_inferred__2/product_raw0__0_i_31_n_0\,
      S => index_reg(6)
    );
\p_0_out_inferred__2/product_raw0__0_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_22,
      I1 => hann2_i_n_8,
      O => \p_0_out_inferred__2/product_raw0__0_i_33_n_0\,
      S => index_reg(6)
    );
\p_0_out_inferred__2/product_raw0__0_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_21,
      I1 => hann2_i_n_7,
      O => \p_0_out_inferred__2/product_raw0__0_i_35_n_0\,
      S => index_reg(6)
    );
\p_0_out_inferred__2/product_raw0__0_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_20,
      I1 => hann2_i_n_6,
      O => \p_0_out_inferred__2/product_raw0__0_i_37_n_0\,
      S => index_reg(6)
    );
\p_0_out_inferred__2/product_raw0__0_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_19,
      I1 => hann2_i_n_5,
      O => \p_0_out_inferred__2/product_raw0__0_i_39_n_0\,
      S => index_reg(6)
    );
\p_0_out_inferred__2/product_raw0__0_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_18,
      I1 => hann2_i_n_4,
      O => \p_0_out_inferred__2/product_raw0__0_i_41_n_0\,
      S => index_reg(6)
    );
\p_0_out_inferred__2/product_raw0__0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_17,
      I1 => hann2_i_n_3,
      O => \p_0_out_inferred__2/product_raw0__0_i_43_n_0\,
      S => index_reg(6)
    );
\p_0_out_inferred__3/product_raw0__0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_44,
      I1 => hann2_i_n_58,
      O => \p_0_out_inferred__3/product_raw0__0_i_16_n_0\,
      S => hann2_i_n_74
    );
\p_0_out_inferred__3/product_raw0__0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_43,
      I1 => hann2_i_n_57,
      O => \p_0_out_inferred__3/product_raw0__0_i_18_n_0\,
      S => hann2_i_n_74
    );
\p_0_out_inferred__3/product_raw0__0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_42,
      I1 => hann2_i_n_56,
      O => \p_0_out_inferred__3/product_raw0__0_i_20_n_0\,
      S => hann2_i_n_74
    );
\p_0_out_inferred__3/product_raw0__0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_41,
      I1 => hann2_i_n_55,
      O => \p_0_out_inferred__3/product_raw0__0_i_22_n_0\,
      S => hann2_i_n_74
    );
\p_0_out_inferred__3/product_raw0__0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_40,
      I1 => hann2_i_n_54,
      O => \p_0_out_inferred__3/product_raw0__0_i_24_n_0\,
      S => hann2_i_n_74
    );
\p_0_out_inferred__3/product_raw0__0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_39,
      I1 => hann2_i_n_53,
      O => \p_0_out_inferred__3/product_raw0__0_i_26_n_0\,
      S => hann2_i_n_74
    );
\p_0_out_inferred__3/product_raw0__0_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_38,
      I1 => hann2_i_n_52,
      O => \p_0_out_inferred__3/product_raw0__0_i_28_n_0\,
      S => hann2_i_n_74
    );
\p_0_out_inferred__3/product_raw0__0_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_37,
      I1 => hann2_i_n_51,
      O => \p_0_out_inferred__3/product_raw0__0_i_30_n_0\,
      S => hann2_i_n_74
    );
\p_0_out_inferred__3/product_raw0__0_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_36,
      I1 => hann2_i_n_50,
      O => \p_0_out_inferred__3/product_raw0__0_i_32_n_0\,
      S => hann2_i_n_74
    );
\p_0_out_inferred__3/product_raw0__0_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_35,
      I1 => hann2_i_n_49,
      O => \p_0_out_inferred__3/product_raw0__0_i_34_n_0\,
      S => hann2_i_n_74
    );
\p_0_out_inferred__3/product_raw0__0_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_34,
      I1 => hann2_i_n_48,
      O => \p_0_out_inferred__3/product_raw0__0_i_36_n_0\,
      S => hann2_i_n_74
    );
\p_0_out_inferred__3/product_raw0__0_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_33,
      I1 => hann2_i_n_47,
      O => \p_0_out_inferred__3/product_raw0__0_i_38_n_0\,
      S => hann2_i_n_74
    );
\p_0_out_inferred__3/product_raw0__0_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_32,
      I1 => hann2_i_n_46,
      O => \p_0_out_inferred__3/product_raw0__0_i_40_n_0\,
      S => hann2_i_n_74
    );
\p_0_out_inferred__3/product_raw0__0_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => hann2_i_n_31,
      I1 => hann2_i_n_45,
      O => \p_0_out_inferred__3/product_raw0__0_i_42_n_0\,
      S => hann2_i_n_74
    );
product_raw0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => A(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_raw0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(11),
      B(16) => B(11),
      B(15) => B(11),
      B(14) => B(11),
      B(13) => B(11),
      B(12) => B(11),
      B(11 downto 0) => B(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_raw0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_raw0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_raw0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^e\(0),
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_raw0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_raw0_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_product_raw0_P_UNCONNECTED(47 downto 28),
      P(27) => product_raw0_n_78,
      P(26) => product_raw0_n_79,
      P(25) => product_raw0_n_80,
      P(24) => product_raw0_n_81,
      P(23) => product_raw0_n_82,
      P(22) => product_raw0_n_83,
      P(21) => product_raw0_n_84,
      P(20) => product_raw0_n_85,
      P(19) => product_raw0_n_86,
      P(18) => product_raw0_n_87,
      P(17) => product_raw0_n_88,
      P(16) => product_raw0_n_89,
      P(15) => product_raw0_n_90,
      P(14) => product_raw0_n_91,
      P(13) => product_raw0_n_92,
      P(12) => product_raw0_n_93,
      P(11) => product_raw0_n_94,
      P(10) => product_raw0_n_95,
      P(9) => product_raw0_n_96,
      P(8) => product_raw0_n_97,
      P(7) => product_raw0_n_98,
      P(6) => product_raw0_n_99,
      P(5) => product_raw0_n_100,
      P(4) => product_raw0_n_101,
      P(3) => product_raw0_n_102,
      P(2) => product_raw0_n_103,
      P(1) => product_raw0_n_104,
      P(0) => product_raw0_n_105,
      PATTERNBDETECT => NLW_product_raw0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_raw0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_product_raw0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_raw0_UNDERFLOW_UNCONNECTED
    );
\product_raw0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14) => hann2_i_n_59,
      A(13) => hann2_i_n_60,
      A(12) => hann2_i_n_61,
      A(11) => hann2_i_n_62,
      A(10) => hann2_i_n_63,
      A(9) => hann2_i_n_64,
      A(8) => hann2_i_n_65,
      A(7) => hann2_i_n_66,
      A(6) => hann2_i_n_67,
      A(5) => hann2_i_n_68,
      A(4) => hann2_i_n_69,
      A(3) => hann2_i_n_70,
      A(2) => hann2_i_n_71,
      A(1) => hann2_i_n_72,
      A(0) => hann2_i_n_73,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_product_raw0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(11),
      B(16) => B(11),
      B(15) => B(11),
      B(14) => B(11),
      B(13) => B(11),
      B(12) => B(11),
      B(11 downto 0) => B(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_product_raw0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_product_raw0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_product_raw0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^vld_0\(0),
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_product_raw0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_product_raw0__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 28) => \NLW_product_raw0__0_P_UNCONNECTED\(47 downto 28),
      P(27) => \product_raw0__0_n_78\,
      P(26) => \product_raw0__0_n_79\,
      P(25) => \product_raw0__0_n_80\,
      P(24) => \product_raw0__0_n_81\,
      P(23) => \product_raw0__0_n_82\,
      P(22) => \product_raw0__0_n_83\,
      P(21) => \product_raw0__0_n_84\,
      P(20) => \product_raw0__0_n_85\,
      P(19) => \product_raw0__0_n_86\,
      P(18) => \product_raw0__0_n_87\,
      P(17) => \product_raw0__0_n_88\,
      P(16) => \product_raw0__0_n_89\,
      P(15) => \product_raw0__0_n_90\,
      P(14) => \product_raw0__0_n_91\,
      P(13) => \product_raw0__0_n_92\,
      P(12) => \product_raw0__0_n_93\,
      P(11) => \product_raw0__0_n_94\,
      P(10) => \product_raw0__0_n_95\,
      P(9) => \product_raw0__0_n_96\,
      P(8) => \product_raw0__0_n_97\,
      P(7) => \product_raw0__0_n_98\,
      P(6) => \product_raw0__0_n_99\,
      P(5) => \product_raw0__0_n_100\,
      P(4) => \product_raw0__0_n_101\,
      P(3) => \product_raw0__0_n_102\,
      P(2) => \product_raw0__0_n_103\,
      P(1) => \product_raw0__0_n_104\,
      P(0) => \product_raw0__0_n_105\,
      PATTERNBDETECT => \NLW_product_raw0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_product_raw0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_product_raw0__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_product_raw0__0_UNDERFLOW_UNCONNECTED\
    );
product_raw0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => audio_in(11),
      I1 => \select\,
      I2 => \audio_w_reg_n_0_[11]\,
      O => B(11)
    );
product_raw0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => audio_in(2),
      I1 => \select\,
      I2 => \audio_w_reg_n_0_[2]\,
      O => B(2)
    );
product_raw0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => audio_in(1),
      I1 => \select\,
      I2 => \audio_w_reg_n_0_[1]\,
      O => B(1)
    );
product_raw0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => audio_in(0),
      I1 => \select\,
      I2 => \audio_w_reg_n_0_[0]\,
      O => B(0)
    );
product_raw0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => audio_in(10),
      I1 => \select\,
      I2 => \audio_w_reg_n_0_[10]\,
      O => B(10)
    );
product_raw0_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_30,
      I1 => hann_i_n_16,
      O => \p_0_out__0\(13),
      S => index_reg_0(6)
    );
product_raw0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => audio_in(9),
      I1 => \select\,
      I2 => \audio_w_reg_n_0_[9]\,
      O => B(9)
    );
product_raw0_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_29,
      I1 => hann_i_n_15,
      O => \p_0_out__0\(12),
      S => index_reg_0(6)
    );
product_raw0_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_28,
      I1 => hann_i_n_14,
      O => \p_0_out__0\(11),
      S => index_reg_0(6)
    );
product_raw0_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_27,
      I1 => hann_i_n_13,
      O => \p_0_out__0\(10),
      S => index_reg_0(6)
    );
product_raw0_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_26,
      I1 => hann_i_n_12,
      O => \p_0_out__0\(9),
      S => index_reg_0(6)
    );
product_raw0_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_25,
      I1 => hann_i_n_11,
      O => \p_0_out__0\(8),
      S => index_reg_0(6)
    );
product_raw0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => audio_in(8),
      I1 => \select\,
      I2 => \audio_w_reg_n_0_[8]\,
      O => B(8)
    );
product_raw0_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_24,
      I1 => hann_i_n_10,
      O => \p_0_out__0\(7),
      S => index_reg_0(6)
    );
product_raw0_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_23,
      I1 => hann_i_n_9,
      O => \p_0_out__0\(6),
      S => index_reg_0(6)
    );
product_raw0_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_22,
      I1 => hann_i_n_8,
      O => \p_0_out__0\(5),
      S => index_reg_0(6)
    );
product_raw0_i_47: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_21,
      I1 => hann_i_n_7,
      O => \p_0_out__0\(4),
      S => index_reg_0(6)
    );
product_raw0_i_49: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_20,
      I1 => hann_i_n_6,
      O => \p_0_out__0\(3),
      S => index_reg_0(6)
    );
product_raw0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => audio_in(7),
      I1 => \select\,
      I2 => \audio_w_reg_n_0_[7]\,
      O => B(7)
    );
product_raw0_i_51: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_19,
      I1 => hann_i_n_5,
      O => \p_0_out__0\(2),
      S => index_reg_0(6)
    );
product_raw0_i_53: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_18,
      I1 => hann_i_n_4,
      O => \p_0_out__0\(1),
      S => index_reg_0(6)
    );
product_raw0_i_55: unisim.vcomponents.MUXF7
     port map (
      I0 => hann_i_n_17,
      I1 => hann_i_n_3,
      O => \p_0_out__0\(0),
      S => index_reg_0(6)
    );
product_raw0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => audio_in(6),
      I1 => \select\,
      I2 => \audio_w_reg_n_0_[6]\,
      O => B(6)
    );
product_raw0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => audio_in(5),
      I1 => \select\,
      I2 => \audio_w_reg_n_0_[5]\,
      O => B(5)
    );
product_raw0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => audio_in(4),
      I1 => \select\,
      I2 => \audio_w_reg_n_0_[4]\,
      O => B(4)
    );
product_raw0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => audio_in(3),
      I1 => \select\,
      I2 => \audio_w_reg_n_0_[3]\,
      O => B(3)
    );
\sample_counter2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sample_counter2_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\sample_counter2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sample_counter2_reg_n_0_[0]\,
      I1 => \sample_counter2_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\sample_counter2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sample_counter2_reg_n_0_[0]\,
      I1 => \sample_counter2_reg_n_0_[1]\,
      I2 => \sample_counter2_reg_n_0_[2]\,
      O => \p_0_in__0\(2)
    );
\sample_counter2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \sample_counter2_reg_n_0_[3]\,
      I1 => \sample_counter2_reg_n_0_[0]\,
      I2 => \sample_counter2_reg_n_0_[1]\,
      I3 => \sample_counter2_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\sample_counter2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \sample_counter2_reg_n_0_[4]\,
      I1 => \sample_counter2_reg_n_0_[2]\,
      I2 => \sample_counter2_reg_n_0_[1]\,
      I3 => \sample_counter2_reg_n_0_[0]\,
      I4 => \sample_counter2_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\sample_counter2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \sample_counter2_reg_n_0_[5]\,
      I1 => \sample_counter2_reg_n_0_[3]\,
      I2 => \sample_counter2_reg_n_0_[0]\,
      I3 => \sample_counter2_reg_n_0_[1]\,
      I4 => \sample_counter2_reg_n_0_[2]\,
      I5 => \sample_counter2_reg_n_0_[4]\,
      O => \p_0_in__0\(5)
    );
\sample_counter2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \sample_counter2_reg_n_0_[6]\,
      I1 => \sample_counter2_reg_n_0_[4]\,
      I2 => \sample_counter2[7]_i_3_n_0\,
      I3 => \sample_counter2_reg_n_0_[3]\,
      I4 => \sample_counter2_reg_n_0_[5]\,
      O => \p_0_in__0\(6)
    );
\sample_counter2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vld_w,
      I1 => \sample_counter2_reg__0\(7),
      O => \sample_counter2[7]_i_1_n_0\
    );
\sample_counter2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \sample_counter2_reg_n_0_[5]\,
      I1 => \sample_counter2_reg_n_0_[3]\,
      I2 => \sample_counter2[7]_i_3_n_0\,
      I3 => \sample_counter2_reg_n_0_[4]\,
      I4 => \sample_counter2_reg_n_0_[6]\,
      O => \p_0_in__0\(7)
    );
\sample_counter2[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sample_counter2_reg_n_0_[2]\,
      I1 => \sample_counter2_reg_n_0_[1]\,
      I2 => \sample_counter2_reg_n_0_[0]\,
      O => \sample_counter2[7]_i_3_n_0\
    );
\sample_counter2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter2[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__0\(0),
      Q => \sample_counter2_reg_n_0_[0]\
    );
\sample_counter2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter2[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__0\(1),
      Q => \sample_counter2_reg_n_0_[1]\
    );
\sample_counter2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter2[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__0\(2),
      Q => \sample_counter2_reg_n_0_[2]\
    );
\sample_counter2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter2[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__0\(3),
      Q => \sample_counter2_reg_n_0_[3]\
    );
\sample_counter2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter2[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__0\(4),
      Q => \sample_counter2_reg_n_0_[4]\
    );
\sample_counter2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter2[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__0\(5),
      Q => \sample_counter2_reg_n_0_[5]\
    );
\sample_counter2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter2[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__0\(6),
      Q => \sample_counter2_reg_n_0_[6]\
    );
\sample_counter2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter2[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__0\(7),
      Q => \sample_counter2_reg__0\(7)
    );
\sample_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sample_counter_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\sample_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sample_counter_reg_n_0_[0]\,
      I1 => \sample_counter_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\sample_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sample_counter_reg_n_0_[0]\,
      I1 => \sample_counter_reg_n_0_[1]\,
      I2 => \sample_counter_reg_n_0_[2]\,
      O => \p_0_in__1\(2)
    );
\sample_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \sample_counter_reg_n_0_[3]\,
      I1 => \sample_counter_reg_n_0_[0]\,
      I2 => \sample_counter_reg_n_0_[1]\,
      I3 => \sample_counter_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\sample_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \sample_counter_reg_n_0_[4]\,
      I1 => \sample_counter_reg_n_0_[2]\,
      I2 => \sample_counter_reg_n_0_[1]\,
      I3 => \sample_counter_reg_n_0_[0]\,
      I4 => \sample_counter_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\sample_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \sample_counter_reg_n_0_[5]\,
      I1 => \sample_counter_reg_n_0_[3]\,
      I2 => \sample_counter_reg_n_0_[0]\,
      I3 => \sample_counter_reg_n_0_[1]\,
      I4 => \sample_counter_reg_n_0_[2]\,
      I5 => \sample_counter_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\sample_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \sample_counter_reg_n_0_[6]\,
      I1 => \sample_counter_reg_n_0_[4]\,
      I2 => \sample_counter[7]_i_3_n_0\,
      I3 => \sample_counter_reg_n_0_[3]\,
      I4 => \sample_counter_reg_n_0_[5]\,
      O => \p_0_in__1\(6)
    );
\sample_counter[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vld,
      I1 => \sample_counter_reg__0\(7),
      O => \sample_counter[7]_i_1_n_0\
    );
\sample_counter[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \sample_counter_reg_n_0_[5]\,
      I1 => \sample_counter_reg_n_0_[3]\,
      I2 => \sample_counter[7]_i_3_n_0\,
      I3 => \sample_counter_reg_n_0_[4]\,
      I4 => \sample_counter_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\sample_counter[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sample_counter_reg_n_0_[2]\,
      I1 => \sample_counter_reg_n_0_[1]\,
      I2 => \sample_counter_reg_n_0_[0]\,
      O => \sample_counter[7]_i_3_n_0\
    );
\sample_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(0),
      Q => \sample_counter_reg_n_0_[0]\
    );
\sample_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(1),
      Q => \sample_counter_reg_n_0_[1]\
    );
\sample_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(2),
      Q => \sample_counter_reg_n_0_[2]\
    );
\sample_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(3),
      Q => \sample_counter_reg_n_0_[3]\
    );
\sample_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(4),
      Q => \sample_counter_reg_n_0_[4]\
    );
\sample_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(5),
      Q => \sample_counter_reg_n_0_[5]\
    );
\sample_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(6),
      Q => \sample_counter_reg_n_0_[6]\
    );
\sample_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \sample_counter[7]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(7),
      Q => \sample_counter_reg__0\(7)
    );
\sample_index[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index[0]_i_2_n_0\
    );
\sample_index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg[0]_i_1_n_7\,
      Q => sample_index_reg(0)
    );
\sample_index_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sample_index_reg[0]_i_1_n_0\,
      CO(2) => \sample_index_reg[0]_i_1_n_1\,
      CO(1) => \sample_index_reg[0]_i_1_n_2\,
      CO(0) => \sample_index_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sample_index_reg[0]_i_1_n_4\,
      O(2) => \sample_index_reg[0]_i_1_n_5\,
      O(1) => \sample_index_reg[0]_i_1_n_6\,
      O(0) => \sample_index_reg[0]_i_1_n_7\,
      S(3 downto 1) => sample_index_reg(3 downto 1),
      S(0) => \sample_index[0]_i_2_n_0\
    );
\sample_index_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg[8]_i_1_n_5\,
      Q => sample_index_reg(10)
    );
\sample_index_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg[8]_i_1_n_4\,
      Q => sample_index_reg(11)
    );
\sample_index_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg[12]_i_1_n_7\,
      Q => sample_index_reg(12)
    );
\sample_index_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_index_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sample_index_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sample_index_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sample_index_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sample_index_reg[12]_i_1_n_6\,
      O(0) => \sample_index_reg[12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => sample_index_reg(13 downto 12)
    );
\sample_index_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg[12]_i_1_n_6\,
      Q => sample_index_reg(13)
    );
\sample_index_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg[0]_i_1_n_6\,
      Q => sample_index_reg(1)
    );
\sample_index_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg[0]_i_1_n_5\,
      Q => sample_index_reg(2)
    );
\sample_index_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg[0]_i_1_n_4\,
      Q => sample_index_reg(3)
    );
\sample_index_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg[4]_i_1_n_7\,
      Q => sample_index_reg(4)
    );
\sample_index_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_index_reg[0]_i_1_n_0\,
      CO(3) => \sample_index_reg[4]_i_1_n_0\,
      CO(2) => \sample_index_reg[4]_i_1_n_1\,
      CO(1) => \sample_index_reg[4]_i_1_n_2\,
      CO(0) => \sample_index_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sample_index_reg[4]_i_1_n_4\,
      O(2) => \sample_index_reg[4]_i_1_n_5\,
      O(1) => \sample_index_reg[4]_i_1_n_6\,
      O(0) => \sample_index_reg[4]_i_1_n_7\,
      S(3 downto 0) => sample_index_reg(7 downto 4)
    );
\sample_index_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg[4]_i_1_n_6\,
      Q => sample_index_reg(5)
    );
\sample_index_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg[4]_i_1_n_5\,
      Q => sample_index_reg(6)
    );
\sample_index_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg[4]_i_1_n_4\,
      Q => sample_index_reg(7)
    );
\sample_index_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg[8]_i_1_n_7\,
      Q => sample_index_reg(8)
    );
\sample_index_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_index_reg[4]_i_1_n_0\,
      CO(3) => \sample_index_reg[8]_i_1_n_0\,
      CO(2) => \sample_index_reg[8]_i_1_n_1\,
      CO(1) => \sample_index_reg[8]_i_1_n_2\,
      CO(0) => \sample_index_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sample_index_reg[8]_i_1_n_4\,
      O(2) => \sample_index_reg[8]_i_1_n_5\,
      O(1) => \sample_index_reg[8]_i_1_n_6\,
      O(0) => \sample_index_reg[8]_i_1_n_7\,
      S(3 downto 0) => sample_index_reg(11 downto 8)
    );
\sample_index_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg[8]_i_1_n_6\,
      Q => sample_index_reg(9)
    );
\sample_index_reg_rep[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_i_1_n_0\,
      Q => \sample_index_reg_rep_n_0_[0]\
    );
\sample_index_reg_rep[0]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep_n_0\
    );
\sample_index_reg_rep[0]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__0_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__0_n_0\
    );
\sample_index_reg_rep[0]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__1_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__1_n_0\
    );
\sample_index_reg_rep[0]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__10_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__10_n_0\
    );
\sample_index_reg_rep[0]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__11_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__11_n_0\
    );
\sample_index_reg_rep[0]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__12_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__12_n_0\
    );
\sample_index_reg_rep[0]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__13_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__13_n_0\
    );
\sample_index_reg_rep[0]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__14_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__14_n_0\
    );
\sample_index_reg_rep[0]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__15_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__15_n_0\
    );
\sample_index_reg_rep[0]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__16_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__16_n_0\
    );
\sample_index_reg_rep[0]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__2_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__2_n_0\
    );
\sample_index_reg_rep[0]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__3_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__3_n_0\
    );
\sample_index_reg_rep[0]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__4_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__4_n_0\
    );
\sample_index_reg_rep[0]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__5_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__5_n_0\
    );
\sample_index_reg_rep[0]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__6_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__6_n_0\
    );
\sample_index_reg_rep[0]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__7_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__7_n_0\
    );
\sample_index_reg_rep[0]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__8_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__8_n_0\
    );
\sample_index_reg_rep[0]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_rep[0]_rep__9_i_1_n_0\,
      Q => \sample_index_reg_rep[0]_rep__9_n_0\
    );
\sample_index_reg_rep[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[12]_i_1_n_6\,
      Q => \sample_index_reg_rep_n_0_[10]\
    );
\sample_index_reg_rep[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[12]_i_1_n_5\,
      Q => \sample_index_reg_rep_n_0_[11]\
    );
\sample_index_reg_rep[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[12]_i_1_n_4\,
      Q => \sample_index_reg_rep_n_0_[12]\
    );
\sample_index_reg_rep[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_index_reg_rep[8]_i_1_n_0\,
      CO(3) => \sample_index_reg_rep[12]_i_1_n_0\,
      CO(2) => \sample_index_reg_rep[12]_i_1_n_1\,
      CO(1) => \sample_index_reg_rep[12]_i_1_n_2\,
      CO(0) => \sample_index_reg_rep[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sample_index_reg_rep[12]_i_1_n_4\,
      O(2) => \sample_index_reg_rep[12]_i_1_n_5\,
      O(1) => \sample_index_reg_rep[12]_i_1_n_6\,
      O(0) => \sample_index_reg_rep[12]_i_1_n_7\,
      S(3 downto 0) => sample_index_reg(12 downto 9)
    );
\sample_index_reg_rep[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[13]_i_1_n_7\,
      Q => \sample_index_reg_rep_n_0_[13]\
    );
\sample_index_reg_rep[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_index_reg_rep[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_sample_index_reg_rep[13]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sample_index_reg_rep[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \sample_index_reg_rep[13]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => sample_index_reg(13)
    );
\sample_index_reg_rep[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep_n_0_[1]\
    );
\sample_index_reg_rep[1]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep_n_0\
    );
\sample_index_reg_rep[1]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__0_n_0\
    );
\sample_index_reg_rep[1]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__1_n_0\
    );
\sample_index_reg_rep[1]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__10_n_0\
    );
\sample_index_reg_rep[1]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__11_n_0\
    );
\sample_index_reg_rep[1]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__12_n_0\
    );
\sample_index_reg_rep[1]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__13_n_0\
    );
\sample_index_reg_rep[1]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__14_n_0\
    );
\sample_index_reg_rep[1]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__15_n_0\
    );
\sample_index_reg_rep[1]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__16_n_0\
    );
\sample_index_reg_rep[1]_rep__17\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__17_n_0\
    );
\sample_index_reg_rep[1]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__2_n_0\
    );
\sample_index_reg_rep[1]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__3_n_0\
    );
\sample_index_reg_rep[1]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__4_n_0\
    );
\sample_index_reg_rep[1]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__5_n_0\
    );
\sample_index_reg_rep[1]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__6_n_0\
    );
\sample_index_reg_rep[1]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__7_n_0\
    );
\sample_index_reg_rep[1]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__8_n_0\
    );
\sample_index_reg_rep[1]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_7\,
      Q => \sample_index_reg_rep[1]_rep__9_n_0\
    );
\sample_index_reg_rep[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep_n_0_[2]\
    );
\sample_index_reg_rep[2]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep_n_0\
    );
\sample_index_reg_rep[2]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__0_n_0\
    );
\sample_index_reg_rep[2]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__1_n_0\
    );
\sample_index_reg_rep[2]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__10_n_0\
    );
\sample_index_reg_rep[2]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__11_n_0\
    );
\sample_index_reg_rep[2]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__12_n_0\
    );
\sample_index_reg_rep[2]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__13_n_0\
    );
\sample_index_reg_rep[2]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__14_n_0\
    );
\sample_index_reg_rep[2]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__15_n_0\
    );
\sample_index_reg_rep[2]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__16_n_0\
    );
\sample_index_reg_rep[2]_rep__17\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__17_n_0\
    );
\sample_index_reg_rep[2]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__2_n_0\
    );
\sample_index_reg_rep[2]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__3_n_0\
    );
\sample_index_reg_rep[2]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__4_n_0\
    );
\sample_index_reg_rep[2]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__5_n_0\
    );
\sample_index_reg_rep[2]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__6_n_0\
    );
\sample_index_reg_rep[2]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__7_n_0\
    );
\sample_index_reg_rep[2]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__8_n_0\
    );
\sample_index_reg_rep[2]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_6\,
      Q => \sample_index_reg_rep[2]_rep__9_n_0\
    );
\sample_index_reg_rep[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep_n_0_[3]\
    );
\sample_index_reg_rep[3]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep_n_0\
    );
\sample_index_reg_rep[3]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__0_n_0\
    );
\sample_index_reg_rep[3]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__1_n_0\
    );
\sample_index_reg_rep[3]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__10_n_0\
    );
\sample_index_reg_rep[3]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__11_n_0\
    );
\sample_index_reg_rep[3]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__12_n_0\
    );
\sample_index_reg_rep[3]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__13_n_0\
    );
\sample_index_reg_rep[3]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__14_n_0\
    );
\sample_index_reg_rep[3]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__15_n_0\
    );
\sample_index_reg_rep[3]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__16_n_0\
    );
\sample_index_reg_rep[3]_rep__17\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__17_n_0\
    );
\sample_index_reg_rep[3]_rep__18\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__18_n_0\
    );
\sample_index_reg_rep[3]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__2_n_0\
    );
\sample_index_reg_rep[3]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__3_n_0\
    );
\sample_index_reg_rep[3]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__4_n_0\
    );
\sample_index_reg_rep[3]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__5_n_0\
    );
\sample_index_reg_rep[3]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__6_n_0\
    );
\sample_index_reg_rep[3]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__7_n_0\
    );
\sample_index_reg_rep[3]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__8_n_0\
    );
\sample_index_reg_rep[3]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_5\,
      Q => \sample_index_reg_rep[3]_rep__9_n_0\
    );
\sample_index_reg_rep[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep_n_0_[4]\
    );
\sample_index_reg_rep[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sample_index_reg_rep[4]_i_1_n_0\,
      CO(2) => \sample_index_reg_rep[4]_i_1_n_1\,
      CO(1) => \sample_index_reg_rep[4]_i_1_n_2\,
      CO(0) => \sample_index_reg_rep[4]_i_1_n_3\,
      CYINIT => sample_index_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \sample_index_reg_rep[4]_i_1_n_4\,
      O(2) => \sample_index_reg_rep[4]_i_1_n_5\,
      O(1) => \sample_index_reg_rep[4]_i_1_n_6\,
      O(0) => \sample_index_reg_rep[4]_i_1_n_7\,
      S(3 downto 0) => sample_index_reg(4 downto 1)
    );
\sample_index_reg_rep[4]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep_n_0\
    );
\sample_index_reg_rep[4]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__0_n_0\
    );
\sample_index_reg_rep[4]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__1_n_0\
    );
\sample_index_reg_rep[4]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__10_n_0\
    );
\sample_index_reg_rep[4]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__11_n_0\
    );
\sample_index_reg_rep[4]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__12_n_0\
    );
\sample_index_reg_rep[4]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__13_n_0\
    );
\sample_index_reg_rep[4]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__14_n_0\
    );
\sample_index_reg_rep[4]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__15_n_0\
    );
\sample_index_reg_rep[4]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__16_n_0\
    );
\sample_index_reg_rep[4]_rep__17\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__17_n_0\
    );
\sample_index_reg_rep[4]_rep__18\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__18_n_0\
    );
\sample_index_reg_rep[4]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__2_n_0\
    );
\sample_index_reg_rep[4]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__3_n_0\
    );
\sample_index_reg_rep[4]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__4_n_0\
    );
\sample_index_reg_rep[4]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__5_n_0\
    );
\sample_index_reg_rep[4]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__6_n_0\
    );
\sample_index_reg_rep[4]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__7_n_0\
    );
\sample_index_reg_rep[4]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__8_n_0\
    );
\sample_index_reg_rep[4]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[4]_i_1_n_4\,
      Q => \sample_index_reg_rep[4]_rep__9_n_0\
    );
\sample_index_reg_rep[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep_n_0_[5]\
    );
\sample_index_reg_rep[5]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep_n_0\
    );
\sample_index_reg_rep[5]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__0_n_0\
    );
\sample_index_reg_rep[5]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__1_n_0\
    );
\sample_index_reg_rep[5]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__10_n_0\
    );
\sample_index_reg_rep[5]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__11_n_0\
    );
\sample_index_reg_rep[5]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__12_n_0\
    );
\sample_index_reg_rep[5]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__13_n_0\
    );
\sample_index_reg_rep[5]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__14_n_0\
    );
\sample_index_reg_rep[5]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__15_n_0\
    );
\sample_index_reg_rep[5]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__16_n_0\
    );
\sample_index_reg_rep[5]_rep__17\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__17_n_0\
    );
\sample_index_reg_rep[5]_rep__18\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__18_n_0\
    );
\sample_index_reg_rep[5]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__2_n_0\
    );
\sample_index_reg_rep[5]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__3_n_0\
    );
\sample_index_reg_rep[5]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__4_n_0\
    );
\sample_index_reg_rep[5]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__5_n_0\
    );
\sample_index_reg_rep[5]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__6_n_0\
    );
\sample_index_reg_rep[5]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__7_n_0\
    );
\sample_index_reg_rep[5]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__8_n_0\
    );
\sample_index_reg_rep[5]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_7\,
      Q => \sample_index_reg_rep[5]_rep__9_n_0\
    );
\sample_index_reg_rep[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_6\,
      Q => \sample_index_reg_rep_n_0_[6]\
    );
\sample_index_reg_rep[6]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_6\,
      Q => \sample_index_reg_rep[6]_rep_n_0\
    );
\sample_index_reg_rep[6]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_6\,
      Q => \sample_index_reg_rep[6]_rep__0_n_0\
    );
\sample_index_reg_rep[6]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_6\,
      Q => \sample_index_reg_rep[6]_rep__1_n_0\
    );
\sample_index_reg_rep[6]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_6\,
      Q => \sample_index_reg_rep[6]_rep__10_n_0\
    );
\sample_index_reg_rep[6]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_6\,
      Q => \sample_index_reg_rep[6]_rep__2_n_0\
    );
\sample_index_reg_rep[6]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_6\,
      Q => \sample_index_reg_rep[6]_rep__3_n_0\
    );
\sample_index_reg_rep[6]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_6\,
      Q => \sample_index_reg_rep[6]_rep__4_n_0\
    );
\sample_index_reg_rep[6]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_6\,
      Q => \sample_index_reg_rep[6]_rep__5_n_0\
    );
\sample_index_reg_rep[6]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_6\,
      Q => \sample_index_reg_rep[6]_rep__6_n_0\
    );
\sample_index_reg_rep[6]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_6\,
      Q => \sample_index_reg_rep[6]_rep__7_n_0\
    );
\sample_index_reg_rep[6]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_6\,
      Q => \sample_index_reg_rep[6]_rep__8_n_0\
    );
\sample_index_reg_rep[6]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_6\,
      Q => \sample_index_reg_rep[6]_rep__9_n_0\
    );
\sample_index_reg_rep[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_5\,
      Q => \sample_index_reg_rep_n_0_[7]\
    );
\sample_index_reg_rep[7]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_5\,
      Q => \sample_index_reg_rep[7]_rep_n_0\
    );
\sample_index_reg_rep[7]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_5\,
      Q => \sample_index_reg_rep[7]_rep__0_n_0\
    );
\sample_index_reg_rep[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_4\,
      Q => \sample_index_reg_rep_n_0_[8]\
    );
\sample_index_reg_rep[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_index_reg_rep[4]_i_1_n_0\,
      CO(3) => \sample_index_reg_rep[8]_i_1_n_0\,
      CO(2) => \sample_index_reg_rep[8]_i_1_n_1\,
      CO(1) => \sample_index_reg_rep[8]_i_1_n_2\,
      CO(0) => \sample_index_reg_rep[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sample_index_reg_rep[8]_i_1_n_4\,
      O(2) => \sample_index_reg_rep[8]_i_1_n_5\,
      O(1) => \sample_index_reg_rep[8]_i_1_n_6\,
      O(0) => \sample_index_reg_rep[8]_i_1_n_7\,
      S(3 downto 0) => sample_index_reg(8 downto 5)
    );
\sample_index_reg_rep[8]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[8]_i_1_n_4\,
      Q => \sample_index_reg_rep[8]_rep_n_0\
    );
\sample_index_reg_rep[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sample_index,
      CLR => reset,
      D => \sample_index_reg_rep[12]_i_1_n_7\,
      Q => \sample_index_reg_rep_n_0_[9]\
    );
\sample_index_rep[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_i_1_n_0\
    );
\sample_index_rep[0]_rep__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__0_i_1_n_0\
    );
\sample_index_rep[0]_rep__10_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__10_i_1_n_0\
    );
\sample_index_rep[0]_rep__11_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__11_i_1_n_0\
    );
\sample_index_rep[0]_rep__12_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__12_i_1_n_0\
    );
\sample_index_rep[0]_rep__13_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__13_i_1_n_0\
    );
\sample_index_rep[0]_rep__14_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__14_i_1_n_0\
    );
\sample_index_rep[0]_rep__15_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__15_i_1_n_0\
    );
\sample_index_rep[0]_rep__16_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__16_i_1_n_0\
    );
\sample_index_rep[0]_rep__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__1_i_1_n_0\
    );
\sample_index_rep[0]_rep__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__2_i_1_n_0\
    );
\sample_index_rep[0]_rep__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__3_i_1_n_0\
    );
\sample_index_rep[0]_rep__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__4_i_1_n_0\
    );
\sample_index_rep[0]_rep__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__5_i_1_n_0\
    );
\sample_index_rep[0]_rep__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__6_i_1_n_0\
    );
\sample_index_rep[0]_rep__7_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__7_i_1_n_0\
    );
\sample_index_rep[0]_rep__8_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__8_i_1_n_0\
    );
\sample_index_rep[0]_rep__9_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep__9_i_1_n_0\
    );
\sample_index_rep[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_index_reg(0),
      O => \sample_index_rep[0]_rep_i_1_n_0\
    );
vld_w_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \cycle_index_reg_n_0_[3]\,
      I1 => \cycle_index_reg_n_0_[11]\,
      I2 => \cycle_index_reg_n_0_[8]\,
      I3 => \cycle_index_reg_n_0_[10]\,
      I4 => vld_w_i_2_n_0,
      I5 => vld_w_i_3_n_0,
      O => sample_index
    );
vld_w_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \cycle_index_reg_n_0_[7]\,
      I1 => \cycle_index_reg_n_0_[9]\,
      I2 => \cycle_index_reg_n_0_[4]\,
      I3 => \cycle_index_reg_n_0_[2]\,
      O => vld_w_i_2_n_0
    );
vld_w_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \cycle_index_reg_n_0_[6]\,
      I1 => \cycle_index_reg_n_0_[5]\,
      I2 => \cycle_index_reg_n_0_[0]\,
      I3 => \cycle_index_reg_n_0_[1]\,
      O => vld_w_i_3_n_0
    );
vld_w_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => sample_index,
      Q => vld_w
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fft_chain_buff_fft_wrapper_0_0_buff_fft_wrapper is
  port (
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_data_tdata_2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    vld_0 : out STD_LOGIC;
    m_axis_data_tvalid_2 : out STD_LOGIC;
    \m_axis_data_tdata[15]\ : in STD_LOGIC;
    \m_axis_data_tdata_2[15]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    vld : in STD_LOGIC;
    \select\ : in STD_LOGIC;
    audio_in : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fft_chain_buff_fft_wrapper_0_0_buff_fft_wrapper : entity is "buff_fft_wrapper";
end fft_chain_buff_fft_wrapper_0_0_buff_fft_wrapper;

architecture STRUCTURE of fft_chain_buff_fft_wrapper_0_0_buff_fft_wrapper is
begin
u_buff_fft: entity work.fft_chain_buff_fft_wrapper_0_0_buff_fft
     port map (
      E(0) => E(0),
      audio_in(11 downto 0) => audio_in(11 downto 0),
      clk => clk,
      m_axis_data_tdata(11 downto 0) => m_axis_data_tdata(11 downto 0),
      \m_axis_data_tdata[15]\ => \m_axis_data_tdata[15]\,
      m_axis_data_tdata_2(11 downto 0) => m_axis_data_tdata_2(11 downto 0),
      \m_axis_data_tdata_2[15]\ => \m_axis_data_tdata_2[15]\,
      m_axis_data_tvalid => m_axis_data_tvalid,
      m_axis_data_tvalid_2 => m_axis_data_tvalid_2,
      reset => reset,
      \select\ => \select\,
      vld => vld,
      vld_0(0) => vld_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fft_chain_buff_fft_wrapper_0_0 is
  port (
    clk : in STD_LOGIC;
    audio_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    vld : in STD_LOGIC;
    reset : in STD_LOGIC;
    \select\ : in STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_data_tlast : out STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC;
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_config_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_config_tready : in STD_LOGIC;
    m_axis_config_tvalid : out STD_LOGIC;
    m_axis_data_tdata_2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_data_tlast_2 : out STD_LOGIC;
    m_axis_data_tready_2 : in STD_LOGIC;
    m_axis_data_tvalid_2 : out STD_LOGIC;
    m_axis_config_tdata_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_config_tready_2 : in STD_LOGIC;
    m_axis_config_tvalid_2 : out STD_LOGIC;
    audio_by1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    audio_vld1 : out STD_LOGIC;
    audio_by2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    audio_vld2 : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of fft_chain_buff_fft_wrapper_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fft_chain_buff_fft_wrapper_0_0 : entity is "fft_chain_buff_fft_wrapper_0_0,buff_fft_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of fft_chain_buff_fft_wrapper_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of fft_chain_buff_fft_wrapper_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of fft_chain_buff_fft_wrapper_0_0 : entity is "buff_fft_wrapper,Vivado 2018.3";
end fft_chain_buff_fft_wrapper_0_0;

architecture STRUCTURE of fft_chain_buff_fft_wrapper_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \audio_by1[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \audio_by2[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal inst_n_26 : STD_LOGIC;
  signal \^m_axis_data_tdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^m_axis_data_tdata_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^m_axis_data_tvalid\ : STD_LOGIC;
  signal \^m_axis_data_tvalid_2\ : STD_LOGIC;
  signal \u_buff_fft/sel\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF m_axis_config:m_axis_config_2:m_axis_data:m_axis_data_2, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN fft_chain_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_config_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_config TREADY";
  attribute X_INTERFACE_INFO of m_axis_config_tready_2 : signal is "xilinx.com:interface:axis:1.0 m_axis_config_2 TREADY";
  attribute X_INTERFACE_INFO of m_axis_config_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_config TVALID";
  attribute X_INTERFACE_PARAMETER of m_axis_config_tvalid : signal is "XIL_INTERFACENAME m_axis_config, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN fft_chain_clk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_config_tvalid_2 : signal is "xilinx.com:interface:axis:1.0 m_axis_config_2 TVALID";
  attribute X_INTERFACE_PARAMETER of m_axis_config_tvalid_2 : signal is "XIL_INTERFACENAME m_axis_config_2, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN fft_chain_clk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_data_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis_data TLAST";
  attribute X_INTERFACE_INFO of m_axis_data_tlast_2 : signal is "xilinx.com:interface:axis:1.0 m_axis_data_2 TLAST";
  attribute X_INTERFACE_INFO of m_axis_data_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_data TREADY";
  attribute X_INTERFACE_INFO of m_axis_data_tready_2 : signal is "xilinx.com:interface:axis:1.0 m_axis_data_2 TREADY";
  attribute X_INTERFACE_INFO of m_axis_data_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_data TVALID";
  attribute X_INTERFACE_PARAMETER of m_axis_data_tvalid : signal is "XIL_INTERFACENAME m_axis_data, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN fft_chain_clk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_data_tvalid_2 : signal is "xilinx.com:interface:axis:1.0 m_axis_data_2 TVALID";
  attribute X_INTERFACE_PARAMETER of m_axis_data_tvalid_2 : signal is "XIL_INTERFACENAME m_axis_data_2, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN fft_chain_clk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_config_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_config TDATA";
  attribute X_INTERFACE_INFO of m_axis_config_tdata_2 : signal is "xilinx.com:interface:axis:1.0 m_axis_config_2 TDATA";
  attribute X_INTERFACE_INFO of m_axis_data_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_data TDATA";
  attribute X_INTERFACE_INFO of m_axis_data_tdata_2 : signal is "xilinx.com:interface:axis:1.0 m_axis_data_2 TDATA";
begin
  audio_by1(31) <= \<const0>\;
  audio_by1(30) <= \<const0>\;
  audio_by1(29) <= \<const0>\;
  audio_by1(28) <= \<const0>\;
  audio_by1(27) <= \<const0>\;
  audio_by1(26) <= \<const0>\;
  audio_by1(25) <= \<const0>\;
  audio_by1(24) <= \<const0>\;
  audio_by1(23) <= \<const0>\;
  audio_by1(22) <= \<const0>\;
  audio_by1(21) <= \<const0>\;
  audio_by1(20) <= \<const0>\;
  audio_by1(19) <= \<const0>\;
  audio_by1(18) <= \<const0>\;
  audio_by1(17) <= \<const0>\;
  audio_by1(16) <= \<const0>\;
  audio_by1(15) <= \^m_axis_data_tdata\(15);
  audio_by1(14) <= \^m_axis_data_tdata\(15);
  audio_by1(13) <= \^m_axis_data_tdata\(15);
  audio_by1(12) <= \^m_axis_data_tdata\(15);
  audio_by1(11) <= \^m_axis_data_tdata\(15);
  audio_by1(10 downto 0) <= \^m_axis_data_tdata\(10 downto 0);
  audio_by2(31) <= \<const0>\;
  audio_by2(30) <= \<const0>\;
  audio_by2(29) <= \<const0>\;
  audio_by2(28) <= \<const0>\;
  audio_by2(27) <= \<const0>\;
  audio_by2(26) <= \<const0>\;
  audio_by2(25) <= \<const0>\;
  audio_by2(24) <= \<const0>\;
  audio_by2(23) <= \<const0>\;
  audio_by2(22) <= \<const0>\;
  audio_by2(21) <= \<const0>\;
  audio_by2(20) <= \<const0>\;
  audio_by2(19) <= \<const0>\;
  audio_by2(18) <= \<const0>\;
  audio_by2(17) <= \<const0>\;
  audio_by2(16) <= \<const0>\;
  audio_by2(15) <= \^m_axis_data_tdata_2\(15);
  audio_by2(14) <= \^m_axis_data_tdata_2\(15);
  audio_by2(13) <= \^m_axis_data_tdata_2\(15);
  audio_by2(12) <= \^m_axis_data_tdata_2\(15);
  audio_by2(11) <= \^m_axis_data_tdata_2\(15);
  audio_by2(10 downto 0) <= \^m_axis_data_tdata_2\(10 downto 0);
  audio_vld1 <= \^m_axis_data_tvalid\;
  audio_vld2 <= \^m_axis_data_tvalid_2\;
  m_axis_config_tdata(15) <= \<const0>\;
  m_axis_config_tdata(14) <= \<const0>\;
  m_axis_config_tdata(13) <= \<const0>\;
  m_axis_config_tdata(12) <= \<const0>\;
  m_axis_config_tdata(11) <= \<const0>\;
  m_axis_config_tdata(10) <= \<const0>\;
  m_axis_config_tdata(9) <= \<const0>\;
  m_axis_config_tdata(8) <= \<const0>\;
  m_axis_config_tdata(7) <= \<const0>\;
  m_axis_config_tdata(6) <= \<const0>\;
  m_axis_config_tdata(5) <= \<const0>\;
  m_axis_config_tdata(4) <= \<const0>\;
  m_axis_config_tdata(3) <= \<const0>\;
  m_axis_config_tdata(2) <= \<const0>\;
  m_axis_config_tdata(1) <= \<const0>\;
  m_axis_config_tdata(0) <= \<const0>\;
  m_axis_config_tdata_2(15) <= \<const0>\;
  m_axis_config_tdata_2(14) <= \<const0>\;
  m_axis_config_tdata_2(13) <= \<const0>\;
  m_axis_config_tdata_2(12) <= \<const0>\;
  m_axis_config_tdata_2(11) <= \<const0>\;
  m_axis_config_tdata_2(10) <= \<const0>\;
  m_axis_config_tdata_2(9) <= \<const0>\;
  m_axis_config_tdata_2(8) <= \<const0>\;
  m_axis_config_tdata_2(7) <= \<const0>\;
  m_axis_config_tdata_2(6) <= \<const0>\;
  m_axis_config_tdata_2(5) <= \<const0>\;
  m_axis_config_tdata_2(4) <= \<const0>\;
  m_axis_config_tdata_2(3) <= \<const0>\;
  m_axis_config_tdata_2(2) <= \<const0>\;
  m_axis_config_tdata_2(1) <= \<const0>\;
  m_axis_config_tdata_2(0) <= \<const0>\;
  m_axis_config_tvalid <= \<const0>\;
  m_axis_config_tvalid_2 <= \<const0>\;
  m_axis_data_tdata(31) <= \<const0>\;
  m_axis_data_tdata(30) <= \<const0>\;
  m_axis_data_tdata(29) <= \<const0>\;
  m_axis_data_tdata(28) <= \<const0>\;
  m_axis_data_tdata(27) <= \<const0>\;
  m_axis_data_tdata(26) <= \<const0>\;
  m_axis_data_tdata(25) <= \<const0>\;
  m_axis_data_tdata(24) <= \<const0>\;
  m_axis_data_tdata(23) <= \<const0>\;
  m_axis_data_tdata(22) <= \<const0>\;
  m_axis_data_tdata(21) <= \<const0>\;
  m_axis_data_tdata(20) <= \<const0>\;
  m_axis_data_tdata(19) <= \<const0>\;
  m_axis_data_tdata(18) <= \<const0>\;
  m_axis_data_tdata(17) <= \<const0>\;
  m_axis_data_tdata(16) <= \<const0>\;
  m_axis_data_tdata(15) <= \^m_axis_data_tdata\(15);
  m_axis_data_tdata(14) <= \^m_axis_data_tdata\(15);
  m_axis_data_tdata(13) <= \^m_axis_data_tdata\(15);
  m_axis_data_tdata(12) <= \^m_axis_data_tdata\(15);
  m_axis_data_tdata(11) <= \^m_axis_data_tdata\(15);
  m_axis_data_tdata(10 downto 0) <= \^m_axis_data_tdata\(10 downto 0);
  m_axis_data_tdata_2(31) <= \<const0>\;
  m_axis_data_tdata_2(30) <= \<const0>\;
  m_axis_data_tdata_2(29) <= \<const0>\;
  m_axis_data_tdata_2(28) <= \<const0>\;
  m_axis_data_tdata_2(27) <= \<const0>\;
  m_axis_data_tdata_2(26) <= \<const0>\;
  m_axis_data_tdata_2(25) <= \<const0>\;
  m_axis_data_tdata_2(24) <= \<const0>\;
  m_axis_data_tdata_2(23) <= \<const0>\;
  m_axis_data_tdata_2(22) <= \<const0>\;
  m_axis_data_tdata_2(21) <= \<const0>\;
  m_axis_data_tdata_2(20) <= \<const0>\;
  m_axis_data_tdata_2(19) <= \<const0>\;
  m_axis_data_tdata_2(18) <= \<const0>\;
  m_axis_data_tdata_2(17) <= \<const0>\;
  m_axis_data_tdata_2(16) <= \<const0>\;
  m_axis_data_tdata_2(15) <= \^m_axis_data_tdata_2\(15);
  m_axis_data_tdata_2(14) <= \^m_axis_data_tdata_2\(15);
  m_axis_data_tdata_2(13) <= \^m_axis_data_tdata_2\(15);
  m_axis_data_tdata_2(12) <= \^m_axis_data_tdata_2\(15);
  m_axis_data_tdata_2(11) <= \^m_axis_data_tdata_2\(15);
  m_axis_data_tdata_2(10 downto 0) <= \^m_axis_data_tdata_2\(10 downto 0);
  m_axis_data_tlast <= \<const0>\;
  m_axis_data_tlast_2 <= \<const0>\;
  m_axis_data_tvalid <= \^m_axis_data_tvalid\;
  m_axis_data_tvalid_2 <= \^m_axis_data_tvalid_2\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\audio_by1[11]_INST_0_i_1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \u_buff_fft/sel\,
      CLR => reset,
      D => '1',
      Q => \audio_by1[11]_INST_0_i_1_n_0\
    );
\audio_by2[11]_INST_0_i_1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => inst_n_26,
      CLR => reset,
      D => '1',
      Q => \audio_by2[11]_INST_0_i_1_n_0\
    );
inst: entity work.fft_chain_buff_fft_wrapper_0_0_buff_fft_wrapper
     port map (
      E(0) => \u_buff_fft/sel\,
      audio_in(11 downto 0) => audio_in(11 downto 0),
      clk => clk,
      m_axis_data_tdata(11) => \^m_axis_data_tdata\(15),
      m_axis_data_tdata(10 downto 0) => \^m_axis_data_tdata\(10 downto 0),
      \m_axis_data_tdata[15]\ => \audio_by1[11]_INST_0_i_1_n_0\,
      m_axis_data_tdata_2(11) => \^m_axis_data_tdata_2\(15),
      m_axis_data_tdata_2(10 downto 0) => \^m_axis_data_tdata_2\(10 downto 0),
      \m_axis_data_tdata_2[15]\ => \audio_by2[11]_INST_0_i_1_n_0\,
      m_axis_data_tvalid => \^m_axis_data_tvalid\,
      m_axis_data_tvalid_2 => \^m_axis_data_tvalid_2\,
      reset => reset,
      \select\ => \select\,
      vld => vld,
      vld_0 => inst_n_26
    );
end STRUCTURE;
