# system info pd1 on 2022.06.21.13:39:49
system_info:
name,value
DEVICE,5CGXFC7C7F23C8
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1655811574
#
#
# Files generated for pd1 on 2022.06.21.13:39:49
files:
filepath,kind,attributes,module,is_top
simulation/pd1.v,VERILOG,,pd1,true
simulation/submodules/pd1_jtag_uart_0.v,VERILOG,,pd1_jtag_uart_0,false
simulation/submodules/pd1_nios2_gen2_0.v,VERILOG,,pd1_nios2_gen2_0,false
simulation/submodules/pd1_onchip_memory2_0.hex,HEX,,pd1_onchip_memory2_0,false
simulation/submodules/pd1_onchip_memory2_0.v,VERILOG,,pd1_onchip_memory2_0,false
simulation/submodules/pd1_mm_interconnect_0.v,VERILOG,,pd1_mm_interconnect_0,false
simulation/submodules/pd1_irq_mapper.sv,SYSTEM_VERILOG,,pd1_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/pd1_nios2_gen2_0_cpu.sdc,SDC,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu.v,VERILOG,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/pd1_nios2_gen2_0_cpu_test_bench.v,VERILOG,,pd1_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/pd1_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_router,false
simulation/submodules/pd1_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_router_001,false
simulation/submodules/pd1_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_router_002,false
simulation/submodules/pd1_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_router_003,false
simulation/submodules/pd1_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_cmd_demux,false
simulation/submodules/pd1_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/pd1_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_cmd_mux,false
simulation/submodules/pd1_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/pd1_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_rsp_demux,false
simulation/submodules/pd1_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_rsp_mux,false
simulation/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,pd1_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
pd1.jtag_uart_0,pd1_jtag_uart_0
pd1.nios2_gen2_0,pd1_nios2_gen2_0
pd1.nios2_gen2_0.cpu,pd1_nios2_gen2_0_cpu
pd1.onchip_memory2_0,pd1_onchip_memory2_0
pd1.mm_interconnect_0,pd1_mm_interconnect_0
pd1.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
pd1.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
pd1.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
pd1.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
pd1.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
pd1.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
pd1.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
pd1.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
pd1.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
pd1.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
pd1.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
pd1.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
pd1.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
pd1.mm_interconnect_0.router,pd1_mm_interconnect_0_router
pd1.mm_interconnect_0.router_001,pd1_mm_interconnect_0_router_001
pd1.mm_interconnect_0.router_002,pd1_mm_interconnect_0_router_002
pd1.mm_interconnect_0.router_003,pd1_mm_interconnect_0_router_003
pd1.mm_interconnect_0.router_004,pd1_mm_interconnect_0_router_003
pd1.mm_interconnect_0.cmd_demux,pd1_mm_interconnect_0_cmd_demux
pd1.mm_interconnect_0.cmd_demux_001,pd1_mm_interconnect_0_cmd_demux_001
pd1.mm_interconnect_0.rsp_demux_001,pd1_mm_interconnect_0_cmd_demux_001
pd1.mm_interconnect_0.rsp_demux_002,pd1_mm_interconnect_0_cmd_demux_001
pd1.mm_interconnect_0.cmd_mux,pd1_mm_interconnect_0_cmd_mux
pd1.mm_interconnect_0.cmd_mux_001,pd1_mm_interconnect_0_cmd_mux_001
pd1.mm_interconnect_0.cmd_mux_002,pd1_mm_interconnect_0_cmd_mux_001
pd1.mm_interconnect_0.rsp_demux,pd1_mm_interconnect_0_rsp_demux
pd1.mm_interconnect_0.rsp_mux,pd1_mm_interconnect_0_rsp_mux
pd1.mm_interconnect_0.rsp_mux_001,pd1_mm_interconnect_0_rsp_mux_001
pd1.mm_interconnect_0.avalon_st_adapter,pd1_mm_interconnect_0_avalon_st_adapter
pd1.mm_interconnect_0.avalon_st_adapter.error_adapter_0,pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
pd1.mm_interconnect_0.avalon_st_adapter_001,pd1_mm_interconnect_0_avalon_st_adapter
pd1.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
pd1.mm_interconnect_0.avalon_st_adapter_002,pd1_mm_interconnect_0_avalon_st_adapter
pd1.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
pd1.irq_mapper,pd1_irq_mapper
pd1.rst_controller,altera_reset_controller
pd1.rst_controller_001,altera_reset_controller
