Saurabh N. Adya , Shubhyant Chaturvedi , Jarrod A. Roy , David A. Papa , Igor L. Markov, Unification of partitioning, placement and floorplanning, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.550-557, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382639]
S. N. Adya , Igor L. Markov, Combinatorial techniques for mixed-size placement, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.1, p.58-90, January 2005[doi>10.1145/1044111.1044116]
Tony F. Chan , Jason Cong , Joseph R Shinnerl , Kenton Sze , Min Xie, mPL6: enhanced multilevel mixed-size placement, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA[doi>10.1145/1123008.1123055]
Hsin-Chen Chen , Yi-Lin Chuang , Yao-Wen Chang , Yung-Chung Chang, Constraint graph-based macro placement for modern mixed-size circuit designs, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Tung-Chieh Chen , Yao-Wen Chang , Shyh-Chang Lin, IMF: interconnect-driven multilevel floorplanning for large-scale building-module designs, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.159-164, November 06-10, 2005, San Jose, CA
Tung-Chieh Chen , Zhe-Wei Jiang , Tien-Chang Hsu , Hsin-Chen Chen , Yao-Wen Chang, A high-quality mixed-size analytical placer considering preplaced blocks and density constraints, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233538]
Tung-Chieh Chen , Ping-Hung Yuh , Yao-Wen Chang , Fwu-Juh Huang , Denny Liu, MP-trees: a packing-based macro placement algorithm for mixed-size designs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278598]
Jason Cong , Min Xie, A robust detailed placement for mixed-size IC designs, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118353]
J. Egeblad. 2003. Placement techniques for VLSI layout using sequence-pair legalization. Ph.D. dissertation. http://www.diku.dk/âˆ¼jegeblad/thesis.pdf.
Pei-Ning Guo , Chung-Kuan Cheng , Takeshi Yoshimura, An O-tree representation of non-slicing floorplan and its applications, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.268-273, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309928]
Meng-Kai Hsu , Yao-Wen Chang, Unified analytical global placement for large-scale mixed-size circuit designs, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
A. B. Kahng , Qinke Wang, Implementation and extensibility of an analytic placer, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.5, p.734-747, November 2006[doi>10.1109/TCAD.2005.846366]
Andrew B. Kahng , Qinke Wang, A faster implementation of APlace, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA[doi>10.1145/1123008.1123057]
G. Karypis and V. Kumar. 1999. hMetis2.0. http://glaros.dtc.umn.edu/gkhome/.
Myung-Chul Kim , Igor L. Markov, ComPLx: A Competitive Primal-dual Lagrange Optimization for Global Placement, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228496]
C. Kodama, K. Fujiyoshi, and T. Koga. 2004. A novel encoding method into sequence-pair. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'04). 329--332.
Qiang Ma , Linfu Xiao , Yiu-Cheong Tam , E. F.Y. Young, Simultaneous Handling of Symmetry, Common Centroid, and General Placement Constraints, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.1, p.85-95, January 2011[doi>10.1109/TCAD.2010.2064490]
H. Murata , K. Fujiyoshi , S. Nakatake , Y. Kajitani, VLSI module placement based on rectangle-packing by the sequence-pair, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.12, p.1518-1524, December 1996[doi>10.1109/43.552084]
Gi-Joon Nam, ISPD 2006 Placement Contest: Benchmark Suite and Results, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA[doi>10.1145/1123008.1123042]
Gi-Joon Nam , Charles J. Alpert , Paul Villarrubia , Bruce Winter , Mehmet Yildiz, The ISPD2005 placement contest and benchmark suite, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055182]
Gi-Joon Nam , S. Reda , C. J. Alpert , P. G. Villarrubia , A. B. Kahng, A fast hierarchical quadratic placement algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.4, p.678-691, November 2006[doi>10.1109/TCAD.2006.870079]
Min Pan , N. Viswanathan , C. Chu, An efficient and effective detailed placement algorithm, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.48-55, November 06-10, 2005, San Jose, CA
J. A. Roy , S. N. Adya , D. A. Papa , I. L. Markov, Min-cut floorplacement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.7, p.1313-1326, July 2006[doi>10.1109/TCAD.2005.855969]
Jarrod A. Roy , Aaron N. Ng , Rajat Aggarwal , Venky Ramachandran , Igor L. Markov, Solving modern mixed-size placement instances, Integration, the VLSI Journal, v.42 n.2, p.262-275, February, 2009[doi>10.1016/j.vlsi.2008.09.003]
K. Sakanushi, Y. Kajitani, and D. P. Mehta. 2003. The quarter-state-sequence floorplan representation. IEEE Trans. Circ. Syst. I Fundam. Theory Appl. 50, 3, 376--386.
Peter Spindler , Frank M. Johannes, Fast and robust quadratic placement combined with an exact linear net model, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233537]
Taraneh Taghavi , Xiaojian Yang , Bo-Kyung choi , Maogang Wang , Majid Sarrafzadeh, Dragon2006: blockage-aware congestion-controlling mixed-size placer, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA[doi>10.1145/1123008.1123054]
Yiu-Cheong Tam , Evangeline F. Y. Young , Chris Chu, Analog placement with symmetry and other placement constraints, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233571]
Xiaoping Tang , Ruiqi Tian , M. D.F. Wong, Minimizing wire length in floorplanning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.9, p.1744-1753, September 2006[doi>10.1109/TCAD.2005.858266]
N. Viswanathan , Min Pan , C. Chu, FastPlace 3.0: A Fast Multilevel Quadratic Placement Algorithm with Placement Congestion Control, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.135-140, January 23-26, 2007[doi>10.1109/ASPDAC.2007.357975]
Jackey Z. Yan , Chris Chu, DeFer: deferred decision making enabled fixed-outline floorplanning algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.367-381, March 2010[doi>10.1109/TCAD.2010.2041850]
Jackey Z. Yan , Chris Chu, Optimal slack-driven block shaping algorithm in fixed-outline floorplanning, Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design, March 25-28, 2012, Napa, California, USA[doi>10.1145/2160916.2160956]
J. Z. Yan , C. Chu , Wai-Kei Mak, SafeChoice: A Novel Approach to Hypergraph Clustering for Wirelength-Driven Placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.7, p.1020-1033, July 2011[doi>10.1109/TCAD.2011.2114950]
Jackey Z. Yan , Natarajan Viswanathan , Chris Chu, Handling complexities in modern large-scale mixed-size placement, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630028]
J. Z. Yan, N. Viswanathan, and C. Chu. 2009b. MMS placement benchmarks. http://www.public.iastate. edu/zijunyan/.
Evangeline F. Y. Young , Chris C. N. Chu , M. L. Ho, Placement constraints in floorplan design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.7, p.735-745, July 2004[doi>10.1109/TVLSI.2004.830915]
