$date
	Sat Mar 30 10:15:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_mux_2to1 $end
$var wire 1 ! out $end
$var reg 1 " sel $end
$var reg 1 # x1 $end
$var reg 1 $ x2 $end
$scope module mux2 $end
$var wire 1 " s $end
$var wire 1 # x1 $end
$var wire 1 $ x2 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1$
#2
1!
0$
1#
#3
1$
#4
0!
0$
0#
1"
#5
1!
1$
#6
0!
0$
1#
#7
1!
1$
#8
