// Seed: 4104290032
module module_0 (
    input uwire id_0
);
  logic [7:0][-1] id_2, id_3 = id_0;
  assign module_1.id_13 = 0;
  wire id_5, id_6;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output wor id_2,
    input supply0 id_3,
    output logic id_4,
    input tri id_5,
    id_18 = -1,
    id_19 = -1,
    output wand id_6,
    output supply0 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    input wand id_11,
    input supply0 id_12,
    output uwire id_13,
    output wire id_14,
    output tri0 id_15,
    input wor id_16
);
  if (-1) always id_4 <= id_19 - id_9;
  module_0 modCall_1 (id_0);
endmodule
