

================================================================
== Vitis HLS Report for 'KBEST_Pipeline_1'
================================================================
* Date:           Fri Jun 17 13:15:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  1.212 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  1.360 us|  1.360 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         1|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out1"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out2"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out3"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out4"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out5"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out6"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out7"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out8"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out9"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out10"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out11"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out12"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out13"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out14"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out15"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out16"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out17"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out18"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out19"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out20"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out21"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out22"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out23"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out24"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out25"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out26"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out27"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out28"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out29"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out30"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out31"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %empty"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_load67 = load i6 %empty"   --->   Operation 39 'load' 'p_load67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%exitcond79157_i = icmp_eq  i6 %p_load67, i6 32"   --->   Operation 41 'icmp' 'exitcond79157_i' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_441 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 42 'speclooptripcount' 'empty_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.78ns)   --->   "%empty_442 = add i6 %p_load67, i6 1"   --->   Operation 43 'add' 'empty_442' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond79157_i, void %memset.loop.split.i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit359.i.preheader.exitStub"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast1214_i = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %p_load67, i32 3, i32 4"   --->   Operation 45 'partselect' 'p_cast1214_i' <Predicate = (!exitcond79157_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_443 = trunc i6 %p_load67"   --->   Operation 46 'trunc' 'empty_443' <Predicate = (!exitcond79157_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.72ns)   --->   "%switch_ln0 = switch i2 %p_cast1214_i, void %.case.3.i, i2 0, void %.case.0.i, i2 1, void %.case.1.i, i2 2, void %.case.2.i"   --->   Operation 47 'switch' 'switch_ln0' <Predicate = (!exitcond79157_i)> <Delay = 0.72>
ST_1 : Operation 48 [1/1] (0.75ns)   --->   "%switch_ln0 = switch i3 %empty_443, void %.case.726.i, i3 0, void %.case.2.i..exit.i_crit_edge, i3 1, void %.case.2.i..exit.i_crit_edge60, i3 2, void %.case.221.i, i3 3, void %.case.322.i, i3 4, void %.case.423.i, i3 5, void %.case.524.i, i3 6, void %.case.625.i"   --->   Operation 48 'switch' 'switch_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2)> <Delay = 0.75>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out31"   --->   Operation 49 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 6)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 6)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out30"   --->   Operation 51 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 5)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 5)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out29"   --->   Operation 53 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 4)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 4)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out28"   --->   Operation 55 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 3)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 3)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out27"   --->   Operation 57 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 2)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 2)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out26"   --->   Operation 59 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 1)> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out25"   --->   Operation 61 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 0)> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 0)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out24"   --->   Operation 63 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 7)> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 2 & empty_443 == 7)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.75ns)   --->   "%switch_ln0 = switch i3 %empty_443, void %.case.716.i, i3 0, void %.case.1.i..exit.i_crit_edge, i3 1, void %.case.1.i..exit.i_crit_edge51, i3 2, void %.case.211.i, i3 3, void %.case.312.i, i3 4, void %.case.413.i, i3 5, void %.case.514.i, i3 6, void %.case.615.i"   --->   Operation 65 'switch' 'switch_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1)> <Delay = 0.75>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out23"   --->   Operation 66 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 6)> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 6)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out22"   --->   Operation 68 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 5)> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 5)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out21"   --->   Operation 70 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 4)> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 4)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out20"   --->   Operation 72 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 3)> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 3)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out19"   --->   Operation 74 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 2)> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 2)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out18"   --->   Operation 76 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 1)> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 1)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out17"   --->   Operation 78 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 0)> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 0)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out16"   --->   Operation 80 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 7)> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 1 & empty_443 == 7)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.75ns)   --->   "%switch_ln0 = switch i3 %empty_443, void %.case.7.i, i3 0, void %.case.0.i..exit.i_crit_edge, i3 1, void %.case.0.i..exit.i_crit_edge42, i3 2, void %.case.25.i, i3 3, void %.case.36.i, i3 4, void %.case.4.i, i3 5, void %.case.5.i, i3 6, void %.case.6.i"   --->   Operation 82 'switch' 'switch_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0)> <Delay = 0.75>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out15"   --->   Operation 83 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 6)> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 6)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out14"   --->   Operation 85 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 5)> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 86 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 5)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out13"   --->   Operation 87 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 4)> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 88 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 4)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out12"   --->   Operation 89 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 3)> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 3)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out11"   --->   Operation 91 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 2)> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 2)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out10"   --->   Operation 93 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 1)> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 1)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out9"   --->   Operation 95 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 0)> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 0)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out8"   --->   Operation 97 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 7)> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 0 & empty_443 == 7)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.75ns)   --->   "%switch_ln0 = switch i3 %empty_443, void %.case.736.i, i3 0, void %.case.3.i..exit.i_crit_edge, i3 1, void %.case.3.i..exit.i_crit_edge33, i3 2, void %.case.231.i, i3 3, void %.case.332.i, i3 4, void %.case.433.i, i3 5, void %.case.534.i, i3 6, void %.case.635.i"   --->   Operation 99 'switch' 'switch_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3)> <Delay = 0.75>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out7"   --->   Operation 100 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 6)> <Delay = 0.42>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 6)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out6"   --->   Operation 102 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 5)> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 5)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out5"   --->   Operation 104 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 4)> <Delay = 0.42>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 4)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out4"   --->   Operation 106 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 3)> <Delay = 0.42>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 3)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out3"   --->   Operation 108 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 2)> <Delay = 0.42>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 109 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 2)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out2"   --->   Operation 110 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 1)> <Delay = 0.42>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 1)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out1"   --->   Operation 112 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 0)> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 113 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 0)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %p_out"   --->   Operation 114 'store' 'store_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 7)> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!exitcond79157_i & p_cast1214_i == 3 & empty_443 == 7)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 %empty_442, i6 %empty"   --->   Operation 116 'store' 'store_ln0' <Predicate = (!exitcond79157_i)> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!exitcond79157_i)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = (exitcond79157_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 1.21ns
The critical path consists of the following:
	'alloca' operation ('empty') [33]  (0 ns)
	'load' operation ('p_load67') on local variable 'empty' [69]  (0 ns)
	'add' operation ('empty_442') [73]  (0.781 ns)
	'store' operation ('store_ln0') of variable 'empty_442' on local variable 'empty' [184]  (0.427 ns)
	blocking operation 0.004 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
