<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <link rel="icon" href="../assets/images/avatar.png" />
    <title>katie wolf</title>
    <meta name="description" content="Katie Wolf's Portfolio" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />

    <link rel="stylesheet" href="../css/layout.css" />
    <link rel="stylesheet" href="../css/typography.css" />
    <link rel="stylesheet" href="../css/utilities.css" />

    <script defer src="../js/script.js"></script>
  </head>
  <body>
    <!-- NAVBAR -->
    <div class="navbar">
      <a class="nav-title-link" href="..">
        <span class="nav-title">ktjw</span>
      </a>
    </div>

    <!-- MAIN PAGE CONTENT -->
    <div id="main-content">
      <!-- PROJECT HEADER -->
      <div id="project-header">
        <div class="main-title">Synthesized MIPS Processor</div>
        <div class="body-text">
          Created a functional MIPS processor in VHDL that supports 32
          instructions.
        </div>
        <!-- <image class="project-header-image" src="../assets/images/mips_proc_hw.jpg"> -->
      </div>

      <!-- PROJECT DETAILS -->
      <div id="project-details">
        <div class="subheader-text">details</div>
        <div class="project-details-content">
          <div class="body-text">
            In this project, we created a MIPS processor using VHDL, a hardware
            description programming language. Our proecessor was able to execute
            32 MIPS assembly instructions, and we built 2 main versions of this
            processor: one that performs each instruction in a single clock
            cycle, and a 5-stage pipeline processor that can handle multiple
            instructions simultaneously in one clock cycle. The main goal of
            this project was to create a functional processor that works as fast
            and efficiently as possible, and our processor was able to attain a
            frequency of 49 MHz.
            <br /><br />
            <b>Languages:</b> VHDL, MIPS Assembly<br />
            <b>Tools:</b> ModelSim
          </div>
        </div>
      </div>

      <!-- IMAGE GALLERY -->
      <div id="project-gallery">
        <!-- <div class="subheader-text">gallery</div> -->
        <div class="project-gallery-content">
          <div class="gallery-image-container">
            <img
              src="../assets/images/mips_proc_ss.jpg"
              class="gallery-image"
            />
            <span class="image-caption-center">Single-Cycle Processor</span>
          </div>
          <div class="gallery-image-container half-width">
            <img
              src="../assets/images/mips_proc_sw.jpg"
              class="gallery-image"
            />
            <span class="image-caption-center"
              >Software-Scheduled Pipeline</span
            >
          </div>
          <div class="gallery-image-container half-width">
            <img
              src="../assets/images/mips_proc_hw.jpg"
              class="gallery-image"
            />
            <span class="image-caption-center"
              >Hardware-Scheduled Pipeline,<br />with Forwarding and Hazard
              Detection</span
            >
          </div>
        </div>
      </div>
    </div>

    <!-- FOOTER -->
    <div id="footer">
      <a
        class="icon-link"
        target="_blank"
        href="https://www.linkedin.com/in/katiejwolf/"
      >
        <image src="../assets/icons/linkedin.svg" class="footer-icon" />
      </a>
      <a class="icon-link" target="_blank" href="https://github.com/ktjwolf">
        <image src="../assets/icons/github.svg" class="footer-icon" />
      </a>
      <a class="icon-link" href="mailto:ktjw16@gmail.com">
        <image src="../assets/icons/mail.svg" class="footer-icon" />
      </a>
    </div>
  </body>
</html>
