
---------- Begin Simulation Statistics ----------
final_tick                                92704890000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189401                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653576                       # Number of bytes of host memory used
host_op_rate                                   189773                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   527.98                       # Real time elapsed on the host
host_tick_rate                              175584382                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092705                       # Number of seconds simulated
sim_ticks                                 92704890000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.854098                       # CPI: cycles per instruction
system.cpu.discardedOps                        189655                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        52038112                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.539346                       # IPC: instructions per cycle
system.cpu.numCycles                        185409780                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133371668                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       310386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        629372                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           91                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       987075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        57480                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1975165                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          57571                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485873                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735516                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103877                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101879                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905032                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65390                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51040439                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51040439                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51040863                       # number of overall hits
system.cpu.dcache.overall_hits::total        51040863                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1044830                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1044830                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1052825                       # number of overall misses
system.cpu.dcache.overall_misses::total       1052825                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  38593677992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  38593677992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  38593677992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  38593677992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52085269                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52085269                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52093688                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52093688                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020060                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020060                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020210                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020210                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36937.758288                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36937.758288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36657.258321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36657.258321                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       221292                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4365                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.696907                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       876507                       # number of writebacks
system.cpu.dcache.writebacks::total            876507                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        65468                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        65468                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        65468                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        65468                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979362                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979362                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987353                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35978362995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35978362995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36630588994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36630588994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018803                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018803                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018953                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018953                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36736.531533                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36736.531533                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37099.790039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37099.790039                       # average overall mshr miss latency
system.cpu.dcache.replacements                 986841                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40537594                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40537594                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17082631497                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17082631497                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41136187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41136187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28537.974044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28537.974044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3089                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3089                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16416136497                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16416136497                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27566.794676                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27566.794676                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10502845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10502845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       446237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       446237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21511046495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21511046495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48205.430063                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48205.430063                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62379                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62379                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383858                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383858                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19562226498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19562226498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50962.143548                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50962.143548                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          424                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           424                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949638                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949638                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    652225999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    652225999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81620.072457                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81620.072457                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  92704890000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.744703                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028292                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.694722                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.744703                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987783                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987783                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53081117                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53081117                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92704890000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92704890000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92704890000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686413                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475502                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025099                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278674                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278674                       # number of overall hits
system.cpu.icache.overall_hits::total        10278674                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54137000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54137000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54137000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54137000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279412                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279412                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279412                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279412                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73356.368564                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73356.368564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73356.368564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73356.368564                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53399000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53399000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72356.368564                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72356.368564                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72356.368564                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72356.368564                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278674                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54137000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54137000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279412                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279412                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73356.368564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73356.368564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72356.368564                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72356.368564                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  92704890000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.215319                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279412                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13928.742547                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.215319                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.400601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.400601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280150                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280150                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92704890000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92704890000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92704890000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  92704890000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               668919                       # number of demand (read+write) hits
system.l2.demand_hits::total                   668989                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data              668919                       # number of overall hits
system.l2.overall_hits::total                  668989                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             318434                       # number of demand (read+write) misses
system.l2.demand_misses::total                 319102                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            318434                       # number of overall misses
system.l2.overall_misses::total                319102                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27860655000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27912189500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51534500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27860655000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27912189500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987353                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988091                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987353                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988091                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.905149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.322513                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.322948                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.905149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.322513                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.322948                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77147.455090                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87492.714346                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87471.057844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77147.455090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87492.714346                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87471.057844                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              229912                       # number of writebacks
system.l2.writebacks::total                    229912                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        318429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            319097                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       318429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           319097                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44854500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24676033500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24720888000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44854500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24676033500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24720888000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.322508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.322943                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.322508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.322943                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67147.455090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77493.047116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77471.389577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67147.455090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77493.047116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77471.389577                       # average overall mshr miss latency
system.l2.replacements                         358066                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       876507                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           876507                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       876507                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       876507                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          223                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         9780                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9780                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            196110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                196110                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          187921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              187921                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16827520500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16827520500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.489338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.489338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89545.716019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89545.716019                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       187921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         187921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14948310500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14948310500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.489338                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.489338                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79545.716019                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79545.716019                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51534500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51534500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.905149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.905149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77147.455090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77147.455090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44854500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44854500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67147.455090                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67147.455090                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        472809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            472809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       130513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          130513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11033134500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11033134500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.216324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.216324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84536.670676                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84536.670676                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       130508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       130508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9727723000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9727723000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.216316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.216316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74537.369357                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74537.369357                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  92704890000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8047.030009                       # Cycle average of tags in use
system.l2.tags.total_refs                     1964085                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    366258                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.362572                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1427.512424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        14.644490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6604.873095                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.174257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.806259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982303                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2942                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4703                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2340128                       # Number of tag accesses
system.l2.tags.data_accesses                  2340128                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92704890000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    229399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    313729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004543182500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13545                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13545                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              864304                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             216085                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      319097                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     229912                       # Number of write requests accepted
system.mem_ctrls.readBursts                    319097                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   229912                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4700                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   513                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                319097                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               229912                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  238586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        13545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.211148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.756075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.216594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          11039     81.50%     81.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          2356     17.39%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            39      0.29%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           35      0.26%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            9      0.07%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.01%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.02%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.01%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           26      0.19%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.02%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            7      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            9      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            7      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13545                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.934662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.898347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.121831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7698     56.83%     56.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              219      1.62%     58.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4546     33.56%     92.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              987      7.29%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               87      0.64%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13545                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  300800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                20422208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14714368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    220.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    158.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   92704746000                       # Total gap between requests
system.mem_ctrls.avgGap                     168858.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     20078656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     14680320                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 461162.296832454042                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 216586805.722977519035                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 158355400.669802844524                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       318429                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       229912                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17483000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  11590726000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2224263327750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26172.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36399.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9674411.63                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     20379456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      20422208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     14714368                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     14714368                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          668                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       318429                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         319097                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       229912                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        229912                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       461162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    219831511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        220292673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       461162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       461162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    158722674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       158722674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    158722674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       461162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    219831511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       379015346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               314397                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              229380                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        18682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        19492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        19135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        18168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        19638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        19037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        21112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        20583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17819                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        23773                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        19765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        19573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        19075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        13129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        14220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        13571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12735                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        14167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        13989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        14136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        15134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        15858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        15826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        18881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        13152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        14298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        14077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        13731                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5713265250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1571985000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        11608209000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18172.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36922.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              157754                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             114436                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.18                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           49.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       271581                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   128.142808                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.272879                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   182.219988                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       205104     75.52%     75.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        40155     14.79%     90.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5327      1.96%     92.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2159      0.79%     93.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10009      3.69%     96.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          619      0.23%     96.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          914      0.34%     97.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          680      0.25%     97.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6614      2.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       271581                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              20121408                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           14680320                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              217.047968                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              158.355401                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  92704890000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       938817180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       498981780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1099438620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     579842820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7317903840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  28414583790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11670607200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   50520175230                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   544.956962                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30052877750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3095560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  59556452250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1000314000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       531668115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1145355960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     617520780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7317903840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28375857420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11703218880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   50691838995                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   546.808685                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  30135686750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3095560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  59473643250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  92704890000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             131176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       229912                       # Transaction distribution
system.membus.trans_dist::CleanEvict            80363                       # Transaction distribution
system.membus.trans_dist::ReadExReq            187921                       # Transaction distribution
system.membus.trans_dist::ReadExResp           187921                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        131176                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       948469                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 948469                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35136576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35136576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            319097                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  319097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              319097                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  92704890000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1612508500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1735188250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            604060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1106419                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          238488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384031                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384031                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603322                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2961547                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2963256                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119287040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119349184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          358066                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14714368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1346157                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043797                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.204974                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1287290     95.63%     95.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  58776      4.37%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     91      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1346157                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  92704890000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1864322500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1107000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481031995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
