[submodule "SystemVerilog-UART"]
	path = SystemVerilog-UART
	url = https://github.com/medalotte/SystemVerilog-UART.git
