{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version " "Info: Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 15:49:39 2008 " "Info: Processing started: Fri Mar 21 15:49:39 2008" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pld -c pld " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pld -c pld" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "pld EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"pld\"" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk Global clock in PIN 62 " "Info: Automatically promoted some destinations of signal \"clk\" to use Global clock in PIN 62" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "un15_AD_CLK_x_0_ " "Info: Destination \"un15_AD_CLK_x_0_\" may be non-global or may not use global clock" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 59 26 0 } }  } 0}  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 28 12 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "wil_clk_x_i Global clock " "Info: Automatically promoted signal \"wil_clk_x_i\" to use Global clock" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 62 19 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "nCPLDCE Global clock " "Info: Automatically promoted signal \"nCPLDCE\" to use Global clock" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 29 16 0 } }  } 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "nCPLDCE " "Info: Pin \"nCPLDCE\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 29 16 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "nCPLDCE" } } } } { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { nCPLDCE } "NODE_NAME" } "" } } { "E:/EMB002/project/hardware/CPLD/pld/pld.fld" "" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/pld.fld" "" "" { nCPLDCE } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Info: Moving registers into LUTs to improve timing and density" {  } {  } 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "" "Info: Finished moving registers into LUTs" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.441 ns register pin " "Info: Estimated most critical path is register to pin delay of 5.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wigend_bitcnt\[0\] 1 REG LAB_X3_Y1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X3_Y1; Fanout = 4; REG Node = 'wigend_bitcnt\[0\]'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "" { wigend_bitcnt[0] } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 50 26 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.914 ns) 1.359 ns un11_IRQ4_a 2 COMB LAB_X3_Y1 1 " "Info: 2: + IC(0.445 ns) + CELL(0.914 ns) = 1.359 ns; Loc. = LAB_X3_Y1; Fanout = 1; COMB Node = 'un11_IRQ4_a'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "1.359 ns" { wigend_bitcnt[0] un11_IRQ4_a } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 78 19 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.200 ns) 2.541 ns un11_IRQ4 3 COMB LAB_X3_Y1 3 " "Info: 3: + IC(0.982 ns) + CELL(0.200 ns) = 2.541 ns; Loc. = LAB_X3_Y1; Fanout = 3; COMB Node = 'un11_IRQ4'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "1.182 ns" { un11_IRQ4_a un11_IRQ4 } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 77 17 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(2.322 ns) 5.441 ns IRQ4 4 PIN PIN_34 0 " "Info: 4: + IC(0.578 ns) + CELL(2.322 ns) = 5.441 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'IRQ4'" {  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "2.900 ns" { un11_IRQ4 IRQ4 } "NODE_NAME" } "" } } { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 36 14 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.436 ns 63.15 % " "Info: Total cell delay = 3.436 ns ( 63.15 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.005 ns 36.85 % " "Info: Total interconnect delay = 2.005 ns ( 36.85 % )" {  } {  } 0}  } { { "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB002/project/hardware/CPLD/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB002/project/hardware/CPLD/pld/db/pld.quartus_db" { Floorplan "E:/EMB002/project/hardware/CPLD/pld/" "" "5.441 ns" { wigend_bitcnt[0] un11_IRQ4_a un11_IRQ4 IRQ4 } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "Info: Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and/or routability requirements required full optimization" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 21 15:49:44 2008 " "Info: Processing ended: Fri Mar 21 15:49:44 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0}  } {  } 0}
