[VMEM] WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 200000
Simulation Instructions: 500000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Warmup finished CPU 0 instructions: 200001 cycles: 64012 cumulative IPC: 3.124 (Simulation time: 00 hr 00 min 03 sec)
Warmup complete CPU 0 instructions: 200001 cycles: 64012 cumulative IPC: 3.124 (Simulation time: 00 hr 00 min 03 sec)
Simulation finished CPU 0 instructions: 500001 cycles: 369226 cumulative IPC: 1.354 (Simulation time: 00 hr 00 min 15 sec)
Simulation complete CPU 0 instructions: 500001 cycles: 369226 cumulative IPC: 1.354 (Simulation time: 00 hr 00 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/ChampSim Traces/600.perlbench_s-210B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.354 instructions: 500001 cycles: 369226
CPU 0 Branch Prediction Accuracy: 97.15% MPKI: 4.306 Average ROB Occupancy at Mispredict: 115
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.102
BRANCH_INDIRECT: 0.028
BRANCH_CONDITIONAL: 3.972
BRANCH_DIRECT_CALL: 0.06
BRANCH_INDIRECT_CALL: 0.06
BRANCH_RETURN: 0.084

cpu0->cpu0_STLB TOTAL        ACCESS:        473 HIT:        339 MISS:        134 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:        473 HIT:        339 MISS:        134 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 472.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:        945 HIT:         88 MISS:        857 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:        764 HIT:         70 MISS:        694 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:         32 HIT:          5 MISS:         27 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:         11 HIT:         11 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        138 HIT:          2 MISS:        136 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 194 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:      21478 HIT:      21160 MISS:        318 MSHR_MERGE:         46
cpu0->cpu0_L1I LOAD         ACCESS:      21478 HIT:      21160 MISS:        318 MSHR_MERGE:         46
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 180.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:     154501 HIT:     153247 MISS:       1254 MSHR_MERGE:        592
cpu0->cpu0_L1D LOAD         ACCESS:      67108 HIT:      66162 MISS:        946 MSHR_MERGE:        454
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:      87219 HIT:      87049 MISS:        170 MSHR_MERGE:        138
cpu0->cpu0_L1D TRANSLATION  ACCESS:        174 HIT:         36 MISS:        138 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 189.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:      19561 HIT:      19520 MISS:         41 MSHR_MERGE:         17
cpu0->cpu0_ITLB LOAD         ACCESS:      19561 HIT:      19520 MISS:         41 MSHR_MERGE:         17
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 265.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:     138648 HIT:     137958 MISS:        690 MSHR_MERGE:        241
cpu0->cpu0_DTLB LOAD         ACCESS:     138648 HIT:     137958 MISS:        690 MSHR_MERGE:        241
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 132.4 cycles
cpu0->LLC TOTAL        ACCESS:        857 HIT:          0 MISS:        857 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:        694 HIT:          0 MISS:        694 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         27 HIT:          0 MISS:         27 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        136 HIT:          0 MISS:        136 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 178 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          5
  ROW_BUFFER_MISS:        852
  AVG DBUS CONGESTED CYCLE: 2.78
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:         31
