##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CapSense_1_IntClock
		4.2::Critical Path Report for Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (CapSense_1_IntClock:R vs. CapSense_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CapSense_1_IntClock  | Frequency: 58.08 MHz  | Target: 16.50 MHz  | 
Clock: Clock_1              | Frequency: 48.94 MHz  | Target: 0.50 MHz   | 
Clock: CyBUS_CLK            | N/A                   | Target: 33.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK         | N/A                   | Target: 33.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 33.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CapSense_1_IntClock  CapSense_1_IntClock  60606.1          43387       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1              Clock_1              2e+006           1979566     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
MISO_Funk(0)_PAD  17880         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
MOSI_Funk(0)_PAD  23930         Clock_1:R         
SCLK_Funk(0)_PAD  23460         Clock_1:R         
SS_Funk(0)_PAD    23880         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CapSense_1_IntClock
*************************************************
Clock: CapSense_1_IntClock
Frequency: 58.08 MHz | Target: 16.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 43387p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11159
-------------------------------------   ----- 
End-of-path arrival time (ps)           11159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell1   2220   2220  43387  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_2\/main_2      macrocell4      3278   5498  43387  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_2\/q           macrocell4      3350   8848  43387  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell2   2311  11159  43387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/clock               datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 48.94 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1979566p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -2850
--------------------------------------------   ------- 
End-of-path required time (ps)                 1997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17584
-------------------------------------   ----- 
End-of-path arrival time (ps)           17584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2   count7cell      1940   1940  1979566  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/main_2  macrocell8      6370   8310  1979566  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/q       macrocell8      3350  11660  1979566  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   5924  17584  1979566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1979566p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -2850
--------------------------------------------   ------- 
End-of-path required time (ps)                 1997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17584
-------------------------------------   ----- 
End-of-path arrival time (ps)           17584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2   count7cell      1940   1940  1979566  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/main_2  macrocell8      6370   8310  1979566  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/q       macrocell8      3350  11660  1979566  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   5924  17584  1979566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CapSense_1_IntClock:R vs. CapSense_1_IntClock:R)
*******************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 43387p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11159
-------------------------------------   ----- 
End-of-path arrival time (ps)           11159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell1   2220   2220  43387  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_2\/main_2      macrocell4      3278   5498  43387  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_2\/q           macrocell4      3350   8848  43387  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell2   2311  11159  43387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/clock               datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 43387p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11159
-------------------------------------   ----- 
End-of-path arrival time (ps)           11159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell1   2220   2220  43387  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_2\/main_2      macrocell4      3278   5498  43387  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_2\/q           macrocell4      3350   8848  43387  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell2   2311  11159  43387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 43396p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11150
-------------------------------------   ----- 
End-of-path arrival time (ps)           11150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell1   2220   2220  43387  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_0\/main_1     macrocell3      3271   5491  43396  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_0\/q          macrocell3      3350   8841  43396  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_0  datapathcell1   2309  11150  43396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 43400p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11146
-------------------------------------   ----- 
End-of-path arrival time (ps)           11146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell1   2220   2220  43387  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_1\/main_2      macrocell5      3278   5498  43400  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_1\/q           macrocell5      3350   8848  43400  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell2   2298  11146  43400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 43400p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11146
-------------------------------------   ----- 
End-of-path arrival time (ps)           11146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell1   2220   2220  43387  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_2\/main_1     macrocell1      3279   5499  43400  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_2\/q          macrocell1      3350   8849  43400  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_2  datapathcell1   2297  11146  43400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 43403p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11143
-------------------------------------   ----- 
End-of-path arrival time (ps)           11143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell1   2220   2220  43387  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_0\/main_2      macrocell6      3278   5498  43403  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_0\/q           macrocell6      3350   8848  43403  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_0  datapathcell2   2294  11143  43403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 43404p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11142
-------------------------------------   ----- 
End-of-path arrival time (ps)           11142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell1   2220   2220  43387  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_1\/main_1     macrocell2      3279   5499  43404  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_1\/q          macrocell2      3350   8849  43404  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell1   2293  11142  43404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:sC16:PRSdp:u1\/sir
Capture Clock  : \CapSense_1:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 45963p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3020
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57586

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11623
-------------------------------------   ----- 
End-of-path arrival time (ps)           11623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q            macrocell21     1250   1250  45963  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell4   3413   4663  45963  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/sol_msb    datapathcell4   6960  11623  45963  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/sir        datapathcell5      0  11623  45963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:sC16:PRSdp:u1\/cfbi
Capture Clock  : \CapSense_1:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 46603p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -5890
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54716

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8113
-------------------------------------   ---- 
End-of-path arrival time (ps)           8113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q            macrocell21     1250   1250  45963  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell4   3413   4663  45963  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/cfbo       datapathcell4   3450   8113  46603  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/cfbi       datapathcell5      0   8113  46603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:sC16:PRSdp:u0\/cs_addr_2
Capture Clock  : \CapSense_1:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 47813p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -8130
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         52476

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q            macrocell21     1250   1250  45963  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell4   3413   4663  47813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:sC16:PRSdp:u1\/cs_addr_2
Capture Clock  : \CapSense_1:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 47814p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -8130
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         52476

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q            macrocell21     1250   1250  45963  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/cs_addr_2  datapathcell5   3412   4662  47814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:clock_detect_reg\/q
Path End       : \CapSense_1:ClockGen:sC16:PRSdp:u0\/cs_addr_0
Capture Clock  : \CapSense_1:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 48424p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -8130
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         52476

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:clock_detect_reg\/clock_0             macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:clock_detect_reg\/q       macrocell16     1250   1250  46574  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/cs_addr_0  datapathcell4   2802   4052  48424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:clock_detect_reg\/q
Path End       : \CapSense_1:ClockGen:sC16:PRSdp:u1\/cs_addr_0
Capture Clock  : \CapSense_1:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 48426p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -8130
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         52476

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:clock_detect_reg\/clock_0             macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:clock_detect_reg\/q       macrocell16     1250   1250  46574  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/cs_addr_0  datapathcell5   2800   4050  48426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0
Capture Clock  : \CapSense_1:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 49023p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q                 macrocell21     1250   1250  45963  RISE       1
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0  datapathcell3   4273   5523  49023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:UDB:PrescalerDp:u0\/z0_comb
Path End       : \CapSense_1:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1
Capture Clock  : \CapSense_1:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 50030p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/z0_comb    datapathcell3   2290   2290  50030  RISE       1
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1  datapathcell3   2226   4516  50030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense_1:Net_1603\/main_1
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 50675p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  43387  RISE       1
\CapSense_1:Net_1603\/main_1                   macrocell12     4201   6421  50675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_2
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 50675p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  43387  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_2      macrocell14     4201   6421  50675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_1:Net_1603\/main_0
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 50797p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  43502  RISE       1
\CapSense_1:Net_1603\/main_0                   macrocell12     4009   6299  50797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_1
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 50797p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  43502  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_1      macrocell14     4009   6299  50797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:ScanSpeed\/tc
Path End       : \CapSense_1:MeasureCH0:wndState_2\/main_0
Capture Clock  : \CapSense_1:MeasureCH0:wndState_2\/clock_0
Path slack     : 51022p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:ScanSpeed\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  51022  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/main_0  macrocell13   4024   6074  51022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:UDB:PrescalerDp:u0\/ce1_comb
Path End       : \CapSense_1:ClockGen:tmp_ppulse_reg\/main_0
Capture Clock  : \CapSense_1:ClockGen:tmp_ppulse_reg\/clock_0
Path slack     : 51067p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/ce1_comb  datapathcell3   2430   2430  51067  RISE       1
\CapSense_1:ClockGen:tmp_ppulse_reg\/main_0        macrocell17     3599   6029  51067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:tmp_ppulse_reg\/clock_0               macrocell17         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:ScanSpeed\/tc
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_0
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 51114p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:ScanSpeed\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  51022  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_0  macrocell14   3932   5982  51114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:ScanSpeed\/tc
Path End       : \CapSense_1:MeasureCH0:genblk1:SyncCMPR\/clk_en
Capture Clock  : \CapSense_1:MeasureCH0:genblk1:SyncCMPR\/clock
Path slack     : 51874p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -2100
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         58506

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:ScanSpeed\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:ScanSpeed\/tc               count7cell    2050   2050  51022  RISE       1
\CapSense_1:MeasureCH0:genblk1:SyncCMPR\/clk_en  synccell      4582   6632  51874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:genblk1:SyncCMPR\/clock             synccell            0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense_1:ClockGen:clock_detect_reg\/main_0
Capture Clock  : \CapSense_1:ClockGen:clock_detect_reg\/clock_0
Path slack     : 51951p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:tmp_ppulse_reg\/clock_0               macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:tmp_ppulse_reg\/q         macrocell17   1250   1250  51951  RISE       1
\CapSense_1:ClockGen:clock_detect_reg\/main_0  macrocell16   3895   5145  51951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:clock_detect_reg\/clock_0             macrocell16         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense_1:ClockGen:tmp_ppulse_dly\/main_0
Capture Clock  : \CapSense_1:ClockGen:tmp_ppulse_dly\/clock_0
Path slack     : 51951p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:tmp_ppulse_reg\/clock_0               macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:tmp_ppulse_reg\/q       macrocell17   1250   1250  51951  RISE       1
\CapSense_1:ClockGen:tmp_ppulse_dly\/main_0  macrocell18   3895   5145  51951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:tmp_ppulse_dly\/clock_0               macrocell18         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_0\/q
Path End       : \CapSense_1:MeasureCH0:wndState_2\/main_4
Capture Clock  : \CapSense_1:MeasureCH0:wndState_2\/clock_0
Path slack     : 51967p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_0\/q       macrocell15   1250   1250  43771  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/main_4  macrocell13   3879   5129  51967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_2\/q
Path End       : \CapSense_1:Net_1603\/main_3
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 51990p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_2\/q  macrocell13   1250   1250  44558  RISE       1
\CapSense_1:Net_1603\/main_3          macrocell12   3856   5106  51990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_2\/q
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_4
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 51990p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_2\/q       macrocell13   1250   1250  44558  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_4  macrocell14   3856   5106  51990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_2\/q
Path End       : \CapSense_1:MeasureCH0:wndState_0\/main_1
Capture Clock  : \CapSense_1:MeasureCH0:wndState_0\/clock_0
Path slack     : 51990p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_2\/q       macrocell13   1250   1250  44558  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/main_1  macrocell15   3856   5106  51990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:mrst\/q
Path End       : \CapSense_1:MeasureCH0:wndState_2\/main_1
Capture Clock  : \CapSense_1:MeasureCH0:wndState_2\/clock_0
Path slack     : 52131p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:mrst\/q                        macrocell20   1250   1250  52131  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/main_1  macrocell13   3715   4965  52131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:sC16:PRSdp:u1\/cmsbo
Path End       : \CapSense_1:ClockGen:sC16:PRSdp:u0\/cmsbi
Capture Clock  : \CapSense_1:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 52336p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6730
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         53876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1540
-------------------------------------   ---- 
End-of-path arrival time (ps)           1540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:sC16:PRSdp:u1\/cmsbo  datapathcell5   1540   1540  50486  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/cmsbi  datapathcell4      0   1540  52336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:cstate_2\/main_3
Capture Clock  : \CapSense_1:ClockGen:cstate_2\/clock_0
Path slack     : 52599p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q    macrocell21   1250   1250  45963  RISE       1
\CapSense_1:ClockGen:cstate_2\/main_3  macrocell19   3247   4497  52599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:mrst\/main_2
Capture Clock  : \CapSense_1:mrst\/clock_0
Path slack     : 52599p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q  macrocell21   1250   1250  45963  RISE       1
\CapSense_1:mrst\/main_2             macrocell20   3247   4497  52599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:inter_reset\/main_2
Capture Clock  : \CapSense_1:ClockGen:inter_reset\/clock_0
Path slack     : 52599p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q       macrocell21   1250   1250  45963  RISE       1
\CapSense_1:ClockGen:inter_reset\/main_2  macrocell21   3247   4497  52599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_1\/q
Path End       : \CapSense_1:MeasureCH0:wndState_2\/main_3
Capture Clock  : \CapSense_1:MeasureCH0:wndState_2\/clock_0
Path slack     : 52618p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_1\/q       macrocell14   1250   1250  52618  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/main_3  macrocell13   3228   4478  52618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:Net_1603\/q
Path End       : \CapSense_1:MeasureCH0:wndState_2\/main_5
Capture Clock  : \CapSense_1:MeasureCH0:wndState_2\/clock_0
Path slack     : 52640p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:Net_1603\/q                    macrocell12   1250   1250  52640  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/main_5  macrocell13   3206   4456  52640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_0\/q
Path End       : \CapSense_1:Net_1603\/main_5
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 52860p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_0\/q  macrocell15   1250   1250  43771  RISE       1
\CapSense_1:Net_1603\/main_5          macrocell12   2986   4236  52860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_0\/q
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_6
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 52860p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_0\/q       macrocell15   1250   1250  43771  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_6  macrocell14   2986   4236  52860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_0\/q
Path End       : \CapSense_1:MeasureCH0:wndState_0\/main_3
Capture Clock  : \CapSense_1:MeasureCH0:wndState_0\/clock_0
Path slack     : 52860p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_0\/q       macrocell15   1250   1250  43771  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/main_3  macrocell15   2986   4236  52860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_2\/q
Path End       : \CapSense_1:MeasureCH0:wndState_2\/main_2
Capture Clock  : \CapSense_1:MeasureCH0:wndState_2\/clock_0
Path slack     : 52897p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_2\/q       macrocell13   1250   1250  44558  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/main_2  macrocell13   2949   4199  52897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:cstate_2\/q
Path End       : \CapSense_1:ClockGen:cstate_2\/main_4
Capture Clock  : \CapSense_1:ClockGen:cstate_2\/clock_0
Path slack     : 53025p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:cstate_2\/q       macrocell19   1250   1250  53025  RISE       1
\CapSense_1:ClockGen:cstate_2\/main_4  macrocell19   2821   4071  53025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:cstate_2\/q
Path End       : \CapSense_1:mrst\/main_3
Capture Clock  : \CapSense_1:mrst\/clock_0
Path slack     : 53025p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:cstate_2\/q  macrocell19   1250   1250  53025  RISE       1
\CapSense_1:mrst\/main_3          macrocell20   2821   4071  53025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:cstate_2\/q
Path End       : \CapSense_1:ClockGen:inter_reset\/main_3
Capture Clock  : \CapSense_1:ClockGen:inter_reset\/clock_0
Path slack     : 53025p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:cstate_2\/q          macrocell19   1250   1250  53025  RISE       1
\CapSense_1:ClockGen:inter_reset\/main_3  macrocell21   2821   4071  53025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:cstate_2\/q
Path End       : \CapSense_1:Net_1603\/main_8
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 53031p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:cstate_2\/q  macrocell19   1250   1250  53025  RISE       1
\CapSense_1:Net_1603\/main_8      macrocell12   2815   4065  53031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:cstate_2\/q
Path End       : \CapSense_1:MeasureCH0:wndState_0\/main_6
Capture Clock  : \CapSense_1:MeasureCH0:wndState_0\/clock_0
Path slack     : 53031p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:cstate_2\/q           macrocell19   1250   1250  53025  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/main_6  macrocell15   2815   4065  53031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:mrst\/q
Path End       : \CapSense_1:Net_1603\/main_2
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 53046p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:mrst\/q           macrocell20   1250   1250  52131  RISE       1
\CapSense_1:Net_1603\/main_2  macrocell12   2800   4050  53046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:mrst\/q
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_3
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 53046p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:mrst\/q                        macrocell20   1250   1250  52131  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_3  macrocell14   2800   4050  53046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:mrst\/q
Path End       : \CapSense_1:MeasureCH0:wndState_0\/main_0
Capture Clock  : \CapSense_1:MeasureCH0:wndState_0\/clock_0
Path slack     : 53046p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:mrst\/q                        macrocell20   1250   1250  52131  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/main_0  macrocell15   2800   4050  53046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:mrst\/q
Path End       : \CapSense_1:ClockGen:cstate_2\/main_0
Capture Clock  : \CapSense_1:ClockGen:cstate_2\/clock_0
Path slack     : 53062p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:mrst\/q                    macrocell20   1250   1250  52131  RISE       1
\CapSense_1:ClockGen:cstate_2\/main_0  macrocell19   2784   4034  53062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:mrst\/q
Path End       : \CapSense_1:mrst\/main_0
Capture Clock  : \CapSense_1:mrst\/clock_0
Path slack     : 53062p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:mrst\/q       macrocell20   1250   1250  52131  RISE       1
\CapSense_1:mrst\/main_0  macrocell20   2784   4034  53062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:mrst\/q
Path End       : \CapSense_1:ClockGen:inter_reset\/main_0
Capture Clock  : \CapSense_1:ClockGen:inter_reset\/clock_0
Path slack     : 53062p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:mrst\/q                       macrocell20   1250   1250  52131  RISE       1
\CapSense_1:ClockGen:inter_reset\/main_0  macrocell21   2784   4034  53062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_1\/q
Path End       : \CapSense_1:Net_1603\/main_4
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 53535p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_1\/q  macrocell14   1250   1250  52618  RISE       1
\CapSense_1:Net_1603\/main_4          macrocell12   2311   3561  53535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_1\/q
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_5
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 53535p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_1\/q       macrocell14   1250   1250  52618  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_5  macrocell14   2311   3561  53535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_1\/q
Path End       : \CapSense_1:MeasureCH0:wndState_0\/main_2
Capture Clock  : \CapSense_1:MeasureCH0:wndState_0\/clock_0
Path slack     : 53535p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_1\/q       macrocell14   1250   1250  52618  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/main_2  macrocell15   2311   3561  53535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:Net_1603\/q
Path End       : \CapSense_1:Net_1603\/main_6
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 53556p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:Net_1603\/q       macrocell12   1250   1250  52640  RISE       1
\CapSense_1:Net_1603\/main_6  macrocell12   2290   3540  53556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:Net_1603\/q
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_7
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 53556p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:Net_1603\/q                    macrocell12   1250   1250  52640  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_7  macrocell14   2290   3540  53556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:Net_1603\/q
Path End       : \CapSense_1:MeasureCH0:wndState_0\/main_4
Capture Clock  : \CapSense_1:MeasureCH0:wndState_0\/clock_0
Path slack     : 53556p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:Net_1603\/q                    macrocell12   1250   1250  52640  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/main_4  macrocell15   2290   3540  53556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:tmp_ppulse_dly\/q
Path End       : \CapSense_1:ClockGen:clock_detect_reg\/main_1
Capture Clock  : \CapSense_1:ClockGen:clock_detect_reg\/clock_0
Path slack     : 53559p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:tmp_ppulse_dly\/clock_0               macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:tmp_ppulse_dly\/q         macrocell18   1250   1250  53559  RISE       1
\CapSense_1:ClockGen:clock_detect_reg\/main_1  macrocell16   2288   3538  53559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:clock_detect_reg\/clock_0             macrocell16         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense_1:ClockGen:cstate_2\/main_2
Capture Clock  : \CapSense_1:ClockGen:cstate_2\/clock_0
Path slack     : 53562p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  53562  RISE       1
\CapSense_1:ClockGen:cstate_2\/main_2             macrocell19    2324   3534  53562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense_1:ClockGen:inter_reset\/main_1
Capture Clock  : \CapSense_1:ClockGen:inter_reset\/clock_0
Path slack     : 53562p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  53562  RISE       1
\CapSense_1:ClockGen:inter_reset\/main_1          macrocell21    2324   3534  53562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense_1:Net_1603\/main_7
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 53565p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  53565  RISE       1
\CapSense_1:Net_1603\/main_7                      macrocell12    2321   3531  53565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense_1:MeasureCH0:wndState_0\/main_5
Capture Clock  : \CapSense_1:MeasureCH0:wndState_0\/clock_0
Path slack     : 53565p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  53565  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/main_5         macrocell15    2321   3531  53565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense_1:ClockGen:cstate_2\/main_1
Capture Clock  : \CapSense_1:ClockGen:cstate_2\/clock_0
Path slack     : 53577p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3520
-------------------------------------   ---- 
End-of-path arrival time (ps)           3520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  53577  RISE       1
\CapSense_1:ClockGen:cstate_2\/main_1             macrocell19    2310   3520  53577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense_1:mrst\/main_1
Capture Clock  : \CapSense_1:mrst\/clock_0
Path slack     : 53577p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3520
-------------------------------------   ---- 
End-of-path arrival time (ps)           3520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  53577  RISE       1
\CapSense_1:mrst\/main_1                          macrocell20    2310   3520  53577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:ScanSpeed\/reset
Capture Clock  : \CapSense_1:ClockGen:ScanSpeed\/clock
Path slack     : 55285p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         60606

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q    macrocell21   1250   1250  45963  RISE       1
\CapSense_1:ClockGen:ScanSpeed\/reset  count7cell    4071   5321  55285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:ScanSpeed\/clock                      count7cell          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1979566p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -2850
--------------------------------------------   ------- 
End-of-path required time (ps)                 1997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17584
-------------------------------------   ----- 
End-of-path arrival time (ps)           17584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2   count7cell      1940   1940  1979566  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/main_2  macrocell8      6370   8310  1979566  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/q       macrocell8      3350  11660  1979566  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   5924  17584  1979566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_Funk:BSPIM:TxStsReg\/clock
Path slack     : 1981466p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18034
-------------------------------------   ----- 
End-of-path arrival time (ps)           18034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2   count7cell     1940   1940  1979566  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/main_2  macrocell8     6370   8310  1979566  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/q       macrocell8     3350  11660  1979566  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/status_3    statusicell1   6374  18034  1981466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/clock                           statusicell1        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_Funk:BSPIM:TxStsReg\/clock
Path slack     : 1985493p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14007
-------------------------------------   ----- 
End-of-path arrival time (ps)           14007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q           macrocell26    1250   1250  1985493  RISE       1
\SPIM_Funk:BSPIM:tx_status_0\/main_2  macrocell9     5069   6319  1985493  RISE       1
\SPIM_Funk:BSPIM:tx_status_0\/q       macrocell9     3350   9669  1985493  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/status_0   statusicell1   4339  14007  1985493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/clock                           statusicell1        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1985857p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8133
-------------------------------------   ---- 
End-of-path arrival time (ps)           8133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q            macrocell26     1250   1250  1985493  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell6   6883   8133  1985857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_Funk:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_Funk:BSPIM:RxStsReg\/clock
Path slack     : 1987765p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11735
-------------------------------------   ----- 
End-of-path arrival time (ps)           11735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  1987765  RISE       1
\SPIM_Funk:BSPIM:rx_status_6\/main_5          macrocell11     2541   6121  1987765  RISE       1
\SPIM_Funk:BSPIM:rx_status_6\/q               macrocell11     3350   9471  1987765  RISE       1
\SPIM_Funk:BSPIM:RxStsReg\/status_6           statusicell2    2264  11735  1987765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:RxStsReg\/clock                           statusicell2        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : Net_23/main_7
Capture Clock  : Net_23/clock_0
Path slack     : 1988180p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1979566  RISE       1
Net_23/main_7                         macrocell23   6370   8310  1988180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 1988198p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q  macrocell26   1250   1250  1985493  RISE       1
Net_25/main_3                macrocell22   7042   8292  1988198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : Net_567/main_2
Capture Clock  : Net_567/clock_0
Path slack     : 1988198p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q  macrocell26   1250   1250  1985493  RISE       1
Net_567/main_2               macrocell27   7042   8292  1988198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 1988297p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8193
-------------------------------------   ---- 
End-of-path arrival time (ps)           8193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/so_comb  datapathcell6   5360   5360  1988297  RISE       1
Net_23/main_4                        macrocell23     2833   8193  1988297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:state_0\/clock_0
Path slack     : 1988344p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q       macrocell26   1250   1250  1985493  RISE       1
\SPIM_Funk:BSPIM:state_0\/main_2  macrocell26   6896   8146  1988344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:cnt_enable\/clock_0
Path slack     : 1988344p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q          macrocell26   1250   1250  1985493  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/main_2  macrocell30   6896   8146  1988344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1988484p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q            macrocell25     1250   1250  1986331  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell6   4256   5506  1988484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 1988670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7820
-------------------------------------   ---- 
End-of-path arrival time (ps)           7820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q  macrocell25   1250   1250  1986331  RISE       1
Net_25/main_2                macrocell22   6570   7820  1988670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : Net_567/main_1
Capture Clock  : Net_567/clock_0
Path slack     : 1988670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7820
-------------------------------------   ---- 
End-of-path arrival time (ps)           7820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q  macrocell25   1250   1250  1986331  RISE       1
Net_567/main_1               macrocell27   6570   7820  1988670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1988833p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q            macrocell24     1250   1250  1986910  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell6   3907   5157  1988833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 1989116p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q  macrocell24   1250   1250  1986910  RISE       1
Net_25/main_1                macrocell22   6124   7374  1989116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : Net_567/main_0
Capture Clock  : Net_567/clock_0
Path slack     : 1989116p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q  macrocell24   1250   1250  1986910  RISE       1
Net_567/main_0               macrocell27   6124   7374  1989116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 1989124p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q  macrocell26   1250   1250  1985493  RISE       1
Net_23/main_3                macrocell23   6116   7366  1989124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 1990031p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6459
-------------------------------------   ---- 
End-of-path arrival time (ps)           6459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q  macrocell24   1250   1250  1986910  RISE       1
Net_23/main_1                macrocell23   5209   6459  1990031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1990117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6373
-------------------------------------   ---- 
End-of-path arrival time (ps)           6373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1979566  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_5      macrocell24   4433   6373  1990117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1990117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6373
-------------------------------------   ---- 
End-of-path arrival time (ps)           6373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1979566  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_5      macrocell25   4433   6373  1990117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1990117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6373
-------------------------------------   ---- 
End-of-path arrival time (ps)           6373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1979566  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_5     macrocell29   4433   6373  1990117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1990171p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q         macrocell26   1250   1250  1985493  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_2  macrocell28   5069   6319  1990171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_Funk:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:state_0\/clock_0
Path slack     : 1990346p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1990346  RISE       1
\SPIM_Funk:BSPIM:state_0\/main_3              macrocell26     2564   6144  1990346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_Funk:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1990351p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1990346  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_8              macrocell24     2559   6139  1990351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_Funk:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1990351p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1990346  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_8              macrocell25     2559   6139  1990351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : Net_23/main_8
Capture Clock  : Net_23/clock_0
Path slack     : 1990798p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1982185  RISE       1
Net_23/main_8                         macrocell23   3752   5692  1990798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1990876p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1979566  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_5    macrocell28   3674   5614  1990876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : Net_23/main_5
Capture Clock  : Net_23/clock_0
Path slack     : 1990962p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5528
-------------------------------------   ---- 
End-of-path arrival time (ps)           5528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982349  RISE       1
Net_23/main_5                         macrocell23   3588   5528  1990962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1990997p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5493
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q       macrocell25   1250   1250  1986331  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_1  macrocell24   4243   5493  1990997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1990997p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5493
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q       macrocell25   1250   1250  1986331  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_1  macrocell25   4243   5493  1990997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1990997p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5493
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q        macrocell25   1250   1250  1986331  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_1  macrocell29   4243   5493  1990997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:state_0\/clock_0
Path slack     : 1991006p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q       macrocell25   1250   1250  1986331  RISE       1
\SPIM_Funk:BSPIM:state_0\/main_1  macrocell26   4234   5484  1991006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:cnt_enable\/clock_0
Path slack     : 1991006p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q          macrocell25   1250   1250  1986331  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/main_1  macrocell30   4234   5484  1991006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1991009p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5481
-------------------------------------   ---- 
End-of-path arrival time (ps)           5481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q         macrocell25   1250   1250  1986331  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_1  macrocell28   4231   5481  1991009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 1991036p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q  macrocell25   1250   1250  1986331  RISE       1
Net_23/main_2                macrocell23   4204   5454  1991036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : Net_23/main_6
Capture Clock  : Net_23/clock_0
Path slack     : 1991115p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1982502  RISE       1
Net_23/main_6                         macrocell23   3435   5375  1991115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : Net_23/main_9
Capture Clock  : Net_23/clock_0
Path slack     : 1991135p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1982521  RISE       1
Net_23/main_9                         macrocell23   3415   5355  1991135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1991224p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q       macrocell26   1250   1250  1985493  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_2  macrocell24   4016   5266  1991224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1991224p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q       macrocell26   1250   1250  1985493  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_2  macrocell25   4016   5266  1991224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1991224p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q        macrocell26   1250   1250  1985493  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_2  macrocell29   4016   5266  1991224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_567/q
Path End       : Net_567/main_3
Capture Clock  : Net_567/clock_0
Path slack     : 1991440p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_567/q       macrocell27   1250   1250  1991440  RISE       1
Net_567/main_3  macrocell27   3800   5050  1991440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 1991448p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_23/q       macrocell23   1250   1250  1991448  RISE       1
Net_23/main_0  macrocell23   3792   5042  1991448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1991532p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1982185  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_6    macrocell28   3018   4958  1991532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Funk:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1991554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1982185  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_6      macrocell24   2996   4936  1991554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Funk:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1991554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1982185  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_6      macrocell25   2996   4936  1991554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1991554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1982185  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_6     macrocell29   2996   4936  1991554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:state_0\/clock_0
Path slack     : 1991585p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q       macrocell24   1250   1250  1986910  RISE       1
\SPIM_Funk:BSPIM:state_0\/main_0  macrocell26   3655   4905  1991585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:cnt_enable\/clock_0
Path slack     : 1991585p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q          macrocell24   1250   1250  1986910  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/main_0  macrocell30   3655   4905  1991585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1991589p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q         macrocell24   1250   1250  1986910  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_0  macrocell28   3651   4901  1991589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1991590p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q       macrocell24   1250   1250  1986910  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_0  macrocell24   3650   4900  1991590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1991590p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q       macrocell24   1250   1250  1986910  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_0  macrocell25   3650   4900  1991590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1991590p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q        macrocell24   1250   1250  1986910  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_0  macrocell29   3650   4900  1991590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1991706p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1982502  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_4    macrocell28   2844   4784  1991706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1991717p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1982502  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_4      macrocell24   2833   4773  1991717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1991717p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1982502  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_4      macrocell25   2833   4773  1991717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1991717p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1982502  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_4     macrocell29   2833   4773  1991717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 1991742p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_25/q       macrocell22   1250   1250  1991742  RISE       1
Net_25/main_0  macrocell22   3498   4748  1991742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1991827p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982349  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_3    macrocell28   2723   4663  1991827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Funk:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1991841p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982349  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_3      macrocell24   2709   4649  1991841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Funk:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1991841p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982349  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_3      macrocell25   2709   4649  1991841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1991841p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982349  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_3     macrocell29   2709   4649  1991841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:ld_ident\/q
Path End       : Net_23/main_10
Capture Clock  : Net_23/clock_0
Path slack     : 1991933p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:ld_ident\/q  macrocell29   1250   1250  1991933  RISE       1
Net_23/main_10                macrocell23   3307   4557  1991933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:cnt_enable\/q
Path End       : \SPIM_Funk:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_Funk:BSPIM:BitCounter\/clock
Path slack     : 1991988p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -4060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3952
-------------------------------------   ---- 
End-of-path arrival time (ps)           3952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:cnt_enable\/q       macrocell30   1250   1250  1991988  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/enable  count7cell    2702   3952  1991988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1991994p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1982521  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_7    macrocell28   2556   4496  1991994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1992003p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1982521  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_7      macrocell24   2547   4487  1992003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1992003p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1982521  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_7      macrocell25   2547   4487  1992003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1992003p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1982521  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_7     macrocell29   2547   4487  1992003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:cnt_enable\/q
Path End       : \SPIM_Funk:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:cnt_enable\/clock_0
Path slack     : 1992571p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3919
-------------------------------------   ---- 
End-of-path arrival time (ps)           3919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:cnt_enable\/q       macrocell30   1250   1250  1991988  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/main_3  macrocell30   2669   3919  1992571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:ld_ident\/q
Path End       : \SPIM_Funk:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1992688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:ld_ident\/q      macrocell29   1250   1250  1991933  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_9  macrocell24   2552   3802  1992688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:ld_ident\/q
Path End       : \SPIM_Funk:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1992688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:ld_ident\/q      macrocell29   1250   1250  1991933  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_9  macrocell25   2552   3802  1992688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:ld_ident\/q
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1992688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:ld_ident\/q       macrocell29   1250   1250  1991933  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_8  macrocell29   2552   3802  1992688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:load_cond\/q
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1993004p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:load_cond\/q       macrocell28   1250   1250  1993004  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_8  macrocell28   2236   3486  1993004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell28         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

