 <models>
  <model name="SB_RAM256x16">
    <input_ports>
      <!-- Read port -->
      <port name="ADDR1" clock="CLK1" combinational_sink_ports="DATAOUT1"/>
      <port name="CLK1" is_clock="1"/>
      <!-- Write port -->
      <port name="DATAIN2" clock="CLK2" combinational_sink_ports="DATAOUT1"/>
      <port name="ADDR2"   clock="CLK2" combinational_sink_ports="DATAOUT1"/>
      <port name="WE2"     clock="CLK2" combinational_sink_ports="DATAOUT1"/>
      <port name="CLK2" is_clock="1"/>
    </input_ports>
    <output_ports>
      <port name="DATAOUT1" clock="CLK1"/>
    </output_ports>
  </model>
 </models>
