Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/lab08/lab08.srcs/sources_1/imports/lab8/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/lab08/lab08.srcs/sources_1/imports/lab8/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/lab08/lab08.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
