// Seed: 1853343557
module module_0 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    input wor id_3
);
  wire id_5, id_6, id_7, id_8, id_9, id_10;
  wire id_11;
  wire id_12;
  assign module_1.id_1 = 0;
  assign id_7 = id_6;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    output uwire id_3
);
  assign id_3 = id_2 !=? 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_2
  );
  wire id_5;
endmodule
module module_2 (
    output wand id_0,
    output supply0 id_1,
    output tri1 id_2,
    output tri1 id_3,
    output uwire id_4,
    input wor id_5,
    input wand id_6,
    input wire id_7,
    input tri0 id_8,
    input wand id_9,
    input uwire id_10
    , id_21,
    input tri id_11,
    input tri id_12,
    input tri1 id_13,
    output wand id_14,
    output wire id_15,
    output supply1 id_16,
    input wire id_17,
    input wire id_18,
    input tri0 id_19
);
  assign id_14 = 1'h0;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_7,
      id_8
  );
  wire id_22;
endmodule
