Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Downloads/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gig_ethernet_pcs_pma_v16_2_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_behav xil_defaultlib.demo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package gig_ethernet_pcs_pma_v16_2_21.management_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.auto_neg_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.tx_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.synchronise_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.rx_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.tbi_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.sync_block_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.qsgmii_rx_elastic_buffer_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.ptp_pack
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture idelaye2_v of entity unisim.IDELAYE2 [\IDELAYE2(1,5)(1,7)(1,5)(1,5)(1,...]
Compiling architecture iodelaye1_v of entity unisim.IODELAYE1 [\IODELAYE1(idelay_type="FIXED")(...]
Compiling architecture iddr_v of entity unisim.IDDR [\IDDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture fdp_v of entity unisim.FDP [fdp_default]
Compiling architecture rtl of entity xil_defaultlib.gig_ethernet_pcs_pma_0_reset_sync [gig_ethernet_pcs_pma_0_reset_syn...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity xil_defaultlib.gig_ethernet_pcs_pma_0_sync_block [gig_ethernet_pcs_pma_0_sync_bloc...]
Compiling architecture rtl of entity xil_defaultlib.gig_ethernet_pcs_pma_0_johnson_cntr [gig_ethernet_pcs_pma_0_johnson_c...]
Compiling architecture top_level of entity xil_defaultlib.gig_ethernet_pcs_pma_0_clk_gen [gig_ethernet_pcs_pma_0_clk_gen_d...]
Compiling architecture rtl of entity xil_defaultlib.gig_ethernet_pcs_pma_0_tx_rate_adapt [gig_ethernet_pcs_pma_0_tx_rate_a...]
Compiling architecture rtl of entity xil_defaultlib.gig_ethernet_pcs_pma_0_rx_rate_adapt [gig_ethernet_pcs_pma_0_rx_rate_a...]
Compiling architecture top_level of entity xil_defaultlib.gig_ethernet_pcs_pma_0_sgmii_adapt [gig_ethernet_pcs_pma_0_sgmii_ada...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.MDIO_INTERFACE [mdio_interface_default]
Compiling architecture structural of entity gig_ethernet_pcs_pma_v16_2_21.sync_block [sync_block_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.MANAGEMENT [\MANAGEMENT(c_is_sgmii=true,c_us...]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.AUTO_NEG [\AUTO_NEG(c_is_sgmii=true)\]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.TX [tx_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.SYNCHRONISE [synchronise_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.RX [\RX(c_family="artix7",c_use_tran...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.RX_ELASTIC_BUFFER_SGMII [\RX_ELASTIC_BUFFER_SGMII(c_famil...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000101110...]
Compiling architecture ramb16_s18_s18_v of entity unisim.RAMB16_S18_S18 [\RAMB16_S18_S18(init_00="0000000...]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.ENCODE_8B10B [encode_8b10b_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0011000000000...]
Compiling architecture ramb16_s18_s18_v of entity unisim.RAMB16_S18_S18 [\RAMB16_S18_S18(init_00="0011000...]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.DECODE_8B10B [decode_8b10b_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.TBI [\TBI(c_family="artix7",c_is_sgmi...]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.GPCS_PMA_GEN [\GPCS_PMA_GEN(c_family="artix7",...]
Compiling architecture xilinx of entity gig_ethernet_pcs_pma_v16_2_21.gig_ethernet_pcs_pma_v16_2_21 [\gig_ethernet_pcs_pma_v16_2_21(c...]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(1,13)(1,4)\]
Compiling architecture bufio_v of entity unisim.BUFIO [bufio_default]
Compiling architecture bufr_v of entity unisim.BUFR [\BUFR(1,6)(1,7)\]
Compiling architecture block_level of entity xil_defaultlib.gig_ethernet_pcs_pma_0_block [gig_ethernet_pcs_pma_0_block_def...]
Compiling architecture block_level of entity xil_defaultlib.gig_ethernet_pcs_pma_0 [gig_ethernet_pcs_pma_0_default]
Compiling architecture top_level of entity xil_defaultlib.gig_ethernet_pcs_pma_0_example_design [gig_ethernet_pcs_pma_0_example_d...]
Compiling architecture behav of entity xil_defaultlib.stimulus_tb [stimulus_tb_default]
Compiling architecture behav of entity xil_defaultlib.demo_tb
Built simulation snapshot demo_tb_behav
