
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120400                       # Number of seconds simulated
sim_ticks                                120399995730                       # Number of ticks simulated
final_tick                               1178258817043                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93873                       # Simulator instruction rate (inst/s)
host_op_rate                                   118444                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3408482                       # Simulator tick rate (ticks/s)
host_mem_usage                               16909308                       # Number of bytes of host memory used
host_seconds                                 35323.64                       # Real time elapsed on the host
sim_insts                                  3315946684                       # Number of instructions simulated
sim_ops                                    4183863193                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2207872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       520192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2314624                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5047680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1325440                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1325440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17249                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4064                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        18083                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39435                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10355                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10355                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18337808                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17010                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4320532                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13821                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19224453                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                41924254                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10631                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17010                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13821                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11008638                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11008638                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11008638                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18337808                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17010                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4320532                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13821                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19224453                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52932892                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144537811                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23184240                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19092845                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931679                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9368650                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672507                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437547                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87603                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104464004                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128064160                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23184240                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11110054                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27193555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6263053                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5572544                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12102258                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573165                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141529592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.102189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.544171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114336037     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2781967      1.97%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366741      1.67%     84.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2383065      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2263305      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126217      0.80%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778925      0.55%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1976846      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516489      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141529592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160403                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.886025                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103287392                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6994240                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26844566                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110367                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4293018                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731975                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6472                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154465126                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51226                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4293018                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103804341                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4360965                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1463888                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26428243                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1179129                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153010177                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2457                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        403600                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       626091                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        22638                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214081179                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713169922                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713169922                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45821954                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33640                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17618                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3824228                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188029                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901044                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       312240                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1699520                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149152194                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33640                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139212783                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108544                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25198594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57152326                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1596                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141529592                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983630                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582256                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84142128     59.45%     59.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23726326     16.76%     76.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11960929      8.45%     84.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7811348      5.52%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6904428      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701845      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3069840      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117406      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95342      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141529592                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977093     74.84%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156576     11.99%     86.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171926     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114976276     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013009      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363188     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844288      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139212783                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.963158                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305595                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009378                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421369297                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174385095                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135098540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140518378                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       203042                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975900                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1184                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          678                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159374                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          596                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4293018                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3662976                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       256301                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149185834                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163808                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188029                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901044                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17618                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        204234                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13166                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          678                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084877                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233711                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136839748                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14113501                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373035                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21956078                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19297715                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842577                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.946740                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135104753                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135098540                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81536208                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221184514                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.934693                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368634                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26773094                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956564                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137236574                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.892050                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.709193                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88134612     64.22%     64.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22508493     16.40%     80.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808253      7.88%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817914      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765979      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536967      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563241      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093942      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007173      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137236574                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007173                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283424411                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302683294                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3008219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.445378                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.445378                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.691860                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.691860                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618362256                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186421313                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145838150                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144537811                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24311052                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19916030                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2060059                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9960842                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9612350                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2487608                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94856                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107909367                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130492701                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24311052                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12099958                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28267382                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6156026                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3763080                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12623561                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1609694                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144018038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.108401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.533128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115750656     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2281620      1.58%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3875949      2.69%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2254527      1.57%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1764896      1.23%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1550716      1.08%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          952908      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2392033      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13194733      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144018038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168199                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.902827                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107225885                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4969647                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27671485                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        73085                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4077930                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3986174                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157253433                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4077930                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107766935                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         614238                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3429793                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27185857                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       943280                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156190426                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95950                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       544534                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220555932                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    726641349                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    726641349                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176705888                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43850031                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35157                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17604                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2741149                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14483212                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7420729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71863                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1689240                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151073396                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141882291                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        89263                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22393380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49562315                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    144018038                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.985170                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546632                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     86116059     59.80%     59.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22230593     15.44%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11966174      8.31%     83.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8891480      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8663746      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3202349      2.22%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2438512      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       325891      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       183234      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144018038                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         126520     28.08%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        168172     37.33%     65.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       155843     34.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119755512     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1920506      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17553      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12793663      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7395057      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141882291                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981628                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             450535                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    428322418                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    173502175                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138855044                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142332826                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       289669                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3001125                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119268                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4077930                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         410656                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54905                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151108554                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       784936                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14483212                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7420729                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17604                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44520                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1187276                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1092506                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2279782                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139669699                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12473640                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2212592                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19868490                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19769295                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7394850                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.966319                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138855102                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138855044                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82088257                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227384946                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.960683                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361010                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102741591                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126643413                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24465363                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35108                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2077384                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    139940108                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.904983                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713795                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88722086     63.40%     63.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24681566     17.64%     81.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9654226      6.90%     87.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5080863      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4323021      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2082425      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       972460      0.69%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1515851      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2907610      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    139940108                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102741591                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126643413                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18783545                       # Number of memory references committed
system.switch_cpus1.commit.loads             11482084                       # Number of loads committed
system.switch_cpus1.commit.membars              17554                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18374592                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114011647                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2619325                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2907610                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           288141274                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          306297242                       # The number of ROB writes
system.switch_cpus1.timesIdled                  24112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 519773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102741591                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126643413                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102741591                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.406809                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.406809                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710828                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710828                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628107684                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193879754                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146856588                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35108                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144537811                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23853340                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19330537                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2070524                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9586492                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9154177                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2550847                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91637                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    104048231                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131308492                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23853340                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11705024                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28692781                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6728951                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3251283                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12143944                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1671783                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140604862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.554908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111912081     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2701023      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2056297      1.46%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5049682      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1136544      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1633160      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1231059      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          775804      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14109212     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140604862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165032                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.908472                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102832522                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4839061                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28250285                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       113294                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4569691                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4116565                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42879                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158446327                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        81330                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4569691                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103702845                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1336452                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2024393                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27483837                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1487636                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156810243                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        21115                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        274978                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       612048                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       163393                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    220285597                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    730374030                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    730374030                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173750248                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46535311                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38168                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21338                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5060115                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15153677                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7382374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123965                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1639849                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         154018749                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38153                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142996148                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       195208                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28202508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     61238823                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4493                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140604862                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.017007                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.564603                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80723122     57.41%     57.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25156547     17.89%     75.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11753349      8.36%     83.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8627612      6.14%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7671057      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3042790      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3012143      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       466905      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151337      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140604862                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         575491     68.65%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118200     14.10%     82.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144591     17.25%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120022454     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2148157      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16830      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13499413      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7309294      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142996148                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.989334                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             838282                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005862                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    427630647                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182259832                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139397267                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143834430                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       349178                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3718734                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1042                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          422                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       230907                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4569691                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         824856                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93902                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154056902                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        53236                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15153677                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7382374                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21323                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81958                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          422                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1125777                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1181315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2307092                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140418947                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12971483                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2577200                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20278980                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19942048                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7307497                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.971503                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139580530                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139397267                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83607817                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231684866                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.964435                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360869                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101789039                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125006621                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29052041                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33660                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2073240                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136035171                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.918929                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692455                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84763283     62.31%     62.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23989929     17.64%     79.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10570194      7.77%     87.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5538888      4.07%     91.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4415288      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1586118      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1348651      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1006568      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2816252      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136035171                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101789039                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125006621                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18586404                       # Number of memory references committed
system.switch_cpus2.commit.loads             11434940                       # Number of loads committed
system.switch_cpus2.commit.membars              16830                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17961076                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112635443                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2544911                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2816252                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287277581                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312687288                       # The number of ROB writes
system.switch_cpus2.timesIdled                  71597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3932949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101789039                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125006621                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101789039                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.419974                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.419974                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.704238                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.704238                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       633159332                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194165141                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148178847                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33660                       # number of misc regfile writes
system.l20.replacements                         17259                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          679472                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27499                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.708971                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.303385                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.938953                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5871.478380                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4351.279282                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001299                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000385                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.573387                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.424930                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        80636                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  80636                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18683                       # number of Writeback hits
system.l20.Writeback_hits::total                18683                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        80636                       # number of demand (read+write) hits
system.l20.demand_hits::total                   80636                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        80636                       # number of overall hits
system.l20.overall_hits::total                  80636                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17249                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17259                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17249                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17259                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17249                       # number of overall misses
system.l20.overall_misses::total                17259                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2391062                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4918729250                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4921120312                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2391062                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4918729250                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4921120312                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2391062                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4918729250                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4921120312                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97885                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97895                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18683                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18683                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97885                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97895                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97885                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97895                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176217                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176301                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176301                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176301                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 239106.200000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 285160.255667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 285133.571586                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 239106.200000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 285160.255667                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 285133.571586                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 239106.200000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 285160.255667                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 285133.571586                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4264                       # number of writebacks
system.l20.writebacks::total                     4264                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17249                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17259                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17249                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17259                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17249                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17259                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1771266                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3850649877                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3852421143                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1771266                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3850649877                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3852421143                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1771266                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3850649877                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3852421143                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176217                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176301                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176301                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176301                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177126.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 223239.021219                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 223212.303320                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 177126.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 223239.021219                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 223212.303320                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 177126.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 223239.021219                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 223212.303320                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4080                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          318439                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14320                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.237360                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          478.956766                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.722532                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1895.056254                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.756064                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7848.508385                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046773                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001438                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.185064                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000269                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.766456                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29744                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29744                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9739                       # number of Writeback hits
system.l21.Writeback_hits::total                 9739                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29744                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29744                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29744                       # number of overall hits
system.l21.overall_hits::total                  29744                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4064                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4080                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4064                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4080                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4064                       # number of overall misses
system.l21.overall_misses::total                 4080                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3864535                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1147909069                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1151773604                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3864535                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1147909069                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1151773604                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3864535                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1147909069                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1151773604                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33808                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33824                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9739                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9739                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33808                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33824                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33808                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33824                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.120208                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.120624                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.120208                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.120624                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.120208                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.120624                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 241533.437500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 282457.940207                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 282297.451961                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 241533.437500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 282457.940207                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 282297.451961                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 241533.437500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 282457.940207                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 282297.451961                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2650                       # number of writebacks
system.l21.writebacks::total                     2650                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4064                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4080                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4064                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4080                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4064                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4080                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2873636                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    896222813                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    899096449                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2873636                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    896222813                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    899096449                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2873636                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    896222813                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    899096449                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.120208                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.120624                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.120208                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.120624                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.120208                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.120624                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 179602.250000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 220527.266978                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 220366.776716                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 179602.250000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 220527.266978                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 220366.776716                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 179602.250000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 220527.266978                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 220366.776716                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         18096                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          767845                       # Total number of references to valid blocks.
system.l22.sampled_refs                         30384                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.271360                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          402.352353                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.304300                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3891.831921                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.196898                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7984.314527                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032744                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000757                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.316718                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000016                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.649765                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        56323                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  56323                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21015                       # number of Writeback hits
system.l22.Writeback_hits::total                21015                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        56323                       # number of demand (read+write) hits
system.l22.demand_hits::total                   56323                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        56323                       # number of overall hits
system.l22.overall_hits::total                  56323                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        18083                       # number of ReadReq misses
system.l22.ReadReq_misses::total                18096                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        18083                       # number of demand (read+write) misses
system.l22.demand_misses::total                 18096                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        18083                       # number of overall misses
system.l22.overall_misses::total                18096                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3308297                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   5022640189                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     5025948486                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3308297                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   5022640189                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      5025948486                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3308297                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   5022640189                       # number of overall miss cycles
system.l22.overall_miss_latency::total     5025948486                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        74406                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              74419                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21015                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21015                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        74406                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               74419                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        74406                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              74419                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.243031                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.243164                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.243031                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.243164                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.243031                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.243164                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 254484.384615                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 277754.807775                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 277738.090517                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 254484.384615                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 277754.807775                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 277738.090517                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 254484.384615                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 277754.807775                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 277738.090517                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3441                       # number of writebacks
system.l22.writebacks::total                     3441                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        18083                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           18096                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        18083                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            18096                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        18083                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           18096                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2502918                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3902751859                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3905254777                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2502918                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3902751859                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3905254777                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2502918                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3902751859                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3905254777                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.243031                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.243164                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.243031                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.243164                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.243031                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.243164                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 192532.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 215824.357629                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 215807.624724                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 192532.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 215824.357629                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 215807.624724                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 192532.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 215824.357629                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 215807.624724                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.941492                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012109909                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840199.834545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.941492                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015932                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881316                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12102248                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12102248                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12102248                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12102248                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12102248                       # number of overall hits
system.cpu0.icache.overall_hits::total       12102248                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2579062                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2579062                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2579062                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2579062                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2579062                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2579062                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12102258                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12102258                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12102258                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12102258                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12102258                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12102258                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 257906.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 257906.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 257906.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 257906.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 257906.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 257906.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2474062                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2474062                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2474062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2474062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2474062                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2474062                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 247406.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 247406.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97885                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191223200                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98141                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1948.453755                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.520083                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.479917                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916094                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083906                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10958724                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10958724                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17212                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17212                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18668144                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18668144                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18668144                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18668144                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       407242                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       407242                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       407347                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        407347                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       407347                       # number of overall misses
system.cpu0.dcache.overall_misses::total       407347                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45117111263                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45117111263                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13427579                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13427579                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45130538842                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45130538842                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45130538842                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45130538842                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075491                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075491                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075491                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075491                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035830                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035830                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021354                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021354                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021354                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021354                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110786.979887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110786.979887                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 127881.704762                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 127881.704762                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110791.386317                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110791.386317                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110791.386317                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110791.386317                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18683                       # number of writebacks
system.cpu0.dcache.writebacks::total            18683                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       309357                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       309357                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309462                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309462                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97885                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97885                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97885                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97885                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97885                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97885                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10412296306                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10412296306                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10412296306                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10412296306                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10412296306                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10412296306                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005131                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005131                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005131                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005131                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106372.746652                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106372.746652                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106372.746652                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106372.746652                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106372.746652                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106372.746652                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.021931                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018974109                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205571.664502                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.021931                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024074                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738817                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12623544                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12623544                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12623544                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12623544                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12623544                       # number of overall hits
system.cpu1.icache.overall_hits::total       12623544                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4254160                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4254160                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4254160                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4254160                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4254160                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4254160                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12623561                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12623561                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12623561                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12623561                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12623561                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12623561                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 250244.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 250244.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 250244.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 250244.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 250244.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 250244.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3997335                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3997335                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3997335                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3997335                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3997335                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3997335                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 249833.437500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 249833.437500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 249833.437500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 249833.437500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 249833.437500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 249833.437500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33808                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163744276                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34064                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4806.959723                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.033994                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.966006                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902477                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097523                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9302089                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9302089                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7266354                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7266354                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17577                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17577                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17554                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17554                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16568443                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16568443                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16568443                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16568443                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        86520                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        86520                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        86520                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         86520                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        86520                       # number of overall misses
system.cpu1.dcache.overall_misses::total        86520                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8585852769                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8585852769                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8585852769                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8585852769                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8585852769                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8585852769                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9388609                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9388609                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7266354                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7266354                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17554                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17554                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16654963                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16654963                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16654963                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16654963                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009215                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009215                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005195                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005195                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99235.468897                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99235.468897                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99235.468897                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99235.468897                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99235.468897                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99235.468897                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9739                       # number of writebacks
system.cpu1.dcache.writebacks::total             9739                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52712                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52712                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52712                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52712                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52712                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52712                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33808                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33808                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33808                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33808                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33808                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3122246736                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3122246736                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3122246736                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3122246736                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3122246736                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3122246736                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92352.305253                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92352.305253                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92352.305253                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92352.305253                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92352.305253                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92352.305253                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996218                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017224682                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050856.213710                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996218                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12143927                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12143927                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12143927                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12143927                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12143927                       # number of overall hits
system.cpu2.icache.overall_hits::total       12143927                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4387153                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4387153                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4387153                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4387153                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4387153                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4387153                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12143944                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12143944                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12143944                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12143944                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12143944                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12143944                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 258067.823529                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 258067.823529                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 258067.823529                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 258067.823529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 258067.823529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 258067.823529                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3416197                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3416197                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3416197                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3416197                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3416197                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3416197                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 262784.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 262784.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 262784.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 262784.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 262784.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 262784.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74406                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180656234                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74662                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2419.654362                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.739542                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.260458                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901326                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098674                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9766989                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9766989                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7117804                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7117804                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21051                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21051                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16830                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16830                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16884793                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16884793                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16884793                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16884793                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       180422                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       180422                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       180422                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        180422                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       180422                       # number of overall misses
system.cpu2.dcache.overall_misses::total       180422                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  23641307180                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  23641307180                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  23641307180                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  23641307180                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  23641307180                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  23641307180                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9947411                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9947411                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7117804                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7117804                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16830                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16830                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17065215                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17065215                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17065215                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17065215                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018138                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018138                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010573                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010573                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010573                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010573                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 131033.394930                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 131033.394930                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 131033.394930                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131033.394930                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 131033.394930                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131033.394930                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21015                       # number of writebacks
system.cpu2.dcache.writebacks::total            21015                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       106016                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       106016                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       106016                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       106016                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       106016                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       106016                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74406                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74406                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74406                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74406                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74406                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74406                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8856470067                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8856470067                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8856470067                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8856470067                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8856470067                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8856470067                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119028.977058                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 119028.977058                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 119028.977058                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119028.977058                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 119028.977058                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119028.977058                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
