{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481149941554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481149941554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 16:32:21 2016 " "Processing started: Wed Dec 07 16:32:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481149941554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149941554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BombSquad -c BombSquad " "Command: quartus_map --read_settings_files=on --write_settings_files=off BombSquad -c BombSquad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149941554 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1481149942671 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCDController.v(64) " "Verilog HDL information at LCDController.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "../LCDController.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/LCDController.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481149963623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/lcdcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/lcdcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDController " "Found entity 1: LCDController" {  } { { "../LCDController.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/LCDController.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963623 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SSD_Sequence.v(20) " "Verilog HDL information at SSD_Sequence.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "../SSD_Sequence.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SSD_Sequence.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481149963657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/ssd_sequence.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/ssd_sequence.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSD_Sequence " "Found entity 1: SSD_Sequence" {  } { { "../SSD_Sequence.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SSD_Sequence.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/sevsegtimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/sevsegtimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevSegTimer " "Found entity 1: SevSegTimer" {  } { { "../SevSegTimer.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SevSegTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/sequenceverifier.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/sequenceverifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 SequenceVerifier " "Found entity 1: SequenceVerifier" {  } { { "../SequenceVerifier.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceVerifier.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/sequencekeygenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/sequencekeygenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 SequenceKeyGenerator " "Found entity 1: SequenceKeyGenerator" {  } { { "../SequenceKeyGenerator.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceKeyGenerator.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/sequencekeybuilder.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/sequencekeybuilder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SequenceKeyBuilder " "Found entity 1: SequenceKeyBuilder" {  } { { "../SequenceKeyBuilder.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceKeyBuilder.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/rom_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/rom_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Sim " "Found entity 1: ROM_Sim" {  } { { "../ROM_Sim.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/ROM_Sim.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/ram_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/ram_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_sim " "Found entity 1: RAM_sim" {  } { { "../RAM_sim.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/RAM_sim.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/onesec_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/onesec_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneSec_Timer " "Found entity 1: OneSec_Timer" {  } { { "../OneSec_Timer.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/OneSec_Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/lfsr8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/lfsr8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR8bit " "Found entity 1: LFSR8bit" {  } { { "../LFSR8bit.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/LFSR8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/gamecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/gamecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameController " "Found entity 1: GameController" {  } { { "../GameController.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/GameController.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963776 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Countdown.v(16) " "Verilog HDL information at Countdown.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "../Countdown.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Countdown.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481149963807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/countdown.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 Countdown " "Found entity 1: Countdown" {  } { { "../Countdown.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Countdown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonShaper " "Found entity 1: ButtonShaper" {  } { { "../ButtonShaper.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/ButtonShaper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/bombsquad.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/bombsquad.v" { { "Info" "ISGN_ENTITY_NAME" "1 BombSquad " "Found entity 1: BombSquad" {  } { { "../BombSquad.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963838 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Authentication.v(57) " "Verilog HDL information at Authentication.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "../Authentication.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Authentication.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481149963838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/\[ece 5440\] advanced digital design/project/src/bombsquad/authentication.v 1 1 " "Found 1 design units, including 1 entities, in source file /\[ece 5440\] advanced digital design/project/src/bombsquad/authentication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Authentication " "Found entity 1: Authentication" {  } { { "../Authentication.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Authentication.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149963855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149963855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BombSquad " "Elaborating entity \"BombSquad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481149964061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonShaper ButtonShaper:RotateButton " "Elaborating entity \"ButtonShaper\" for hierarchy \"ButtonShaper:RotateButton\"" {  } { { "../BombSquad.v" "RotateButton" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Authentication Authentication:UserAuthentication " "Elaborating entity \"Authentication\" for hierarchy \"Authentication:UserAuthentication\"" {  } { { "../BombSquad.v" "UserAuthentication" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Authentication.v(124) " "Verilog HDL assignment warning at Authentication.v(124): truncated value with size 32 to match size of target (8)" {  } { { "../Authentication.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Authentication.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964077 "|BombSquad|Authentication:UserAuthentication"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Authentication.v(137) " "Verilog HDL assignment warning at Authentication.v(137): truncated value with size 8 to match size of target (4)" {  } { { "../Authentication.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Authentication.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964077 "|BombSquad|Authentication:UserAuthentication"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Sim ROM_Sim:UserCredentials " "Elaborating entity \"ROM_Sim\" for hierarchy \"ROM_Sim:UserCredentials\"" {  } { { "../BombSquad.v" "UserCredentials" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_Sim:UserCredentials\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_Sim:UserCredentials\|altsyncram:altsyncram_component\"" {  } { { "../ROM_Sim.v" "altsyncram_component" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/ROM_Sim.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_Sim:UserCredentials\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_Sim:UserCredentials\|altsyncram:altsyncram_component\"" {  } { { "../ROM_Sim.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/ROM_Sim.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_Sim:UserCredentials\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_Sim:UserCredentials\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481149964262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481149964262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481149964262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_initial.hex " "Parameter \"init_file\" = \"ROM_initial.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481149964262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481149964262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481149964262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481149964262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481149964262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481149964262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481149964262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481149964262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481149964262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481149964262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481149964262 ""}  } { { "../ROM_Sim.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/ROM_Sim.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481149964262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0p91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0p91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0p91 " "Found entity 1: altsyncram_0p91" {  } { { "db/altsyncram_0p91.tdf" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/db/altsyncram_0p91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481149964340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149964340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0p91 ROM_Sim:UserCredentials\|altsyncram:altsyncram_component\|altsyncram_0p91:auto_generated " "Elaborating entity \"altsyncram_0p91\" for hierarchy \"ROM_Sim:UserCredentials\|altsyncram:altsyncram_component\|altsyncram_0p91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameController GameController:MainGameController " "Elaborating entity \"GameController\" for hierarchy \"GameController:MainGameController\"" {  } { { "../BombSquad.v" "MainGameController" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneSec_Timer OneSec_Timer:OneSecondTimer " "Elaborating entity \"OneSec_Timer\" for hierarchy \"OneSec_Timer:OneSecondTimer\"" {  } { { "../BombSquad.v" "OneSecondTimer" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 OneSec_Timer.v(16) " "Verilog HDL assignment warning at OneSec_Timer.v(16): truncated value with size 32 to match size of target (26)" {  } { { "../OneSec_Timer.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/OneSec_Timer.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964378 "|BombSquad|OneSec_Timer:OneSecondTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Countdown Countdown:CountdownTimer " "Elaborating entity \"Countdown\" for hierarchy \"Countdown:CountdownTimer\"" {  } { { "../BombSquad.v" "CountdownTimer" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Countdown.v(18) " "Verilog HDL assignment warning at Countdown.v(18): truncated value with size 32 to match size of target (1)" {  } { { "../Countdown.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Countdown.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964393 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Countdown.v(24) " "Verilog HDL assignment warning at Countdown.v(24): truncated value with size 32 to match size of target (1)" {  } { { "../Countdown.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Countdown.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964393 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Countdown.v(25) " "Verilog HDL assignment warning at Countdown.v(25): truncated value with size 32 to match size of target (1)" {  } { { "../Countdown.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Countdown.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964393 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Countdown.v(31) " "Verilog HDL assignment warning at Countdown.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../Countdown.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Countdown.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964393 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Countdown.v(34) " "Verilog HDL assignment warning at Countdown.v(34): truncated value with size 32 to match size of target (4)" {  } { { "../Countdown.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Countdown.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964393 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Countdown.v(35) " "Verilog HDL assignment warning at Countdown.v(35): truncated value with size 32 to match size of target (4)" {  } { { "../Countdown.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Countdown.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964393 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Countdown.v(36) " "Verilog HDL assignment warning at Countdown.v(36): truncated value with size 32 to match size of target (4)" {  } { { "../Countdown.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Countdown.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964393 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Countdown.v(38) " "Verilog HDL assignment warning at Countdown.v(38): truncated value with size 32 to match size of target (1)" {  } { { "../Countdown.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Countdown.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964393 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Countdown.v(42) " "Verilog HDL assignment warning at Countdown.v(42): truncated value with size 32 to match size of target (1)" {  } { { "../Countdown.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Countdown.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964393 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Countdown.v(44) " "Verilog HDL assignment warning at Countdown.v(44): truncated value with size 32 to match size of target (1)" {  } { { "../Countdown.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/Countdown.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964393 "|BombSquad|Countdown:CountdownTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevSegTimer SevSegTimer:SevSegTimer1 " "Elaborating entity \"SevSegTimer\" for hierarchy \"SevSegTimer:SevSegTimer1\"" {  } { { "../BombSquad.v" "SevSegTimer1" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequenceKeyGenerator SequenceKeyGenerator:PuzzleSequenceKeyGenerator " "Elaborating entity \"SequenceKeyGenerator\" for hierarchy \"SequenceKeyGenerator:PuzzleSequenceKeyGenerator\"" {  } { { "../BombSquad.v" "PuzzleSequenceKeyGenerator" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequenceKeyBuilder SequenceKeyGenerator:PuzzleSequenceKeyGenerator\|SequenceKeyBuilder:SequenceKeyBuilder1 " "Elaborating entity \"SequenceKeyBuilder\" for hierarchy \"SequenceKeyGenerator:PuzzleSequenceKeyGenerator\|SequenceKeyBuilder:SequenceKeyBuilder1\"" {  } { { "../SequenceKeyGenerator.v" "SequenceKeyBuilder1" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceKeyGenerator.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR8bit SequenceKeyGenerator:PuzzleSequenceKeyGenerator\|LFSR8bit:LFSR8bit1 " "Elaborating entity \"LFSR8bit\" for hierarchy \"SequenceKeyGenerator:PuzzleSequenceKeyGenerator\|LFSR8bit:LFSR8bit1\"" {  } { { "../SequenceKeyGenerator.v" "LFSR8bit1" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceKeyGenerator.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequenceVerifier SequenceVerifier:UserSequenceVerifier " "Elaborating entity \"SequenceVerifier\" for hierarchy \"SequenceVerifier:UserSequenceVerifier\"" {  } { { "../BombSquad.v" "UserSequenceVerifier" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(112) " "Verilog HDL assignment warning at SequenceVerifier.v(112): truncated value with size 32 to match size of target (3)" {  } { { "../SequenceVerifier.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceVerifier.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964440 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(142) " "Verilog HDL assignment warning at SequenceVerifier.v(142): truncated value with size 32 to match size of target (3)" {  } { { "../SequenceVerifier.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceVerifier.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964440 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(172) " "Verilog HDL assignment warning at SequenceVerifier.v(172): truncated value with size 32 to match size of target (3)" {  } { { "../SequenceVerifier.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceVerifier.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964440 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(202) " "Verilog HDL assignment warning at SequenceVerifier.v(202): truncated value with size 32 to match size of target (3)" {  } { { "../SequenceVerifier.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceVerifier.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964440 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(243) " "Verilog HDL assignment warning at SequenceVerifier.v(243): truncated value with size 32 to match size of target (3)" {  } { { "../SequenceVerifier.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceVerifier.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964440 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(272) " "Verilog HDL assignment warning at SequenceVerifier.v(272): truncated value with size 32 to match size of target (3)" {  } { { "../SequenceVerifier.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceVerifier.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964440 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(301) " "Verilog HDL assignment warning at SequenceVerifier.v(301): truncated value with size 32 to match size of target (3)" {  } { { "../SequenceVerifier.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceVerifier.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964440 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(331) " "Verilog HDL assignment warning at SequenceVerifier.v(331): truncated value with size 32 to match size of target (3)" {  } { { "../SequenceVerifier.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceVerifier.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964440 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(385) " "Verilog HDL assignment warning at SequenceVerifier.v(385): truncated value with size 32 to match size of target (3)" {  } { { "../SequenceVerifier.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceVerifier.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964440 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(428) " "Verilog HDL assignment warning at SequenceVerifier.v(428): truncated value with size 32 to match size of target (3)" {  } { { "../SequenceVerifier.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceVerifier.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964440 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(471) " "Verilog HDL assignment warning at SequenceVerifier.v(471): truncated value with size 32 to match size of target (3)" {  } { { "../SequenceVerifier.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceVerifier.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964440 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(514) " "Verilog HDL assignment warning at SequenceVerifier.v(514): truncated value with size 32 to match size of target (3)" {  } { { "../SequenceVerifier.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SequenceVerifier.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964440 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD_Sequence SSD_Sequence:SSD_Sequence1 " "Elaborating entity \"SSD_Sequence\" for hierarchy \"SSD_Sequence:SSD_Sequence1\"" {  } { { "../BombSquad.v" "SSD_Sequence1" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SSD_Sequence.v(52) " "Verilog HDL assignment warning at SSD_Sequence.v(52): truncated value with size 32 to match size of target (2)" {  } { { "../SSD_Sequence.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/SSD_Sequence.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964462 "|BombSquad|SSD_Sequence:SSD_Sequence1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDController LCDController:LCDController1 " "Elaborating entity \"LCDController\" for hierarchy \"LCDController:LCDController1\"" {  } { { "../BombSquad.v" "LCDController1" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149964462 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_state LCDController.v(41) " "Verilog HDL or VHDL warning at LCDController.v(41): object \"prev_state\" assigned a value but never read" {  } { { "../LCDController.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/LCDController.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481149964462 "|BombSquad|LCDController:LCDController1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCDController.v(220) " "Verilog HDL assignment warning at LCDController.v(220): truncated value with size 32 to match size of target (6)" {  } { { "../LCDController.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/LCDController.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964509 "|BombSquad|LCDController:LCDController1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 LCDController.v(240) " "Verilog HDL assignment warning at LCDController.v(240): truncated value with size 32 to match size of target (22)" {  } { { "../LCDController.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/LCDController.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964509 "|BombSquad|LCDController:LCDController1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 LCDController.v(243) " "Verilog HDL assignment warning at LCDController.v(243): truncated value with size 32 to match size of target (22)" {  } { { "../LCDController.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/LCDController.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481149964509 "|BombSquad|LCDController:LCDController1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481149966829 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "../BombSquad.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481149967606 "|BombSquad|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_flag\[8\] GND " "Pin \"lcd_flag\[8\]\" is stuck at GND" {  } { { "../BombSquad.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481149967606 "|BombSquad|lcd_flag[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1481149967606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481149967822 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481149971204 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/output_files/BombSquad.map.smsg " "Generated suppressed messages file F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/output_files/BombSquad.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149971335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481149971886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481149971886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "808 " "Implemented 808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481149972339 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481149972339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "726 " "Implemented 726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481149972339 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1481149972339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481149972339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "856 " "Peak virtual memory: 856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481149972507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 16:32:52 2016 " "Processing ended: Wed Dec 07 16:32:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481149972507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481149972507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481149972507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481149972507 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1481149974774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481149974789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 16:32:53 2016 " "Processing started: Wed Dec 07 16:32:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481149974789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1481149974789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BombSquad -c BombSquad " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BombSquad -c BombSquad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1481149974789 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1481149975389 ""}
{ "Info" "0" "" "Project  = BombSquad" {  } {  } 0 0 "Project  = BombSquad" 0 0 "Fitter" 0 0 1481149975389 ""}
{ "Info" "0" "" "Revision = BombSquad" {  } {  } 0 0 "Revision = BombSquad" 0 0 "Fitter" 0 0 1481149975389 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1481149975612 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BombSquad EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"BombSquad\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1481149975628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481149975743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481149975743 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1481149976412 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1481149976414 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481149976630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481149976630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481149976630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481149976630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481149976630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481149976630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481149976630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481149976630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481149976630 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1481149976630 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/" { { 0 { 0 ""} 0 1580 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1481149976630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/" { { 0 { 0 ""} 0 1582 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1481149976630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/" { { 0 { 0 ""} 0 1584 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1481149976630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/" { { 0 { 0 ""} 0 1586 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1481149976630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/" { { 0 { 0 ""} 0 1588 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1481149976630 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1481149976630 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1481149976630 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1481149976878 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BombSquad.sdc " "Synopsys Design Constraints File file not found: 'BombSquad.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1481149979013 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1481149979017 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1481149979059 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1481149979060 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1481149979062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1481149979295 ""}  } { { "../BombSquad.v" "" { Text "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/BombSquad.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/" { { 0 { 0 ""} 0 1565 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481149979295 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1481149980085 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481149980100 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481149980100 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481149980100 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481149980100 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1481149980100 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1481149980100 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1481149980100 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1481149980169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1481149980169 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1481149980169 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481149980517 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1481149980538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1481149987982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481149988653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1481149988738 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1481149996969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481149996970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1481149997585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1481150003799 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1481150003799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1481150006232 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1481150006232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481150006232 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1481150006548 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481150006596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481150007435 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481150007435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481150008021 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481150008823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/output_files/BombSquad.fit.smsg " "Generated suppressed messages file F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/output_files/BombSquad.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1481150010158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1416 " "Peak virtual memory: 1416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481150012290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 16:33:32 2016 " "Processing ended: Wed Dec 07 16:33:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481150012290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481150012290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481150012290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1481150012290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1481150013929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481150013929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 16:33:33 2016 " "Processing started: Wed Dec 07 16:33:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481150013929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1481150013929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BombSquad -c BombSquad " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BombSquad -c BombSquad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1481150013929 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1481150018919 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1481150019151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "778 " "Peak virtual memory: 778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481150020652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 16:33:40 2016 " "Processing ended: Wed Dec 07 16:33:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481150020652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481150020652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481150020652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1481150020652 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1481150021475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1481150022724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481150022740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 16:33:41 2016 " "Processing started: Wed Dec 07 16:33:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481150022740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150022740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BombSquad -c BombSquad " "Command: quartus_sta BombSquad -c BombSquad" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150022740 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1481150023141 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150023479 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150023595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150023595 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BombSquad.sdc " "Synopsys Design Constraints File file not found: 'BombSquad.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150024513 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150024513 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1481150024513 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150024513 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150024513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150024513 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1481150024529 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1481150024581 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1481150024659 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150024659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.899 " "Worst-case setup slack is -3.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150024681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150024681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.899            -606.959 clk  " "   -3.899            -606.959 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150024681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150024681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150024728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150024728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk  " "    0.353               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150024728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150024728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150024744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150024759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150024781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150024781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -360.052 clk  " "   -3.000            -360.052 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150024781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150024781 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1481150024913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150024944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150025584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150025784 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1481150025831 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150025831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.477 " "Worst-case setup slack is -3.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150025862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150025862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.477            -531.734 clk  " "   -3.477            -531.734 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150025862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150025862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150025900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150025900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk  " "    0.338               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150025900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150025900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150025915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150025947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150025962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150025962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -359.656 clk  " "   -3.000            -359.656 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150025962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150025962 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1481150026100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150026463 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1481150026463 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150026463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.393 " "Worst-case setup slack is -1.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150026500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150026500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.393            -170.927 clk  " "   -1.393            -170.927 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150026500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150026500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150026516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150026516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clk  " "    0.145               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150026516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150026516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150026547 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150026562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150026584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150026584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -288.244 clk  " "   -3.000            -288.244 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481150026584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150026584 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150027564 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150027564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "922 " "Peak virtual memory: 922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481150027985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 16:33:47 2016 " "Processing ended: Wed Dec 07 16:33:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481150027985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481150027985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481150027985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150027985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481150029783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481150029787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 16:33:49 2016 " "Processing started: Wed Dec 07 16:33:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481150029787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1481150029787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BombSquad -c BombSquad " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BombSquad -c BombSquad" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1481150029787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BombSquad_7_1200mv_85c_slow.vo F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/ simulation " "Generated file BombSquad_7_1200mv_85c_slow.vo in folder \"F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1481150031922 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BombSquad_7_1200mv_0c_slow.vo F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/ simulation " "Generated file BombSquad_7_1200mv_0c_slow.vo in folder \"F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1481150032691 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BombSquad_min_1200mv_0c_fast.vo F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/ simulation " "Generated file BombSquad_min_1200mv_0c_fast.vo in folder \"F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1481150033523 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BombSquad.vo F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/ simulation " "Generated file BombSquad.vo in folder \"F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1481150034339 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BombSquad_7_1200mv_85c_v_slow.sdo F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/ simulation " "Generated file BombSquad_7_1200mv_85c_v_slow.sdo in folder \"F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1481150034740 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BombSquad_7_1200mv_0c_v_slow.sdo F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/ simulation " "Generated file BombSquad_7_1200mv_0c_v_slow.sdo in folder \"F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1481150035124 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BombSquad_min_1200mv_0c_v_fast.sdo F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/ simulation " "Generated file BombSquad_min_1200mv_0c_v_fast.sdo in folder \"F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1481150035509 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BombSquad_v.sdo F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/ simulation " "Generated file BombSquad_v.sdo in folder \"F:/\[ECE 5440\] Advanced Digital Design/Project/src/BombSquad/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1481150035940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "757 " "Peak virtual memory: 757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481150036271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 16:33:56 2016 " "Processing ended: Wed Dec 07 16:33:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481150036271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481150036271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481150036271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1481150036271 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1481150037142 ""}
