# Tiny Tapeout project information
project:
  title:        "Enhanced FIR DSP Peripheral (v2.0)"      # Project title
  author:       "Jinning Liu"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Configurable 4-tap FIR filter with runtime coefficient programming, preset modes, status outputs, and coefficient readback - a professional DSP peripheral"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module: "tt_um_fir_filter"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_fir_filter.v"
    - "delay_line_controlled.v"
    - "fir_core_dynamic.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs - Control & Data Interface
  ui[0]: "data[0] / sample LSB"
  ui[1]: "data[1]"
  ui[2]: "data[2]"
  ui[3]: "data[3] / mode_en"
  ui[4]: "data[4] / mode_sel[0]"
  ui[5]: "data[5] / mode_sel[1]"
  ui[6]: "op_type[0]"
  ui[7]: "op_type[1]"

  # Outputs - Filtered Data
  uo[0]: "filtered_out[0] (MSB of 16-bit)"
  uo[1]: "filtered_out[1]"
  uo[2]: "filtered_out[2]"
  uo[3]: "filtered_out[3]"
  uo[4]: "filtered_out[4]"
  uo[5]: "filtered_out[5]"
  uo[6]: "filtered_out[6]"
  uo[7]: "filtered_out[7] (8-bit output)"

  # Bidirectional pins - Status & Readback (all outputs)
  uio[0]: "coeff_update_flag (output)"
  uio[1]: "pipeline_valid (output)"
  uio[2]: "h0_readback[0] (output)"
  uio[3]: "h0_readback[1] (output)"
  uio[4]: "h0_readback[2] (output)"
  uio[5]: "h0_readback[3] (output)"
  uio[6]: "h0_readback[4] (output)"
  uio[7]: "h0_readback[5] (output)"

# Do not change!
yaml_version: 6
