Running muxtree optimizer on module \prim_generic_flash..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.216. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_generic_flash.
Performed a total of 0 changes.

3.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_generic_flash'.
Removed a total of 0 cells.

3.218. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2106694, #solve=0, #remove=0, time=83.85 sec.]

3.219. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2106694, #solve=2106251, #remove=0, time=491.06 sec.]

3.220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_generic_flash..

3.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_generic_flash.

RUN-OPT ITERATIONS DONE : 1

3.222. Printing statistics.

=== prim_generic_flash ===

   Number of wires:             330679
   Number of wire bits:         6466154
   Number of public wires:       66261
   Number of public wire bits:  2112400
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             6455019
     $_AND_                     133885
     $_DFFE_PN0P_                  222
     $_DFFE_PN_                     32
     $_DFFE_PP_                    408
     $_DFF_PN0_                     13
     $_DFF_PN1_                      2
     $_DFF_P_                   2106017
     $_MUX_                     4213303
     $_NOT_                        300
     $_OR_                         538
     $_XOR_                        298
     TDP_RAM36K                      1

   Number of Generic REGs:          2106694

ABC-DFF iteration : 1

3.223. Executing ABC pass (technology mapping using ABC).

3.223.1. Summary of detected clock domains:
  339 cells in clk=\clk_i, en=\u_cfg.u_sramreqfifo.wvalid, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=\u_cfg.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=\u_cfg.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=\u_cfg.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  237 cells in clk=\clk_i, en=\u_cfg.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  372 cells in clk=\clk_i, en=\u_cfg.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  229 cells in clk=\clk_i, en=\u_cfg.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  122 cells in clk=\clk_i, en=\u_cfg.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  147 cells in clk=\clk_i, en=\u_cfg.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=\u_cfg.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  1048642 cells in clk=\clk_i, en=$auto$opt_dff.cc:220:make_patterns_logic$4383, arst={ }, srst={ }
  395 cells in clk=\clk_i, en=\gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  453 cells in clk=\clk_i, en=\gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:220:make_patterns_logic$4411, arst=!\rst_ni, srst={ }
  186 cells in clk=\clk_i, en=$auto$opt_dff.cc:195:make_patterns_logic$4429, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\gen_prim_flash_banks[1].u_prim_flash_bank.mem_rd_d, arst=!\rst_ni, srst={ }
  96 cells in clk=\clk_i, en=\gen_prim_flash_banks[1].u_prim_flash_bank.mem_rd_q, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$auto$opt_dff.cc:220:make_patterns_logic$4402, arst=!\rst_ni, srst={ }
  230 cells in clk=\clk_i, en=$auto$opt_dff.cc:195:make_patterns_logic$4426, arst=!\rst_ni, srst={ }
  4122 cells in clk=\clk_i, en=$auto$opt_dff.cc:220:make_patterns_logic$4391, arst={ }, srst={ }
  340 cells in clk=\clk_i, en=\gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  401 cells in clk=\clk_i, en=\gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:220:make_patterns_logic$4462, arst=!\rst_ni, srst={ }
  186 cells in clk=\clk_i, en=$auto$opt_dff.cc:195:make_patterns_logic$4480, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=\gen_prim_flash_banks[0].u_prim_flash_bank.mem_rd_d, arst=!\rst_ni, srst={ }
  96 cells in clk=\clk_i, en=\gen_prim_flash_banks[0].u_prim_flash_bank.mem_rd_q, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$auto$opt_dff.cc:220:make_patterns_logic$4453, arst=!\rst_ni, srst={ }
  206 cells in clk=\clk_i, en=$auto$opt_dff.cc:195:make_patterns_logic$4477, arst=!\rst_ni, srst={ }
  688 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  5397261 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=!$auto$opt_dff.cc:220:make_patterns_logic$4442, arst={ }, srst={ }

  #logic partitions = 33

3.223.2. Extracting gate netlist of module `\prim_generic_flash' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 5397260 gates and 5397450 wires to a netlist network with 190 inputs and 3159029 outputs (dfl=0).

3.223.2.1. Executing ABC.
