<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>xv6: xv6/lapic.c Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.6 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
<h1>xv6/lapic.c</h1><a href="lapic_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">// The local APIC manages internal (non-I/O) interrupts.</span>
<a name="l00002"></a>00002 <span class="comment">// See Chapter 8 &amp; Appendix C of Intel processor manual volume 3.</span>
<a name="l00003"></a>00003 
<a name="l00004"></a>00004 <span class="preprocessor">#include "<a class="code" href="types_8h.html">types.h</a>"</span>
<a name="l00005"></a>00005 <span class="preprocessor">#include "<a class="code" href="defs_8h.html">defs.h</a>"</span>
<a name="l00006"></a>00006 <span class="preprocessor">#include "<a class="code" href="traps_8h.html">traps.h</a>"</span>
<a name="l00007"></a>00007 <span class="preprocessor">#include "<a class="code" href="mmu_8h.html">mmu.h</a>"</span>
<a name="l00008"></a>00008 <span class="preprocessor">#include "<a class="code" href="x86_8h.html">x86.h</a>"</span>
<a name="l00009"></a>00009 
<a name="l00010"></a>00010 <span class="comment">// Local APIC registers, divided by 4 for use as uint[] indices.</span>
<a name="l00011"></a><a class="code" href="lapic_8c.html#77ceac8d6af195fe72f95f6afd87c45e">00011</a> <span class="preprocessor">#define ID      (0x0020/4)   // ID</span>
<a name="l00012"></a><a class="code" href="lapic_8c.html#98ed931f97fef7e06e3ea441d0326c67">00012</a> <span class="preprocessor"></span><span class="preprocessor">#define VER     (0x0030/4)   // Version</span>
<a name="l00013"></a><a class="code" href="lapic_8c.html#0d378efcaaff1100c96bff8856bfc036">00013</a> <span class="preprocessor"></span><span class="preprocessor">#define TPR     (0x0080/4)   // Task Priority</span>
<a name="l00014"></a><a class="code" href="lapic_8c.html#04c9015da7e7ea45f3b80793809e2d7b">00014</a> <span class="preprocessor"></span><span class="preprocessor">#define EOI     (0x00B0/4)   // EOI</span>
<a name="l00015"></a><a class="code" href="lapic_8c.html#062fc16f4eacb723c76e2c87c8495412">00015</a> <span class="preprocessor"></span><span class="preprocessor">#define SVR     (0x00F0/4)   // Spurious Interrupt Vector</span>
<a name="l00016"></a><a class="code" href="lapic_8c.html#514ad415fb6125ba296793df7d1a468a">00016</a> <span class="preprocessor"></span><span class="preprocessor">  #define ENABLE     0x00000100   // Unit Enable</span>
<a name="l00017"></a><a class="code" href="lapic_8c.html#e4ad5e3805ffa2cbe03b65421edd8f99">00017</a> <span class="preprocessor"></span><span class="preprocessor">#define ESR     (0x0280/4)   // Error Status</span>
<a name="l00018"></a><a class="code" href="lapic_8c.html#e6db3be23c343c0823604670010635f7">00018</a> <span class="preprocessor"></span><span class="preprocessor">#define ICRLO   (0x0300/4)   // Interrupt Command</span>
<a name="l00019"></a><a class="code" href="lapic_8c.html#b5889105dcd019008c9448dff61323f6">00019</a> <span class="preprocessor"></span><span class="preprocessor">  #define INIT       0x00000500   // INIT/RESET</span>
<a name="l00020"></a><a class="code" href="lapic_8c.html#d0dd8aa1d9d769cf15609ca108af4af9">00020</a> <span class="preprocessor"></span><span class="preprocessor">  #define STARTUP    0x00000600   // Startup IPI</span>
<a name="l00021"></a><a class="code" href="lapic_8c.html#5f0b856b460d14d6fac161e35cfdb9d1">00021</a> <span class="preprocessor"></span><span class="preprocessor">  #define DELIVS     0x00001000   // Delivery status</span>
<a name="l00022"></a><a class="code" href="lapic_8c.html#f343b20373ba49a92fce523e948f2ab3">00022</a> <span class="preprocessor"></span><span class="preprocessor">  #define ASSERT     0x00004000   // Assert interrupt (vs deassert)</span>
<a name="l00023"></a><a class="code" href="lapic_8c.html#73f717b7aae31163c2a85f67883bf0ed">00023</a> <span class="preprocessor"></span><span class="preprocessor">  #define LEVEL      0x00008000   // Level triggered</span>
<a name="l00024"></a><a class="code" href="lapic_8c.html#dc4a14c073a7427003796cbd9d435758">00024</a> <span class="preprocessor"></span><span class="preprocessor">  #define BCAST      0x00080000   // Send to all APICs, including self.</span>
<a name="l00025"></a><a class="code" href="lapic_8c.html#9382474befd66e12c502eb221e4f9a0d">00025</a> <span class="preprocessor"></span><span class="preprocessor">#define ICRHI   (0x0310/4)   // Interrupt Command [63:32]</span>
<a name="l00026"></a><a class="code" href="lapic_8c.html#599217205dc3092c26567a2bd868ef3a">00026</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER   (0x0320/4)   // Local Vector Table 0 (TIMER)</span>
<a name="l00027"></a><a class="code" href="lapic_8c.html#1964818ccd90a6173ea48cecb652feeb">00027</a> <span class="preprocessor"></span><span class="preprocessor">  #define X1         0x0000000B   // divide counts by 1</span>
<a name="l00028"></a><a class="code" href="lapic_8c.html#f36821ad7b93ab31dcfaaa25e134fdf0">00028</a> <span class="preprocessor"></span><span class="preprocessor">  #define PERIODIC   0x00020000   // Periodic</span>
<a name="l00029"></a><a class="code" href="lapic_8c.html#5c989e3931132d4a4aca9cacfcb8b075">00029</a> <span class="preprocessor"></span><span class="preprocessor">#define PCINT   (0x0340/4)   // Performance Counter LVT</span>
<a name="l00030"></a><a class="code" href="lapic_8c.html#cec8cff36b5e5b2b4bda262480db2af2">00030</a> <span class="preprocessor"></span><span class="preprocessor">#define LINT0   (0x0350/4)   // Local Vector Table 1 (LINT0)</span>
<a name="l00031"></a><a class="code" href="lapic_8c.html#19035d504c49cf257ef4dc27cd3eb668">00031</a> <span class="preprocessor"></span><span class="preprocessor">#define LINT1   (0x0360/4)   // Local Vector Table 2 (LINT1)</span>
<a name="l00032"></a><a class="code" href="lapic_8c.html#8fe83ac76edc595f6b98cd4a4127aed5">00032</a> <span class="preprocessor"></span><span class="preprocessor">#define ERROR   (0x0370/4)   // Local Vector Table 3 (ERROR)</span>
<a name="l00033"></a><a class="code" href="lapic_8c.html#8fe9c058dcb81f528134d37e741182a3">00033</a> <span class="preprocessor"></span><span class="preprocessor">  #define MASKED     0x00010000   // Interrupt masked</span>
<a name="l00034"></a><a class="code" href="lapic_8c.html#f1d7a14061b402e4718eff6d9ef7ada4">00034</a> <span class="preprocessor"></span><span class="preprocessor">#define TICR    (0x0380/4)   // Timer Initial Count</span>
<a name="l00035"></a><a class="code" href="lapic_8c.html#1a73e99a3dd2d2d7dc6bbf084638e044">00035</a> <span class="preprocessor"></span><span class="preprocessor">#define TCCR    (0x0390/4)   // Timer Current Count</span>
<a name="l00036"></a><a class="code" href="lapic_8c.html#11b0b699f28c2043fcd6da289fff7375">00036</a> <span class="preprocessor"></span><span class="preprocessor">#define TDCR    (0x03E0/4)   // Timer Divide Configuration</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span>
<a name="l00038"></a><a class="code" href="lapic_8c.html#4029f3e2439d5912f93543b8addd10ec">00038</a> <span class="keyword">volatile</span> <a class="code" href="types_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *<a class="code" href="defs_8h.html#4029f3e2439d5912f93543b8addd10ec">lapic</a>;  <span class="comment">// Initialized in mp.c</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00041"></a><a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">00041</a> <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<span class="keywordtype">int</span> index, <span class="keywordtype">int</span> value)
<a name="l00042"></a>00042 {
<a name="l00043"></a>00043   <a class="code" href="defs_8h.html#4029f3e2439d5912f93543b8addd10ec">lapic</a>[index] = value;
<a name="l00044"></a>00044   <a class="code" href="defs_8h.html#4029f3e2439d5912f93543b8addd10ec">lapic</a>[<a class="code" href="lapic_8c.html#77ceac8d6af195fe72f95f6afd87c45e">ID</a>];  <span class="comment">// wait for write to finish, by reading</span>
<a name="l00045"></a>00045 }
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="keywordtype">void</span>
<a name="l00048"></a><a class="code" href="lapic_8c.html#bd5f53c2ab772d7cd392bf54122b3b9a">00048</a> <a class="code" href="defs_8h.html#9521a8e26830a9ffa06a61552be790fc">lapicinit</a>(<span class="keywordtype">int</span> c)
<a name="l00049"></a>00049 {
<a name="l00050"></a>00050   <span class="keywordflow">if</span>(!<a class="code" href="defs_8h.html#4029f3e2439d5912f93543b8addd10ec">lapic</a>) 
<a name="l00051"></a>00051     <span class="keywordflow">return</span>;
<a name="l00052"></a>00052 
<a name="l00053"></a>00053   <span class="comment">// Enable local APIC; set spurious interrupt vector.</span>
<a name="l00054"></a>00054   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#062fc16f4eacb723c76e2c87c8495412">SVR</a>, <a class="code" href="lapic_8c.html#514ad415fb6125ba296793df7d1a468a">ENABLE</a> | (<a class="code" href="traps_8h.html#17129100154901eb81be6e438843a0e1">T_IRQ0</a> + <a class="code" href="traps_8h.html#0e95f09d5e5653670eede10844d73875">IRQ_SPURIOUS</a>));
<a name="l00055"></a>00055 
<a name="l00056"></a>00056   <span class="comment">// The timer repeatedly counts down at bus frequency</span>
<a name="l00057"></a>00057   <span class="comment">// from lapic[TICR] and then issues an interrupt.  </span>
<a name="l00058"></a>00058   <span class="comment">// If xv6 cared more about precise timekeeping,</span>
<a name="l00059"></a>00059   <span class="comment">// TICR would be calibrated using an external time source.</span>
<a name="l00060"></a>00060   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#11b0b699f28c2043fcd6da289fff7375">TDCR</a>, <a class="code" href="lapic_8c.html#1964818ccd90a6173ea48cecb652feeb">X1</a>);
<a name="l00061"></a>00061   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#599217205dc3092c26567a2bd868ef3a">TIMER</a>, <a class="code" href="lapic_8c.html#f36821ad7b93ab31dcfaaa25e134fdf0">PERIODIC</a> | (<a class="code" href="traps_8h.html#17129100154901eb81be6e438843a0e1">T_IRQ0</a> + <a class="code" href="traps_8h.html#85fc66e3edd4ed6a4db6e455feaba8ca">IRQ_TIMER</a>));
<a name="l00062"></a>00062   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#f1d7a14061b402e4718eff6d9ef7ada4">TICR</a>, 10000000); 
<a name="l00063"></a>00063 
<a name="l00064"></a>00064   <span class="comment">// Disable logical interrupt lines.</span>
<a name="l00065"></a>00065   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#cec8cff36b5e5b2b4bda262480db2af2">LINT0</a>, <a class="code" href="lapic_8c.html#8fe9c058dcb81f528134d37e741182a3">MASKED</a>);
<a name="l00066"></a>00066   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#19035d504c49cf257ef4dc27cd3eb668">LINT1</a>, <a class="code" href="lapic_8c.html#8fe9c058dcb81f528134d37e741182a3">MASKED</a>);
<a name="l00067"></a>00067 
<a name="l00068"></a>00068   <span class="comment">// Disable performance counter overflow interrupts</span>
<a name="l00069"></a>00069   <span class="comment">// on machines that provide that interrupt entry.</span>
<a name="l00070"></a>00070   <span class="keywordflow">if</span>(((<a class="code" href="defs_8h.html#4029f3e2439d5912f93543b8addd10ec">lapic</a>[<a class="code" href="lapic_8c.html#98ed931f97fef7e06e3ea441d0326c67">VER</a>]&gt;&gt;16) &amp; 0xFF) &gt;= 4)
<a name="l00071"></a>00071     <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#5c989e3931132d4a4aca9cacfcb8b075">PCINT</a>, <a class="code" href="lapic_8c.html#8fe9c058dcb81f528134d37e741182a3">MASKED</a>);
<a name="l00072"></a>00072 
<a name="l00073"></a>00073   <span class="comment">// Map error interrupt to IRQ_ERROR.</span>
<a name="l00074"></a>00074   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#8fe83ac76edc595f6b98cd4a4127aed5">ERROR</a>, <a class="code" href="traps_8h.html#17129100154901eb81be6e438843a0e1">T_IRQ0</a> + <a class="code" href="traps_8h.html#7546e682900c4558b1f8c4f0633bc7b9">IRQ_ERROR</a>);
<a name="l00075"></a>00075 
<a name="l00076"></a>00076   <span class="comment">// Clear error status register (requires back-to-back writes).</span>
<a name="l00077"></a>00077   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#e4ad5e3805ffa2cbe03b65421edd8f99">ESR</a>, 0);
<a name="l00078"></a>00078   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#e4ad5e3805ffa2cbe03b65421edd8f99">ESR</a>, 0);
<a name="l00079"></a>00079 
<a name="l00080"></a>00080   <span class="comment">// Ack any outstanding interrupts.</span>
<a name="l00081"></a>00081   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#04c9015da7e7ea45f3b80793809e2d7b">EOI</a>, 0);
<a name="l00082"></a>00082 
<a name="l00083"></a>00083   <span class="comment">// Send an Init Level De-Assert to synchronise arbitration ID's.</span>
<a name="l00084"></a>00084   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#9382474befd66e12c502eb221e4f9a0d">ICRHI</a>, 0);
<a name="l00085"></a>00085   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#e6db3be23c343c0823604670010635f7">ICRLO</a>, <a class="code" href="lapic_8c.html#dc4a14c073a7427003796cbd9d435758">BCAST</a> | <a class="code" href="lapic_8c.html#b5889105dcd019008c9448dff61323f6">INIT</a> | <a class="code" href="lapic_8c.html#73f717b7aae31163c2a85f67883bf0ed">LEVEL</a>);
<a name="l00086"></a>00086   <span class="keywordflow">while</span>(<a class="code" href="defs_8h.html#4029f3e2439d5912f93543b8addd10ec">lapic</a>[<a class="code" href="lapic_8c.html#e6db3be23c343c0823604670010635f7">ICRLO</a>] &amp; <a class="code" href="lapic_8c.html#5f0b856b460d14d6fac161e35cfdb9d1">DELIVS</a>)
<a name="l00087"></a>00087     ;
<a name="l00088"></a>00088 
<a name="l00089"></a>00089   <span class="comment">// Enable interrupts on the APIC (but not on the processor).</span>
<a name="l00090"></a>00090   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#0d378efcaaff1100c96bff8856bfc036">TPR</a>, 0);
<a name="l00091"></a>00091 }
<a name="l00092"></a>00092 
<a name="l00093"></a>00093 <span class="keywordtype">int</span>
<a name="l00094"></a><a class="code" href="lapic_8c.html#d07bc98847d46ba9772ab5ad4f52e6ec">00094</a> <a class="code" href="defs_8h.html#d07bc98847d46ba9772ab5ad4f52e6ec">cpunum</a>(<span class="keywordtype">void</span>)
<a name="l00095"></a>00095 {
<a name="l00096"></a>00096   <span class="comment">// Cannot call cpu when interrupts are enabled:</span>
<a name="l00097"></a>00097   <span class="comment">// result not guaranteed to last long enough to be used!</span>
<a name="l00098"></a>00098   <span class="comment">// Would prefer to panic but even printing is chancy here:</span>
<a name="l00099"></a>00099   <span class="comment">// almost everything, including cprintf and panic, calls cpu,</span>
<a name="l00100"></a>00100   <span class="comment">// often indirectly through acquire and release.</span>
<a name="l00101"></a>00101   <span class="keywordflow">if</span>(<a class="code" href="x86_8h.html#216ef768ced2935b4fd2a7de7d65de5b">readeflags</a>()&amp;<a class="code" href="mmu_8h.html#b481068357bb42797aafe91864a2d085">FL_IF</a>){
<a name="l00102"></a>00102     <span class="keyword">static</span> <span class="keywordtype">int</span> n;
<a name="l00103"></a>00103     <span class="keywordflow">if</span>(n++ == 0)
<a name="l00104"></a>00104       <a class="code" href="console_8c.html#90f0742d846503e4ed1804f1df421ec6">cprintf</a>(<span class="stringliteral">"cpu called from %x with interrupts enabled\n"</span>,
<a name="l00105"></a>00105         __builtin_return_address(0));
<a name="l00106"></a>00106   }
<a name="l00107"></a>00107 
<a name="l00108"></a>00108   <span class="keywordflow">if</span>(<a class="code" href="defs_8h.html#4029f3e2439d5912f93543b8addd10ec">lapic</a>)
<a name="l00109"></a>00109     <span class="keywordflow">return</span> <a class="code" href="defs_8h.html#4029f3e2439d5912f93543b8addd10ec">lapic</a>[<a class="code" href="lapic_8c.html#77ceac8d6af195fe72f95f6afd87c45e">ID</a>]&gt;&gt;24;
<a name="l00110"></a>00110   <span class="keywordflow">return</span> 0;
<a name="l00111"></a>00111 }
<a name="l00112"></a>00112 
<a name="l00113"></a>00113 <span class="comment">// Acknowledge interrupt.</span>
<a name="l00114"></a>00114 <span class="keywordtype">void</span>
<a name="l00115"></a><a class="code" href="lapic_8c.html#42fdd0783bbeb7cdc646d360191cdcac">00115</a> <a class="code" href="defs_8h.html#42fdd0783bbeb7cdc646d360191cdcac">lapiceoi</a>(<span class="keywordtype">void</span>)
<a name="l00116"></a>00116 {
<a name="l00117"></a>00117   <span class="keywordflow">if</span>(<a class="code" href="defs_8h.html#4029f3e2439d5912f93543b8addd10ec">lapic</a>)
<a name="l00118"></a>00118     <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#04c9015da7e7ea45f3b80793809e2d7b">EOI</a>, 0);
<a name="l00119"></a>00119 }
<a name="l00120"></a>00120 
<a name="l00121"></a>00121 <span class="comment">// Spin for a given number of microseconds.</span>
<a name="l00122"></a>00122 <span class="comment">// On real hardware would want to tune this dynamically.</span>
<a name="l00123"></a>00123 <span class="keywordtype">void</span>
<a name="l00124"></a><a class="code" href="lapic_8c.html#e0ac6441d1d76d8ef821cdbbc6b6fc2f">00124</a> <a class="code" href="defs_8h.html#da0e72e8d0a1a48090829fd03a0b76ba">microdelay</a>(<span class="keywordtype">int</span> us)
<a name="l00125"></a>00125 {
<a name="l00126"></a>00126 }
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 
<a name="l00129"></a><a class="code" href="lapic_8c.html#76c0053c859f3f56cf5cb1e2c5df5dd9">00129</a> <span class="preprocessor">#define IO_RTC  0x70</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>
<a name="l00131"></a>00131 <span class="comment">// Start additional processor running bootstrap code at addr.</span>
<a name="l00132"></a>00132 <span class="comment">// See Appendix B of MultiProcessor Specification.</span>
<a name="l00133"></a>00133 <span class="keywordtype">void</span>
<a name="l00134"></a><a class="code" href="lapic_8c.html#54df00c792282426648d2876835958fa">00134</a> <a class="code" href="defs_8h.html#e46b07b96e4429fa85738ac2fe1768a0">lapicstartap</a>(<a class="code" href="types_8h.html#65f85814a8290f9797005d3b28e7e5fc">uchar</a> apicid, <a class="code" href="types_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> addr)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136   <span class="keywordtype">int</span> i;
<a name="l00137"></a>00137   <a class="code" href="types_8h.html#b95f123a6c9bcfee6a343170ef8c5f69">ushort</a> *wrv;
<a name="l00138"></a>00138   
<a name="l00139"></a>00139   <span class="comment">// "The BSP must initialize CMOS shutdown code to 0AH</span>
<a name="l00140"></a>00140   <span class="comment">// and the warm reset vector (DWORD based at 40:67) to point at</span>
<a name="l00141"></a>00141   <span class="comment">// the AP startup code prior to the [universal startup algorithm]."</span>
<a name="l00142"></a>00142   <a class="code" href="x86_8h.html#e83f752beecce9c8f6f8711ff936377f">outb</a>(<a class="code" href="lapic_8c.html#76c0053c859f3f56cf5cb1e2c5df5dd9">IO_RTC</a>, 0xF);  <span class="comment">// offset 0xF is shutdown code</span>
<a name="l00143"></a>00143   <a class="code" href="x86_8h.html#e83f752beecce9c8f6f8711ff936377f">outb</a>(<a class="code" href="lapic_8c.html#76c0053c859f3f56cf5cb1e2c5df5dd9">IO_RTC</a>+1, 0x0A);
<a name="l00144"></a>00144   wrv = (<a class="code" href="types_8h.html#b95f123a6c9bcfee6a343170ef8c5f69">ushort</a>*)(0x40&lt;&lt;4 | 0x67);  <span class="comment">// Warm reset vector</span>
<a name="l00145"></a>00145   wrv[0] = 0;
<a name="l00146"></a>00146   wrv[1] = addr &gt;&gt; 4;
<a name="l00147"></a>00147 
<a name="l00148"></a>00148   <span class="comment">// "Universal startup algorithm."</span>
<a name="l00149"></a>00149   <span class="comment">// Send INIT (level-triggered) interrupt to reset other CPU.</span>
<a name="l00150"></a>00150   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#9382474befd66e12c502eb221e4f9a0d">ICRHI</a>, apicid&lt;&lt;24);
<a name="l00151"></a>00151   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#e6db3be23c343c0823604670010635f7">ICRLO</a>, <a class="code" href="lapic_8c.html#b5889105dcd019008c9448dff61323f6">INIT</a> | <a class="code" href="lapic_8c.html#73f717b7aae31163c2a85f67883bf0ed">LEVEL</a> | <a class="code" href="lapic_8c.html#f343b20373ba49a92fce523e948f2ab3">ASSERT</a>);
<a name="l00152"></a>00152   <a class="code" href="defs_8h.html#da0e72e8d0a1a48090829fd03a0b76ba">microdelay</a>(200);
<a name="l00153"></a>00153   <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#e6db3be23c343c0823604670010635f7">ICRLO</a>, <a class="code" href="lapic_8c.html#b5889105dcd019008c9448dff61323f6">INIT</a> | <a class="code" href="lapic_8c.html#73f717b7aae31163c2a85f67883bf0ed">LEVEL</a>);
<a name="l00154"></a>00154   <a class="code" href="defs_8h.html#da0e72e8d0a1a48090829fd03a0b76ba">microdelay</a>(100);    <span class="comment">// should be 10ms, but too slow in Bochs!</span>
<a name="l00155"></a>00155   
<a name="l00156"></a>00156   <span class="comment">// Send startup IPI (twice!) to enter bootstrap code.</span>
<a name="l00157"></a>00157   <span class="comment">// Regular hardware is supposed to only accept a STARTUP</span>
<a name="l00158"></a>00158   <span class="comment">// when it is in the halted state due to an INIT.  So the second</span>
<a name="l00159"></a>00159   <span class="comment">// should be ignored, but it is part of the official Intel algorithm.</span>
<a name="l00160"></a>00160   <span class="comment">// Bochs complains about the second one.  Too bad for Bochs.</span>
<a name="l00161"></a>00161   <span class="keywordflow">for</span>(i = 0; i &lt; 2; i++){
<a name="l00162"></a>00162     <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#9382474befd66e12c502eb221e4f9a0d">ICRHI</a>, apicid&lt;&lt;24);
<a name="l00163"></a>00163     <a class="code" href="lapic_8c.html#72d9ed0bfe1066367763e044b7a7b7c3">lapicw</a>(<a class="code" href="lapic_8c.html#e6db3be23c343c0823604670010635f7">ICRLO</a>, <a class="code" href="lapic_8c.html#d0dd8aa1d9d769cf15609ca108af4af9">STARTUP</a> | (addr&gt;&gt;12));
<a name="l00164"></a>00164     <a class="code" href="defs_8h.html#da0e72e8d0a1a48090829fd03a0b76ba">microdelay</a>(200);
<a name="l00165"></a>00165   }
<a name="l00166"></a>00166 }
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Fri Jan 7 12:25:49 2011 for xv6 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.6 </small></address>
</body>
</html>
