
STM32F405RGT6_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e150  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000289c  0801e2e0  0801e2e0  0001f2e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020b7c  08020b7c  0002231c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08020b7c  08020b7c  00021b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020b84  08020b84  0002231c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08020b84  08020b84  00021b84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08020b88  08020b88  00021b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000031c  20000000  08020b8c  00022000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002231c  2**0
                  CONTENTS
 10 .bss          0000c634  2000031c  2000031c  0002231c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2000c950  2000c950  0002231c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002231c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003755e  00000000  00000000  0002234c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00007f5b  00000000  00000000  000598aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002cf8  00000000  00000000  00061808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000022a1  00000000  00000000  00064500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000299a8  00000000  00000000  000667a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00037671  00000000  00000000  00090149  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc0ff  00000000  00000000  000c77ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001a38b9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000d910  00000000  00000000  001a38fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000050  00000000  00000000  001b120c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000031c 	.word	0x2000031c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801e2c8 	.word	0x0801e2c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000320 	.word	0x20000320
 80001cc:	0801e2c8 	.word	0x0801e2c8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <attitude_controller_init>:
void attitude_controller_init(
    attitude_controller_t* fc,
    float rate_gain,
    float max_angle,
    float max_rate
) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	ed87 0a02 	vstr	s0, [r7, #8]
 800102c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001030:	ed87 1a00 	vstr	s2, [r7]
    if (!fc) {
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d00e      	beq.n	8001058 <attitude_controller_init+0x38>
        return;
    }

    // Clear all fields
    memset(fc, 0, sizeof(attitude_controller_t));
 800103a:	2234      	movs	r2, #52	@ 0x34
 800103c:	2100      	movs	r1, #0
 800103e:	68f8      	ldr	r0, [r7, #12]
 8001040:	f019 fac8 	bl	801a5d4 <memset>

	fc->rate_gain = rate_gain;
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	68ba      	ldr	r2, [r7, #8]
 8001048:	611a      	str	r2, [r3, #16]
	fc->max_angle = max_angle;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	615a      	str	r2, [r3, #20]
	fc->max_rate = max_rate;
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	683a      	ldr	r2, [r7, #0]
 8001054:	619a      	str	r2, [r3, #24]
 8001056:	e000      	b.n	800105a <attitude_controller_init+0x3a>
        return;
 8001058:	bf00      	nop

}
 800105a:	3710      	adds	r7, #16
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <quat_remove_yaw>:


/* Remove yaw (rotation about world Z) from q */
static quaternion quat_remove_yaw(quaternion q)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b09c      	sub	sp, #112	@ 0x70
 8001064:	af00      	add	r7, sp, #0
 8001066:	eeb0 6a40 	vmov.f32	s12, s0
 800106a:	eef0 6a60 	vmov.f32	s13, s1
 800106e:	eeb0 7a41 	vmov.f32	s14, s2
 8001072:	eef0 7a61 	vmov.f32	s15, s3
 8001076:	ed87 6a04 	vstr	s12, [r7, #16]
 800107a:	edc7 6a05 	vstr	s13, [r7, #20]
 800107e:	ed87 7a06 	vstr	s14, [r7, #24]
 8001082:	edc7 7a07 	vstr	s15, [r7, #28]
    // Ensure q is unit (good practice)
    q = quatnormalize(&q);
 8001086:	f107 0310 	add.w	r3, r7, #16
 800108a:	4618      	mov	r0, r3
 800108c:	f001 f8b0 	bl	80021f0 <quatnormalize>
 8001090:	eeb0 6a40 	vmov.f32	s12, s0
 8001094:	eef0 6a60 	vmov.f32	s13, s1
 8001098:	eeb0 7a41 	vmov.f32	s14, s2
 800109c:	eef0 7a61 	vmov.f32	s15, s3
 80010a0:	ed87 6a04 	vstr	s12, [r7, #16]
 80010a4:	edc7 6a05 	vstr	s13, [r7, #20]
 80010a8:	ed87 7a06 	vstr	s14, [r7, #24]
 80010ac:	edc7 7a07 	vstr	s15, [r7, #28]

    // Twist around world Z: keep only w and z, renormalize
    quaternion q_twist = { q.w, 0.0f, 0.0f, q.z };
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80010b4:	f04f 0300 	mov.w	r3, #0
 80010b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80010ba:	f04f 0300 	mov.w	r3, #0
 80010be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	65fb      	str	r3, [r7, #92]	@ 0x5c

    quaternion q_twist_normalized = quatnormalize(&q_twist);
 80010c4:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80010c8:	4618      	mov	r0, r3
 80010ca:	f001 f891 	bl	80021f0 <quatnormalize>
 80010ce:	eeb0 6a40 	vmov.f32	s12, s0
 80010d2:	eef0 6a60 	vmov.f32	s13, s1
 80010d6:	eeb0 7a41 	vmov.f32	s14, s2
 80010da:	eef0 7a61 	vmov.f32	s15, s3
 80010de:	ed87 6a10 	vstr	s12, [r7, #64]	@ 0x40
 80010e2:	edc7 6a11 	vstr	s13, [r7, #68]	@ 0x44
 80010e6:	ed87 7a12 	vstr	s14, [r7, #72]	@ 0x48
 80010ea:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

    quaternion twist_conj = quatconj(&q_twist_normalized);
 80010ee:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80010f2:	4618      	mov	r0, r3
 80010f4:	f001 f841 	bl	800217a <quatconj>
 80010f8:	eeb0 6a40 	vmov.f32	s12, s0
 80010fc:	eef0 6a60 	vmov.f32	s13, s1
 8001100:	eeb0 7a41 	vmov.f32	s14, s2
 8001104:	eef0 7a61 	vmov.f32	s15, s3
 8001108:	ed87 6a0c 	vstr	s12, [r7, #48]	@ 0x30
 800110c:	edc7 6a0d 	vstr	s13, [r7, #52]	@ 0x34
 8001110:	ed87 7a0e 	vstr	s14, [r7, #56]	@ 0x38
 8001114:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    // swing = q * conj(twist)  -> orientation with yaw removed
    quaternion q_no_yaw = quatmultiply(&q, &twist_conj);
 8001118:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800111c:	f107 0310 	add.w	r3, r7, #16
 8001120:	4611      	mov	r1, r2
 8001122:	4618      	mov	r0, r3
 8001124:	f001 f91f 	bl	8002366 <quatmultiply>
 8001128:	eeb0 6a40 	vmov.f32	s12, s0
 800112c:	eef0 6a60 	vmov.f32	s13, s1
 8001130:	eeb0 7a41 	vmov.f32	s14, s2
 8001134:	eef0 7a61 	vmov.f32	s15, s3
 8001138:	ed87 6a08 	vstr	s12, [r7, #32]
 800113c:	edc7 6a09 	vstr	s13, [r7, #36]	@ 0x24
 8001140:	ed87 7a0a 	vstr	s14, [r7, #40]	@ 0x28
 8001144:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // Optional: normalize to clean tiny numeric errors
    return quatnormalize(&q_no_yaw);
 8001148:	f107 0320 	add.w	r3, r7, #32
 800114c:	4618      	mov	r0, r3
 800114e:	f001 f84f 	bl	80021f0 <quatnormalize>
 8001152:	eeb0 6a40 	vmov.f32	s12, s0
 8001156:	eef0 6a60 	vmov.f32	s13, s1
 800115a:	eeb0 7a41 	vmov.f32	s14, s2
 800115e:	eef0 7a61 	vmov.f32	s15, s3
 8001162:	ed87 6a18 	vstr	s12, [r7, #96]	@ 0x60
 8001166:	edc7 6a19 	vstr	s13, [r7, #100]	@ 0x64
 800116a:	ed87 7a1a 	vstr	s14, [r7, #104]	@ 0x68
 800116e:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
 8001172:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001174:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8001176:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001178:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800117a:	ee06 0a10 	vmov	s12, r0
 800117e:	ee06 1a90 	vmov	s13, r1
 8001182:	ee07 2a10 	vmov	s14, r2
 8001186:	ee07 3a90 	vmov	s15, r3
}
 800118a:	eeb0 0a46 	vmov.f32	s0, s12
 800118e:	eef0 0a66 	vmov.f32	s1, s13
 8001192:	eeb0 1a47 	vmov.f32	s2, s14
 8001196:	eef0 1a67 	vmov.f32	s3, s15
 800119a:	3770      	adds	r7, #112	@ 0x70
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <attitude_controller_angle_mode_update>:
    attitude_controller_t* fc,
    quaternion estimated_q,
    float target_roll,
    float target_pitch,
    float target_yaw_rate
) {
 80011a0:	b590      	push	{r4, r7, lr}
 80011a2:	b0a7      	sub	sp, #156	@ 0x9c
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	61f8      	str	r0, [r7, #28]
 80011a8:	eeb0 6a40 	vmov.f32	s12, s0
 80011ac:	eef0 6a60 	vmov.f32	s13, s1
 80011b0:	eeb0 7a41 	vmov.f32	s14, s2
 80011b4:	eef0 7a61 	vmov.f32	s15, s3
 80011b8:	ed87 2a02 	vstr	s4, [r7, #8]
 80011bc:	edc7 2a01 	vstr	s5, [r7, #4]
 80011c0:	ed87 3a00 	vstr	s6, [r7]
 80011c4:	ed87 6a03 	vstr	s12, [r7, #12]
 80011c8:	edc7 6a04 	vstr	s13, [r7, #16]
 80011cc:	ed87 7a05 	vstr	s14, [r7, #20]
 80011d0:	edc7 7a06 	vstr	s15, [r7, #24]
    if (!fc) {
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	f000 81b0 	beq.w	800153c <attitude_controller_angle_mode_update+0x39c>
        return;
    }

    target_roll = CLAMP(target_roll, -fc->max_angle, fc->max_angle);
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	edd3 7a05 	vldr	s15, [r3, #20]
 80011e2:	eef1 7a67 	vneg.f32	s15, s15
 80011e6:	ed97 7a02 	vldr	s14, [r7, #8]
 80011ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f2:	d505      	bpl.n	8001200 <attitude_controller_angle_mode_update+0x60>
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	edd3 7a05 	vldr	s15, [r3, #20]
 80011fa:	eef1 7a67 	vneg.f32	s15, s15
 80011fe:	e00f      	b.n	8001220 <attitude_controller_angle_mode_update+0x80>
 8001200:	69fb      	ldr	r3, [r7, #28]
 8001202:	edd3 7a05 	vldr	s15, [r3, #20]
 8001206:	ed97 7a02 	vldr	s14, [r7, #8]
 800120a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800120e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001212:	dd03      	ble.n	800121c <attitude_controller_angle_mode_update+0x7c>
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	edd3 7a05 	vldr	s15, [r3, #20]
 800121a:	e001      	b.n	8001220 <attitude_controller_angle_mode_update+0x80>
 800121c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001220:	edc7 7a02 	vstr	s15, [r7, #8]
    target_pitch = CLAMP(target_pitch, -fc->max_angle, fc->max_angle);
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	edd3 7a05 	vldr	s15, [r3, #20]
 800122a:	eef1 7a67 	vneg.f32	s15, s15
 800122e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001232:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800123a:	d505      	bpl.n	8001248 <attitude_controller_angle_mode_update+0xa8>
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001242:	eef1 7a67 	vneg.f32	s15, s15
 8001246:	e00f      	b.n	8001268 <attitude_controller_angle_mode_update+0xc8>
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	edd3 7a05 	vldr	s15, [r3, #20]
 800124e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001252:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800125a:	dd03      	ble.n	8001264 <attitude_controller_angle_mode_update+0xc4>
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001262:	e001      	b.n	8001268 <attitude_controller_angle_mode_update+0xc8>
 8001264:	edd7 7a01 	vldr	s15, [r7, #4]
 8001268:	edc7 7a01 	vstr	s15, [r7, #4]
    target_yaw_rate = CLAMP(target_yaw_rate, -fc->max_rate, fc->max_rate);
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001272:	eef1 7a67 	vneg.f32	s15, s15
 8001276:	ed97 7a00 	vldr	s14, [r7]
 800127a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800127e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001282:	d505      	bpl.n	8001290 <attitude_controller_angle_mode_update+0xf0>
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	edd3 7a06 	vldr	s15, [r3, #24]
 800128a:	eef1 7a67 	vneg.f32	s15, s15
 800128e:	e00f      	b.n	80012b0 <attitude_controller_angle_mode_update+0x110>
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	edd3 7a06 	vldr	s15, [r3, #24]
 8001296:	ed97 7a00 	vldr	s14, [r7]
 800129a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800129e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a2:	dd03      	ble.n	80012ac <attitude_controller_angle_mode_update+0x10c>
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	edd3 7a06 	vldr	s15, [r3, #24]
 80012aa:	e001      	b.n	80012b0 <attitude_controller_angle_mode_update+0x110>
 80012ac:	edd7 7a00 	vldr	s15, [r7]
 80012b0:	edc7 7a00 	vstr	s15, [r7]

    // --- Store current sensor inputs and setpoints ---
    fc->estimated_q = estimated_q;
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	461c      	mov	r4, r3
 80012b8:	f107 030c 	add.w	r3, r7, #12
 80012bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    fc->target_roll = target_roll;
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	68ba      	ldr	r2, [r7, #8]
 80012c6:	61da      	str	r2, [r3, #28]
    fc->target_pitch = target_pitch;
 80012c8:	69fb      	ldr	r3, [r7, #28]
 80012ca:	687a      	ldr	r2, [r7, #4]
 80012cc:	621a      	str	r2, [r3, #32]
    fc->target_yaw = target_yaw_rate;
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	625a      	str	r2, [r3, #36]	@ 0x24

    // --- Step 1: Build target quaternion from commanded roll/pitch ---
    angles3D target_rp = { target_roll, target_pitch, 0.0f }; // yaw handled separately
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80012e0:	f04f 0300 	mov.w	r3, #0
 80012e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    quaternion target_delta_q = angle2quat(&target_rp);
 80012e8:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80012ec:	4618      	mov	r0, r3
 80012ee:	f001 fab3 	bl	8002858 <angle2quat>
 80012f2:	eeb0 6a40 	vmov.f32	s12, s0
 80012f6:	eef0 6a60 	vmov.f32	s13, s1
 80012fa:	eeb0 7a41 	vmov.f32	s14, s2
 80012fe:	eef0 7a61 	vmov.f32	s15, s3
 8001302:	ed87 6a1f 	vstr	s12, [r7, #124]	@ 0x7c
 8001306:	edc7 6a20 	vstr	s13, [r7, #128]	@ 0x80
 800130a:	ed87 7a21 	vstr	s14, [r7, #132]	@ 0x84
 800130e:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

    // --- Step 2: Compose target quaternion relative to level reference ---
	quaternion temp_default_leveld_position_q = FC_DEFAULT_LEVELD_POSITION_Q;
 8001312:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001316:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001318:	f04f 0300 	mov.w	r3, #0
 800131c:	673b      	str	r3, [r7, #112]	@ 0x70
 800131e:	f04f 0300 	mov.w	r3, #0
 8001322:	677b      	str	r3, [r7, #116]	@ 0x74
 8001324:	f04f 0300 	mov.w	r3, #0
 8001328:	67bb      	str	r3, [r7, #120]	@ 0x78
    quaternion target_q = quatmultiply(&temp_default_leveld_position_q, &target_delta_q);
 800132a:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 800132e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001332:	4611      	mov	r1, r2
 8001334:	4618      	mov	r0, r3
 8001336:	f001 f816 	bl	8002366 <quatmultiply>
 800133a:	eeb0 6a40 	vmov.f32	s12, s0
 800133e:	eef0 6a60 	vmov.f32	s13, s1
 8001342:	eeb0 7a41 	vmov.f32	s14, s2
 8001346:	eef0 7a61 	vmov.f32	s15, s3
 800134a:	ed87 6a13 	vstr	s12, [r7, #76]	@ 0x4c
 800134e:	edc7 6a14 	vstr	s13, [r7, #80]	@ 0x50
 8001352:	ed87 7a15 	vstr	s14, [r7, #84]	@ 0x54
 8001356:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

    // --- Step 3: Orientation error quaternion ---
    quaternion error_q = quat_error(&fc->estimated_q, &target_q);
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8001360:	4611      	mov	r1, r2
 8001362:	4618      	mov	r0, r3
 8001364:	f001 fbe0 	bl	8002b28 <quat_error>
 8001368:	eeb0 6a40 	vmov.f32	s12, s0
 800136c:	eef0 6a60 	vmov.f32	s13, s1
 8001370:	eeb0 7a41 	vmov.f32	s14, s2
 8001374:	eef0 7a61 	vmov.f32	s15, s3
 8001378:	ed87 6a0f 	vstr	s12, [r7, #60]	@ 0x3c
 800137c:	edc7 6a10 	vstr	s13, [r7, #64]	@ 0x40
 8001380:	ed87 7a11 	vstr	s14, [r7, #68]	@ 0x44
 8001384:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    quaternion estimated_q_witouth_yaw = quat_remove_yaw(error_q);
 8001388:	ed97 6a0f 	vldr	s12, [r7, #60]	@ 0x3c
 800138c:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001390:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8001394:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001398:	eeb0 0a46 	vmov.f32	s0, s12
 800139c:	eef0 0a66 	vmov.f32	s1, s13
 80013a0:	eeb0 1a47 	vmov.f32	s2, s14
 80013a4:	eef0 1a67 	vmov.f32	s3, s15
 80013a8:	f7ff fe5a 	bl	8001060 <quat_remove_yaw>
 80013ac:	eeb0 6a40 	vmov.f32	s12, s0
 80013b0:	eef0 6a60 	vmov.f32	s13, s1
 80013b4:	eeb0 7a41 	vmov.f32	s14, s2
 80013b8:	eef0 7a61 	vmov.f32	s15, s3
 80013bc:	ed87 6a0b 	vstr	s12, [r7, #44]	@ 0x2c
 80013c0:	edc7 6a0c 	vstr	s13, [r7, #48]	@ 0x30
 80013c4:	ed87 7a0d 	vstr	s14, [r7, #52]	@ 0x34
 80013c8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    // --- Step 4: Convert error quaternion → rotation vector (rad) ---
    angles3D rotvec_err = quat2rotvec(estimated_q_witouth_yaw);
 80013cc:	ed97 6a0b 	vldr	s12, [r7, #44]	@ 0x2c
 80013d0:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 80013d4:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80013d8:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80013dc:	eeb0 0a46 	vmov.f32	s0, s12
 80013e0:	eef0 0a66 	vmov.f32	s1, s13
 80013e4:	eeb0 1a47 	vmov.f32	s2, s14
 80013e8:	eef0 1a67 	vmov.f32	s3, s15
 80013ec:	f001 f97e 	bl	80026ec <quat2rotvec>
 80013f0:	eef0 6a40 	vmov.f32	s13, s0
 80013f4:	eeb0 7a60 	vmov.f32	s14, s1
 80013f8:	eef0 7a41 	vmov.f32	s15, s2
 80013fc:	edc7 6a08 	vstr	s13, [r7, #32]
 8001400:	ed87 7a09 	vstr	s14, [r7, #36]	@ 0x24
 8001404:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    //angles3D rotvec_err = quat2rotvec(error_q);

    rotvec_err.z = 0.0f;
 8001408:	f04f 0300 	mov.w	r3, #0
 800140c:	62bb      	str	r3, [r7, #40]	@ 0x28

    fc->calculated_roll_rate = rotvec_err.x * fc->rate_gain;
 800140e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	edd3 7a04 	vldr	s15, [r3, #16]
 8001418:	ee67 7a27 	vmul.f32	s15, s14, s15
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	fc->calculated_pitch_rate = rotvec_err.y * fc->rate_gain;
 8001422:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	edd3 7a04 	vldr	s15, [r3, #16]
 800142c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	fc->calculated_yaw_rate = target_yaw_rate * fc->rate_gain;
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	ed93 7a04 	vldr	s14, [r3, #16]
 800143c:	edd7 7a00 	vldr	s15, [r7]
 8001440:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	// --- Step 5: Apply limits ---
	fc->calculated_roll_rate = CLAMP(fc->calculated_roll_rate, -fc->max_rate, fc->max_rate);
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001450:	69fb      	ldr	r3, [r7, #28]
 8001452:	edd3 7a06 	vldr	s15, [r3, #24]
 8001456:	eef1 7a67 	vneg.f32	s15, s15
 800145a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800145e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001462:	d505      	bpl.n	8001470 <attitude_controller_angle_mode_update+0x2d0>
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	edd3 7a06 	vldr	s15, [r3, #24]
 800146a:	eef1 7a67 	vneg.f32	s15, s15
 800146e:	e011      	b.n	8001494 <attitude_controller_angle_mode_update+0x2f4>
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	edd3 7a06 	vldr	s15, [r3, #24]
 800147c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001484:	dd03      	ble.n	800148e <attitude_controller_angle_mode_update+0x2ee>
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	edd3 7a06 	vldr	s15, [r3, #24]
 800148c:	e002      	b.n	8001494 <attitude_controller_angle_mode_update+0x2f4>
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	fc->calculated_pitch_rate = CLAMP(fc->calculated_pitch_rate, -fc->max_rate, fc->max_rate);
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	edd3 7a06 	vldr	s15, [r3, #24]
 80014a6:	eef1 7a67 	vneg.f32	s15, s15
 80014aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b2:	d505      	bpl.n	80014c0 <attitude_controller_angle_mode_update+0x320>
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	edd3 7a06 	vldr	s15, [r3, #24]
 80014ba:	eef1 7a67 	vneg.f32	s15, s15
 80014be:	e011      	b.n	80014e4 <attitude_controller_angle_mode_update+0x344>
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	edd3 7a06 	vldr	s15, [r3, #24]
 80014cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d4:	dd03      	ble.n	80014de <attitude_controller_angle_mode_update+0x33e>
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	edd3 7a06 	vldr	s15, [r3, #24]
 80014dc:	e002      	b.n	80014e4 <attitude_controller_angle_mode_update+0x344>
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	fc->calculated_yaw_rate = CLAMP(fc->calculated_yaw_rate, -fc->max_rate, fc->max_rate);
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	edd3 7a06 	vldr	s15, [r3, #24]
 80014f6:	eef1 7a67 	vneg.f32	s15, s15
 80014fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001502:	d505      	bpl.n	8001510 <attitude_controller_angle_mode_update+0x370>
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	edd3 7a06 	vldr	s15, [r3, #24]
 800150a:	eef1 7a67 	vneg.f32	s15, s15
 800150e:	e011      	b.n	8001534 <attitude_controller_angle_mode_update+0x394>
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	edd3 7a06 	vldr	s15, [r3, #24]
 800151c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001524:	dd03      	ble.n	800152e <attitude_controller_angle_mode_update+0x38e>
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	edd3 7a06 	vldr	s15, [r3, #24]
 800152c:	e002      	b.n	8001534 <attitude_controller_angle_mode_update+0x394>
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 800153a:	e000      	b.n	800153e <attitude_controller_angle_mode_update+0x39e>
        return;
 800153c:	bf00      	nop

}
 800153e:	379c      	adds	r7, #156	@ 0x9c
 8001540:	46bd      	mov	sp, r7
 8001542:	bd90      	pop	{r4, r7, pc}

08001544 <attitude_controller_get_calculated_rate>:
void attitude_controller_get_calculated_rate(
    attitude_controller_t* fc,
    float* out_roll_rate,
    float* out_pitch_rate,
    float* out_yaw_rate
) {
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]
 800154e:	607a      	str	r2, [r7, #4]
 8001550:	603b      	str	r3, [r7, #0]
    // Ensure valid pointers before copying
    if (!fc) {
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d015      	beq.n	8001584 <attitude_controller_get_calculated_rate+0x40>
        return; // Avoid null pointer access
    }
	if (out_roll_rate) {
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d003      	beq.n	8001566 <attitude_controller_get_calculated_rate+0x22>
		*out_roll_rate = fc->calculated_roll_rate;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	601a      	str	r2, [r3, #0]
	}
	if (out_pitch_rate) {
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d003      	beq.n	8001574 <attitude_controller_get_calculated_rate+0x30>
		*out_pitch_rate = fc->calculated_pitch_rate;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	601a      	str	r2, [r3, #0]
	}
	if (out_yaw_rate) {
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d005      	beq.n	8001586 <attitude_controller_get_calculated_rate+0x42>
		*out_yaw_rate = fc->calculated_yaw_rate;
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	e000      	b.n	8001586 <attitude_controller_get_calculated_rate+0x42>
        return; // Avoid null pointer access
 8001584:	bf00      	nop
	}
}
 8001586:	3714      	adds	r7, #20
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr

08001590 <crc16_ccitt_init>:
#include "crc.h"


uint16_t crc16_ccitt_init(void) {
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
	return (uint16_t)0xFFFF; // Initial value for CRC-16-CCITT
 8001594:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8001598:	4618      	mov	r0, r3
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <crc16_ccitt_add>:

uint16_t crc16_ccitt_add(uint16_t crc, uint8_t a)
{
 80015a2:	b480      	push	{r7}
 80015a4:	b085      	sub	sp, #20
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	4603      	mov	r3, r0
 80015aa:	460a      	mov	r2, r1
 80015ac:	80fb      	strh	r3, [r7, #6]
 80015ae:	4613      	mov	r3, r2
 80015b0:	717b      	strb	r3, [r7, #5]
    crc ^= (uint16_t)a << (uint8_t)8;
 80015b2:	797b      	ldrb	r3, [r7, #5]
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	021b      	lsls	r3, r3, #8
 80015b8:	b21a      	sxth	r2, r3
 80015ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015be:	4053      	eors	r3, r2
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	80fb      	strh	r3, [r7, #6]
    for (uint8_t ii = (uint8_t)0; ii < (uint8_t)8; ++ii) {
 80015c4:	2300      	movs	r3, #0
 80015c6:	73fb      	strb	r3, [r7, #15]
 80015c8:	e014      	b.n	80015f4 <crc16_ccitt_add+0x52>
        if (crc & (uint16_t)0x8000) {
 80015ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	da0a      	bge.n	80015e8 <crc16_ccitt_add+0x46>
            crc = (crc << (uint8_t)1) ^ (uint16_t)0x1021;
 80015d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	b21b      	sxth	r3, r3
 80015da:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 80015de:	f083 0301 	eor.w	r3, r3, #1
 80015e2:	b21b      	sxth	r3, r3
 80015e4:	80fb      	strh	r3, [r7, #6]
 80015e6:	e002      	b.n	80015ee <crc16_ccitt_add+0x4c>
        }
        else{
        	crc = (crc << (uint8_t)1);
 80015e8:	88fb      	ldrh	r3, [r7, #6]
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	80fb      	strh	r3, [r7, #6]
    for (uint8_t ii = (uint8_t)0; ii < (uint8_t)8; ++ii) {
 80015ee:	7bfb      	ldrb	r3, [r7, #15]
 80015f0:	3301      	adds	r3, #1
 80015f2:	73fb      	strb	r3, [r7, #15]
 80015f4:	7bfb      	ldrb	r3, [r7, #15]
 80015f6:	2b07      	cmp	r3, #7
 80015f8:	d9e7      	bls.n	80015ca <crc16_ccitt_add+0x28>
        }
    }
    return crc;
 80015fa:	88fb      	ldrh	r3, [r7, #6]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <crc16_ccitt_add_arr>:

uint16_t crc16_ccitt_add_arr(uint16_t crc, uint8_t* data, size_t len) {
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
 8001614:	81fb      	strh	r3, [r7, #14]
    for (size_t i = (size_t)0; i < len; i++) {
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	e00d      	b.n	8001638 <crc16_ccitt_add_arr+0x30>
        crc = crc16_ccitt_add(crc, data[i]);
 800161c:	68ba      	ldr	r2, [r7, #8]
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	4413      	add	r3, r2
 8001622:	781a      	ldrb	r2, [r3, #0]
 8001624:	89fb      	ldrh	r3, [r7, #14]
 8001626:	4611      	mov	r1, r2
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff ffba 	bl	80015a2 <crc16_ccitt_add>
 800162e:	4603      	mov	r3, r0
 8001630:	81fb      	strh	r3, [r7, #14]
    for (size_t i = (size_t)0; i < len; i++) {
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	3301      	adds	r3, #1
 8001636:	617b      	str	r3, [r7, #20]
 8001638:	697a      	ldr	r2, [r7, #20]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	429a      	cmp	r2, r3
 800163e:	d3ed      	bcc.n	800161c <crc16_ccitt_add_arr+0x14>
    }
    return crc;
 8001640:	89fb      	ldrh	r3, [r7, #14]
}
 8001642:	4618      	mov	r0, r3
 8001644:	3718      	adds	r7, #24
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	0000      	movs	r0, r0
 800164c:	0000      	movs	r0, r0
	...

08001650 <pt1_filter_init_lowpass>:
#include "filters.h"
#define _USE_MATH_DEFINES
#include <math.h>
#include <float.h>

void pt1_filter_init_lowpass(pt1_filter_t* filter, float cutoff_freq, float sample_rate) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	ed87 0a02 	vstr	s0, [r7, #8]
 800165c:	edc7 0a01 	vstr	s1, [r7, #4]
	if(cutoff_freq <= FLT_EPSILON || sample_rate <= FLT_EPSILON){
 8001660:	edd7 7a02 	vldr	s15, [r7, #8]
 8001664:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001710 <pt1_filter_init_lowpass+0xc0>
 8001668:	eef4 7ac7 	vcmpe.f32	s15, s14
 800166c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001670:	d908      	bls.n	8001684 <pt1_filter_init_lowpass+0x34>
 8001672:	edd7 7a01 	vldr	s15, [r7, #4]
 8001676:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001710 <pt1_filter_init_lowpass+0xc0>
 800167a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800167e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001682:	d804      	bhi.n	800168e <pt1_filter_init_lowpass+0x3e>
		filter->alpha = 0.0f;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f04f 0200 	mov.w	r2, #0
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	e02b      	b.n	80016e6 <pt1_filter_init_lowpass+0x96>
	}
	else{
	    float dt = 1.0f / sample_rate;
 800168e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001692:	ed97 7a01 	vldr	s14, [r7, #4]
 8001696:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800169a:	edc7 7a05 	vstr	s15, [r7, #20]
	    float rc = 1.0f / (2.0f * M_PI * cutoff_freq);
 800169e:	68b8      	ldr	r0, [r7, #8]
 80016a0:	f7fe ff52 	bl	8000548 <__aeabi_f2d>
 80016a4:	a318      	add	r3, pc, #96	@ (adr r3, 8001708 <pt1_filter_init_lowpass+0xb8>)
 80016a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016aa:	f7fe ffa5 	bl	80005f8 <__aeabi_dmul>
 80016ae:	4602      	mov	r2, r0
 80016b0:	460b      	mov	r3, r1
 80016b2:	f04f 0000 	mov.w	r0, #0
 80016b6:	4917      	ldr	r1, [pc, #92]	@ (8001714 <pt1_filter_init_lowpass+0xc4>)
 80016b8:	f7ff f8c8 	bl	800084c <__aeabi_ddiv>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	4610      	mov	r0, r2
 80016c2:	4619      	mov	r1, r3
 80016c4:	f7ff fa90 	bl	8000be8 <__aeabi_d2f>
 80016c8:	4603      	mov	r3, r0
 80016ca:	613b      	str	r3, [r7, #16]
	    filter->alpha = dt / (dt + rc);
 80016cc:	ed97 7a05 	vldr	s14, [r7, #20]
 80016d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80016d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016d8:	edd7 6a05 	vldr	s13, [r7, #20]
 80016dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	edc3 7a02 	vstr	s15, [r3, #8]
	}
	filter->sample_freq = sample_rate;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	601a      	str	r2, [r3, #0]
    filter->cutoff_freq = cutoff_freq;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	68ba      	ldr	r2, [r7, #8]
 80016f0:	605a      	str	r2, [r3, #4]
    filter->state = 0.0f;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	f04f 0200 	mov.w	r2, #0
 80016f8:	60da      	str	r2, [r3, #12]
}
 80016fa:	bf00      	nop
 80016fc:	3718      	adds	r7, #24
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	f3af 8000 	nop.w
 8001708:	54442d18 	.word	0x54442d18
 800170c:	401921fb 	.word	0x401921fb
 8001710:	34000000 	.word	0x34000000
 8001714:	3ff00000 	.word	0x3ff00000

08001718 <pt1_filter_apply_lowpass>:

float pt1_filter_apply_lowpass(pt1_filter_t* filter, float input) {
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	ed87 0a00 	vstr	s0, [r7]
    filter->state += (filter->alpha * (input - filter->state));
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	ed93 7a03 	vldr	s14, [r3, #12]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	edd3 7a03 	vldr	s15, [r3, #12]
 8001736:	ed97 6a00 	vldr	s12, [r7]
 800173a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800173e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001742:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	edc3 7a03 	vstr	s15, [r3, #12]
    return filter->state;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	ee07 3a90 	vmov	s15, r3
}
 8001754:	eeb0 0a67 	vmov.f32	s0, s15
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <pt1_filter_reset>:

void pt1_filter_reset(pt1_filter_t* filter) {
 8001762:	b480      	push	{r7}
 8001764:	b083      	sub	sp, #12
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
    filter->state = 0.0f;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f04f 0200 	mov.w	r2, #0
 8001770:	60da      	str	r2, [r3, #12]
}
 8001772:	bf00      	nop
 8001774:	370c      	adds	r7, #12
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr

0800177e <pt2_filter_init_lowpass>:
    f->a2 = a2 / a0;
    biquad_filter_reset(f);
}


void pt2_filter_init_lowpass(pt2_filter_t *f, float cutoff_freq, float sample_freq) {
 800177e:	b580      	push	{r7, lr}
 8001780:	b084      	sub	sp, #16
 8001782:	af00      	add	r7, sp, #0
 8001784:	60f8      	str	r0, [r7, #12]
 8001786:	ed87 0a02 	vstr	s0, [r7, #8]
 800178a:	edc7 0a01 	vstr	s1, [r7, #4]
    pt1_filter_init_lowpass(&f->s1, cutoff_freq, sample_freq);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	edd7 0a01 	vldr	s1, [r7, #4]
 8001794:	ed97 0a02 	vldr	s0, [r7, #8]
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff ff59 	bl	8001650 <pt1_filter_init_lowpass>
    pt1_filter_init_lowpass(&f->s2, cutoff_freq, sample_freq);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	3310      	adds	r3, #16
 80017a2:	edd7 0a01 	vldr	s1, [r7, #4]
 80017a6:	ed97 0a02 	vldr	s0, [r7, #8]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff ff50 	bl	8001650 <pt1_filter_init_lowpass>
	f->sample_freq = sample_freq;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	621a      	str	r2, [r3, #32]
    f->cutoff_freq = cutoff_freq;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	68ba      	ldr	r2, [r7, #8]
 80017ba:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80017bc:	bf00      	nop
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <pt2_filter_apply_lowpass>:

float pt2_filter_apply_lowpass(pt2_filter_t *f, float x) {
 80017c4:	b590      	push	{r4, r7, lr}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	ed87 0a00 	vstr	s0, [r7]
    return pt1_filter_apply_lowpass(&f->s2, pt1_filter_apply_lowpass(&f->s1, x));
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f103 0410 	add.w	r4, r3, #16
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	ed97 0a00 	vldr	s0, [r7]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff ff9b 	bl	8001718 <pt1_filter_apply_lowpass>
 80017e2:	eef0 7a40 	vmov.f32	s15, s0
 80017e6:	eeb0 0a67 	vmov.f32	s0, s15
 80017ea:	4620      	mov	r0, r4
 80017ec:	f7ff ff94 	bl	8001718 <pt1_filter_apply_lowpass>
 80017f0:	eef0 7a40 	vmov.f32	s15, s0
}
 80017f4:	eeb0 0a67 	vmov.f32	s0, s15
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd90      	pop	{r4, r7, pc}

080017fe <pt2_filter_reset>:

void pt2_filter_reset(pt2_filter_t *f) {
 80017fe:	b580      	push	{r7, lr}
 8001800:	b082      	sub	sp, #8
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
    pt1_filter_reset(&f->s1);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff ffaa 	bl	8001762 <pt1_filter_reset>
    pt1_filter_reset(&f->s2);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	3310      	adds	r3, #16
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff ffa5 	bl	8001762 <pt1_filter_reset>
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <flight_control_loop_arm_esc>:


static quaternion ground_default_position_q = { .w = 1.0f, .x = 0.0f, .y = 0.0f, .z = 0.0f };


void flight_control_loop_arm_esc(flight_control_loop_t* fcl) {
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
	#if MUTEX_ESP_ENABLE != 0
		xSemaphoreTake(fcl->flags_mutex, portMAX_DELAY);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 800182e:	f04f 31ff 	mov.w	r1, #4294967295
 8001832:	4618      	mov	r0, r3
 8001834:	f012 ff50 	bl	80146d8 <xQueueSemaphoreTake>
	#endif
	fcl->are_esc_armed = 1;
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	f892 33c0 	ldrb.w	r3, [r2, #960]	@ 0x3c0
 800183e:	f043 0301 	orr.w	r3, r3, #1
 8001842:	f882 33c0 	strb.w	r3, [r2, #960]	@ 0x3c0
	#if MUTEX_ESP_ENABLE != 0
		xSemaphoreGive(fcl->flags_mutex);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f8d3 0400 	ldr.w	r0, [r3, #1024]	@ 0x400
 800184c:	2300      	movs	r3, #0
 800184e:	2200      	movs	r2, #0
 8001850:	2100      	movs	r1, #0
 8001852:	f012 fcbf 	bl	80141d4 <xQueueGenericSend>
	#endif
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <flight_control_loop_disarm_esc>:

void flight_control_loop_disarm_esc(flight_control_loop_t* fcl) {
 800185e:	b580      	push	{r7, lr}
 8001860:	b082      	sub	sp, #8
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
	#if MUTEX_ESP_ENABLE != 0
		xSemaphoreTake(fcl->flags_mutex, portMAX_DELAY);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 800186c:	f04f 31ff 	mov.w	r1, #4294967295
 8001870:	4618      	mov	r0, r3
 8001872:	f012 ff31 	bl	80146d8 <xQueueSemaphoreTake>
	#endif
	fcl->are_esc_armed = 0;
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	f892 33c0 	ldrb.w	r3, [r2, #960]	@ 0x3c0
 800187c:	f023 0301 	bic.w	r3, r3, #1
 8001880:	f882 33c0 	strb.w	r3, [r2, #960]	@ 0x3c0
	#if MUTEX_ESP_ENABLE != 0
		xSemaphoreGive(fcl->flags_mutex);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f8d3 0400 	ldr.w	r0, [r3, #1024]	@ 0x400
 800188a:	2300      	movs	r3, #0
 800188c:	2200      	movs	r2, #0
 800188e:	2100      	movs	r1, #0
 8001890:	f012 fca0 	bl	80141d4 <xQueueGenericSend>
	#endif
}
 8001894:	bf00      	nop
 8001896:	3708      	adds	r7, #8
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <flight_control_loop_are_esc_armed>:

int flight_control_loop_are_esc_armed(flight_control_loop_t* fcl) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	int flag;
	#if MUTEX_ESP_ENABLE != 0
		xSemaphoreTake(fcl->flags_mutex, portMAX_DELAY);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80018aa:	f04f 31ff 	mov.w	r1, #4294967295
 80018ae:	4618      	mov	r0, r3
 80018b0:	f012 ff12 	bl	80146d8 <xQueueSemaphoreTake>
	#endif
	flag = fcl->are_esc_armed;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f893 33c0 	ldrb.w	r3, [r3, #960]	@ 0x3c0
 80018ba:	f343 0300 	sbfx	r3, r3, #0, #1
 80018be:	b25b      	sxtb	r3, r3
 80018c0:	60fb      	str	r3, [r7, #12]
	#if MUTEX_ESP_ENABLE != 0
		xSemaphoreGive(fcl->flags_mutex);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f8d3 0400 	ldr.w	r0, [r3, #1024]	@ 0x400
 80018c8:	2300      	movs	r3, #0
 80018ca:	2200      	movs	r2, #0
 80018cc:	2100      	movs	r1, #0
 80018ce:	f012 fc81 	bl	80141d4 <xQueueGenericSend>
	#endif
	return flag;
 80018d2:	68fb      	ldr	r3, [r7, #12]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3710      	adds	r7, #16
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}

080018dc <flight_control_loop_init>:
	fcl->write_throttle = hook;
	fcl->write_throttle_hook_context = context;
}


void flight_control_loop_init(flight_control_loop_t* fcl) {
 80018dc:	b580      	push	{r7, lr}
 80018de:	b088      	sub	sp, #32
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
	memset(fcl, 0, sizeof(flight_control_loop_t));
 80018e4:	f240 4204 	movw	r2, #1028	@ 0x404
 80018e8:	2100      	movs	r1, #0
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f018 fe72 	bl	801a5d4 <memset>

	// Initialize IMU and attitude controller here (not shown)
	imu_init(
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	ed9f 2a87 	vldr	s4, [pc, #540]	@ 8001b10 <flight_control_loop_init+0x234>
 80018f6:	eddf 1a86 	vldr	s3, [pc, #536]	@ 8001b10 <flight_control_loop_init+0x234>
 80018fa:	ed9f 1a85 	vldr	s2, [pc, #532]	@ 8001b10 <flight_control_loop_init+0x234>
 80018fe:	eddf 0a85 	vldr	s1, [pc, #532]	@ 8001b14 <flight_control_loop_init+0x238>
 8001902:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8001906:	4618      	mov	r0, r3
 8001908:	f001 f954 	bl	8002bb4 <imu_init>
		ACCELEROMETER_SAMPLE_RATE_HZ,
		GYRO_SAMPLE_RATE_HZ,
		FLIGHT_CONTROLLER_PID_FREQ_HZ
	);

	imu_set_accel_bias(&fcl->imu, (coord3D) { accelerometer_bias[0], accelerometer_bias[1], accelerometer_bias[2] }, accelerometer_A_1);
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	4b82      	ldr	r3, [pc, #520]	@ (8001b18 <flight_control_loop_init+0x23c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	4b80      	ldr	r3, [pc, #512]	@ (8001b18 <flight_control_loop_init+0x23c>)
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	61bb      	str	r3, [r7, #24]
 800191a:	4b7f      	ldr	r3, [pc, #508]	@ (8001b18 <flight_control_loop_init+0x23c>)
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	61fb      	str	r3, [r7, #28]
 8001920:	edd7 6a05 	vldr	s13, [r7, #20]
 8001924:	ed97 7a06 	vldr	s14, [r7, #24]
 8001928:	edd7 7a07 	vldr	s15, [r7, #28]
 800192c:	497b      	ldr	r1, [pc, #492]	@ (8001b1c <flight_control_loop_init+0x240>)
 800192e:	eeb0 0a66 	vmov.f32	s0, s13
 8001932:	eef0 0a47 	vmov.f32	s1, s14
 8001936:	eeb0 1a67 	vmov.f32	s2, s15
 800193a:	4610      	mov	r0, r2
 800193c:	f001 fbe6 	bl	800310c <imu_set_accel_bias>
	imu_set_gyro_bias(&fcl->imu, (coord3D) { gyro_bias[0], gyro_bias[1], gyro_bias[2] });
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	4b77      	ldr	r3, [pc, #476]	@ (8001b20 <flight_control_loop_init+0x244>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	60bb      	str	r3, [r7, #8]
 8001948:	4b75      	ldr	r3, [pc, #468]	@ (8001b20 <flight_control_loop_init+0x244>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	4b74      	ldr	r3, [pc, #464]	@ (8001b20 <flight_control_loop_init+0x244>)
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	613b      	str	r3, [r7, #16]
 8001954:	edd7 6a02 	vldr	s13, [r7, #8]
 8001958:	ed97 7a03 	vldr	s14, [r7, #12]
 800195c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001960:	eeb0 0a66 	vmov.f32	s0, s13
 8001964:	eef0 0a47 	vmov.f32	s1, s14
 8001968:	eeb0 1a67 	vmov.f32	s2, s15
 800196c:	4610      	mov	r0, r2
 800196e:	f001 fbab 	bl	80030c8 <imu_set_gyro_bias>
	imu_set_leveled_attitude(&fcl->imu, ground_default_position_q);
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	4b6b      	ldr	r3, [pc, #428]	@ (8001b24 <flight_control_loop_init+0x248>)
 8001976:	ed93 6a00 	vldr	s12, [r3]
 800197a:	edd3 6a01 	vldr	s13, [r3, #4]
 800197e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001982:	edd3 7a03 	vldr	s15, [r3, #12]
 8001986:	eeb0 0a46 	vmov.f32	s0, s12
 800198a:	eef0 0a66 	vmov.f32	s1, s13
 800198e:	eeb0 1a47 	vmov.f32	s2, s14
 8001992:	eef0 1a67 	vmov.f32	s3, s15
 8001996:	4610      	mov	r0, r2
 8001998:	f001 f99c 	bl	8002cd4 <imu_set_leveled_attitude>

	attitude_controller_init(
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f503 732f 	add.w	r3, r3, #700	@ 0x2bc
 80019a2:	ed9f 1a61 	vldr	s2, [pc, #388]	@ 8001b28 <flight_control_loop_init+0x24c>
 80019a6:	eddf 0a61 	vldr	s1, [pc, #388]	@ 8001b2c <flight_control_loop_init+0x250>
 80019aa:	ed9f 0a61 	vldr	s0, [pc, #388]	@ 8001b30 <flight_control_loop_init+0x254>
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff fb36 	bl	8001020 <attitude_controller_init>
		RATE_GAIN,
		MAX_ANGLE,
		MAX_RATE
	);

	rate_controller_init(
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 80019ba:	ed9f 1a5e 	vldr	s2, [pc, #376]	@ 8001b34 <flight_control_loop_init+0x258>
 80019be:	eef3 0a04 	vmov.f32	s1, #52	@ 0x41a00000  20.0
 80019c2:	ed9f 0a53 	vldr	s0, [pc, #332]	@ 8001b10 <flight_control_loop_init+0x234>
 80019c6:	4618      	mov	r0, r3
 80019c8:	f002 f986 	bl	8003cd8 <rate_controller_init>
		FLIGHT_CONTROLLER_PID_FREQ_HZ,
		D_TERM_PID_FILTER_CUTOFF_FREQ_HZ,
		FF_TERM_PID_FILTER_CUTOFF_FREQ_HZ
	);

	rate_controller_init_roll_pid(
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 80019d2:	ed9f 2a59 	vldr	s4, [pc, #356]	@ 8001b38 <flight_control_loop_init+0x25c>
 80019d6:	eddf 1a59 	vldr	s3, [pc, #356]	@ 8001b3c <flight_control_loop_init+0x260>
 80019da:	ed9f 1a57 	vldr	s2, [pc, #348]	@ 8001b38 <flight_control_loop_init+0x25c>
 80019de:	eddf 0a56 	vldr	s1, [pc, #344]	@ 8001b38 <flight_control_loop_init+0x25c>
 80019e2:	ed9f 0a57 	vldr	s0, [pc, #348]	@ 8001b40 <flight_control_loop_init+0x264>
 80019e6:	4618      	mov	r0, r3
 80019e8:	f002 fa04 	bl	8003df4 <rate_controller_init_roll_pid>
		CONTROLLER_PID_KD,
		CONTROLLER_MAX_INTEGRAL_LIMIT,
		CONTROLLER_PID_KFF
	);

	rate_controller_init_pitch_pid(
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 80019f2:	ed9f 2a51 	vldr	s4, [pc, #324]	@ 8001b38 <flight_control_loop_init+0x25c>
 80019f6:	eddf 1a51 	vldr	s3, [pc, #324]	@ 8001b3c <flight_control_loop_init+0x260>
 80019fa:	ed9f 1a4f 	vldr	s2, [pc, #316]	@ 8001b38 <flight_control_loop_init+0x25c>
 80019fe:	eddf 0a4e 	vldr	s1, [pc, #312]	@ 8001b38 <flight_control_loop_init+0x25c>
 8001a02:	ed9f 0a4f 	vldr	s0, [pc, #316]	@ 8001b40 <flight_control_loop_init+0x264>
 8001a06:	4618      	mov	r0, r3
 8001a08:	f002 fa26 	bl	8003e58 <rate_controller_init_pitch_pid>
		CONTROLLER_PID_KD,
		CONTROLLER_MAX_INTEGRAL_LIMIT,
		CONTROLLER_PID_KFF
	);

	rate_controller_init_yaw_pid(
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8001a12:	ed9f 2a49 	vldr	s4, [pc, #292]	@ 8001b38 <flight_control_loop_init+0x25c>
 8001a16:	eddf 1a49 	vldr	s3, [pc, #292]	@ 8001b3c <flight_control_loop_init+0x260>
 8001a1a:	ed9f 1a47 	vldr	s2, [pc, #284]	@ 8001b38 <flight_control_loop_init+0x25c>
 8001a1e:	eddf 0a46 	vldr	s1, [pc, #280]	@ 8001b38 <flight_control_loop_init+0x25c>
 8001a22:	ed9f 0a47 	vldr	s0, [pc, #284]	@ 8001b40 <flight_control_loop_init+0x264>
 8001a26:	4618      	mov	r0, r3
 8001a28:	f002 fa48 	bl	8003ebc <rate_controller_init_yaw_pid>
		CONTROLLER_YAW_PID_KD,
		CONTROLLER_YAW_MAX_INTEGRAL_LIMIT,
		CONTROLLER_YAW_PID_KFF
	);

	rc_attitude_control_init_roll(
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	f503 733c 	add.w	r3, r3, #752	@ 0x2f0
 8001a32:	ed9f 2a44 	vldr	s4, [pc, #272]	@ 8001b44 <flight_control_loop_init+0x268>
 8001a36:	eddf 1a40 	vldr	s3, [pc, #256]	@ 8001b38 <flight_control_loop_init+0x25c>
 8001a3a:	ed9f 1a3c 	vldr	s2, [pc, #240]	@ 8001b2c <flight_control_loop_init+0x250>
 8001a3e:	eddf 0a42 	vldr	s1, [pc, #264]	@ 8001b48 <flight_control_loop_init+0x26c>
 8001a42:	ed9f 0a3c 	vldr	s0, [pc, #240]	@ 8001b34 <flight_control_loop_init+0x258>
 8001a46:	2101      	movs	r1, #1
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f002 fd4d 	bl	80044e8 <rc_attitude_control_init_roll>
		MAX_ANGLE,
		0.0f,
		RC_INPUT_SAMPLE_RATE_HZ
	);

	rc_attitude_control_init_pitch(
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f503 733c 	add.w	r3, r3, #752	@ 0x2f0
 8001a54:	ed9f 2a3b 	vldr	s4, [pc, #236]	@ 8001b44 <flight_control_loop_init+0x268>
 8001a58:	eddf 1a37 	vldr	s3, [pc, #220]	@ 8001b38 <flight_control_loop_init+0x25c>
 8001a5c:	ed9f 1a33 	vldr	s2, [pc, #204]	@ 8001b2c <flight_control_loop_init+0x250>
 8001a60:	eddf 0a39 	vldr	s1, [pc, #228]	@ 8001b48 <flight_control_loop_init+0x26c>
 8001a64:	ed9f 0a33 	vldr	s0, [pc, #204]	@ 8001b34 <flight_control_loop_init+0x258>
 8001a68:	2101      	movs	r1, #1
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f002 fd99 	bl	80045a2 <rc_attitude_control_init_pitch>
		MAX_ANGLE,
		0.0f,
		RC_INPUT_SAMPLE_RATE_HZ
	);

	rc_attitude_control_init_yaw(
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f503 733c 	add.w	r3, r3, #752	@ 0x2f0
 8001a76:	ed9f 2a33 	vldr	s4, [pc, #204]	@ 8001b44 <flight_control_loop_init+0x268>
 8001a7a:	eddf 1a2f 	vldr	s3, [pc, #188]	@ 8001b38 <flight_control_loop_init+0x25c>
 8001a7e:	ed9f 1a2b 	vldr	s2, [pc, #172]	@ 8001b2c <flight_control_loop_init+0x250>
 8001a82:	eddf 0a31 	vldr	s1, [pc, #196]	@ 8001b48 <flight_control_loop_init+0x26c>
 8001a86:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8001b34 <flight_control_loop_init+0x258>
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f002 fde7 	bl	8004660 <rc_attitude_control_init_yaw>
		MAX_ANGLE,
		0.0f,
		RC_INPUT_SAMPLE_RATE_HZ
	);

	rc_attitude_control_init_throttle(
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f503 733c 	add.w	r3, r3, #752	@ 0x2f0
 8001a98:	ed9f 2a2a 	vldr	s4, [pc, #168]	@ 8001b44 <flight_control_loop_init+0x268>
 8001a9c:	eddf 1a26 	vldr	s3, [pc, #152]	@ 8001b38 <flight_control_loop_init+0x25c>
 8001aa0:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8001aa4:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8001b48 <flight_control_loop_init+0x26c>
 8001aa8:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 8001b34 <flight_control_loop_init+0x258>
 8001aac:	2101      	movs	r1, #1
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f002 fe36 	bl	8004720 <rc_attitude_control_init_throttle>
		0.0f,
		RC_INPUT_SAMPLE_RATE_HZ
	);

#if MUTEX_ESP_ENABLE != 0
	fcl->imu_mutex = xSemaphoreCreateMutex();
 8001ab4:	2001      	movs	r0, #1
 8001ab6:	f012 fb74 	bl	80141a2 <xQueueCreateMutex>
 8001aba:	4602      	mov	r2, r0
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f8c3 23ec 	str.w	r2, [r3, #1004]	@ 0x3ec
	fcl->rate_controller_mutex = xSemaphoreCreateMutex();
 8001ac2:	2001      	movs	r0, #1
 8001ac4:	f012 fb6d 	bl	80141a2 <xQueueCreateMutex>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
	fcl->attitude_controller_mutex = xSemaphoreCreateMutex();
 8001ad0:	2001      	movs	r0, #1
 8001ad2:	f012 fb66 	bl	80141a2 <xQueueCreateMutex>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f8c3 23f4 	str.w	r2, [r3, #1012]	@ 0x3f4
	fcl->rc_attitude_control_mutex = xSemaphoreCreateMutex();
 8001ade:	2001      	movs	r0, #1
 8001ae0:	f012 fb5f 	bl	80141a2 <xQueueCreateMutex>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
	fcl->motor_throttle_mutex = xSemaphoreCreateMutex();
 8001aec:	2001      	movs	r0, #1
 8001aee:	f012 fb58 	bl	80141a2 <xQueueCreateMutex>
 8001af2:	4602      	mov	r2, r0
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
	fcl->flags_mutex = xSemaphoreCreateMutex();
 8001afa:	2001      	movs	r0, #1
 8001afc:	f012 fb51 	bl	80141a2 <xQueueCreateMutex>
 8001b00:	4602      	mov	r2, r0
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
#endif
}
 8001b08:	bf00      	nop
 8001b0a:	3720      	adds	r7, #32
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	447a0000 	.word	0x447a0000
 8001b14:	42a00000 	.word	0x42a00000
 8001b18:	20000000 	.word	0x20000000
 8001b1c:	2000000c 	.word	0x2000000c
 8001b20:	20000030 	.word	0x20000030
 8001b24:	2000003c 	.word	0x2000003c
 8001b28:	40a78d36 	.word	0x40a78d36
 8001b2c:	3f1c61aa 	.word	0x3f1c61aa
 8001b30:	3f5f66f3 	.word	0x3f5f66f3
 8001b34:	42200000 	.word	0x42200000
 8001b38:	00000000 	.word	0x00000000
 8001b3c:	40278d37 	.word	0x40278d37
 8001b40:	405f66f3 	.word	0x405f66f3
 8001b44:	42c80000 	.word	0x42c80000
 8001b48:	3d75c28f 	.word	0x3d75c28f

08001b4c <flight_control_loop_tick>:


void flight_control_loop_tick(flight_control_loop_t* fcl) {
 8001b4c:	b590      	push	{r4, r7, lr}
 8001b4e:	b09b      	sub	sp, #108	@ 0x6c
 8001b50:	af02      	add	r7, sp, #8
 8001b52:	6078      	str	r0, [r7, #4]
	// RC input
	coord3D target_attitude = { 0 };
 8001b54:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
	float target_throttle = 0.0f;
 8001b60:	f04f 0300 	mov.w	r3, #0
 8001b64:	64fb      	str	r3, [r7, #76]	@ 0x4c

#if MUTEX_ESP_ENABLE != 0
	xSemaphoreTake(fcl->rc_attitude_control_mutex, portMAX_DELAY);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	@ 0x3f8
 8001b6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b70:	4618      	mov	r0, r3
 8001b72:	f012 fdb1 	bl	80146d8 <xQueueSemaphoreTake>
#endif
	rc_attitude_control_get_processed(
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f503 703c 	add.w	r0, r3, #752	@ 0x2f0
 8001b7c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001b80:	f103 0408 	add.w	r4, r3, #8
 8001b84:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001b88:	1d1a      	adds	r2, r3, #4
 8001b8a:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8001b8e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	4623      	mov	r3, r4
 8001b96:	f002 fe43 	bl	8004820 <rc_attitude_control_get_processed>
		&(target_attitude.z),
		&target_throttle
	);

#if MUTEX_ESP_ENABLE != 0
	xSemaphoreGive(fcl->rc_attitude_control_mutex);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f8d3 03f8 	ldr.w	r0, [r3, #1016]	@ 0x3f8
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	f012 fb15 	bl	80141d4 <xQueueGenericSend>
	// Get estimated attitude and body frame accel/gyro
	coord3D body_frame_accel, body_frame_gyro;
	quaternion body_frame_estimated_q;

#if MUTEX_ESP_ENABLE != 0
	xSemaphoreTake(fcl->imu_mutex, portMAX_DELAY);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	@ 0x3ec
 8001bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f012 fd8f 	bl	80146d8 <xQueueSemaphoreTake>
#endif
	imu_get_estimated_data(&fcl->imu, &body_frame_estimated_q, &body_frame_accel, &body_frame_gyro);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001bc0:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8001bc4:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001bc8:	f001 faee 	bl	80031a8 <imu_get_estimated_data>
#if MUTEX_ESP_ENABLE != 0
	xSemaphoreGive(fcl->imu_mutex);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	@ 0x3ec
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	f012 fafc 	bl	80141d4 <xQueueGenericSend>
#endif


#if MUTEX_ESP_ENABLE != 0
	xSemaphoreTake(fcl->attitude_controller_mutex, portMAX_DELAY);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f8d3 33f4 	ldr.w	r3, [r3, #1012]	@ 0x3f4
 8001be2:	f04f 31ff 	mov.w	r1, #4294967295
 8001be6:	4618      	mov	r0, r3
 8001be8:	f012 fd76 	bl	80146d8 <xQueueSemaphoreTake>
#endif
	// Update attitude controller
	attitude_controller_angle_mode_update(
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f503 732f 	add.w	r3, r3, #700	@ 0x2bc
 8001bf2:	edd7 5a14 	vldr	s11, [r7, #80]	@ 0x50
 8001bf6:	ed97 5a15 	vldr	s10, [r7, #84]	@ 0x54
 8001bfa:	edd7 4a16 	vldr	s9, [r7, #88]	@ 0x58
 8001bfe:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8001c02:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001c06:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001c0a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001c0e:	eeb0 3a64 	vmov.f32	s6, s9
 8001c12:	eef0 2a45 	vmov.f32	s5, s10
 8001c16:	eeb0 2a65 	vmov.f32	s4, s11
 8001c1a:	eeb0 0a46 	vmov.f32	s0, s12
 8001c1e:	eef0 0a66 	vmov.f32	s1, s13
 8001c22:	eeb0 1a47 	vmov.f32	s2, s14
 8001c26:	eef0 1a67 	vmov.f32	s3, s15
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7ff fab8 	bl	80011a0 <attitude_controller_angle_mode_update>
		target_attitude.x, // target roll
		target_attitude.y,  // target pitch
		target_attitude.z   // target yaw rate
	);

	float target_roll_rate = 0.0f;
 8001c30:	f04f 0300 	mov.w	r3, #0
 8001c34:	623b      	str	r3, [r7, #32]
	float target_pitch_rate = 0.0f;
 8001c36:	f04f 0300 	mov.w	r3, #0
 8001c3a:	61fb      	str	r3, [r7, #28]
	float target_yaw_rate = 0.0f;
 8001c3c:	f04f 0300 	mov.w	r3, #0
 8001c40:	61bb      	str	r3, [r7, #24]
	attitude_controller_get_calculated_rate(
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	f503 702f 	add.w	r0, r3, #700	@ 0x2bc
 8001c48:	f107 0318 	add.w	r3, r7, #24
 8001c4c:	f107 021c 	add.w	r2, r7, #28
 8001c50:	f107 0120 	add.w	r1, r7, #32
 8001c54:	f7ff fc76 	bl	8001544 <attitude_controller_get_calculated_rate>
		&target_roll_rate,
		&target_pitch_rate,
		&target_yaw_rate
	);
#if MUTEX_ESP_ENABLE != 0
	xSemaphoreGive(fcl->attitude_controller_mutex);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f8d3 03f4 	ldr.w	r0, [r3, #1012]	@ 0x3f4
 8001c5e:	2300      	movs	r3, #0
 8001c60:	2200      	movs	r2, #0
 8001c62:	2100      	movs	r1, #0
 8001c64:	f012 fab6 	bl	80141d4 <xQueueGenericSend>
#endif

	float pid_roll_output = 0.0f;
 8001c68:	f04f 0300 	mov.w	r3, #0
 8001c6c:	617b      	str	r3, [r7, #20]
	float pid_pitch_output = 0.0f;
 8001c6e:	f04f 0300 	mov.w	r3, #0
 8001c72:	613b      	str	r3, [r7, #16]
	float pid_yaw_output = 0.0f;
 8001c74:	f04f 0300 	mov.w	r3, #0
 8001c78:	60fb      	str	r3, [r7, #12]
#if MUTEX_ESP_ENABLE != 0
	xSemaphoreTake(fcl->rate_controller_mutex, portMAX_DELAY);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f8d3 33f0 	ldr.w	r3, [r3, #1008]	@ 0x3f0
 8001c80:	f04f 31ff 	mov.w	r1, #4294967295
 8001c84:	4618      	mov	r0, r3
 8001c86:	f012 fd27 	bl	80146d8 <xQueueSemaphoreTake>
#endif
	if (target_throttle > THROTTLE_IDLE)
 8001c8a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001c8e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001db4 <flight_control_loop_tick+0x268>
 8001c92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c9a:	dd1e      	ble.n	8001cda <flight_control_loop_tick+0x18e>
	{
		rate_controller_update(
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8001ca2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001ca6:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001caa:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8001cae:	ed97 6a08 	vldr	s12, [r7, #32]
 8001cb2:	edd7 5a07 	vldr	s11, [r7, #28]
 8001cb6:	ed97 5a06 	vldr	s10, [r7, #24]
 8001cba:	eef0 2a45 	vmov.f32	s5, s10
 8001cbe:	eeb0 2a65 	vmov.f32	s4, s11
 8001cc2:	eef0 1a46 	vmov.f32	s3, s12
 8001cc6:	eeb0 1a66 	vmov.f32	s2, s13
 8001cca:	eef0 0a47 	vmov.f32	s1, s14
 8001cce:	eeb0 0a67 	vmov.f32	s0, s15
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f002 f924 	bl	8003f20 <rate_controller_update>
 8001cd8:	e005      	b.n	8001ce6 <flight_control_loop_tick+0x19a>
			target_pitch_rate,
			target_yaw_rate
		);
	}
	else {
		rate_controller_reset(&fcl->rate_controller);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f002 faab 	bl	800423c <rate_controller_reset>
	}

	// Get PID outputs
	rate_controller_get_pid_outputs(
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
 8001cec:	f107 030c 	add.w	r3, r7, #12
 8001cf0:	f107 0210 	add.w	r2, r7, #16
 8001cf4:	f107 0114 	add.w	r1, r7, #20
 8001cf8:	f002 faf4 	bl	80042e4 <rate_controller_get_pid_outputs>
		&pid_pitch_output,
		&pid_yaw_output
	);

#if MUTEX_ESP_ENABLE != 0
	xSemaphoreGive(fcl->rate_controller_mutex);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f8d3 03f0 	ldr.w	r0, [r3, #1008]	@ 0x3f0
 8001d02:	2300      	movs	r3, #0
 8001d04:	2200      	movs	r2, #0
 8001d06:	2100      	movs	r1, #0
 8001d08:	f012 fa64 	bl	80141d4 <xQueueGenericSend>
#endif

#if MUTEX_ESP_ENABLE != 0
	xSemaphoreTake(fcl->motor_throttle_mutex, portMAX_DELAY);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	@ 0x3fc
 8001d12:	f04f 31ff 	mov.w	r1, #4294967295
 8001d16:	4618      	mov	r0, r3
 8001d18:	f012 fcde 	bl	80146d8 <xQueueSemaphoreTake>
#endif
	// Mix PID outputs to motor commands
	if (flight_control_loop_are_esc_armed(fcl) != 0)
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f7ff fdbd 	bl	800189c <flight_control_loop_are_esc_armed>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d018      	beq.n	8001d5a <flight_control_loop_tick+0x20e>
	{
		motor_mixer_quad_x(
 8001d28:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001d2c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d30:	edd7 6a04 	vldr	s13, [r7, #16]
 8001d34:	ed97 6a03 	vldr	s12, [r7, #12]
			target_throttle,
			pid_roll_output,
			pid_pitch_output,
			pid_yaw_output,
			THROTTLE_IDLE,
			fcl->motor_throttle
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
		motor_mixer_quad_x(
 8001d3e:	4618      	mov	r0, r3
 8001d40:	ed9f 2a1c 	vldr	s4, [pc, #112]	@ 8001db4 <flight_control_loop_tick+0x268>
 8001d44:	eef0 1a46 	vmov.f32	s3, s12
 8001d48:	eeb0 1a66 	vmov.f32	s2, s13
 8001d4c:	eef0 0a47 	vmov.f32	s1, s14
 8001d50:	eeb0 0a67 	vmov.f32	s0, s15
 8001d54:	f001 fcc6 	bl	80036e4 <motor_mixer_quad_x>
 8001d58:	e010      	b.n	8001d7c <flight_control_loop_tick+0x230>
		);
	}
	else {
		for (int i = 0; i < NUM_MOTORS; i++) {
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001d5e:	e00a      	b.n	8001d76 <flight_control_loop_tick+0x22a>
			fcl->motor_throttle[i] = 0.0f;
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d64:	33ec      	adds	r3, #236	@ 0xec
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	4413      	add	r3, r2
 8001d6a:	f04f 0200 	mov.w	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < NUM_MOTORS; i++) {
 8001d70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d72:	3301      	adds	r3, #1
 8001d74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001d76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d78:	2b03      	cmp	r3, #3
 8001d7a:	ddf1      	ble.n	8001d60 <flight_control_loop_tick+0x214>
		}
	}
	if (fcl->write_throttle) {
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d00a      	beq.n	8001d9c <flight_control_loop_tick+0x250>
		fcl->write_throttle(fcl, fcl->motor_throttle, fcl->write_throttle_hook_context);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	f502 716c 	add.w	r1, r2, #944	@ 0x3b0
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	f8d2 23e8 	ldr.w	r2, [r2, #1000]	@ 0x3e8
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	4798      	blx	r3
	}
#if MUTEX_ESP_ENABLE != 0
	xSemaphoreGive(fcl->motor_throttle_mutex);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	@ 0x3fc
 8001da2:	2300      	movs	r3, #0
 8001da4:	2200      	movs	r2, #0
 8001da6:	2100      	movs	r1, #0
 8001da8:	f012 fa14 	bl	80141d4 <xQueueGenericSend>
#endif

}
 8001dac:	bf00      	nop
 8001dae:	3764      	adds	r7, #100	@ 0x64
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd90      	pop	{r4, r7, pc}
 8001db4:	3d6147ae 	.word	0x3d6147ae

08001db8 <flight_control_loop_update_rc_control>:

void flight_control_loop_update_rc_control(flight_control_loop_t* fcl, coord3D target_attitude, float target_throttle) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6178      	str	r0, [r7, #20]
 8001dc0:	eef0 6a40 	vmov.f32	s13, s0
 8001dc4:	eeb0 7a60 	vmov.f32	s14, s1
 8001dc8:	eef0 7a41 	vmov.f32	s15, s2
 8001dcc:	edc7 1a01 	vstr	s3, [r7, #4]
 8001dd0:	edc7 6a02 	vstr	s13, [r7, #8]
 8001dd4:	ed87 7a03 	vstr	s14, [r7, #12]
 8001dd8:	edc7 7a04 	vstr	s15, [r7, #16]

	target_attitude.x = CLAMP(target_attitude.x, -1.0f, 1.0f);
 8001ddc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001de0:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001de4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dec:	d501      	bpl.n	8001df2 <flight_control_loop_update_rc_control+0x3a>
 8001dee:	4b41      	ldr	r3, [pc, #260]	@ (8001ef4 <flight_control_loop_update_rc_control+0x13c>)
 8001df0:	e00c      	b.n	8001e0c <flight_control_loop_update_rc_control+0x54>
 8001df2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001df6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001dfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e02:	dd02      	ble.n	8001e0a <flight_control_loop_update_rc_control+0x52>
 8001e04:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001e08:	e000      	b.n	8001e0c <flight_control_loop_update_rc_control+0x54>
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	60bb      	str	r3, [r7, #8]
	target_attitude.y = CLAMP(target_attitude.y, -1.0f, 1.0f);
 8001e0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e12:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001e16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e1e:	d501      	bpl.n	8001e24 <flight_control_loop_update_rc_control+0x6c>
 8001e20:	4b34      	ldr	r3, [pc, #208]	@ (8001ef4 <flight_control_loop_update_rc_control+0x13c>)
 8001e22:	e00c      	b.n	8001e3e <flight_control_loop_update_rc_control+0x86>
 8001e24:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e28:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e34:	dd02      	ble.n	8001e3c <flight_control_loop_update_rc_control+0x84>
 8001e36:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001e3a:	e000      	b.n	8001e3e <flight_control_loop_update_rc_control+0x86>
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	60fb      	str	r3, [r7, #12]
	target_attitude.z = CLAMP(target_attitude.z, -1.0f, 1.0f);
 8001e40:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e44:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001e48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e50:	d501      	bpl.n	8001e56 <flight_control_loop_update_rc_control+0x9e>
 8001e52:	4b28      	ldr	r3, [pc, #160]	@ (8001ef4 <flight_control_loop_update_rc_control+0x13c>)
 8001e54:	e00c      	b.n	8001e70 <flight_control_loop_update_rc_control+0xb8>
 8001e56:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e66:	dd02      	ble.n	8001e6e <flight_control_loop_update_rc_control+0xb6>
 8001e68:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001e6c:	e000      	b.n	8001e70 <flight_control_loop_update_rc_control+0xb8>
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	613b      	str	r3, [r7, #16]
	target_throttle = CLAMP(target_throttle, 0.0f, 1.0f);
 8001e72:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7e:	d502      	bpl.n	8001e86 <flight_control_loop_update_rc_control+0xce>
 8001e80:	f04f 0300 	mov.w	r3, #0
 8001e84:	e00c      	b.n	8001ea0 <flight_control_loop_update_rc_control+0xe8>
 8001e86:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e96:	dd02      	ble.n	8001e9e <flight_control_loop_update_rc_control+0xe6>
 8001e98:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001e9c:	e000      	b.n	8001ea0 <flight_control_loop_update_rc_control+0xe8>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	607b      	str	r3, [r7, #4]

#if MUTEX_ESP_ENABLE != 0
	xSemaphoreTake(fcl->rc_attitude_control_mutex, portMAX_DELAY);
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	@ 0x3f8
 8001ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8001eac:	4618      	mov	r0, r3
 8001eae:	f012 fc13 	bl	80146d8 <xQueueSemaphoreTake>
#endif
	rc_attitude_control_update(
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	f503 733c 	add.w	r3, r3, #752	@ 0x2f0
 8001eb8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ebc:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ec0:	edd7 6a04 	vldr	s13, [r7, #16]
 8001ec4:	edd7 1a01 	vldr	s3, [r7, #4]
 8001ec8:	eeb0 1a66 	vmov.f32	s2, s13
 8001ecc:	eef0 0a47 	vmov.f32	s1, s14
 8001ed0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f002 fc7f 	bl	80047d8 <rc_attitude_control_update>
		target_attitude.z,
		target_throttle
	);

#if MUTEX_ESP_ENABLE != 0
	xSemaphoreGive(fcl->rc_attitude_control_mutex);
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	f8d3 03f8 	ldr.w	r0, [r3, #1016]	@ 0x3f8
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	f012 f975 	bl	80141d4 <xQueueGenericSend>
#endif
}
 8001eea:	bf00      	nop
 8001eec:	3718      	adds	r7, #24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	bf800000 	.word	0xbf800000

08001ef8 <flight_control_loop_update_imu>:
#if MUTEX_ESP_ENABLE != 0
	xSemaphoreGive(fcl->rc_attitude_control_mutex);
#endif
}

void flight_control_loop_update_imu(flight_control_loop_t* fcl, coord3D gyro_data, coord3D accel_data) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b088      	sub	sp, #32
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	61f8      	str	r0, [r7, #28]
 8001f00:	eeb0 5a40 	vmov.f32	s10, s0
 8001f04:	eef0 5a60 	vmov.f32	s11, s1
 8001f08:	eeb0 6a41 	vmov.f32	s12, s2
 8001f0c:	eef0 6a61 	vmov.f32	s13, s3
 8001f10:	eeb0 7a42 	vmov.f32	s14, s4
 8001f14:	eef0 7a62 	vmov.f32	s15, s5
 8001f18:	ed87 5a04 	vstr	s10, [r7, #16]
 8001f1c:	edc7 5a05 	vstr	s11, [r7, #20]
 8001f20:	ed87 6a06 	vstr	s12, [r7, #24]
 8001f24:	edc7 6a01 	vstr	s13, [r7, #4]
 8001f28:	ed87 7a02 	vstr	s14, [r7, #8]
 8001f2c:	edc7 7a03 	vstr	s15, [r7, #12]
#if MUTEX_ESP_ENABLE != 0
	xSemaphoreTake(fcl->imu_mutex, portMAX_DELAY);
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	@ 0x3ec
 8001f36:	f04f 31ff 	mov.w	r1, #4294967295
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f012 fbcc 	bl	80146d8 <xQueueSemaphoreTake>
#endif
	imu_update(&fcl->imu, accel_data, gyro_data);
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	ed97 5a04 	vldr	s10, [r7, #16]
 8001f46:	edd7 5a05 	vldr	s11, [r7, #20]
 8001f4a:	ed97 6a06 	vldr	s12, [r7, #24]
 8001f4e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001f52:	ed97 7a02 	vldr	s14, [r7, #8]
 8001f56:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f5a:	eef0 1a45 	vmov.f32	s3, s10
 8001f5e:	eeb0 2a65 	vmov.f32	s4, s11
 8001f62:	eef0 2a46 	vmov.f32	s5, s12
 8001f66:	eeb0 0a66 	vmov.f32	s0, s13
 8001f6a:	eef0 0a47 	vmov.f32	s1, s14
 8001f6e:	eeb0 1a67 	vmov.f32	s2, s15
 8001f72:	4618      	mov	r0, r3
 8001f74:	f001 f867 	bl	8003046 <imu_update>
#if MUTEX_ESP_ENABLE != 0
	xSemaphoreGive(fcl->imu_mutex);
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	@ 0x3ec
 8001f7e:	2300      	movs	r3, #0
 8001f80:	2200      	movs	r2, #0
 8001f82:	2100      	movs	r1, #0
 8001f84:	f012 f926 	bl	80141d4 <xQueueGenericSend>
#endif
}
 8001f88:	bf00      	nop
 8001f8a:	3720      	adds	r7, #32
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <flight_control_loop_get_motors_throttle>:
#if MUTEX_ESP_ENABLE != 0
	xSemaphoreGive(fcl->imu_mutex);
#endif
}

void flight_control_loop_get_motors_throttle(flight_control_loop_t* fcl, float motors_throttle[NUM_MOTORS]) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
#if MUTEX_ESP_ENABLE != 0
	xSemaphoreTake(fcl->motor_throttle_mutex, portMAX_DELAY);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	@ 0x3fc
 8001fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f012 fb97 	bl	80146d8 <xQueueSemaphoreTake>
#endif
	for (size_t i = 0; i < NUM_MOTORS; i++)
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	e00d      	b.n	8001fcc <flight_control_loop_get_motors_throttle+0x3c>
	{
		motors_throttle[i] = fcl->motor_throttle[i];
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	683a      	ldr	r2, [r7, #0]
 8001fb6:	4413      	add	r3, r2
 8001fb8:	6879      	ldr	r1, [r7, #4]
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	32ec      	adds	r2, #236	@ 0xec
 8001fbe:	0092      	lsls	r2, r2, #2
 8001fc0:	440a      	add	r2, r1
 8001fc2:	6812      	ldr	r2, [r2, #0]
 8001fc4:	601a      	str	r2, [r3, #0]
	for (size_t i = 0; i < NUM_MOTORS; i++)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	3301      	adds	r3, #1
 8001fca:	60fb      	str	r3, [r7, #12]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2b03      	cmp	r3, #3
 8001fd0:	d9ee      	bls.n	8001fb0 <flight_control_loop_get_motors_throttle+0x20>
	}
#if MUTEX_ESP_ENABLE != 0
	xSemaphoreGive(fcl->motor_throttle_mutex);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	@ 0x3fc
 8001fd8:	2300      	movs	r3, #0
 8001fda:	2200      	movs	r2, #0
 8001fdc:	2100      	movs	r1, #0
 8001fde:	f012 f8f9 	bl	80141d4 <xQueueGenericSend>
#endif
}
 8001fe2:	bf00      	nop
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <MagCal>:

#ifdef __cplusplus
extern "C" {
#endif

void MagCal(float* _x, float* _y, float* _z, float _bias[3], float A_1[3][3]) {
 8001fea:	b480      	push	{r7}
 8001fec:	b089      	sub	sp, #36	@ 0x24
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	60f8      	str	r0, [r7, #12]
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
 8001ff6:	603b      	str	r3, [r7, #0]
	//h_cal = (xyz - _bias) * A^-1
	float x_temp, y_temp, z_temp;

	x_temp = *_x;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	61fb      	str	r3, [r7, #28]
	y_temp = *_y;
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	61bb      	str	r3, [r7, #24]
	z_temp = *_z;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	617b      	str	r3, [r7, #20]

	x_temp -= _bias[0];
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	edd3 7a00 	vldr	s15, [r3]
 8002010:	ed97 7a07 	vldr	s14, [r7, #28]
 8002014:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002018:	edc7 7a07 	vstr	s15, [r7, #28]
	y_temp -= _bias[1];
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	3304      	adds	r3, #4
 8002020:	edd3 7a00 	vldr	s15, [r3]
 8002024:	ed97 7a06 	vldr	s14, [r7, #24]
 8002028:	ee77 7a67 	vsub.f32	s15, s14, s15
 800202c:	edc7 7a06 	vstr	s15, [r7, #24]
	z_temp -= _bias[2];
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	3308      	adds	r3, #8
 8002034:	edd3 7a00 	vldr	s15, [r3]
 8002038:	ed97 7a05 	vldr	s14, [r7, #20]
 800203c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002040:	edc7 7a05 	vstr	s15, [r7, #20]


	x_temp = x_temp * A_1[0][0] + y_temp * A_1[1][0] + z_temp * A_1[2][0];
 8002044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002046:	ed93 7a00 	vldr	s14, [r3]
 800204a:	edd7 7a07 	vldr	s15, [r7, #28]
 800204e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002054:	330c      	adds	r3, #12
 8002056:	edd3 6a00 	vldr	s13, [r3]
 800205a:	edd7 7a06 	vldr	s15, [r7, #24]
 800205e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002062:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002068:	3318      	adds	r3, #24
 800206a:	edd3 6a00 	vldr	s13, [r3]
 800206e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002072:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002076:	ee77 7a27 	vadd.f32	s15, s14, s15
 800207a:	edc7 7a07 	vstr	s15, [r7, #28]
	y_temp = x_temp * A_1[0][1] + y_temp * A_1[1][1] + z_temp * A_1[2][1];
 800207e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002080:	ed93 7a01 	vldr	s14, [r3, #4]
 8002084:	edd7 7a07 	vldr	s15, [r7, #28]
 8002088:	ee27 7a27 	vmul.f32	s14, s14, s15
 800208c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800208e:	330c      	adds	r3, #12
 8002090:	edd3 6a01 	vldr	s13, [r3, #4]
 8002094:	edd7 7a06 	vldr	s15, [r7, #24]
 8002098:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800209c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020a2:	3318      	adds	r3, #24
 80020a4:	edd3 6a01 	vldr	s13, [r3, #4]
 80020a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80020ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020b4:	edc7 7a06 	vstr	s15, [r7, #24]
	z_temp = x_temp * A_1[0][2] + y_temp * A_1[1][2] + z_temp * A_1[2][2];
 80020b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ba:	ed93 7a02 	vldr	s14, [r3, #8]
 80020be:	edd7 7a07 	vldr	s15, [r7, #28]
 80020c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020c8:	330c      	adds	r3, #12
 80020ca:	edd3 6a02 	vldr	s13, [r3, #8]
 80020ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80020d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020dc:	3318      	adds	r3, #24
 80020de:	edd3 6a02 	vldr	s13, [r3, #8]
 80020e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80020e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020ee:	edc7 7a05 	vstr	s15, [r7, #20]

	*_x = x_temp;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	69fa      	ldr	r2, [r7, #28]
 80020f6:	601a      	str	r2, [r3, #0]
	*_y = y_temp;
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	69ba      	ldr	r2, [r7, #24]
 80020fc:	601a      	str	r2, [r3, #0]
	*_z = z_temp;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	601a      	str	r2, [r3, #0]
}
 8002104:	bf00      	nop
 8002106:	3724      	adds	r7, #36	@ 0x24
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <quatnorm>:
// ================================================================
// ===						QUATERNIONS			                ===
// ================================================================
// https://www.mathworks.com/help/aerotbx/referencelist.html?type=function&category=flight-parameters-1&s_tid=CRUX_topnav

float quatnorm(quaternion* q) {
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
	return sqrtf((q->w * q->w) + (q->x * q->x) + (q->y * q->y) + (q->z * q->z));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	ed93 7a00 	vldr	s14, [r3]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	edd3 7a00 	vldr	s15, [r3]
 8002124:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	edd3 6a01 	vldr	s13, [r3, #4]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	edd3 7a01 	vldr	s15, [r3, #4]
 8002134:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002138:	ee37 7a27 	vadd.f32	s14, s14, s15
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	edd3 6a02 	vldr	s13, [r3, #8]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	edd3 7a02 	vldr	s15, [r3, #8]
 8002148:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800214c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	edd3 6a03 	vldr	s13, [r3, #12]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	edd3 7a03 	vldr	s15, [r3, #12]
 800215c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002160:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002164:	eeb0 0a67 	vmov.f32	s0, s15
 8002168:	f015 fc14 	bl	8017994 <sqrtf>
 800216c:	eef0 7a40 	vmov.f32	s15, s0
}
 8002170:	eeb0 0a67 	vmov.f32	s0, s15
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}

0800217a <quatconj>:

quaternion quatconj(quaternion* q) {
 800217a:	b490      	push	{r4, r7}
 800217c:	b08e      	sub	sp, #56	@ 0x38
 800217e:	af00      	add	r7, sp, #0
 8002180:	6178      	str	r0, [r7, #20]
    quaternion result;
    result.w =  q->w;
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	61bb      	str	r3, [r7, #24]
    result.x = -q->x;
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	edd3 7a01 	vldr	s15, [r3, #4]
 800218e:	eef1 7a67 	vneg.f32	s15, s15
 8002192:	edc7 7a07 	vstr	s15, [r7, #28]
    result.y = -q->y;
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	edd3 7a02 	vldr	s15, [r3, #8]
 800219c:	eef1 7a67 	vneg.f32	s15, s15
 80021a0:	edc7 7a08 	vstr	s15, [r7, #32]
    result.z = -q->z;
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	edd3 7a03 	vldr	s15, [r3, #12]
 80021aa:	eef1 7a67 	vneg.f32	s15, s15
 80021ae:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    return result;
 80021b2:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80021b6:	f107 0318 	add.w	r3, r7, #24
 80021ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80021c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80021c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80021c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021c8:	ee06 0a10 	vmov	s12, r0
 80021cc:	ee06 1a90 	vmov	s13, r1
 80021d0:	ee07 2a10 	vmov	s14, r2
 80021d4:	ee07 3a90 	vmov	s15, r3
}
 80021d8:	eeb0 0a46 	vmov.f32	s0, s12
 80021dc:	eef0 0a66 	vmov.f32	s1, s13
 80021e0:	eeb0 1a47 	vmov.f32	s2, s14
 80021e4:	eef0 1a67 	vmov.f32	s3, s15
 80021e8:	3738      	adds	r7, #56	@ 0x38
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc90      	pop	{r4, r7}
 80021ee:	4770      	bx	lr

080021f0 <quatnormalize>:

quaternion quatnormalize(quaternion* q) {
 80021f0:	b590      	push	{r4, r7, lr}
 80021f2:	b091      	sub	sp, #68	@ 0x44
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6178      	str	r0, [r7, #20]
    float im;
    quaternion result;
	float q_norm = quatnorm(q);
 80021f8:	6978      	ldr	r0, [r7, #20]
 80021fa:	f7ff ff89 	bl	8002110 <quatnorm>
 80021fe:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c

	if (q_norm <= FLT_EPSILON){
 8002202:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002206:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80022d0 <quatnormalize+0xe0>
 800220a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800220e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002212:	d813      	bhi.n	800223c <quatnormalize+0x4c>
	    result.w = 1.0f;
 8002214:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002218:	61bb      	str	r3, [r7, #24]
	    result.x = 0.0f;
 800221a:	f04f 0300 	mov.w	r3, #0
 800221e:	61fb      	str	r3, [r7, #28]
	    result.y = 0.0f;
 8002220:	f04f 0300 	mov.w	r3, #0
 8002224:	623b      	str	r3, [r7, #32]
	    result.z = 0.0f;
 8002226:	f04f 0300 	mov.w	r3, #0
 800222a:	627b      	str	r3, [r7, #36]	@ 0x24
		return result;
 800222c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002230:	f107 0318 	add.w	r3, r7, #24
 8002234:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002236:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800223a:	e032      	b.n	80022a2 <quatnormalize+0xb2>
	}

	im = 1.0f / q_norm;
 800223c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002240:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002244:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002248:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    result.w = q->w * im;
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	ed93 7a00 	vldr	s14, [r3]
 8002252:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800225a:	edc7 7a06 	vstr	s15, [r7, #24]
    result.x = q->x * im;
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	ed93 7a01 	vldr	s14, [r3, #4]
 8002264:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002268:	ee67 7a27 	vmul.f32	s15, s14, s15
 800226c:	edc7 7a07 	vstr	s15, [r7, #28]
    result.y = q->y * im;
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	ed93 7a02 	vldr	s14, [r3, #8]
 8002276:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800227a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800227e:	edc7 7a08 	vstr	s15, [r7, #32]
    result.z = q->z * im;
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	ed93 7a03 	vldr	s14, [r3, #12]
 8002288:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800228c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002290:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    return result;
 8002294:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002298:	f107 0318 	add.w	r3, r7, #24
 800229c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800229e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80022a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80022a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80022a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022aa:	ee06 0a10 	vmov	s12, r0
 80022ae:	ee06 1a90 	vmov	s13, r1
 80022b2:	ee07 2a10 	vmov	s14, r2
 80022b6:	ee07 3a90 	vmov	s15, r3
 80022ba:	eeb0 0a46 	vmov.f32	s0, s12
 80022be:	eef0 0a66 	vmov.f32	s1, s13
 80022c2:	eeb0 1a47 	vmov.f32	s2, s14
 80022c6:	eef0 1a67 	vmov.f32	s3, s15
 80022ca:	3744      	adds	r7, #68	@ 0x44
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd90      	pop	{r4, r7, pc}
 80022d0:	34000000 	.word	0x34000000

080022d4 <quatmultiply_scalar>:
    result.z = qinv.z / norm_sq;
    return result;
}

// Multiply a reference of a quaternion by a scalar, q = s*q
quaternion quatmultiply_scalar(quaternion *q, float scalar){
 80022d4:	b490      	push	{r4, r7}
 80022d6:	b08e      	sub	sp, #56	@ 0x38
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6178      	str	r0, [r7, #20]
 80022dc:	ed87 0a04 	vstr	s0, [r7, #16]
	quaternion res;
    res.w = q->w * scalar;
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	ed93 7a00 	vldr	s14, [r3]
 80022e6:	edd7 7a04 	vldr	s15, [r7, #16]
 80022ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022ee:	edc7 7a06 	vstr	s15, [r7, #24]
    res.x = q->x * scalar;
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	ed93 7a01 	vldr	s14, [r3, #4]
 80022f8:	edd7 7a04 	vldr	s15, [r7, #16]
 80022fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002300:	edc7 7a07 	vstr	s15, [r7, #28]
    res.y = q->y * scalar;
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	ed93 7a02 	vldr	s14, [r3, #8]
 800230a:	edd7 7a04 	vldr	s15, [r7, #16]
 800230e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002312:	edc7 7a08 	vstr	s15, [r7, #32]
    res.z = q->z * scalar;
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	ed93 7a03 	vldr	s14, [r3, #12]
 800231c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002320:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002324:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    return res;
 8002328:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800232c:	f107 0318 	add.w	r3, r7, #24
 8002330:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002332:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002336:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002338:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800233a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800233c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800233e:	ee06 0a10 	vmov	s12, r0
 8002342:	ee06 1a90 	vmov	s13, r1
 8002346:	ee07 2a10 	vmov	s14, r2
 800234a:	ee07 3a90 	vmov	s15, r3
}
 800234e:	eeb0 0a46 	vmov.f32	s0, s12
 8002352:	eef0 0a66 	vmov.f32	s1, s13
 8002356:	eeb0 1a47 	vmov.f32	s2, s14
 800235a:	eef0 1a67 	vmov.f32	s3, s15
 800235e:	3738      	adds	r7, #56	@ 0x38
 8002360:	46bd      	mov	sp, r7
 8002362:	bc90      	pop	{r4, r7}
 8002364:	4770      	bx	lr

08002366 <quatmultiply>:

quaternion quatmultiply(quaternion* _quat1, quaternion* _quat2) {
 8002366:	b490      	push	{r4, r7}
 8002368:	b096      	sub	sp, #88	@ 0x58
 800236a:	af00      	add	r7, sp, #0
 800236c:	6178      	str	r0, [r7, #20]
 800236e:	6139      	str	r1, [r7, #16]
	quaternion res;
	float w1, x1, y1, z1;
	float w2, x2, y2, z2;

	w1 = _quat1->w;
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	657b      	str	r3, [r7, #84]	@ 0x54
	x1 = _quat1->x;
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	653b      	str	r3, [r7, #80]	@ 0x50
	y1 = _quat1->y;
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	64fb      	str	r3, [r7, #76]	@ 0x4c
	z1 = _quat1->z;
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	68db      	ldr	r3, [r3, #12]
 8002386:	64bb      	str	r3, [r7, #72]	@ 0x48

	w2 = _quat2->w;
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	647b      	str	r3, [r7, #68]	@ 0x44
	x2 = _quat2->x;
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	643b      	str	r3, [r7, #64]	@ 0x40
	y2 = _quat2->y;
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	63fb      	str	r3, [r7, #60]	@ 0x3c
	z2 = _quat2->z;
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	63bb      	str	r3, [r7, #56]	@ 0x38

	res.w = w1 * w2 - x1 * x2 - y1 * y2 - z1 * z2;  // new w
 80023a0:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80023a4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80023a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023ac:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80023b0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80023b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023bc:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 80023c0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80023c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023cc:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 80023d0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80023d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023dc:	edc7 7a06 	vstr	s15, [r7, #24]
	res.x = w1 * x2 + x1 * w2 + y1 * z2 - z1 * y2;  // new x
 80023e0:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80023e4:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80023e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023ec:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80023f0:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80023f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023fc:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8002400:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002404:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002408:	ee37 7a27 	vadd.f32	s14, s14, s15
 800240c:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8002410:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002414:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002418:	ee77 7a67 	vsub.f32	s15, s14, s15
 800241c:	edc7 7a07 	vstr	s15, [r7, #28]
	res.y = w1 * y2 - x1 * z2 + y1 * w2 + z1 * x2;  // new y
 8002420:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8002424:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002428:	ee27 7a27 	vmul.f32	s14, s14, s15
 800242c:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8002430:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002434:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002438:	ee37 7a67 	vsub.f32	s14, s14, s15
 800243c:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8002440:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002444:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002448:	ee37 7a27 	vadd.f32	s14, s14, s15
 800244c:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8002450:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002454:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002458:	ee77 7a27 	vadd.f32	s15, s14, s15
 800245c:	edc7 7a08 	vstr	s15, [r7, #32]
	res.z = w1 * z2 + x1 * y2 - y1 * x2 + z1 * w2;	// new z
 8002460:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8002464:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002468:	ee27 7a27 	vmul.f32	s14, s14, s15
 800246c:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8002470:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002474:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002478:	ee37 7a27 	vadd.f32	s14, s14, s15
 800247c:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8002480:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002484:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002488:	ee37 7a67 	vsub.f32	s14, s14, s15
 800248c:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8002490:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002494:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002498:	ee77 7a27 	vadd.f32	s15, s14, s15
 800249c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	return res;
 80024a0:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80024a4:	f107 0318 	add.w	r3, r7, #24
 80024a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80024ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80024b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80024b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024b6:	ee06 0a10 	vmov	s12, r0
 80024ba:	ee06 1a90 	vmov	s13, r1
 80024be:	ee07 2a10 	vmov	s14, r2
 80024c2:	ee07 3a90 	vmov	s15, r3
}
 80024c6:	eeb0 0a46 	vmov.f32	s0, s12
 80024ca:	eef0 0a66 	vmov.f32	s1, s13
 80024ce:	eeb0 1a47 	vmov.f32	s2, s14
 80024d2:	eef0 1a67 	vmov.f32	s3, s15
 80024d6:	3758      	adds	r7, #88	@ 0x58
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc90      	pop	{r4, r7}
 80024dc:	4770      	bx	lr

080024de <quatrotate>:
quaternion quatdivide(quaternion* _quat1, quaternion* _quat2) {
	quaternion qtemp = quatinv(_quat2);
	return quatmultiply(&qtemp, _quat1);
}

vector3D quatrotate(quaternion* q, vector3D* vect) {
 80024de:	b580      	push	{r7, lr}
 80024e0:	b094      	sub	sp, #80	@ 0x50
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6178      	str	r0, [r7, #20]
 80024e6:	6139      	str	r1, [r7, #16]
	// - P_out is the output vector
	// - q is the orientation quaternion
	// - P_in is the input vector (a*aReal)
	// - conj(q) is the conjugate of the orientation quaternion (q=[w,x,y,z], q*=[w,-x,-y,-z])

	quaternion p = { 0.0f, vect->x, vect->y, vect->z }, qtemp;
 80024e8:	f04f 0300 	mov.w	r3, #0
 80024ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	643b      	str	r3, [r7, #64]	@ 0x40

	// quaternion multiplication: q * p, stored back in p
	p = quatmultiply(q, &p);
 8002500:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002504:	4619      	mov	r1, r3
 8002506:	6978      	ldr	r0, [r7, #20]
 8002508:	f7ff ff2d 	bl	8002366 <quatmultiply>
 800250c:	eeb0 6a40 	vmov.f32	s12, s0
 8002510:	eef0 6a60 	vmov.f32	s13, s1
 8002514:	eeb0 7a41 	vmov.f32	s14, s2
 8002518:	eef0 7a61 	vmov.f32	s15, s3
 800251c:	ed87 6a0d 	vstr	s12, [r7, #52]	@ 0x34
 8002520:	edc7 6a0e 	vstr	s13, [r7, #56]	@ 0x38
 8002524:	ed87 7a0f 	vstr	s14, [r7, #60]	@ 0x3c
 8002528:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

	// quaternion multiplication: p * conj(q), stored back in p
	qtemp = quatconj(q);
 800252c:	6978      	ldr	r0, [r7, #20]
 800252e:	f7ff fe24 	bl	800217a <quatconj>
 8002532:	eeb0 6a40 	vmov.f32	s12, s0
 8002536:	eef0 6a60 	vmov.f32	s13, s1
 800253a:	eeb0 7a41 	vmov.f32	s14, s2
 800253e:	eef0 7a61 	vmov.f32	s15, s3
 8002542:	ed87 6a09 	vstr	s12, [r7, #36]	@ 0x24
 8002546:	edc7 6a0a 	vstr	s13, [r7, #40]	@ 0x28
 800254a:	ed87 7a0b 	vstr	s14, [r7, #44]	@ 0x2c
 800254e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	p = quatmultiply(&p, &qtemp);
 8002552:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8002556:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800255a:	4611      	mov	r1, r2
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff ff02 	bl	8002366 <quatmultiply>
 8002562:	eeb0 6a40 	vmov.f32	s12, s0
 8002566:	eef0 6a60 	vmov.f32	s13, s1
 800256a:	eeb0 7a41 	vmov.f32	s14, s2
 800256e:	eef0 7a61 	vmov.f32	s15, s3
 8002572:	ed87 6a0d 	vstr	s12, [r7, #52]	@ 0x34
 8002576:	edc7 6a0e 	vstr	s13, [r7, #56]	@ 0x38
 800257a:	ed87 7a0f 	vstr	s14, [r7, #60]	@ 0x3c
 800257e:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

	// p quaternion is now [0, x', y', z']
	vector3D result;
	result.x = p.x;
 8002582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002584:	61bb      	str	r3, [r7, #24]
	result.y = p.y;
 8002586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002588:	61fb      	str	r3, [r7, #28]
	result.z = p.z;
 800258a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800258c:	623b      	str	r3, [r7, #32]
	return result;
 800258e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002592:	f107 0218 	add.w	r2, r7, #24
 8002596:	ca07      	ldmia	r2, {r0, r1, r2}
 8002598:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800259c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800259e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80025a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025a2:	ee06 1a90 	vmov	s13, r1
 80025a6:	ee07 2a10 	vmov	s14, r2
 80025aa:	ee07 3a90 	vmov	s15, r3
}
 80025ae:	eeb0 0a66 	vmov.f32	s0, s13
 80025b2:	eef0 0a47 	vmov.f32	s1, s14
 80025b6:	eeb0 1a67 	vmov.f32	s2, s15
 80025ba:	3750      	adds	r7, #80	@ 0x50
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <quat2angle>:

// Quaternion to rotating angles (Euler angles)
// rotation order: yaw (Z), pitch (Y), roll (X)
angles3D quat2angle(quaternion* q) {
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b090      	sub	sp, #64	@ 0x40
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6178      	str	r0, [r7, #20]
	angles3D angles;
	//float sinr_cosp, cosr_cosp, sinp, siny_cosp, cosy_cosp;
	float w, x, y, z;

	w = q->w;
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	x = q->x;
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	63bb      	str	r3, [r7, #56]	@ 0x38
	y = q->y;
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	637b      	str	r3, [r7, #52]	@ 0x34
	z = q->z;
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	633b      	str	r3, [r7, #48]	@ 0x30

//	angles.x = atan2(2 * x * y - 2 * w * z, 2 * w * w + 2 * x * x - 1);   // psi
//	angles.y = -asin(2 * x * z + 2 * w * y);                              // theta
//	angles.z = atan2(2 * y * z - 2 * w * x, 2 * w * w + 2 * z * z - 1);   // phi

	angles.x = atan2f(2.0f * (w * x + y * z), 1.0f - 2.0f * (x * x + y * y)); // roll (X)
 80025e0:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80025e4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80025e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025ec:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 80025f0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80025f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025fc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002600:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002604:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002608:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800260c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002610:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002614:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002618:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800261c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002620:	eef0 0a67 	vmov.f32	s1, s15
 8002624:	eeb0 0a66 	vmov.f32	s0, s13
 8002628:	f015 f95a 	bl	80178e0 <atan2f>
 800262c:	eef0 7a40 	vmov.f32	s15, s0
 8002630:	edc7 7a06 	vstr	s15, [r7, #24]
	angles.y = asinf(2.0f * (w * y - z * x));                           // pitch (Y)
 8002634:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002638:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800263c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002640:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8002644:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002648:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800264c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002650:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002654:	eeb0 0a67 	vmov.f32	s0, s15
 8002658:	f015 f916 	bl	8017888 <asinf>
 800265c:	eef0 7a40 	vmov.f32	s15, s0
 8002660:	edc7 7a07 	vstr	s15, [r7, #28]
	angles.z = atan2f(2.0f * (w * z + x * y), 1.0f - 2.0f * (y * y + z * z)); // yaw (Z)
 8002664:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002668:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800266c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002670:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8002674:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002678:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800267c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002680:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002684:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002688:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800268c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002690:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002694:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002698:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800269c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80026a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026a4:	eef0 0a67 	vmov.f32	s1, s15
 80026a8:	eeb0 0a66 	vmov.f32	s0, s13
 80026ac:	f015 f918 	bl	80178e0 <atan2f>
 80026b0:	eef0 7a40 	vmov.f32	s15, s0
 80026b4:	edc7 7a08 	vstr	s15, [r7, #32]

	return angles;
 80026b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026bc:	f107 0218 	add.w	r2, r7, #24
 80026c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80026c2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80026c6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80026c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80026ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026cc:	ee06 1a90 	vmov	s13, r1
 80026d0:	ee07 2a10 	vmov	s14, r2
 80026d4:	ee07 3a90 	vmov	s15, r3
}
 80026d8:	eeb0 0a66 	vmov.f32	s0, s13
 80026dc:	eef0 0a47 	vmov.f32	s1, s14
 80026e0:	eeb0 1a67 	vmov.f32	s2, s15
 80026e4:	3740      	adds	r7, #64	@ 0x40
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
	...

080026ec <quat2rotvec>:

vector3D quat2rotvec(quaternion q) {
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b090      	sub	sp, #64	@ 0x40
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	eeb0 6a40 	vmov.f32	s12, s0
 80026f6:	eef0 6a60 	vmov.f32	s13, s1
 80026fa:	eeb0 7a41 	vmov.f32	s14, s2
 80026fe:	eef0 7a61 	vmov.f32	s15, s3
 8002702:	ed87 6a04 	vstr	s12, [r7, #16]
 8002706:	edc7 6a05 	vstr	s13, [r7, #20]
 800270a:	ed87 7a06 	vstr	s14, [r7, #24]
 800270e:	edc7 7a07 	vstr	s15, [r7, #28]
	q = quatnormalize(&q);
 8002712:	f107 0310 	add.w	r3, r7, #16
 8002716:	4618      	mov	r0, r3
 8002718:	f7ff fd6a 	bl	80021f0 <quatnormalize>
 800271c:	eeb0 6a40 	vmov.f32	s12, s0
 8002720:	eef0 6a60 	vmov.f32	s13, s1
 8002724:	eeb0 7a41 	vmov.f32	s14, s2
 8002728:	eef0 7a61 	vmov.f32	s15, s3
 800272c:	ed87 6a04 	vstr	s12, [r7, #16]
 8002730:	edc7 6a05 	vstr	s13, [r7, #20]
 8002734:	ed87 7a06 	vstr	s14, [r7, #24]
 8002738:	edc7 7a07 	vstr	s15, [r7, #28]
    // Ensure shortest rotation
    if (q.w < 0) {
 800273c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002740:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002748:	d517      	bpl.n	800277a <quat2rotvec+0x8e>
        q.w = -q.w;
 800274a:	edd7 7a04 	vldr	s15, [r7, #16]
 800274e:	eef1 7a67 	vneg.f32	s15, s15
 8002752:	edc7 7a04 	vstr	s15, [r7, #16]
        q.x = -q.x;
 8002756:	edd7 7a05 	vldr	s15, [r7, #20]
 800275a:	eef1 7a67 	vneg.f32	s15, s15
 800275e:	edc7 7a05 	vstr	s15, [r7, #20]
        q.y = -q.y;
 8002762:	edd7 7a06 	vldr	s15, [r7, #24]
 8002766:	eef1 7a67 	vneg.f32	s15, s15
 800276a:	edc7 7a06 	vstr	s15, [r7, #24]
        q.z = -q.z;
 800276e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002772:	eef1 7a67 	vneg.f32	s15, s15
 8002776:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    vector3D rotvec;
    float angle = 2.0f * acosf(q.w);
 800277a:	edd7 7a04 	vldr	s15, [r7, #16]
 800277e:	eeb0 0a67 	vmov.f32	s0, s15
 8002782:	f015 f855 	bl	8017830 <acosf>
 8002786:	eef0 7a40 	vmov.f32	s15, s0
 800278a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800278e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    float s = sqrtf(1.0f - q.w * q.w);  // sin(angle/2)
 8002792:	ed97 7a04 	vldr	s14, [r7, #16]
 8002796:	edd7 7a04 	vldr	s15, [r7, #16]
 800279a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800279e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80027a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027a6:	eeb0 0a67 	vmov.f32	s0, s15
 80027aa:	f015 f8f3 	bl	8017994 <sqrtf>
 80027ae:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38

    if (s <= FLT_EPSILON) {
 80027b2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80027b6:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8002854 <quat2rotvec+0x168>
 80027ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027c2:	d809      	bhi.n	80027d8 <quat2rotvec+0xec>
        // If angle is too small, return zero vector
        rotvec.x = 0.0f;
 80027c4:	f04f 0300 	mov.w	r3, #0
 80027c8:	623b      	str	r3, [r7, #32]
        rotvec.y = 0.0f;
 80027ca:	f04f 0300 	mov.w	r3, #0
 80027ce:	627b      	str	r3, [r7, #36]	@ 0x24
        rotvec.z = 0.0f;
 80027d0:	f04f 0300 	mov.w	r3, #0
 80027d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027d6:	e023      	b.n	8002820 <quat2rotvec+0x134>
    } else {
        // Normalize axis and scale by angle
        rotvec.x = angle * (q.x / s);
 80027d8:	edd7 6a05 	vldr	s13, [r7, #20]
 80027dc:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80027e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027e4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80027e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ec:	edc7 7a08 	vstr	s15, [r7, #32]
        rotvec.y = angle * (q.y / s);
 80027f0:	edd7 6a06 	vldr	s13, [r7, #24]
 80027f4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80027f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027fc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002800:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002804:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        rotvec.z = angle * (q.z / s);
 8002808:	edd7 6a07 	vldr	s13, [r7, #28]
 800280c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002810:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002814:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800281c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    }

    return rotvec;
 8002820:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002824:	f107 0220 	add.w	r2, r7, #32
 8002828:	ca07      	ldmia	r2, {r0, r1, r2}
 800282a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800282e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002830:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002834:	ee06 1a90 	vmov	s13, r1
 8002838:	ee07 2a10 	vmov	s14, r2
 800283c:	ee07 3a90 	vmov	s15, r3
}
 8002840:	eeb0 0a66 	vmov.f32	s0, s13
 8002844:	eef0 0a47 	vmov.f32	s1, s14
 8002848:	eeb0 1a67 	vmov.f32	s2, s15
 800284c:	3740      	adds	r7, #64	@ 0x40
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	34000000 	.word	0x34000000

08002858 <angle2quat>:

// rotation order: yaw (Z), pitch (Y), roll (X) in radians
quaternion angle2quat(angles3D* angles) {
 8002858:	b590      	push	{r4, r7, lr}
 800285a:	b095      	sub	sp, #84	@ 0x54
 800285c:	af00      	add	r7, sp, #0
 800285e:	6178      	str	r0, [r7, #20]
	// Abbreviations for the various angular functions
	float cy = cosf(angles->z * 0.5f);
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	edd3 7a02 	vldr	s15, [r3, #8]
 8002866:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800286a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800286e:	eeb0 0a67 	vmov.f32	s0, s15
 8002872:	f015 f981 	bl	8017b78 <cosf>
 8002876:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c
	float sy = sinf(angles->z * 0.5f);
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002880:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002884:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002888:	eeb0 0a67 	vmov.f32	s0, s15
 800288c:	f015 f9c0 	bl	8017c10 <sinf>
 8002890:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
	float cp = cosf(angles->y * 0.5f);
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	edd3 7a01 	vldr	s15, [r3, #4]
 800289a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800289e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028a2:	eeb0 0a67 	vmov.f32	s0, s15
 80028a6:	f015 f967 	bl	8017b78 <cosf>
 80028aa:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
	float sp = sinf(angles->y * 0.5f);
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	edd3 7a01 	vldr	s15, [r3, #4]
 80028b4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80028b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028bc:	eeb0 0a67 	vmov.f32	s0, s15
 80028c0:	f015 f9a6 	bl	8017c10 <sinf>
 80028c4:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
	float cr = cosf(angles->x * 0.5f);
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	edd3 7a00 	vldr	s15, [r3]
 80028ce:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80028d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028d6:	eeb0 0a67 	vmov.f32	s0, s15
 80028da:	f015 f94d 	bl	8017b78 <cosf>
 80028de:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
	float sr = sinf(angles->x * 0.5f);
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	edd3 7a00 	vldr	s15, [r3]
 80028e8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80028ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028f0:	eeb0 0a67 	vmov.f32	s0, s15
 80028f4:	f015 f98c 	bl	8017c10 <sinf>
 80028f8:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38

	quaternion q;
	q.w = cr * cp * cy + sr * sp * sy;
 80028fc:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002900:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002904:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002908:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800290c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002910:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8002914:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002918:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800291c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002920:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002924:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002928:	edc7 7a06 	vstr	s15, [r7, #24]
	q.x = sr * cp * cy - cr * sp * sy;
 800292c:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002930:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002934:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002938:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800293c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002940:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8002944:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002948:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800294c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002950:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002954:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002958:	edc7 7a07 	vstr	s15, [r7, #28]
	q.y = cr * sp * cy + sr * cp * sy;
 800295c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002960:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002964:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002968:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800296c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002970:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8002974:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002978:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800297c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002980:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002984:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002988:	edc7 7a08 	vstr	s15, [r7, #32]
	q.z = cr * cp * sy - sr * sp * cy;
 800298c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002990:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002994:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002998:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800299c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029a0:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 80029a4:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80029a8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80029ac:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80029b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029b8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	return q;
 80029bc:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80029c0:	f107 0318 	add.w	r3, r7, #24
 80029c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80029ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80029cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80029ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80029d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029d2:	ee06 0a10 	vmov	s12, r0
 80029d6:	ee06 1a90 	vmov	s13, r1
 80029da:	ee07 2a10 	vmov	s14, r2
 80029de:	ee07 3a90 	vmov	s15, r3
}
 80029e2:	eeb0 0a46 	vmov.f32	s0, s12
 80029e6:	eef0 0a66 	vmov.f32	s1, s13
 80029ea:	eeb0 1a47 	vmov.f32	s2, s14
 80029ee:	eef0 1a67 	vmov.f32	s3, s15
 80029f2:	3754      	adds	r7, #84	@ 0x54
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd90      	pop	{r4, r7, pc}

080029f8 <quatadd>:

// Adds two quaternions together and the sum is the pointer to another quaternion, Sum = L + R
quaternion quatadd(quaternion *L, quaternion *R){
 80029f8:	b490      	push	{r4, r7}
 80029fa:	b08e      	sub	sp, #56	@ 0x38
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6178      	str	r0, [r7, #20]
 8002a00:	6139      	str	r1, [r7, #16]
	quaternion res;
	res.w = L->w + R->w;
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	ed93 7a00 	vldr	s14, [r3]
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	edd3 7a00 	vldr	s15, [r3]
 8002a0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a12:	edc7 7a06 	vstr	s15, [r7, #24]
	res.x = L->x + R->x;
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	ed93 7a01 	vldr	s14, [r3, #4]
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a26:	edc7 7a07 	vstr	s15, [r7, #28]
	res.y = L->y + R->y;
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a3a:	edc7 7a08 	vstr	s15, [r7, #32]
	res.z = L->z + R->z;
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	ed93 7a03 	vldr	s14, [r3, #12]
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	edd3 7a03 	vldr	s15, [r3, #12]
 8002a4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a4e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    return res;
 8002a52:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002a56:	f107 0318 	add.w	r3, r7, #24
 8002a5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002a60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002a64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a68:	ee06 0a10 	vmov	s12, r0
 8002a6c:	ee06 1a90 	vmov	s13, r1
 8002a70:	ee07 2a10 	vmov	s14, r2
 8002a74:	ee07 3a90 	vmov	s15, r3
}
 8002a78:	eeb0 0a46 	vmov.f32	s0, s12
 8002a7c:	eef0 0a66 	vmov.f32	s1, s13
 8002a80:	eeb0 1a47 	vmov.f32	s2, s14
 8002a84:	eef0 1a67 	vmov.f32	s3, s15
 8002a88:	3738      	adds	r7, #56	@ 0x38
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bc90      	pop	{r4, r7}
 8002a8e:	4770      	bx	lr

08002a90 <quatsub>:

// Subtracts two quaternions together and the sum is the pointer to another quaternion, sum = L - R
quaternion quatsub(quaternion *L, quaternion *R){
 8002a90:	b490      	push	{r4, r7}
 8002a92:	b08e      	sub	sp, #56	@ 0x38
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6178      	str	r0, [r7, #20]
 8002a98:	6139      	str	r1, [r7, #16]
	quaternion res;
	res.w = L->w - R->w;
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	ed93 7a00 	vldr	s14, [r3]
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	edd3 7a00 	vldr	s15, [r3]
 8002aa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aaa:	edc7 7a06 	vstr	s15, [r7, #24]
	res.x = L->x - R->x;
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	ed93 7a01 	vldr	s14, [r3, #4]
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	edd3 7a01 	vldr	s15, [r3, #4]
 8002aba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002abe:	edc7 7a07 	vstr	s15, [r7, #28]
	res.y = L->y - R->y;
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	ed93 7a02 	vldr	s14, [r3, #8]
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ace:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ad2:	edc7 7a08 	vstr	s15, [r7, #32]
	res.z = L->z - R->z;
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	ed93 7a03 	vldr	s14, [r3, #12]
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	edd3 7a03 	vldr	s15, [r3, #12]
 8002ae2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ae6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    return res;
 8002aea:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002aee:	f107 0318 	add.w	r3, r7, #24
 8002af2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002af4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002af8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002afa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002afc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b00:	ee06 0a10 	vmov	s12, r0
 8002b04:	ee06 1a90 	vmov	s13, r1
 8002b08:	ee07 2a10 	vmov	s14, r2
 8002b0c:	ee07 3a90 	vmov	s15, r3
}
 8002b10:	eeb0 0a46 	vmov.f32	s0, s12
 8002b14:	eef0 0a66 	vmov.f32	s1, s13
 8002b18:	eeb0 1a47 	vmov.f32	s2, s14
 8002b1c:	eef0 1a67 	vmov.f32	s3, s15
 8002b20:	3738      	adds	r7, #56	@ 0x38
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bc90      	pop	{r4, r7}
 8002b26:	4770      	bx	lr

08002b28 <quat_error>:

// Compute error quaternion: q_err = conj(current) * desired
quaternion quat_error(quaternion *q_current, quaternion *q_desired) {
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b08e      	sub	sp, #56	@ 0x38
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6178      	str	r0, [r7, #20]
 8002b30:	6139      	str	r1, [r7, #16]
    quaternion q_conj = quatconj(q_current);
 8002b32:	6978      	ldr	r0, [r7, #20]
 8002b34:	f7ff fb21 	bl	800217a <quatconj>
 8002b38:	eeb0 6a40 	vmov.f32	s12, s0
 8002b3c:	eef0 6a60 	vmov.f32	s13, s1
 8002b40:	eeb0 7a41 	vmov.f32	s14, s2
 8002b44:	eef0 7a61 	vmov.f32	s15, s3
 8002b48:	ed87 6a06 	vstr	s12, [r7, #24]
 8002b4c:	edc7 6a07 	vstr	s13, [r7, #28]
 8002b50:	ed87 7a08 	vstr	s14, [r7, #32]
 8002b54:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    return quatmultiply(q_desired, &q_conj);
 8002b58:	f107 0318 	add.w	r3, r7, #24
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	6938      	ldr	r0, [r7, #16]
 8002b60:	f7ff fc01 	bl	8002366 <quatmultiply>
 8002b64:	eeb0 6a40 	vmov.f32	s12, s0
 8002b68:	eef0 6a60 	vmov.f32	s13, s1
 8002b6c:	eeb0 7a41 	vmov.f32	s14, s2
 8002b70:	eef0 7a61 	vmov.f32	s15, s3
 8002b74:	ed87 6a0a 	vstr	s12, [r7, #40]	@ 0x28
 8002b78:	edc7 6a0b 	vstr	s13, [r7, #44]	@ 0x2c
 8002b7c:	ed87 7a0c 	vstr	s14, [r7, #48]	@ 0x30
 8002b80:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8002b84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002b86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b8c:	ee06 0a10 	vmov	s12, r0
 8002b90:	ee06 1a90 	vmov	s13, r1
 8002b94:	ee07 2a10 	vmov	s14, r2
 8002b98:	ee07 3a90 	vmov	s15, r3
}
 8002b9c:	eeb0 0a46 	vmov.f32	s0, s12
 8002ba0:	eef0 0a66 	vmov.f32	s1, s13
 8002ba4:	eeb0 1a47 	vmov.f32	s2, s14
 8002ba8:	eef0 1a67 	vmov.f32	s3, s15
 8002bac:	3738      	adds	r7, #56	@ 0x38
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
	...

08002bb4 <imu_init>:
	float accel_filter_cutoff_freq_hz,
	float gyro_filter_cutoff_freq_hz,
	float accel_sample_rate_hz,
	float gyro_sample_rate_hz,
	float madgwick_sample_rate_hz
) {
 8002bb4:	b590      	push	{r4, r7, lr}
 8002bb6:	b08b      	sub	sp, #44	@ 0x2c
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6178      	str	r0, [r7, #20]
 8002bbc:	ed87 0a04 	vstr	s0, [r7, #16]
 8002bc0:	edc7 0a03 	vstr	s1, [r7, #12]
 8002bc4:	ed87 1a02 	vstr	s2, [r7, #8]
 8002bc8:	edc7 1a01 	vstr	s3, [r7, #4]
 8002bcc:	ed87 2a00 	vstr	s4, [r7]
	memset(im, 0, sizeof(imu_t));
 8002bd0:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	6978      	ldr	r0, [r7, #20]
 8002bd8:	f017 fcfc 	bl	801a5d4 <memset>

	imu_set_leveled_attitude(im, IMU_DEFAULT_LEVELD_ATTITUDE_Q); // set default leveld position to identity quaternion
 8002bdc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002be0:	61bb      	str	r3, [r7, #24]
 8002be2:	f04f 0300 	mov.w	r3, #0
 8002be6:	61fb      	str	r3, [r7, #28]
 8002be8:	f04f 0300 	mov.w	r3, #0
 8002bec:	623b      	str	r3, [r7, #32]
 8002bee:	f04f 0300 	mov.w	r3, #0
 8002bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bf4:	ed97 6a06 	vldr	s12, [r7, #24]
 8002bf8:	edd7 6a07 	vldr	s13, [r7, #28]
 8002bfc:	ed97 7a08 	vldr	s14, [r7, #32]
 8002c00:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c04:	eeb0 0a46 	vmov.f32	s0, s12
 8002c08:	eef0 0a66 	vmov.f32	s1, s13
 8002c0c:	eeb0 1a47 	vmov.f32	s2, s14
 8002c10:	eef0 1a67 	vmov.f32	s3, s15
 8002c14:	6978      	ldr	r0, [r7, #20]
 8002c16:	f000 f85d 	bl	8002cd4 <imu_set_leveled_attitude>
	im->estimated_q = im->leveld_attitude_q; // identity quaternion
 8002c1a:	697a      	ldr	r2, [r7, #20]
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	f102 0460 	add.w	r4, r2, #96	@ 0x60
 8002c22:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8002c26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	im->accel_misalignment_A_inv[0][0] = 1.0f; // default: no misalignment
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002c32:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
	im->accel_misalignment_A_inv[1][1] = 1.0f; // default: no misalignment
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002c3c:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
	im->accel_misalignment_A_inv[2][2] = 1.0f; // default: no misalignment
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002c46:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

	pt1_filter_init_lowpass(&(im->accel_pt1_filter_x), accel_filter_cutoff_freq_hz, accel_sample_rate_hz);
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	3388      	adds	r3, #136	@ 0x88
 8002c4e:	edd7 0a02 	vldr	s1, [r7, #8]
 8002c52:	ed97 0a04 	vldr	s0, [r7, #16]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7fe fcfa 	bl	8001650 <pt1_filter_init_lowpass>
	pt1_filter_init_lowpass(&(im->accel_pt1_filter_y), accel_filter_cutoff_freq_hz, accel_sample_rate_hz);
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	3398      	adds	r3, #152	@ 0x98
 8002c60:	edd7 0a02 	vldr	s1, [r7, #8]
 8002c64:	ed97 0a04 	vldr	s0, [r7, #16]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7fe fcf1 	bl	8001650 <pt1_filter_init_lowpass>
	pt1_filter_init_lowpass(&(im->accel_pt1_filter_z), accel_filter_cutoff_freq_hz, accel_sample_rate_hz);
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	33a8      	adds	r3, #168	@ 0xa8
 8002c72:	edd7 0a02 	vldr	s1, [r7, #8]
 8002c76:	ed97 0a04 	vldr	s0, [r7, #16]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fe fce8 	bl	8001650 <pt1_filter_init_lowpass>

	pt1_filter_init_lowpass(&(im->gyro_pt1_filter_x), gyro_filter_cutoff_freq_hz, gyro_sample_rate_hz);
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	33b8      	adds	r3, #184	@ 0xb8
 8002c84:	edd7 0a01 	vldr	s1, [r7, #4]
 8002c88:	ed97 0a03 	vldr	s0, [r7, #12]
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7fe fcdf 	bl	8001650 <pt1_filter_init_lowpass>
	pt1_filter_init_lowpass(&(im->gyro_pt1_filter_y), gyro_filter_cutoff_freq_hz, gyro_sample_rate_hz);
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	33c8      	adds	r3, #200	@ 0xc8
 8002c96:	edd7 0a01 	vldr	s1, [r7, #4]
 8002c9a:	ed97 0a03 	vldr	s0, [r7, #12]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7fe fcd6 	bl	8001650 <pt1_filter_init_lowpass>
	pt1_filter_init_lowpass(&(im->gyro_pt1_filter_z), gyro_filter_cutoff_freq_hz, gyro_sample_rate_hz);
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	33d8      	adds	r3, #216	@ 0xd8
 8002ca8:	edd7 0a01 	vldr	s1, [r7, #4]
 8002cac:	ed97 0a03 	vldr	s0, [r7, #12]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7fe fccd 	bl	8001650 <pt1_filter_init_lowpass>

	madgwick_filter_init(&(im->madgwick_filter), madgwick_sample_rate_hz, (float)IMU_GYRO_MEAN_ERROR_RAD);
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	3370      	adds	r3, #112	@ 0x70
 8002cba:	eddf 0a05 	vldr	s1, [pc, #20]	@ 8002cd0 <imu_init+0x11c>
 8002cbe:	ed97 0a00 	vldr	s0, [r7]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f000 fac4 	bl	8003250 <madgwick_filter_init>
}
 8002cc8:	bf00      	nop
 8002cca:	372c      	adds	r7, #44	@ 0x2c
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd90      	pop	{r4, r7, pc}
 8002cd0:	3db2b8c2 	.word	0x3db2b8c2

08002cd4 <imu_set_leveled_attitude>:

void imu_set_leveled_attitude(imu_t* im, quaternion leveld_attitude_q) {
 8002cd4:	b590      	push	{r4, r7, lr}
 8002cd6:	b097      	sub	sp, #92	@ 0x5c
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6178      	str	r0, [r7, #20]
 8002cdc:	eeb0 6a40 	vmov.f32	s12, s0
 8002ce0:	eef0 6a60 	vmov.f32	s13, s1
 8002ce4:	eeb0 7a41 	vmov.f32	s14, s2
 8002ce8:	eef0 7a61 	vmov.f32	s15, s3
 8002cec:	ed87 6a01 	vstr	s12, [r7, #4]
 8002cf0:	edc7 6a02 	vstr	s13, [r7, #8]
 8002cf4:	ed87 7a03 	vstr	s14, [r7, #12]
 8002cf8:	edc7 7a04 	vstr	s15, [r7, #16]

	// recalculate the offset from leveld position to estimated position
	quaternion q_level = leveld_attitude_q;
 8002cfc:	f107 0448 	add.w	r4, r7, #72	@ 0x48
 8002d00:	1d3b      	adds	r3, r7, #4
 8002d02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	q_level = quatnormalize(&q_level);          // safety
 8002d08:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff fa6f 	bl	80021f0 <quatnormalize>
 8002d12:	eeb0 6a40 	vmov.f32	s12, s0
 8002d16:	eef0 6a60 	vmov.f32	s13, s1
 8002d1a:	eeb0 7a41 	vmov.f32	s14, s2
 8002d1e:	eef0 7a61 	vmov.f32	s15, s3
 8002d22:	ed87 6a12 	vstr	s12, [r7, #72]	@ 0x48
 8002d26:	edc7 6a13 	vstr	s13, [r7, #76]	@ 0x4c
 8002d2a:	ed87 7a14 	vstr	s14, [r7, #80]	@ 0x50
 8002d2e:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
	quaternion q_ref = (quaternion){ 1.0f,0.0f,0.0f,0.0f };      // "leveled = identity"
 8002d32:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002d36:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d38:	f04f 0300 	mov.w	r3, #0
 8002d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d3e:	f04f 0300 	mov.w	r3, #0
 8002d42:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d44:	f04f 0300 	mov.w	r3, #0
 8002d48:	647b      	str	r3, [r7, #68]	@ 0x44
	q_level = quatconj(&q_level);
 8002d4a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7ff fa13 	bl	800217a <quatconj>
 8002d54:	eeb0 6a40 	vmov.f32	s12, s0
 8002d58:	eef0 6a60 	vmov.f32	s13, s1
 8002d5c:	eeb0 7a41 	vmov.f32	s14, s2
 8002d60:	eef0 7a61 	vmov.f32	s15, s3
 8002d64:	ed87 6a12 	vstr	s12, [r7, #72]	@ 0x48
 8002d68:	edc7 6a13 	vstr	s13, [r7, #76]	@ 0x4c
 8002d6c:	ed87 7a14 	vstr	s14, [r7, #80]	@ 0x50
 8002d70:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
	quaternion q_off = quatmultiply(&q_ref, &q_level); // q_off = q_ref * q_level^-1
 8002d74:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8002d78:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002d7c:	4611      	mov	r1, r2
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7ff faf1 	bl	8002366 <quatmultiply>
 8002d84:	eeb0 6a40 	vmov.f32	s12, s0
 8002d88:	eef0 6a60 	vmov.f32	s13, s1
 8002d8c:	eeb0 7a41 	vmov.f32	s14, s2
 8002d90:	eef0 7a61 	vmov.f32	s15, s3
 8002d94:	ed87 6a06 	vstr	s12, [r7, #24]
 8002d98:	edc7 6a07 	vstr	s13, [r7, #28]
 8002d9c:	ed87 7a08 	vstr	s14, [r7, #32]
 8002da0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	q_off = quatnormalize(&q_off);
 8002da4:	f107 0318 	add.w	r3, r7, #24
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff fa21 	bl	80021f0 <quatnormalize>
 8002dae:	eeb0 6a40 	vmov.f32	s12, s0
 8002db2:	eef0 6a60 	vmov.f32	s13, s1
 8002db6:	eeb0 7a41 	vmov.f32	s14, s2
 8002dba:	eef0 7a61 	vmov.f32	s15, s3
 8002dbe:	ed87 6a06 	vstr	s12, [r7, #24]
 8002dc2:	edc7 6a07 	vstr	s13, [r7, #28]
 8002dc6:	ed87 7a08 	vstr	s14, [r7, #32]
 8002dca:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	im->leveld_attitude_q = leveld_attitude_q;
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	f503 7492 	add.w	r4, r3, #292	@ 0x124
 8002dd4:	1d3b      	adds	r3, r7, #4
 8002dd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002dd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	im->q_offset = q_off; // store the offset from leveld position to estimated position
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	f503 749a 	add.w	r4, r3, #308	@ 0x134
 8002de2:	f107 0318 	add.w	r3, r7, #24
 8002de6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002de8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002dec:	bf00      	nop
 8002dee:	375c      	adds	r7, #92	@ 0x5c
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd90      	pop	{r4, r7, pc}

08002df4 <imu_update_gyro>:

void imu_update_gyro(imu_t* im, coord3D imu_raw_gyro_rad) {
 8002df4:	b590      	push	{r4, r7, lr}
 8002df6:	b085      	sub	sp, #20
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	eef0 6a40 	vmov.f32	s13, s0
 8002e00:	eeb0 7a60 	vmov.f32	s14, s1
 8002e04:	eef0 7a41 	vmov.f32	s15, s2
 8002e08:	edc7 6a00 	vstr	s13, [r7]
 8002e0c:	ed87 7a01 	vstr	s14, [r7, #4]
 8002e10:	edc7 7a02 	vstr	s15, [r7, #8]

	im->raw_gyro = imu_raw_gyro_rad; // store raw gyro data
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	330c      	adds	r3, #12
 8002e18:	463a      	mov	r2, r7
 8002e1a:	ca07      	ldmia	r2, {r0, r1, r2}
 8002e1c:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	im->calibrated_gyro.x = imu_raw_gyro_rad.x - im->gyro_bias[0];
 8002e20:	ed97 7a00 	vldr	s14, [r7]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 8002e2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	im->calibrated_gyro.y = imu_raw_gyro_rad.y - im->gyro_bias[1];
 8002e34:	ed97 7a01 	vldr	s14, [r7, #4]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8002e3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	im->calibrated_gyro.z = imu_raw_gyro_rad.z - im->gyro_bias[2];
 8002e48:	ed97 7a02 	vldr	s14, [r7, #8]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	edd3 7a48 	vldr	s15, [r3, #288]	@ 0x120
 8002e52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	im->filtered_gyro.x = pt1_filter_apply_lowpass(&(im->gyro_pt1_filter_x), im->calibrated_gyro.x);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f103 02b8 	add.w	r2, r3, #184	@ 0xb8
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002e68:	eeb0 0a67 	vmov.f32	s0, s15
 8002e6c:	4610      	mov	r0, r2
 8002e6e:	f7fe fc53 	bl	8001718 <pt1_filter_apply_lowpass>
 8002e72:	eef0 7a40 	vmov.f32	s15, s0
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	im->filtered_gyro.y = pt1_filter_apply_lowpass(&(im->gyro_pt1_filter_y), im->calibrated_gyro.y);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f103 02c8 	add.w	r2, r3, #200	@ 0xc8
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002e88:	eeb0 0a67 	vmov.f32	s0, s15
 8002e8c:	4610      	mov	r0, r2
 8002e8e:	f7fe fc43 	bl	8001718 <pt1_filter_apply_lowpass>
 8002e92:	eef0 7a40 	vmov.f32	s15, s0
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
	im->filtered_gyro.z = pt1_filter_apply_lowpass(&(im->gyro_pt1_filter_z), im->calibrated_gyro.z);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f103 02d8 	add.w	r2, r3, #216	@ 0xd8
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002ea8:	eeb0 0a67 	vmov.f32	s0, s15
 8002eac:	4610      	mov	r0, r2
 8002eae:	f7fe fc33 	bl	8001718 <pt1_filter_apply_lowpass>
 8002eb2:	eef0 7a40 	vmov.f32	s15, s0
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

	im->body_frame_gyro = quatrotate(&(im->q_offset), &(im->filtered_gyro));
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f503 729a 	add.w	r2, r3, #308	@ 0x134
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	333c      	adds	r3, #60	@ 0x3c
 8002ec6:	68fc      	ldr	r4, [r7, #12]
 8002ec8:	4619      	mov	r1, r3
 8002eca:	4610      	mov	r0, r2
 8002ecc:	f7ff fb07 	bl	80024de <quatrotate>
 8002ed0:	eef0 6a40 	vmov.f32	s13, s0
 8002ed4:	eeb0 7a60 	vmov.f32	s14, s1
 8002ed8:	eef0 7a41 	vmov.f32	s15, s2
 8002edc:	edc4 6a15 	vstr	s13, [r4, #84]	@ 0x54
 8002ee0:	ed84 7a16 	vstr	s14, [r4, #88]	@ 0x58
 8002ee4:	edc4 7a17 	vstr	s15, [r4, #92]	@ 0x5c
}
 8002ee8:	bf00      	nop
 8002eea:	3714      	adds	r7, #20
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd90      	pop	{r4, r7, pc}

08002ef0 <imu_update_accel>:

void imu_update_accel(imu_t* im, coord3D imu_raw_accel_m_s2) {
 8002ef0:	b5b0      	push	{r4, r5, r7, lr}
 8002ef2:	b086      	sub	sp, #24
 8002ef4:	af02      	add	r7, sp, #8
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	eef0 6a40 	vmov.f32	s13, s0
 8002efc:	eeb0 7a60 	vmov.f32	s14, s1
 8002f00:	eef0 7a41 	vmov.f32	s15, s2
 8002f04:	edc7 6a00 	vstr	s13, [r7]
 8002f08:	ed87 7a01 	vstr	s14, [r7, #4]
 8002f0c:	edc7 7a02 	vstr	s15, [r7, #8]
	im->raw_accel = imu_raw_accel_m_s2;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	461c      	mov	r4, r3
 8002f14:	463b      	mov	r3, r7
 8002f16:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002f1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	
	MagCal(&(imu_raw_accel_m_s2.x), &(imu_raw_accel_m_s2.y), &(imu_raw_accel_m_s2.z), im->accel_bias, im->accel_misalignment_A_inv);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	f103 05e8 	add.w	r5, r3, #232	@ 0xe8
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	33f4      	adds	r3, #244	@ 0xf4
 8002f28:	463a      	mov	r2, r7
 8002f2a:	f102 0408 	add.w	r4, r2, #8
 8002f2e:	463a      	mov	r2, r7
 8002f30:	1d11      	adds	r1, r2, #4
 8002f32:	4638      	mov	r0, r7
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	462b      	mov	r3, r5
 8002f38:	4622      	mov	r2, r4
 8002f3a:	f7ff f856 	bl	8001fea <MagCal>

	im->calibrated_accel = imu_raw_accel_m_s2;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	3318      	adds	r3, #24
 8002f42:	463a      	mov	r2, r7
 8002f44:	ca07      	ldmia	r2, {r0, r1, r2}
 8002f46:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	im->filtered_accel.x = pt1_filter_apply_lowpass(&(im->accel_pt1_filter_x), imu_raw_accel_m_s2.x);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	3388      	adds	r3, #136	@ 0x88
 8002f4e:	edd7 7a00 	vldr	s15, [r7]
 8002f52:	eeb0 0a67 	vmov.f32	s0, s15
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fe fbde 	bl	8001718 <pt1_filter_apply_lowpass>
 8002f5c:	eef0 7a40 	vmov.f32	s15, s0
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	im->filtered_accel.y = pt1_filter_apply_lowpass(&(im->accel_pt1_filter_y), imu_raw_accel_m_s2.y);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	3398      	adds	r3, #152	@ 0x98
 8002f6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f6e:	eeb0 0a67 	vmov.f32	s0, s15
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7fe fbd0 	bl	8001718 <pt1_filter_apply_lowpass>
 8002f78:	eef0 7a40 	vmov.f32	s15, s0
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	im->filtered_accel.z = pt1_filter_apply_lowpass(&(im->accel_pt1_filter_z), imu_raw_accel_m_s2.z);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	33a8      	adds	r3, #168	@ 0xa8
 8002f86:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f8a:	eeb0 0a67 	vmov.f32	s0, s15
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7fe fbc2 	bl	8001718 <pt1_filter_apply_lowpass>
 8002f94:	eef0 7a40 	vmov.f32	s15, s0
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

	im->body_frame_accel = quatrotate(&(im->q_offset), &(im->filtered_accel));
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f503 729a 	add.w	r2, r3, #308	@ 0x134
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	3330      	adds	r3, #48	@ 0x30
 8002fa8:	68fc      	ldr	r4, [r7, #12]
 8002faa:	4619      	mov	r1, r3
 8002fac:	4610      	mov	r0, r2
 8002fae:	f7ff fa96 	bl	80024de <quatrotate>
 8002fb2:	eef0 6a40 	vmov.f32	s13, s0
 8002fb6:	eeb0 7a60 	vmov.f32	s14, s1
 8002fba:	eef0 7a41 	vmov.f32	s15, s2
 8002fbe:	edc4 6a12 	vstr	s13, [r4, #72]	@ 0x48
 8002fc2:	ed84 7a13 	vstr	s14, [r4, #76]	@ 0x4c
 8002fc6:	edc4 7a14 	vstr	s15, [r4, #80]	@ 0x50
}
 8002fca:	bf00      	nop
 8002fcc:	3710      	adds	r7, #16
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bdb0      	pop	{r4, r5, r7, pc}

08002fd2 <imu_update_madgwick>:

void imu_update_madgwick(imu_t* im) {
 8002fd2:	b590      	push	{r4, r7, lr}
 8002fd4:	b083      	sub	sp, #12
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	6078      	str	r0, [r7, #4]
	madgwick_filter_apply(
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f103 0270 	add.w	r2, r3, #112	@ 0x70
		&(im->madgwick_filter),
		-im->body_frame_accel.x,
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
	madgwick_filter_apply(
 8002fe6:	eeb1 7a67 	vneg.f32	s14, s15
		-im->body_frame_accel.y,
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
	madgwick_filter_apply(
 8002ff0:	eef1 6a67 	vneg.f32	s13, s15
		-im->body_frame_accel.z,
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
	madgwick_filter_apply(
 8002ffa:	eef1 7a67 	vneg.f32	s15, s15
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	ed93 6a15 	vldr	s12, [r3, #84]	@ 0x54
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	edd3 5a16 	vldr	s11, [r3, #88]	@ 0x58
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	ed93 5a17 	vldr	s10, [r3, #92]	@ 0x5c
 8003010:	eef0 2a45 	vmov.f32	s5, s10
 8003014:	eeb0 2a65 	vmov.f32	s4, s11
 8003018:	eef0 1a46 	vmov.f32	s3, s12
 800301c:	eeb0 1a67 	vmov.f32	s2, s15
 8003020:	eef0 0a66 	vmov.f32	s1, s13
 8003024:	eeb0 0a47 	vmov.f32	s0, s14
 8003028:	4610      	mov	r0, r2
 800302a:	f000 f935 	bl	8003298 <madgwick_filter_apply>
//		-im->body_frame_gyro.z
//	);

	//im->estimated_q = quatmultiply(&(im->q_offset), &(im->madgwick_filter.q_est));
	//im->estimated_q = quatnormalize(&(im->madgwick_filter.q_est));
	im->estimated_q = im->madgwick_filter.q_est;
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f102 0460 	add.w	r4, r2, #96	@ 0x60
 8003036:	3370      	adds	r3, #112	@ 0x70
 8003038:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800303a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800303e:	bf00      	nop
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	bd90      	pop	{r4, r7, pc}

08003046 <imu_update>:

void imu_update(imu_t* im, coord3D imu_raw_accel_m_s2, coord3D imu_raw_gyro_rad) {
 8003046:	b580      	push	{r7, lr}
 8003048:	b088      	sub	sp, #32
 800304a:	af00      	add	r7, sp, #0
 800304c:	61f8      	str	r0, [r7, #28]
 800304e:	eeb0 5a40 	vmov.f32	s10, s0
 8003052:	eef0 5a60 	vmov.f32	s11, s1
 8003056:	eeb0 6a41 	vmov.f32	s12, s2
 800305a:	eef0 6a61 	vmov.f32	s13, s3
 800305e:	eeb0 7a42 	vmov.f32	s14, s4
 8003062:	eef0 7a62 	vmov.f32	s15, s5
 8003066:	ed87 5a04 	vstr	s10, [r7, #16]
 800306a:	edc7 5a05 	vstr	s11, [r7, #20]
 800306e:	ed87 6a06 	vstr	s12, [r7, #24]
 8003072:	edc7 6a01 	vstr	s13, [r7, #4]
 8003076:	ed87 7a02 	vstr	s14, [r7, #8]
 800307a:	edc7 7a03 	vstr	s15, [r7, #12]
	imu_update_accel(im, imu_raw_accel_m_s2);
 800307e:	edd7 6a04 	vldr	s13, [r7, #16]
 8003082:	ed97 7a05 	vldr	s14, [r7, #20]
 8003086:	edd7 7a06 	vldr	s15, [r7, #24]
 800308a:	eeb0 0a66 	vmov.f32	s0, s13
 800308e:	eef0 0a47 	vmov.f32	s1, s14
 8003092:	eeb0 1a67 	vmov.f32	s2, s15
 8003096:	69f8      	ldr	r0, [r7, #28]
 8003098:	f7ff ff2a 	bl	8002ef0 <imu_update_accel>
	imu_update_gyro(im, imu_raw_gyro_rad);
 800309c:	edd7 6a01 	vldr	s13, [r7, #4]
 80030a0:	ed97 7a02 	vldr	s14, [r7, #8]
 80030a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80030a8:	eeb0 0a66 	vmov.f32	s0, s13
 80030ac:	eef0 0a47 	vmov.f32	s1, s14
 80030b0:	eeb0 1a67 	vmov.f32	s2, s15
 80030b4:	69f8      	ldr	r0, [r7, #28]
 80030b6:	f7ff fe9d 	bl	8002df4 <imu_update_gyro>
	imu_update_madgwick(im);
 80030ba:	69f8      	ldr	r0, [r7, #28]
 80030bc:	f7ff ff89 	bl	8002fd2 <imu_update_madgwick>
}
 80030c0:	bf00      	nop
 80030c2:	3720      	adds	r7, #32
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <imu_set_gyro_bias>:

void imu_set_gyro_bias(imu_t* im, coord3D gyro_bias) {
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	eef0 6a40 	vmov.f32	s13, s0
 80030d4:	eeb0 7a60 	vmov.f32	s14, s1
 80030d8:	eef0 7a41 	vmov.f32	s15, s2
 80030dc:	edc7 6a00 	vstr	s13, [r7]
 80030e0:	ed87 7a01 	vstr	s14, [r7, #4]
 80030e4:	edc7 7a02 	vstr	s15, [r7, #8]
	im->gyro_bias[0] = gyro_bias.x;
 80030e8:	683a      	ldr	r2, [r7, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
	im->gyro_bias[1] = gyro_bias.y;
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
	im->gyro_bias[2] = gyro_bias.z;
 80030f8:	68ba      	ldr	r2, [r7, #8]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8003100:	bf00      	nop
 8003102:	3714      	adds	r7, #20
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <imu_set_accel_bias>:

void imu_set_accel_bias(imu_t* im, coord3D accel_bias, float accel_misalignment_A_1[3][3]) {
 800310c:	b480      	push	{r7}
 800310e:	b089      	sub	sp, #36	@ 0x24
 8003110:	af00      	add	r7, sp, #0
 8003112:	6178      	str	r0, [r7, #20]
 8003114:	eef0 6a40 	vmov.f32	s13, s0
 8003118:	eeb0 7a60 	vmov.f32	s14, s1
 800311c:	eef0 7a41 	vmov.f32	s15, s2
 8003120:	6079      	str	r1, [r7, #4]
 8003122:	edc7 6a02 	vstr	s13, [r7, #8]
 8003126:	ed87 7a03 	vstr	s14, [r7, #12]
 800312a:	edc7 7a04 	vstr	s15, [r7, #16]
	im->accel_bias[0] = accel_bias.x;
 800312e:	68ba      	ldr	r2, [r7, #8]
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
	im->accel_bias[1] = accel_bias.y;
 8003136:	68fa      	ldr	r2, [r7, #12]
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
	im->accel_bias[2] = accel_bias.z;
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

	for (size_t i = 0; i < 3; i++)
 8003146:	2300      	movs	r3, #0
 8003148:	61fb      	str	r3, [r7, #28]
 800314a:	e023      	b.n	8003194 <imu_set_accel_bias+0x88>
	{
		for (size_t j = 0; j < 3; j++) {
 800314c:	2300      	movs	r3, #0
 800314e:	61bb      	str	r3, [r7, #24]
 8003150:	e01a      	b.n	8003188 <imu_set_accel_bias+0x7c>
			im->accel_misalignment_A_inv[i][j] = accel_misalignment_A_1[i][j];
 8003152:	69fa      	ldr	r2, [r7, #28]
 8003154:	4613      	mov	r3, r2
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	4413      	add	r3, r2
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	461a      	mov	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	441a      	add	r2, r3
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4413      	add	r3, r2
 8003168:	6819      	ldr	r1, [r3, #0]
 800316a:	6978      	ldr	r0, [r7, #20]
 800316c:	69fa      	ldr	r2, [r7, #28]
 800316e:	4613      	mov	r3, r2
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	4413      	add	r3, r2
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	4413      	add	r3, r2
 8003178:	333c      	adds	r3, #60	@ 0x3c
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4403      	add	r3, r0
 800317e:	3304      	adds	r3, #4
 8003180:	6019      	str	r1, [r3, #0]
		for (size_t j = 0; j < 3; j++) {
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	3301      	adds	r3, #1
 8003186:	61bb      	str	r3, [r7, #24]
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	2b02      	cmp	r3, #2
 800318c:	d9e1      	bls.n	8003152 <imu_set_accel_bias+0x46>
	for (size_t i = 0; i < 3; i++)
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	3301      	adds	r3, #1
 8003192:	61fb      	str	r3, [r7, #28]
 8003194:	69fb      	ldr	r3, [r7, #28]
 8003196:	2b02      	cmp	r3, #2
 8003198:	d9d8      	bls.n	800314c <imu_set_accel_bias+0x40>
		}
	}
}
 800319a:	bf00      	nop
 800319c:	bf00      	nop
 800319e:	3724      	adds	r7, #36	@ 0x24
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <imu_get_estimated_data>:


void imu_get_estimated_data(imu_t* im, quaternion* estimated_q, coord3D* estimated_acc, coord3D* estimated_gyro) {
 80031a8:	b490      	push	{r4, r7}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	607a      	str	r2, [r7, #4]
 80031b4:	603b      	str	r3, [r7, #0]
	if (estimated_q) {
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d006      	beq.n	80031ca <imu_get_estimated_data+0x22>
		*estimated_q = im->estimated_q;
 80031bc:	68ba      	ldr	r2, [r7, #8]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	4614      	mov	r4, r2
 80031c2:	3360      	adds	r3, #96	@ 0x60
 80031c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80031c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	if (estimated_acc) {
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d007      	beq.n	80031e0 <imu_get_estimated_data+0x38>
		*estimated_acc = im->body_frame_accel;
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	4614      	mov	r4, r2
 80031d6:	3348      	adds	r3, #72	@ 0x48
 80031d8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80031dc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	if (estimated_gyro) {
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d007      	beq.n	80031f6 <imu_get_estimated_data+0x4e>
		*estimated_gyro = im->body_frame_gyro;
 80031e6:	683a      	ldr	r2, [r7, #0]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	4614      	mov	r4, r2
 80031ec:	3354      	adds	r3, #84	@ 0x54
 80031ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80031f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}
}
 80031f6:	bf00      	nop
 80031f8:	3710      	adds	r7, #16
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bc90      	pop	{r4, r7}
 80031fe:	4770      	bx	lr

08003200 <imu_get_raw_accel_data>:

void imu_get_raw_accel_data(imu_t* im, coord3D* raw_acc){
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	6039      	str	r1, [r7, #0]
	if (raw_acc) {
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d004      	beq.n	800321a <imu_get_raw_accel_data+0x1a>
		*raw_acc = im->raw_accel;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	ca07      	ldmia	r2, {r0, r1, r2}
 8003216:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	}
}
 800321a:	bf00      	nop
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr

08003226 <imu_get_raw_gyro_data>:

void imu_get_raw_gyro_data(imu_t* im, coord3D* raw_gyro){
 8003226:	b490      	push	{r4, r7}
 8003228:	b082      	sub	sp, #8
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]
 800322e:	6039      	str	r1, [r7, #0]
		if (raw_gyro) {
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d007      	beq.n	8003246 <imu_get_raw_gyro_data+0x20>
		*raw_gyro = im->raw_gyro;
 8003236:	683a      	ldr	r2, [r7, #0]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4614      	mov	r4, r2
 800323c:	330c      	adds	r3, #12
 800323e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003242:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}
}
 8003246:	bf00      	nop
 8003248:	3708      	adds	r7, #8
 800324a:	46bd      	mov	sp, r7
 800324c:	bc90      	pop	{r4, r7}
 800324e:	4770      	bx	lr

08003250 <madgwick_filter_init>:
    //#define BETA(gyro_mean_error) (sqrt(3.0f/4.0f) * gyro_mean_error)    //*from paper*
	#define BETA(gyro_mean_error) (0.866025403784439f * gyro_mean_error)    //*from paper*
#endif


void madgwick_filter_init(madgwick_filter_t* filter, float sampling_freq, float gyro_mean_error) {
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	ed87 0a02 	vstr	s0, [r7, #8]
 800325c:	edc7 0a01 	vstr	s1, [r7, #4]
	filter->q_est.w = 1.0f;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003266:	601a      	str	r2, [r3, #0]
	filter->q_est.x = 0.0f;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f04f 0200 	mov.w	r2, #0
 800326e:	605a      	str	r2, [r3, #4]
	filter->q_est.y = 0.0f;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f04f 0200 	mov.w	r2, #0
 8003276:	609a      	str	r2, [r3, #8]
	filter->q_est.z = 0.0f;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f04f 0200 	mov.w	r2, #0
 800327e:	60da      	str	r2, [r3, #12]

	filter->sampling_freq = sampling_freq;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	68ba      	ldr	r2, [r7, #8]
 8003284:	611a      	str	r2, [r3, #16]
	filter->gyro_mean_error = gyro_mean_error;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	615a      	str	r2, [r3, #20]
}
 800328c:	bf00      	nop
 800328e:	3714      	adds	r7, #20
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr

08003298 <madgwick_filter_apply>:


// The resulting quaternion is a global variable (q_est), so it is not returned or passed by reference/pointer
// Gyroscope Angular Velocity components are in Radians per Second
// Accelerometer componets will be normalized
void madgwick_filter_apply(madgwick_filter_t *filter, float ax, float ay, float az, float gx, float gy, float gz){
 8003298:	b590      	push	{r4, r7, lr}
 800329a:	b0b1      	sub	sp, #196	@ 0xc4
 800329c:	af00      	add	r7, sp, #0
 800329e:	61f8      	str	r0, [r7, #28]
 80032a0:	ed87 0a06 	vstr	s0, [r7, #24]
 80032a4:	edc7 0a05 	vstr	s1, [r7, #20]
 80032a8:	ed87 1a04 	vstr	s2, [r7, #16]
 80032ac:	edc7 1a03 	vstr	s3, [r7, #12]
 80032b0:	ed87 2a02 	vstr	s4, [r7, #8]
 80032b4:	edc7 2a01 	vstr	s5, [r7, #4]

    //Variables and constants
	quaternion q_est = filter->q_est;
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	f107 04b0 	add.w	r4, r7, #176	@ 0xb0
 80032be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    struct quaternion q_est_prev = q_est;
 80032c4:	f107 04a0 	add.w	r4, r7, #160	@ 0xa0
 80032c8:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 80032cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    struct quaternion q_est_dot = {0.0f};            // used as a place holder in equations 42 and 43
 80032d2:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80032d6:	2200      	movs	r2, #0
 80032d8:	601a      	str	r2, [r3, #0]
 80032da:	605a      	str	r2, [r3, #4]
 80032dc:	609a      	str	r2, [r3, #8]
 80032de:	60da      	str	r2, [r3, #12]
    //const struct quaternion q_g_ref = {0, 0, 0, 1};// equation (23), reference to field of gravity for gradient descent optimization (not needed because I used eq 25 instead of eq 21
    struct quaternion q_a = {0.0f, ax, ay, az};    // equation (24) raw acceleration values, needs to be normalized
 80032e0:	f04f 0300 	mov.w	r3, #0
 80032e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    float F_g [3] = {0};                        // equation(15/21/25) objective function for gravity
 80032fa:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80032fe:	2200      	movs	r2, #0
 8003300:	601a      	str	r2, [r3, #0]
 8003302:	605a      	str	r2, [r3, #4]
 8003304:	609a      	str	r2, [r3, #8]
    float J_g [3][4] = {0};                   // jacobian matrix for gravity
 8003306:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800330a:	2230      	movs	r2, #48	@ 0x30
 800330c:	2100      	movs	r1, #0
 800330e:	4618      	mov	r0, r3
 8003310:	f017 f960 	bl	801a5d4 <memset>

    struct quaternion gradient = {0.0f};
 8003314:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	605a      	str	r2, [r3, #4]
 800331e:	609a      	str	r2, [r3, #8]
 8003320:	60da      	str	r2, [r3, #12]

    /* Integrate angluar velocity to obtain position in angles. */
    struct quaternion q_w;                   // equation (10), places gyroscope readings in a quaternion
    q_w.w = 0.0f;                              // the real component is zero, which the Madgwick uses to simplfy quat. mult.
 8003322:	f04f 0300 	mov.w	r3, #0
 8003326:	627b      	str	r3, [r7, #36]	@ 0x24
    q_w.x = gx;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	62bb      	str	r3, [r7, #40]	@ 0x28
    q_w.y = gy;
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    q_w.z = gz;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	633b      	str	r3, [r7, #48]	@ 0x30

    q_w = quatmultiply_scalar(&q_w, 0.5f);                  // equation (12) dq/dt = (1/2)q*w
 8003334:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003338:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800333c:	4618      	mov	r0, r3
 800333e:	f7fe ffc9 	bl	80022d4 <quatmultiply_scalar>
 8003342:	eeb0 6a40 	vmov.f32	s12, s0
 8003346:	eef0 6a60 	vmov.f32	s13, s1
 800334a:	eeb0 7a41 	vmov.f32	s14, s2
 800334e:	eef0 7a61 	vmov.f32	s15, s3
 8003352:	ed87 6a09 	vstr	s12, [r7, #36]	@ 0x24
 8003356:	edc7 6a0a 	vstr	s13, [r7, #40]	@ 0x28
 800335a:	ed87 7a0b 	vstr	s14, [r7, #44]	@ 0x2c
 800335e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    q_w = quatmultiply(&q_est_prev, &q_w);        // equation (12)
 8003362:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8003366:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800336a:	4611      	mov	r1, r2
 800336c:	4618      	mov	r0, r3
 800336e:	f7fe fffa 	bl	8002366 <quatmultiply>
 8003372:	eeb0 6a40 	vmov.f32	s12, s0
 8003376:	eef0 6a60 	vmov.f32	s13, s1
 800337a:	eeb0 7a41 	vmov.f32	s14, s2
 800337e:	eef0 7a61 	vmov.f32	s15, s3
 8003382:	ed87 6a09 	vstr	s12, [r7, #36]	@ 0x24
 8003386:	edc7 6a0a 	vstr	s13, [r7, #40]	@ 0x28
 800338a:	ed87 7a0b 	vstr	s14, [r7, #44]	@ 0x2c
 800338e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
     The matrix multiplcation can also be done hard coded to reduce code.

     Note: it is possible to compute the objective function with quaternion multiplcation functions, but it does not take into account the many zeros that cancel terms out and is not optimized like the paper shows
     */

    q_a = quatnormalize(&q_a);              // normalize the acceleration quaternion to be a unit quaternion
 8003392:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8003396:	4618      	mov	r0, r3
 8003398:	f7fe ff2a 	bl	80021f0 <quatnormalize>
 800339c:	eeb0 6a40 	vmov.f32	s12, s0
 80033a0:	eef0 6a60 	vmov.f32	s13, s1
 80033a4:	eeb0 7a41 	vmov.f32	s14, s2
 80033a8:	eef0 7a61 	vmov.f32	s15, s3
 80033ac:	ed87 6a20 	vstr	s12, [r7, #128]	@ 0x80
 80033b0:	edc7 6a21 	vstr	s13, [r7, #132]	@ 0x84
 80033b4:	ed87 7a22 	vstr	s14, [r7, #136]	@ 0x88
 80033b8:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
    //Compute the objective function for gravity, equation(15), simplified to equation (25) due to the 0's in the acceleration reference quaternion
    F_g[0] = 2*(q_est_prev.x * q_est_prev.z - q_est_prev.w * q_est_prev.y) - q_a.x;
 80033bc:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 80033c0:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80033c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033c8:	edd7 6a28 	vldr	s13, [r7, #160]	@ 0xa0
 80033cc:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80033d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033d8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80033dc:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80033e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033e4:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    F_g[1] = 2*(q_est_prev.w * q_est_prev.x + q_est_prev.y* q_est_prev.z) - q_a.y;
 80033e8:	ed97 7a28 	vldr	s14, [r7, #160]	@ 0xa0
 80033ec:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80033f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033f4:	edd7 6a2a 	vldr	s13, [r7, #168]	@ 0xa8
 80033f8:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80033fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003400:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003404:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003408:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 800340c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003410:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
    F_g[2] = 2*(0.5f - q_est_prev.x * q_est_prev.x - q_est_prev.y * q_est_prev.y) - q_a.z;
 8003414:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 8003418:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800341c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003420:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003424:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003428:	edd7 6a2a 	vldr	s13, [r7, #168]	@ 0xa8
 800342c:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8003430:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003434:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003438:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800343c:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003440:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003444:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c

    //Compute the Jacobian matrix, equation (26), for gravity
    J_g[0][0] = -2.0f * q_est_prev.y;
 8003448:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800344c:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8003450:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003454:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    J_g[0][1] =  2.0f * q_est_prev.z;
 8003458:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 800345c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003460:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    J_g[0][2] = -2.0f * q_est_prev.w;
 8003464:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8003468:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800346c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003470:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    J_g[0][3] =  2.0f * q_est_prev.x;
 8003474:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003478:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800347c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

    J_g[1][0] = 2.0f * q_est_prev.x;
 8003480:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003484:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003488:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    J_g[1][1] = 2.0f * q_est_prev.w;
 800348c:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8003490:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003494:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    J_g[1][2] = 2.0f * q_est_prev.z;
 8003498:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 800349c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80034a0:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    J_g[1][3] = 2.0f * q_est_prev.y;
 80034a4:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80034a8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80034ac:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

    J_g[2][0] = 0.0f;
 80034b0:	f04f 0300 	mov.w	r3, #0
 80034b4:	667b      	str	r3, [r7, #100]	@ 0x64
    J_g[2][1] = -4.0f * q_est_prev.x;
 80034b6:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80034ba:	eeb9 7a00 	vmov.f32	s14, #144	@ 0xc0800000 -4.0
 80034be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034c2:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
    J_g[2][2] = -4.0f * q_est_prev.y;
 80034c6:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80034ca:	eeb9 7a00 	vmov.f32	s14, #144	@ 0xc0800000 -4.0
 80034ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034d2:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    J_g[2][3] = 0.0f;
 80034d6:	f04f 0300 	mov.w	r3, #0
 80034da:	673b      	str	r3, [r7, #112]	@ 0x70

    // now computer the gradient, equation (20), gradient = J_g'*F_g
    gradient.w = J_g[0][0] * F_g[0] + J_g[1][0] * F_g[1] + J_g[2][0] * F_g[2];
 80034dc:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80034e0:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80034e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034e8:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 80034ec:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80034f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034f8:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 80034fc:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8003500:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003504:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003508:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    gradient.x = J_g[0][1] * F_g[0] + J_g[1][1] * F_g[1] + J_g[2][1] * F_g[2];
 800350c:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8003510:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8003514:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003518:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 800351c:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8003520:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003524:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003528:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 800352c:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8003530:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003534:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003538:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    gradient.y = J_g[0][2] * F_g[0] + J_g[1][2] * F_g[1] + J_g[2][2] * F_g[2];
 800353c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003540:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8003544:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003548:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 800354c:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8003550:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003554:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003558:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 800355c:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8003560:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003564:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003568:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    gradient.z = J_g[0][3] * F_g[0] + J_g[1][3] * F_g[1] + J_g[2][3] * F_g[2];
 800356c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003570:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8003574:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003578:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 800357c:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8003580:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003584:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003588:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 800358c:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8003590:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003594:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003598:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

    // Normalize the gradient, equation (44)
    gradient = quatnormalize(&gradient);
 800359c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7fe fe25 	bl	80021f0 <quatnormalize>
 80035a6:	eeb0 6a40 	vmov.f32	s12, s0
 80035aa:	eef0 6a60 	vmov.f32	s13, s1
 80035ae:	eeb0 7a41 	vmov.f32	s14, s2
 80035b2:	eef0 7a61 	vmov.f32	s15, s3
 80035b6:	ed87 6a0d 	vstr	s12, [r7, #52]	@ 0x34
 80035ba:	edc7 6a0e 	vstr	s13, [r7, #56]	@ 0x38
 80035be:	ed87 7a0f 	vstr	s14, [r7, #60]	@ 0x3c
 80035c2:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
     Eq. 36 has the filter gain Gamma, which is related to the step size and thus alpha. With alpha being very large,
        you can make assumptions to simplify the fusion equatoin of eq.36.
     Combining the simplification of the gradient descent equation with the simplification of the fusion equation gets you eq.
     41 which can be subdivided into eqs 42-44.
    */
    gradient = quatmultiply_scalar(&gradient, BETA(filter->gyro_mean_error));             // multiply normalized gradient by beta
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	edd3 7a05 	vldr	s15, [r3, #20]
 80035cc:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80036e0 <madgwick_filter_apply+0x448>
 80035d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035d4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80035d8:	eeb0 0a67 	vmov.f32	s0, s15
 80035dc:	4618      	mov	r0, r3
 80035de:	f7fe fe79 	bl	80022d4 <quatmultiply_scalar>
 80035e2:	eeb0 6a40 	vmov.f32	s12, s0
 80035e6:	eef0 6a60 	vmov.f32	s13, s1
 80035ea:	eeb0 7a41 	vmov.f32	s14, s2
 80035ee:	eef0 7a61 	vmov.f32	s15, s3
 80035f2:	ed87 6a0d 	vstr	s12, [r7, #52]	@ 0x34
 80035f6:	edc7 6a0e 	vstr	s13, [r7, #56]	@ 0x38
 80035fa:	ed87 7a0f 	vstr	s14, [r7, #60]	@ 0x3c
 80035fe:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    q_est_dot = quatsub(&q_w, &gradient);        // subtract above from q_w, the integrated gyro quaternion
 8003602:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8003606:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800360a:	4611      	mov	r1, r2
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff fa3f 	bl	8002a90 <quatsub>
 8003612:	eeb0 6a40 	vmov.f32	s12, s0
 8003616:	eef0 6a60 	vmov.f32	s13, s1
 800361a:	eeb0 7a41 	vmov.f32	s14, s2
 800361e:	eef0 7a61 	vmov.f32	s15, s3
 8003622:	ed87 6a24 	vstr	s12, [r7, #144]	@ 0x90
 8003626:	edc7 6a25 	vstr	s13, [r7, #148]	@ 0x94
 800362a:	ed87 7a26 	vstr	s14, [r7, #152]	@ 0x98
 800362e:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
    q_est_dot = quatmultiply_scalar(&q_est_dot, (1.0f / filter->sampling_freq));
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	edd3 7a04 	vldr	s15, [r3, #16]
 8003638:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800363c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003640:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8003644:	eeb0 0a47 	vmov.f32	s0, s14
 8003648:	4618      	mov	r0, r3
 800364a:	f7fe fe43 	bl	80022d4 <quatmultiply_scalar>
 800364e:	eeb0 6a40 	vmov.f32	s12, s0
 8003652:	eef0 6a60 	vmov.f32	s13, s1
 8003656:	eeb0 7a41 	vmov.f32	s14, s2
 800365a:	eef0 7a61 	vmov.f32	s15, s3
 800365e:	ed87 6a24 	vstr	s12, [r7, #144]	@ 0x90
 8003662:	edc7 6a25 	vstr	s13, [r7, #148]	@ 0x94
 8003666:	ed87 7a26 	vstr	s14, [r7, #152]	@ 0x98
 800366a:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
    q_est = quatadd(&q_est_prev, &q_est_dot);     // Integrate orientation rate to find position
 800366e:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8003672:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8003676:	4611      	mov	r1, r2
 8003678:	4618      	mov	r0, r3
 800367a:	f7ff f9bd 	bl	80029f8 <quatadd>
 800367e:	eeb0 6a40 	vmov.f32	s12, s0
 8003682:	eef0 6a60 	vmov.f32	s13, s1
 8003686:	eeb0 7a41 	vmov.f32	s14, s2
 800368a:	eef0 7a61 	vmov.f32	s15, s3
 800368e:	ed87 6a2c 	vstr	s12, [r7, #176]	@ 0xb0
 8003692:	edc7 6a2d 	vstr	s13, [r7, #180]	@ 0xb4
 8003696:	ed87 7a2e 	vstr	s14, [r7, #184]	@ 0xb8
 800369a:	edc7 7a2f 	vstr	s15, [r7, #188]	@ 0xbc
    q_est = quatnormalize(&q_est);                 // normalize the orientation of the estimate
 800369e:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 80036a2:	4618      	mov	r0, r3
 80036a4:	f7fe fda4 	bl	80021f0 <quatnormalize>
 80036a8:	eeb0 6a40 	vmov.f32	s12, s0
 80036ac:	eef0 6a60 	vmov.f32	s13, s1
 80036b0:	eeb0 7a41 	vmov.f32	s14, s2
 80036b4:	eef0 7a61 	vmov.f32	s15, s3
 80036b8:	ed87 6a2c 	vstr	s12, [r7, #176]	@ 0xb0
 80036bc:	edc7 6a2d 	vstr	s13, [r7, #180]	@ 0xb4
 80036c0:	ed87 7a2e 	vstr	s14, [r7, #184]	@ 0xb8
 80036c4:	edc7 7a2f 	vstr	s15, [r7, #188]	@ 0xbc
                                                //(shown in diagram, plus always use unit quaternions for orientation)
    filter->q_est = q_est;
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	461c      	mov	r4, r3
 80036cc:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 80036d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80036d6:	bf00      	nop
 80036d8:	37c4      	adds	r7, #196	@ 0xc4
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd90      	pop	{r4, r7, pc}
 80036de:	bf00      	nop
 80036e0:	3f5db3d7 	.word	0x3f5db3d7

080036e4 <motor_mixer_quad_x>:
void motor_mixer_quad_x(
    float throttle_norm,       // 0..1 throttle
    float roll_out, float pitch_out, float yaw_out,  // ±PID_LIMIT
	float throttle_idle,  // e.g., 0..1 idle throttle
    float motor_dshot[NUM_MOTORS]     // output throttle per motor
) {
 80036e4:	b480      	push	{r7}
 80036e6:	b097      	sub	sp, #92	@ 0x5c
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	ed87 0a05 	vstr	s0, [r7, #20]
 80036ee:	edc7 0a04 	vstr	s1, [r7, #16]
 80036f2:	ed87 1a03 	vstr	s2, [r7, #12]
 80036f6:	edc7 1a02 	vstr	s3, [r7, #8]
 80036fa:	ed87 2a01 	vstr	s4, [r7, #4]
 80036fe:	6038      	str	r0, [r7, #0]
	// Clamp inputs
	throttle_norm = CLAMP(throttle_norm, 0.0f, MAX_THROTTLE_MIX);
 8003700:	edd7 7a05 	vldr	s15, [r7, #20]
 8003704:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800370c:	d502      	bpl.n	8003714 <motor_mixer_quad_x+0x30>
 800370e:	f04f 0300 	mov.w	r3, #0
 8003712:	e00c      	b.n	800372e <motor_mixer_quad_x+0x4a>
 8003714:	edd7 7a05 	vldr	s15, [r7, #20]
 8003718:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800371c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003724:	dd02      	ble.n	800372c <motor_mixer_quad_x+0x48>
 8003726:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800372a:	e000      	b.n	800372e <motor_mixer_quad_x+0x4a>
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	617b      	str	r3, [r7, #20]
	throttle_idle = CLAMP(throttle_idle, 0.0f, MAX_THROTTLE_MIX);
 8003730:	edd7 7a01 	vldr	s15, [r7, #4]
 8003734:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800373c:	d502      	bpl.n	8003744 <motor_mixer_quad_x+0x60>
 800373e:	f04f 0300 	mov.w	r3, #0
 8003742:	e00c      	b.n	800375e <motor_mixer_quad_x+0x7a>
 8003744:	edd7 7a01 	vldr	s15, [r7, #4]
 8003748:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800374c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003754:	dd02      	ble.n	800375c <motor_mixer_quad_x+0x78>
 8003756:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800375a:	e000      	b.n	800375e <motor_mixer_quad_x+0x7a>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	607b      	str	r3, [r7, #4]

    // Scale PID outputs into motor fraction
    float r = roll_out * AXIS_TO_MOTOR_GAIN;
 8003760:	edd7 7a04 	vldr	s15, [r7, #16]
 8003764:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 80039bc <motor_mixer_quad_x+0x2d8>
 8003768:	ee67 7a87 	vmul.f32	s15, s15, s14
 800376c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float p = pitch_out * AXIS_TO_MOTOR_GAIN;
 8003770:	edd7 7a03 	vldr	s15, [r7, #12]
 8003774:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 80039bc <motor_mixer_quad_x+0x2d8>
 8003778:	ee67 7a87 	vmul.f32	s15, s15, s14
 800377c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float y = yaw_out * AXIS_TO_MOTOR_GAIN;
 8003780:	edd7 7a02 	vldr	s15, [r7, #8]
 8003784:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 80039bc <motor_mixer_quad_x+0x2d8>
 8003788:	ee67 7a87 	vmul.f32	s15, s15, s14
 800378c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    // Step 1: Compute raw motor mix
    float m[NUM_MOTORS];


	// Add throttle + roll + pitch + yaw for each motor
    for (int i = 0; i < NUM_MOTORS; i++) {
 8003790:	2300      	movs	r3, #0
 8003792:	657b      	str	r3, [r7, #84]	@ 0x54
 8003794:	e03a      	b.n	800380c <motor_mixer_quad_x+0x128>
        m[i] = throttle_norm + MIX[i][0] * r + MIX[i][1] * p + MIX[i][2] * y;
 8003796:	498a      	ldr	r1, [pc, #552]	@ (80039c0 <motor_mixer_quad_x+0x2dc>)
 8003798:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800379a:	4613      	mov	r3, r2
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	4413      	add	r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	440b      	add	r3, r1
 80037a4:	ed93 7a00 	vldr	s14, [r3]
 80037a8:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80037ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037b0:	edd7 7a05 	vldr	s15, [r7, #20]
 80037b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037b8:	4981      	ldr	r1, [pc, #516]	@ (80039c0 <motor_mixer_quad_x+0x2dc>)
 80037ba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80037bc:	4613      	mov	r3, r2
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	4413      	add	r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	440b      	add	r3, r1
 80037c6:	3304      	adds	r3, #4
 80037c8:	edd3 6a00 	vldr	s13, [r3]
 80037cc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80037d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037d8:	4979      	ldr	r1, [pc, #484]	@ (80039c0 <motor_mixer_quad_x+0x2dc>)
 80037da:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80037dc:	4613      	mov	r3, r2
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	4413      	add	r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	440b      	add	r3, r1
 80037e6:	3308      	adds	r3, #8
 80037e8:	edd3 6a00 	vldr	s13, [r3]
 80037ec:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80037f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	3358      	adds	r3, #88	@ 0x58
 80037fe:	443b      	add	r3, r7
 8003800:	3b40      	subs	r3, #64	@ 0x40
 8003802:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < NUM_MOTORS; i++) {
 8003806:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003808:	3301      	adds	r3, #1
 800380a:	657b      	str	r3, [r7, #84]	@ 0x54
 800380c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800380e:	2b03      	cmp	r3, #3
 8003810:	ddc1      	ble.n	8003796 <motor_mixer_quad_x+0xb2>
    }

    // Step 2: Desaturate so all motors stay in [0..1]
    float mmin = m[0], mmax = m[0];
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	653b      	str	r3, [r7, #80]	@ 0x50
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (int i = 1; i < NUM_MOTORS; i++) {
 800381a:	2301      	movs	r3, #1
 800381c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800381e:	e02c      	b.n	800387a <motor_mixer_quad_x+0x196>
        if (m[i] < mmin) mmin = m[i];
 8003820:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	3358      	adds	r3, #88	@ 0x58
 8003826:	443b      	add	r3, r7
 8003828:	3b40      	subs	r3, #64	@ 0x40
 800382a:	edd3 7a00 	vldr	s15, [r3]
 800382e:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003832:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800383a:	dd06      	ble.n	800384a <motor_mixer_quad_x+0x166>
 800383c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	3358      	adds	r3, #88	@ 0x58
 8003842:	443b      	add	r3, r7
 8003844:	3b40      	subs	r3, #64	@ 0x40
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	653b      	str	r3, [r7, #80]	@ 0x50
        if (m[i] > mmax) mmax = m[i];
 800384a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	3358      	adds	r3, #88	@ 0x58
 8003850:	443b      	add	r3, r7
 8003852:	3b40      	subs	r3, #64	@ 0x40
 8003854:	edd3 7a00 	vldr	s15, [r3]
 8003858:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800385c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003864:	d506      	bpl.n	8003874 <motor_mixer_quad_x+0x190>
 8003866:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	3358      	adds	r3, #88	@ 0x58
 800386c:	443b      	add	r3, r7
 800386e:	3b40      	subs	r3, #64	@ 0x40
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (int i = 1; i < NUM_MOTORS; i++) {
 8003874:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003876:	3301      	adds	r3, #1
 8003878:	64bb      	str	r3, [r7, #72]	@ 0x48
 800387a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800387c:	2b03      	cmp	r3, #3
 800387e:	ddcf      	ble.n	8003820 <motor_mixer_quad_x+0x13c>
    }

	// If any motor is above 1.0, lower all motors by the excess
    if (mmax > MAX_THROTTLE_MIX) {
 8003880:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8003884:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003888:	eef4 7ac7 	vcmpe.f32	s15, s14
 800388c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003890:	dd22      	ble.n	80038d8 <motor_mixer_quad_x+0x1f4>
        float shift = mmax - MAX_THROTTLE_MIX;
 8003892:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8003896:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800389a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800389e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        for (int i = 0; i < NUM_MOTORS; i++) m[i] -= shift;
 80038a2:	2300      	movs	r3, #0
 80038a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80038a6:	e014      	b.n	80038d2 <motor_mixer_quad_x+0x1ee>
 80038a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	3358      	adds	r3, #88	@ 0x58
 80038ae:	443b      	add	r3, r7
 80038b0:	3b40      	subs	r3, #64	@ 0x40
 80038b2:	ed93 7a00 	vldr	s14, [r3]
 80038b6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80038ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	3358      	adds	r3, #88	@ 0x58
 80038c4:	443b      	add	r3, r7
 80038c6:	3b40      	subs	r3, #64	@ 0x40
 80038c8:	edc3 7a00 	vstr	s15, [r3]
 80038cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038ce:	3301      	adds	r3, #1
 80038d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80038d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038d4:	2b03      	cmp	r3, #3
 80038d6:	dde7      	ble.n	80038a8 <motor_mixer_quad_x+0x1c4>
    }

	// If any motor is below 0.0, raise all motors by the deficit
    if (mmin < 0.0f) {
 80038d8:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80038dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038e4:	d522      	bpl.n	800392c <motor_mixer_quad_x+0x248>
        float shift = 0.0f - mmin;
 80038e6:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80039c4 <motor_mixer_quad_x+0x2e0>
 80038ea:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80038ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038f2:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
        for (int i = 0; i < NUM_MOTORS; i++) m[i] += shift;
 80038f6:	2300      	movs	r3, #0
 80038f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80038fa:	e014      	b.n	8003926 <motor_mixer_quad_x+0x242>
 80038fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	3358      	adds	r3, #88	@ 0x58
 8003902:	443b      	add	r3, r7
 8003904:	3b40      	subs	r3, #64	@ 0x40
 8003906:	ed93 7a00 	vldr	s14, [r3]
 800390a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800390e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003912:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	3358      	adds	r3, #88	@ 0x58
 8003918:	443b      	add	r3, r7
 800391a:	3b40      	subs	r3, #64	@ 0x40
 800391c:	edc3 7a00 	vstr	s15, [r3]
 8003920:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003922:	3301      	adds	r3, #1
 8003924:	643b      	str	r3, [r7, #64]	@ 0x40
 8003926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003928:	2b03      	cmp	r3, #3
 800392a:	dde7      	ble.n	80038fc <motor_mixer_quad_x+0x218>
    }

	// Step 3: Clamp to [throttle_idle..1.0] and write output
    for (int i = 0; i < NUM_MOTORS; i++) {
 800392c:	2300      	movs	r3, #0
 800392e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003930:	e03a      	b.n	80039a8 <motor_mixer_quad_x+0x2c4>
        m[i] = CLAMP(m[i], throttle_idle, MAX_THROTTLE_MIX);
 8003932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	3358      	adds	r3, #88	@ 0x58
 8003938:	443b      	add	r3, r7
 800393a:	3b40      	subs	r3, #64	@ 0x40
 800393c:	edd3 7a00 	vldr	s15, [r3]
 8003940:	ed97 7a01 	vldr	s14, [r7, #4]
 8003944:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800394c:	dd01      	ble.n	8003952 <motor_mixer_quad_x+0x26e>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	e016      	b.n	8003980 <motor_mixer_quad_x+0x29c>
 8003952:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	3358      	adds	r3, #88	@ 0x58
 8003958:	443b      	add	r3, r7
 800395a:	3b40      	subs	r3, #64	@ 0x40
 800395c:	edd3 7a00 	vldr	s15, [r3]
 8003960:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003964:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800396c:	dd02      	ble.n	8003974 <motor_mixer_quad_x+0x290>
 800396e:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8003972:	e005      	b.n	8003980 <motor_mixer_quad_x+0x29c>
 8003974:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	3358      	adds	r3, #88	@ 0x58
 800397a:	443b      	add	r3, r7
 800397c:	3b40      	subs	r3, #64	@ 0x40
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003982:	0092      	lsls	r2, r2, #2
 8003984:	3258      	adds	r2, #88	@ 0x58
 8003986:	443a      	add	r2, r7
 8003988:	3a40      	subs	r2, #64	@ 0x40
 800398a:	6013      	str	r3, [r2, #0]
        motor_dshot[i] = m[i];
 800398c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	683a      	ldr	r2, [r7, #0]
 8003992:	4413      	add	r3, r2
 8003994:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003996:	0092      	lsls	r2, r2, #2
 8003998:	3258      	adds	r2, #88	@ 0x58
 800399a:	443a      	add	r2, r7
 800399c:	3a40      	subs	r2, #64	@ 0x40
 800399e:	6812      	ldr	r2, [r2, #0]
 80039a0:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < NUM_MOTORS; i++) {
 80039a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039a4:	3301      	adds	r3, #1
 80039a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039aa:	2b03      	cmp	r3, #3
 80039ac:	ddc1      	ble.n	8003932 <motor_mixer_quad_x+0x24e>
    }
}
 80039ae:	bf00      	nop
 80039b0:	bf00      	nop
 80039b2:	375c      	adds	r7, #92	@ 0x5c
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr
 80039bc:	3ceaaefa 	.word	0x3ceaaefa
 80039c0:	08020280 	.word	0x08020280
 80039c4:	00000000 	.word	0x00000000

080039c8 <pid_init>:
#include <math.h>

#define MIN(a,b) (((a)<(b))?(a):(b))
#define MAX(a,b) (((a)>(b))?(a):(b))

void pid_init(pid_t *pid, float Kp, float Ki, float Kd, float min_output, float max_output) {
 80039c8:	b480      	push	{r7}
 80039ca:	b087      	sub	sp, #28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6178      	str	r0, [r7, #20]
 80039d0:	ed87 0a04 	vstr	s0, [r7, #16]
 80039d4:	edc7 0a03 	vstr	s1, [r7, #12]
 80039d8:	ed87 1a02 	vstr	s2, [r7, #8]
 80039dc:	edc7 1a01 	vstr	s3, [r7, #4]
 80039e0:	ed87 2a00 	vstr	s4, [r7]
    pid->Kp = Kp;
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	609a      	str	r2, [r3, #8]
    pid->Ki = Ki;
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	68fa      	ldr	r2, [r7, #12]
 80039ee:	60da      	str	r2, [r3, #12]
    pid->Kd = Kd;
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	68ba      	ldr	r2, [r7, #8]
 80039f4:	611a      	str	r2, [r3, #16]
    pid->min_output = min_output;
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	605a      	str	r2, [r3, #4]
    pid->max_output = max_output;
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	683a      	ldr	r2, [r7, #0]
 8003a00:	601a      	str	r2, [r3, #0]
    pid->error = 0.0f;
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	f04f 0200 	mov.w	r2, #0
 8003a08:	615a      	str	r2, [r3, #20]
    pid->pre_error = 0.0f;
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	f04f 0200 	mov.w	r2, #0
 8003a10:	619a      	str	r2, [r3, #24]
    pid->integral = 0.0f;
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	f04f 0200 	mov.w	r2, #0
 8003a18:	621a      	str	r2, [r3, #32]
    pid->integral_max_error = -1.0;
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	4a07      	ldr	r2, [pc, #28]	@ (8003a3c <pid_init+0x74>)
 8003a1e:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->delta_time = 0.0f;
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	f04f 0200 	mov.w	r2, #0
 8003a26:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->derivative_error = 0.0f;
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	f04f 0200 	mov.w	r2, #0
 8003a2e:	61da      	str	r2, [r3, #28]
}
 8003a30:	bf00      	nop
 8003a32:	371c      	adds	r7, #28
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	bf800000 	.word	0xbf800000

08003a40 <pid_init_with_integral_limit>:

void pid_init_with_integral_limit(pid_t *pid, float Kp, float Ki, float Kd, float min_output, float max_output, float integral_max_error) {
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b088      	sub	sp, #32
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	61f8      	str	r0, [r7, #28]
 8003a48:	ed87 0a06 	vstr	s0, [r7, #24]
 8003a4c:	edc7 0a05 	vstr	s1, [r7, #20]
 8003a50:	ed87 1a04 	vstr	s2, [r7, #16]
 8003a54:	edc7 1a03 	vstr	s3, [r7, #12]
 8003a58:	ed87 2a02 	vstr	s4, [r7, #8]
 8003a5c:	edc7 2a01 	vstr	s5, [r7, #4]
    pid_init(pid, Kp, Ki, Kd, min_output, max_output);
 8003a60:	ed97 2a02 	vldr	s4, [r7, #8]
 8003a64:	edd7 1a03 	vldr	s3, [r7, #12]
 8003a68:	ed97 1a04 	vldr	s2, [r7, #16]
 8003a6c:	edd7 0a05 	vldr	s1, [r7, #20]
 8003a70:	ed97 0a06 	vldr	s0, [r7, #24]
 8003a74:	69f8      	ldr	r0, [r7, #28]
 8003a76:	f7ff ffa7 	bl	80039c8 <pid_init>
    pid_set_integral_limit(pid, integral_max_error);
 8003a7a:	ed97 0a01 	vldr	s0, [r7, #4]
 8003a7e:	69f8      	ldr	r0, [r7, #28]
 8003a80:	f000 f8d4 	bl	8003c2c <pid_set_integral_limit>
}
 8003a84:	bf00      	nop
 8003a86:	3720      	adds	r7, #32
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <pid_calculate>:

float pid_calculate(pid_t *pid, float setpoint, float process_value, float dt) {
 8003a8c:	b480      	push	{r7}
 8003a8e:	b08b      	sub	sp, #44	@ 0x2c
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	ed87 0a02 	vstr	s0, [r7, #8]
 8003a98:	edc7 0a01 	vstr	s1, [r7, #4]
 8003a9c:	ed87 1a00 	vstr	s2, [r7]
    float error = setpoint - process_value;
 8003aa0:	ed97 7a02 	vldr	s14, [r7, #8]
 8003aa4:	edd7 7a01 	vldr	s15, [r7, #4]
 8003aa8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003aac:	edc7 7a05 	vstr	s15, [r7, #20]
    float Pout = pid->Kp * error;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	edd3 7a02 	vldr	s15, [r3, #8]
 8003ab6:	ed97 7a05 	vldr	s14, [r7, #20]
 8003aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003abe:	edc7 7a04 	vstr	s15, [r7, #16]
    float Iout = 0.0f;
 8003ac2:	f04f 0300 	mov.w	r3, #0
 8003ac6:	627b      	str	r3, [r7, #36]	@ 0x24
    float Dout = 0.0f;
 8003ac8:	f04f 0300 	mov.w	r3, #0
 8003acc:	623b      	str	r3, [r7, #32]
    float derivative = 0.0f;
 8003ace:	f04f 0300 	mov.w	r3, #0
 8003ad2:	61fb      	str	r3, [r7, #28]
    dt = fabsf(dt);
 8003ad4:	edd7 7a00 	vldr	s15, [r7]
 8003ad8:	eef0 7ae7 	vabs.f32	s15, s15
 8003adc:	edc7 7a00 	vstr	s15, [r7]
    pid->delta_time = dt;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	683a      	ldr	r2, [r7, #0]
 8003ae4:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->error = error;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	697a      	ldr	r2, [r7, #20]
 8003aea:	615a      	str	r2, [r3, #20]

    if (dt > FLT_EPSILON) {
 8003aec:	edd7 7a00 	vldr	s15, [r7]
 8003af0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8003c28 <pid_calculate+0x19c>
 8003af4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003afc:	dd5c      	ble.n	8003bb8 <pid_calculate+0x12c>
        pid->integral += error * dt;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	ed93 7a08 	vldr	s14, [r3, #32]
 8003b04:	edd7 6a05 	vldr	s13, [r7, #20]
 8003b08:	edd7 7a00 	vldr	s15, [r7]
 8003b0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	edc3 7a08 	vstr	s15, [r3, #32]

        if (pid->integral_max_error > FLT_EPSILON) {
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003b20:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8003c28 <pid_calculate+0x19c>
 8003b24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b2c:	dd24      	ble.n	8003b78 <pid_calculate+0xec>
            if (pid->integral > pid->integral_max_error)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	ed93 7a08 	vldr	s14, [r3, #32]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003b3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b42:	dd04      	ble.n	8003b4e <pid_calculate+0xc2>
                pid->integral = pid->integral_max_error;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	621a      	str	r2, [r3, #32]
 8003b4c:	e014      	b.n	8003b78 <pid_calculate+0xec>
            else if (pid->integral < -pid->integral_max_error)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	ed93 7a08 	vldr	s14, [r3, #32]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003b5a:	eef1 7a67 	vneg.f32	s15, s15
 8003b5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b66:	d507      	bpl.n	8003b78 <pid_calculate+0xec>
                pid->integral = -pid->integral_max_error;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003b6e:	eef1 7a67 	vneg.f32	s15, s15
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	edc3 7a08 	vstr	s15, [r3, #32]
        }

        Iout = pid->Ki * pid->integral;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	ed93 7a03 	vldr	s14, [r3, #12]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	edd3 7a08 	vldr	s15, [r3, #32]
 8003b84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b88:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        derivative = (error - pid->pre_error) / dt;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	edd3 7a06 	vldr	s15, [r3, #24]
 8003b92:	ed97 7a05 	vldr	s14, [r7, #20]
 8003b96:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003b9a:	ed97 7a00 	vldr	s14, [r7]
 8003b9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ba2:	edc7 7a07 	vstr	s15, [r7, #28]
        Dout = pid->Kd * derivative;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	edd3 7a04 	vldr	s15, [r3, #16]
 8003bac:	ed97 7a07 	vldr	s14, [r7, #28]
 8003bb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bb4:	edc7 7a08 	vstr	s15, [r7, #32]
    }

    float output = Pout + Iout + Dout;
 8003bb8:	ed97 7a04 	vldr	s14, [r7, #16]
 8003bbc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003bc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bc4:	ed97 7a08 	vldr	s14, [r7, #32]
 8003bc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bcc:	edc7 7a06 	vstr	s15, [r7, #24]

    if (output > pid->max_output) output = pid->max_output;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	edd3 7a00 	vldr	s15, [r3]
 8003bd6:	ed97 7a06 	vldr	s14, [r7, #24]
 8003bda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003be2:	dd03      	ble.n	8003bec <pid_calculate+0x160>
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	61bb      	str	r3, [r7, #24]
 8003bea:	e00c      	b.n	8003c06 <pid_calculate+0x17a>
    else if (output < pid->min_output) output = pid->min_output;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	edd3 7a01 	vldr	s15, [r3, #4]
 8003bf2:	ed97 7a06 	vldr	s14, [r7, #24]
 8003bf6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bfe:	d502      	bpl.n	8003c06 <pid_calculate+0x17a>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	61bb      	str	r3, [r7, #24]
    pid->derivative_error = derivative;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	69fa      	ldr	r2, [r7, #28]
 8003c0a:	61da      	str	r2, [r3, #28]
    pid->pre_error = error;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	619a      	str	r2, [r3, #24]
    return output;
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	ee07 3a90 	vmov	s15, r3
}
 8003c18:	eeb0 0a67 	vmov.f32	s0, s15
 8003c1c:	372c      	adds	r7, #44	@ 0x2c
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	34000000 	.word	0x34000000

08003c2c <pid_set_integral_limit>:
void pid_set_min_output(pid_t *pid, float val) { pid->min_output = val; }
void pid_set_Kp(pid_t *pid, float val) { pid->Kp = val; }
void pid_set_Ki(pid_t *pid, float val) { pid->Ki = val; }
void pid_set_Kd(pid_t *pid, float val) { pid->Kd = val; }

void pid_set_integral_limit(pid_t *pid, float val) {
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	ed87 0a00 	vstr	s0, [r7]
    val = fabsf(val);
 8003c38:	edd7 7a00 	vldr	s15, [r7]
 8003c3c:	eef0 7ae7 	vabs.f32	s15, s15
 8003c40:	edc7 7a00 	vstr	s15, [r7]
    pid->integral_max_error = val;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	625a      	str	r2, [r3, #36]	@ 0x24
    if (pid->integral > val) pid->integral = val;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	edd3 7a08 	vldr	s15, [r3, #32]
 8003c50:	ed97 7a00 	vldr	s14, [r7]
 8003c54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c5c:	d503      	bpl.n	8003c66 <pid_set_integral_limit+0x3a>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	621a      	str	r2, [r3, #32]
    else if (pid->integral < -val) pid->integral = -val;
}
 8003c64:	e013      	b.n	8003c8e <pid_set_integral_limit+0x62>
    else if (pid->integral < -val) pid->integral = -val;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	ed93 7a08 	vldr	s14, [r3, #32]
 8003c6c:	edd7 7a00 	vldr	s15, [r7]
 8003c70:	eef1 7a67 	vneg.f32	s15, s15
 8003c74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c7c:	d400      	bmi.n	8003c80 <pid_set_integral_limit+0x54>
}
 8003c7e:	e006      	b.n	8003c8e <pid_set_integral_limit+0x62>
    else if (pid->integral < -val) pid->integral = -val;
 8003c80:	edd7 7a00 	vldr	s15, [r7]
 8003c84:	eef1 7a67 	vneg.f32	s15, s15
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8003c8e:	bf00      	nop
 8003c90:	370c      	adds	r7, #12
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr

08003c9a <pid_reset>:
float pid_get_Kp(pid_t *pid) { return pid->Kp; }
float pid_get_Ki(pid_t *pid) { return pid->Ki; }
float pid_get_Kd(pid_t *pid) { return pid->Kd; }
float pid_get_integral_error(pid_t *pid) { return pid->integral; }

void pid_reset(pid_t *pid) {
 8003c9a:	b480      	push	{r7}
 8003c9c:	b083      	sub	sp, #12
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
    pid->pre_error = 0.0f;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f04f 0200 	mov.w	r2, #0
 8003ca8:	619a      	str	r2, [r3, #24]
    pid->integral = 0.0f;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f04f 0200 	mov.w	r2, #0
 8003cb0:	621a      	str	r2, [r3, #32]
    pid->error = 0.0f;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f04f 0200 	mov.w	r2, #0
 8003cb8:	615a      	str	r2, [r3, #20]
    pid->derivative_error = 0.0f;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f04f 0200 	mov.w	r2, #0
 8003cc0:	61da      	str	r2, [r3, #28]
    pid->delta_time = 0.0f;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f04f 0200 	mov.w	r2, #0
 8003cc8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003cca:	bf00      	nop
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
	...

08003cd8 <rate_controller_init>:
void rate_controller_init(
    rate_controller_t* fc,
    float sample_rate_hz,
    float d_term_pid_filter_cutoff_freq_hz,
    float ff_term_pid_filter_cutoff_freq_hz
) {
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	ed87 0a02 	vstr	s0, [r7, #8]
 8003ce4:	edc7 0a01 	vstr	s1, [r7, #4]
 8003ce8:	ed87 1a00 	vstr	s2, [r7]
    if (!fc) {
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d076      	beq.n	8003de0 <rate_controller_init+0x108>
        return;
    }

    // Clear all fields
    memset(fc, 0, sizeof(rate_controller_t));
 8003cf2:	f44f 72bc 	mov.w	r2, #376	@ 0x178
 8003cf6:	2100      	movs	r1, #0
 8003cf8:	68f8      	ldr	r0, [r7, #12]
 8003cfa:	f016 fc6b 	bl	801a5d4 <memset>

    // Store sample rate and D-term gain (applied manually in update loop)
    fc->sample_rate_hz = sample_rate_hz;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	68ba      	ldr	r2, [r7, #8]
 8003d02:	625a      	str	r2, [r3, #36]	@ 0x24

    // --- Initialize D-term filters (low-pass for noise reduction) ---
    pt2_filter_init_lowpass(&(fc->d_term_pid_roll_filter), d_term_pid_filter_cutoff_freq_hz, sample_rate_hz);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	33c4      	adds	r3, #196	@ 0xc4
 8003d08:	edd7 0a02 	vldr	s1, [r7, #8]
 8003d0c:	ed97 0a01 	vldr	s0, [r7, #4]
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7fd fd34 	bl	800177e <pt2_filter_init_lowpass>
    pt2_filter_init_lowpass(&(fc->d_term_pid_pitch_filter), d_term_pid_filter_cutoff_freq_hz, sample_rate_hz);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	33ec      	adds	r3, #236	@ 0xec
 8003d1a:	edd7 0a02 	vldr	s1, [r7, #8]
 8003d1e:	ed97 0a01 	vldr	s0, [r7, #4]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7fd fd2b 	bl	800177e <pt2_filter_init_lowpass>
    pt2_filter_init_lowpass(&(fc->d_term_pid_yaw_filter), d_term_pid_filter_cutoff_freq_hz, sample_rate_hz);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f503 738a 	add.w	r3, r3, #276	@ 0x114
 8003d2e:	edd7 0a02 	vldr	s1, [r7, #8]
 8003d32:	ed97 0a01 	vldr	s0, [r7, #4]
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fd fd21 	bl	800177e <pt2_filter_init_lowpass>

	// --- Initialize FF-term filters (PT1 for smoothing) ---
	pt1_filter_init_lowpass(&(fc->ff_term_pid_roll_pt1_filter), ff_term_pid_filter_cutoff_freq_hz, sample_rate_hz);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f503 739e 	add.w	r3, r3, #316	@ 0x13c
 8003d42:	edd7 0a02 	vldr	s1, [r7, #8]
 8003d46:	ed97 0a00 	vldr	s0, [r7]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f7fd fc80 	bl	8001650 <pt1_filter_init_lowpass>
	pt1_filter_init_lowpass(&(fc->ff_term_pid_pitch_pt1_filter), ff_term_pid_filter_cutoff_freq_hz, sample_rate_hz);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f503 73a6 	add.w	r3, r3, #332	@ 0x14c
 8003d56:	edd7 0a02 	vldr	s1, [r7, #8]
 8003d5a:	ed97 0a00 	vldr	s0, [r7]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7fd fc76 	bl	8001650 <pt1_filter_init_lowpass>
	pt1_filter_init_lowpass(&(fc->ff_term_pid_yaw_pt1_filter), ff_term_pid_filter_cutoff_freq_hz, sample_rate_hz);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8003d6a:	edd7 0a02 	vldr	s1, [r7, #8]
 8003d6e:	ed97 0a00 	vldr	s0, [r7]
 8003d72:	4618      	mov	r0, r3
 8003d74:	f7fd fc6c 	bl	8001650 <pt1_filter_init_lowpass>

    // --- Initialize PID controllers (no D gain here; applied separately) ---
    pid_init_with_integral_limit(&(fc->pid_roll), 0.0f, 0.0f, 0.0f, CONTROLLER_PID_MIN_OUTPUT, CONTROLLER_PID_MAX_OUTPUT, 0.0f);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	3328      	adds	r3, #40	@ 0x28
 8003d7c:	eddf 2a1a 	vldr	s5, [pc, #104]	@ 8003de8 <rate_controller_init+0x110>
 8003d80:	ed9f 2a1a 	vldr	s4, [pc, #104]	@ 8003dec <rate_controller_init+0x114>
 8003d84:	eddf 1a1a 	vldr	s3, [pc, #104]	@ 8003df0 <rate_controller_init+0x118>
 8003d88:	ed9f 1a17 	vldr	s2, [pc, #92]	@ 8003de8 <rate_controller_init+0x110>
 8003d8c:	eddf 0a16 	vldr	s1, [pc, #88]	@ 8003de8 <rate_controller_init+0x110>
 8003d90:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8003de8 <rate_controller_init+0x110>
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7ff fe53 	bl	8003a40 <pid_init_with_integral_limit>
    pid_init_with_integral_limit(&(fc->pid_pitch), 0.0f, 0.0f, 0.0f, CONTROLLER_PID_MIN_OUTPUT, CONTROLLER_PID_MAX_OUTPUT, 0.0f);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	3354      	adds	r3, #84	@ 0x54
 8003d9e:	eddf 2a12 	vldr	s5, [pc, #72]	@ 8003de8 <rate_controller_init+0x110>
 8003da2:	ed9f 2a12 	vldr	s4, [pc, #72]	@ 8003dec <rate_controller_init+0x114>
 8003da6:	eddf 1a12 	vldr	s3, [pc, #72]	@ 8003df0 <rate_controller_init+0x118>
 8003daa:	ed9f 1a0f 	vldr	s2, [pc, #60]	@ 8003de8 <rate_controller_init+0x110>
 8003dae:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 8003de8 <rate_controller_init+0x110>
 8003db2:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8003de8 <rate_controller_init+0x110>
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7ff fe42 	bl	8003a40 <pid_init_with_integral_limit>
    pid_init_with_integral_limit(&(fc->pid_yaw), 0.0f, 0.0f, 0.0f, CONTROLLER_PID_MIN_OUTPUT, CONTROLLER_PID_MAX_OUTPUT, 0.0f);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	3380      	adds	r3, #128	@ 0x80
 8003dc0:	eddf 2a09 	vldr	s5, [pc, #36]	@ 8003de8 <rate_controller_init+0x110>
 8003dc4:	ed9f 2a09 	vldr	s4, [pc, #36]	@ 8003dec <rate_controller_init+0x114>
 8003dc8:	eddf 1a09 	vldr	s3, [pc, #36]	@ 8003df0 <rate_controller_init+0x118>
 8003dcc:	ed9f 1a06 	vldr	s2, [pc, #24]	@ 8003de8 <rate_controller_init+0x110>
 8003dd0:	eddf 0a05 	vldr	s1, [pc, #20]	@ 8003de8 <rate_controller_init+0x110>
 8003dd4:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8003de8 <rate_controller_init+0x110>
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f7ff fe31 	bl	8003a40 <pid_init_with_integral_limit>
 8003dde:	e000      	b.n	8003de2 <rate_controller_init+0x10a>
        return;
 8003de0:	bf00      	nop
}
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	00000000 	.word	0x00000000
 8003dec:	410ba058 	.word	0x410ba058
 8003df0:	c10ba058 	.word	0xc10ba058

08003df4 <rate_controller_init_roll_pid>:
    float pid_k_p,
    float pid_k_i,
    float pid_k_d,
    float pid_k_i_limit,
    float pid_k_ff
) {
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b086      	sub	sp, #24
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6178      	str	r0, [r7, #20]
 8003dfc:	ed87 0a04 	vstr	s0, [r7, #16]
 8003e00:	edc7 0a03 	vstr	s1, [r7, #12]
 8003e04:	ed87 1a02 	vstr	s2, [r7, #8]
 8003e08:	edc7 1a01 	vstr	s3, [r7, #4]
 8003e0c:	ed87 2a00 	vstr	s4, [r7]
    pid_init_with_integral_limit(&(fc->pid_roll), pid_k_p, pid_k_i, 0.0f, CONTROLLER_PID_MIN_OUTPUT, CONTROLLER_PID_MAX_OUTPUT, pid_k_i_limit);
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	3328      	adds	r3, #40	@ 0x28
 8003e14:	edd7 2a01 	vldr	s5, [r7, #4]
 8003e18:	ed9f 2a0c 	vldr	s4, [pc, #48]	@ 8003e4c <rate_controller_init_roll_pid+0x58>
 8003e1c:	eddf 1a0c 	vldr	s3, [pc, #48]	@ 8003e50 <rate_controller_init_roll_pid+0x5c>
 8003e20:	ed9f 1a0c 	vldr	s2, [pc, #48]	@ 8003e54 <rate_controller_init_roll_pid+0x60>
 8003e24:	edd7 0a03 	vldr	s1, [r7, #12]
 8003e28:	ed97 0a04 	vldr	s0, [r7, #16]
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7ff fe07 	bl	8003a40 <pid_init_with_integral_limit>
    fc->pid_roll_k_d = pid_k_d;
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	68ba      	ldr	r2, [r7, #8]
 8003e36:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	fc->pid_roll_k_ff = pid_k_ff;
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	683a      	ldr	r2, [r7, #0]
 8003e3e:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 8003e42:	bf00      	nop
 8003e44:	3718      	adds	r7, #24
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	410ba058 	.word	0x410ba058
 8003e50:	c10ba058 	.word	0xc10ba058
 8003e54:	00000000 	.word	0x00000000

08003e58 <rate_controller_init_pitch_pid>:
    float pid_k_p,
    float pid_k_i,
    float pid_k_d,
    float pid_k_i_limit,
    float pid_k_ff
) {
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b086      	sub	sp, #24
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6178      	str	r0, [r7, #20]
 8003e60:	ed87 0a04 	vstr	s0, [r7, #16]
 8003e64:	edc7 0a03 	vstr	s1, [r7, #12]
 8003e68:	ed87 1a02 	vstr	s2, [r7, #8]
 8003e6c:	edc7 1a01 	vstr	s3, [r7, #4]
 8003e70:	ed87 2a00 	vstr	s4, [r7]
    pid_init_with_integral_limit(&(fc->pid_pitch), pid_k_p, pid_k_i, 0.0f, CONTROLLER_PID_MIN_OUTPUT, CONTROLLER_PID_MAX_OUTPUT, pid_k_i_limit);
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	3354      	adds	r3, #84	@ 0x54
 8003e78:	edd7 2a01 	vldr	s5, [r7, #4]
 8003e7c:	ed9f 2a0c 	vldr	s4, [pc, #48]	@ 8003eb0 <rate_controller_init_pitch_pid+0x58>
 8003e80:	eddf 1a0c 	vldr	s3, [pc, #48]	@ 8003eb4 <rate_controller_init_pitch_pid+0x5c>
 8003e84:	ed9f 1a0c 	vldr	s2, [pc, #48]	@ 8003eb8 <rate_controller_init_pitch_pid+0x60>
 8003e88:	edd7 0a03 	vldr	s1, [r7, #12]
 8003e8c:	ed97 0a04 	vldr	s0, [r7, #16]
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7ff fdd5 	bl	8003a40 <pid_init_with_integral_limit>
    fc->pid_pitch_k_d = pid_k_d;
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	68ba      	ldr	r2, [r7, #8]
 8003e9a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    fc->pid_pitch_k_ff = pid_k_ff;
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	683a      	ldr	r2, [r7, #0]
 8003ea2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
}
 8003ea6:	bf00      	nop
 8003ea8:	3718      	adds	r7, #24
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	410ba058 	.word	0x410ba058
 8003eb4:	c10ba058 	.word	0xc10ba058
 8003eb8:	00000000 	.word	0x00000000

08003ebc <rate_controller_init_yaw_pid>:
    float pid_k_p,
    float pid_k_i,
    float pid_k_d,
    float pid_k_i_limit,
    float pid_k_ff
) {
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6178      	str	r0, [r7, #20]
 8003ec4:	ed87 0a04 	vstr	s0, [r7, #16]
 8003ec8:	edc7 0a03 	vstr	s1, [r7, #12]
 8003ecc:	ed87 1a02 	vstr	s2, [r7, #8]
 8003ed0:	edc7 1a01 	vstr	s3, [r7, #4]
 8003ed4:	ed87 2a00 	vstr	s4, [r7]
    pid_init_with_integral_limit(&(fc->pid_yaw), pid_k_p, pid_k_i, 0.0f, CONTROLLER_PID_MIN_OUTPUT, CONTROLLER_PID_MAX_OUTPUT, pid_k_i_limit);
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	3380      	adds	r3, #128	@ 0x80
 8003edc:	edd7 2a01 	vldr	s5, [r7, #4]
 8003ee0:	ed9f 2a0c 	vldr	s4, [pc, #48]	@ 8003f14 <rate_controller_init_yaw_pid+0x58>
 8003ee4:	eddf 1a0c 	vldr	s3, [pc, #48]	@ 8003f18 <rate_controller_init_yaw_pid+0x5c>
 8003ee8:	ed9f 1a0c 	vldr	s2, [pc, #48]	@ 8003f1c <rate_controller_init_yaw_pid+0x60>
 8003eec:	edd7 0a03 	vldr	s1, [r7, #12]
 8003ef0:	ed97 0a04 	vldr	s0, [r7, #16]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7ff fda3 	bl	8003a40 <pid_init_with_integral_limit>
    fc->pid_yaw_k_d = pid_k_d;
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	68ba      	ldr	r2, [r7, #8]
 8003efe:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
    fc->pid_yaw_k_ff = pid_k_ff;
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	683a      	ldr	r2, [r7, #0]
 8003f06:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8003f0a:	bf00      	nop
 8003f0c:	3718      	adds	r7, #24
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	410ba058 	.word	0x410ba058
 8003f18:	c10ba058 	.word	0xc10ba058
 8003f1c:	00000000 	.word	0x00000000

08003f20 <rate_controller_update>:
	float sensor_pitch_rate,
	float sensor_yaw_rate,
    float target_roll_rate,
    float target_pitch_rate,
    float target_yaw_rate
) {
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b092      	sub	sp, #72	@ 0x48
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	61f8      	str	r0, [r7, #28]
 8003f28:	ed87 0a06 	vstr	s0, [r7, #24]
 8003f2c:	edc7 0a05 	vstr	s1, [r7, #20]
 8003f30:	ed87 1a04 	vstr	s2, [r7, #16]
 8003f34:	edc7 1a03 	vstr	s3, [r7, #12]
 8003f38:	ed87 2a02 	vstr	s4, [r7, #8]
 8003f3c:	edc7 2a01 	vstr	s5, [r7, #4]
    if (!fc) {
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f000 816c 	beq.w	8004220 <rate_controller_update+0x300>
    float roll_out;
    float pitch_out;
    float yaw_out;

    // --- Store current sensor inputs and setpoints ---
    fc->prev_target_roll_rate = fc->target_roll_rate;
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	68da      	ldr	r2, [r3, #12]
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	619a      	str	r2, [r3, #24]
	fc->prev_target_pitch_rate = fc->target_pitch_rate;
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	691a      	ldr	r2, [r3, #16]
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	61da      	str	r2, [r3, #28]
	fc->prev_target_yaw_rate = fc->target_yaw_rate;
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	695a      	ldr	r2, [r3, #20]
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	621a      	str	r2, [r3, #32]

    fc->target_roll_rate = target_roll_rate;
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	68fa      	ldr	r2, [r7, #12]
 8003f64:	60da      	str	r2, [r3, #12]
    fc->target_pitch_rate = target_pitch_rate;
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	68ba      	ldr	r2, [r7, #8]
 8003f6a:	611a      	str	r2, [r3, #16]
    fc->target_yaw_rate = target_yaw_rate;
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	615a      	str	r2, [r3, #20]

    fc->body_frame_roll_rate = sensor_roll_rate;
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	601a      	str	r2, [r3, #0]
	fc->body_frame_pitch_rate = sensor_pitch_rate;
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	697a      	ldr	r2, [r7, #20]
 8003f7c:	605a      	str	r2, [r3, #4]
    fc->body_frame_yaw_rate = sensor_yaw_rate;
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	693a      	ldr	r2, [r7, #16]
 8003f82:	609a      	str	r2, [r3, #8]

    float dt = HzToSec(fc->sample_rate_hz);
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8003f8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f92:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    if(fabsf(dt) > FLT_EPSILON){
 8003f96:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8003f9a:	eef0 7ae7 	vabs.f32	s15, s15
 8003f9e:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8004228 <rate_controller_update+0x308>
 8003fa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003faa:	f340 80e4 	ble.w	8004176 <rate_controller_update+0x256>

    // --- Step 5: PID control ---
    roll_out = pid_calculate(&fc->pid_roll, target_roll_rate, sensor_roll_rate, dt);
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	3328      	adds	r3, #40	@ 0x28
 8003fb2:	ed97 1a0e 	vldr	s2, [r7, #56]	@ 0x38
 8003fb6:	edd7 0a06 	vldr	s1, [r7, #24]
 8003fba:	ed97 0a03 	vldr	s0, [r7, #12]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7ff fd64 	bl	8003a8c <pid_calculate>
 8003fc4:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
    pitch_out = pid_calculate(&fc->pid_pitch, target_pitch_rate, sensor_pitch_rate, dt);
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	3354      	adds	r3, #84	@ 0x54
 8003fcc:	ed97 1a0e 	vldr	s2, [r7, #56]	@ 0x38
 8003fd0:	edd7 0a05 	vldr	s1, [r7, #20]
 8003fd4:	ed97 0a02 	vldr	s0, [r7, #8]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7ff fd57 	bl	8003a8c <pid_calculate>
 8003fde:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
    yaw_out = pid_calculate(&fc->pid_yaw, target_yaw_rate, sensor_yaw_rate, dt);
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	3380      	adds	r3, #128	@ 0x80
 8003fe6:	ed97 1a0e 	vldr	s2, [r7, #56]	@ 0x38
 8003fea:	edd7 0a04 	vldr	s1, [r7, #16]
 8003fee:	ed97 0a01 	vldr	s0, [r7, #4]
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f7ff fd4a 	bl	8003a8c <pid_calculate>
 8003ff8:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c

    float roll_k_ff = fc->pid_roll_k_ff * ((fc->target_roll_rate - fc->prev_target_roll_rate) / dt);
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	ed93 7a2e 	vldr	s14, [r3, #184]	@ 0xb8
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	edd3 6a03 	vldr	s13, [r3, #12]
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	edd3 7a06 	vldr	s15, [r3, #24]
 800400e:	ee36 6ae7 	vsub.f32	s12, s13, s15
 8004012:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8004016:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800401a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800401e:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	float pitch_k_ff = fc->pid_pitch_k_ff * ((fc->target_pitch_rate - fc->prev_target_pitch_rate) / dt);
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	edd3 6a04 	vldr	s13, [r3, #16]
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	edd3 7a07 	vldr	s15, [r3, #28]
 8004034:	ee36 6ae7 	vsub.f32	s12, s13, s15
 8004038:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 800403c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004040:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004044:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	float yaw_k_ff = fc->pid_yaw_k_ff * ((fc->target_yaw_rate - fc->prev_target_yaw_rate) / dt);
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	ed93 7a30 	vldr	s14, [r3, #192]	@ 0xc0
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	edd3 6a05 	vldr	s13, [r3, #20]
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	edd3 7a08 	vldr	s15, [r3, #32]
 800405a:	ee36 6ae7 	vsub.f32	s12, s13, s15
 800405e:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8004062:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800406a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	roll_k_ff = pt1_filter_apply_lowpass(&fc->ff_term_pid_roll_pt1_filter, roll_k_ff);
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	f503 739e 	add.w	r3, r3, #316	@ 0x13c
 8004074:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8004078:	4618      	mov	r0, r3
 800407a:	f7fd fb4d 	bl	8001718 <pt1_filter_apply_lowpass>
 800407e:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
	pitch_k_ff = pt1_filter_apply_lowpass(&fc->ff_term_pid_pitch_pt1_filter, pitch_k_ff);
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	f503 73a6 	add.w	r3, r3, #332	@ 0x14c
 8004088:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 800408c:	4618      	mov	r0, r3
 800408e:	f7fd fb43 	bl	8001718 <pt1_filter_apply_lowpass>
 8004092:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
	yaw_k_ff = pt1_filter_apply_lowpass(&fc->ff_term_pid_yaw_pt1_filter, yaw_k_ff);
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 800409c:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80040a0:	4618      	mov	r0, r3
 80040a2:	f7fd fb39 	bl	8001718 <pt1_filter_apply_lowpass>
 80040a6:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c

    // --- Step 6: D-term filtering ---
    float roll_d = pt2_filter_apply_lowpass(&fc->d_term_pid_roll_filter, fc->pid_roll.derivative_error * fc->pid_roll_k_d);
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	f103 02c4 	add.w	r2, r3, #196	@ 0xc4
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	edd3 7a2b 	vldr	s15, [r3, #172]	@ 0xac
 80040bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040c0:	eeb0 0a67 	vmov.f32	s0, s15
 80040c4:	4610      	mov	r0, r2
 80040c6:	f7fd fb7d 	bl	80017c4 <pt2_filter_apply_lowpass>
 80040ca:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    float pitch_d = pt2_filter_apply_lowpass(&fc->d_term_pid_pitch_filter, fc->pid_pitch.derivative_error * fc->pid_pitch_k_d);
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	f103 02ec 	add.w	r2, r3, #236	@ 0xec
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	ed93 7a1c 	vldr	s14, [r3, #112]	@ 0x70
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 80040e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040e4:	eeb0 0a67 	vmov.f32	s0, s15
 80040e8:	4610      	mov	r0, r2
 80040ea:	f7fd fb6b 	bl	80017c4 <pt2_filter_apply_lowpass>
 80040ee:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    float yaw_d = pt2_filter_apply_lowpass(&fc->d_term_pid_yaw_filter, fc->pid_yaw.derivative_error * fc->pid_yaw_k_d);
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	f503 728a 	add.w	r2, r3, #276	@ 0x114
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	ed93 7a27 	vldr	s14, [r3, #156]	@ 0x9c
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8004104:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004108:	eeb0 0a67 	vmov.f32	s0, s15
 800410c:	4610      	mov	r0, r2
 800410e:	f7fd fb59 	bl	80017c4 <pt2_filter_apply_lowpass>
 8004112:	ed87 0a08 	vstr	s0, [r7, #32]

    // Add D-term back to PID outputs
    roll_out += roll_d;
 8004116:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800411a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800411e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004122:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    pitch_out += pitch_d;
 8004126:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800412a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800412e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004132:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    yaw_out += yaw_d;
 8004136:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800413a:	edd7 7a08 	vldr	s15, [r7, #32]
 800413e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004142:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    // Add FF term back to PID outputs
    roll_out += roll_k_ff;
 8004146:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800414a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800414e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004152:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    pitch_out += pitch_k_ff;
 8004156:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800415a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800415e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004162:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    yaw_out += yaw_k_ff;
 8004166:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800416a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800416e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004172:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    }

    // Clamp to allowed range
    roll_out = CLAMP(roll_out, CONTROLLER_PID_MIN_OUTPUT, CONTROLLER_PID_MAX_OUTPUT);
 8004176:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800417a:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800422c <rate_controller_update+0x30c>
 800417e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004186:	d501      	bpl.n	800418c <rate_controller_update+0x26c>
 8004188:	4b29      	ldr	r3, [pc, #164]	@ (8004230 <rate_controller_update+0x310>)
 800418a:	e00b      	b.n	80041a4 <rate_controller_update+0x284>
 800418c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8004190:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8004234 <rate_controller_update+0x314>
 8004194:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800419c:	dd01      	ble.n	80041a2 <rate_controller_update+0x282>
 800419e:	4b26      	ldr	r3, [pc, #152]	@ (8004238 <rate_controller_update+0x318>)
 80041a0:	e000      	b.n	80041a4 <rate_controller_update+0x284>
 80041a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041a4:	647b      	str	r3, [r7, #68]	@ 0x44
    pitch_out = CLAMP(pitch_out, CONTROLLER_PID_MIN_OUTPUT, CONTROLLER_PID_MAX_OUTPUT);
 80041a6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80041aa:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800422c <rate_controller_update+0x30c>
 80041ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041b6:	d501      	bpl.n	80041bc <rate_controller_update+0x29c>
 80041b8:	4b1d      	ldr	r3, [pc, #116]	@ (8004230 <rate_controller_update+0x310>)
 80041ba:	e00b      	b.n	80041d4 <rate_controller_update+0x2b4>
 80041bc:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80041c0:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8004234 <rate_controller_update+0x314>
 80041c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041cc:	dd01      	ble.n	80041d2 <rate_controller_update+0x2b2>
 80041ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004238 <rate_controller_update+0x318>)
 80041d0:	e000      	b.n	80041d4 <rate_controller_update+0x2b4>
 80041d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041d4:	643b      	str	r3, [r7, #64]	@ 0x40
    yaw_out = CLAMP(yaw_out, CONTROLLER_PID_MIN_OUTPUT, CONTROLLER_PID_MAX_OUTPUT);
 80041d6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80041da:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800422c <rate_controller_update+0x30c>
 80041de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041e6:	d501      	bpl.n	80041ec <rate_controller_update+0x2cc>
 80041e8:	4b11      	ldr	r3, [pc, #68]	@ (8004230 <rate_controller_update+0x310>)
 80041ea:	e00b      	b.n	8004204 <rate_controller_update+0x2e4>
 80041ec:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80041f0:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8004234 <rate_controller_update+0x314>
 80041f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041fc:	dd01      	ble.n	8004202 <rate_controller_update+0x2e2>
 80041fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004238 <rate_controller_update+0x318>)
 8004200:	e000      	b.n	8004204 <rate_controller_update+0x2e4>
 8004202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004204:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Store final PID outputs
    fc->out_pid_roll = roll_out;
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800420a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
    fc->out_pid_pitch = pitch_out;
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004212:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
    fc->out_pid_yaw = yaw_out;
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800421a:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174
 800421e:	e000      	b.n	8004222 <rate_controller_update+0x302>
        return;
 8004220:	bf00      	nop
}
 8004222:	3748      	adds	r7, #72	@ 0x48
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	34000000 	.word	0x34000000
 800422c:	c10ba058 	.word	0xc10ba058
 8004230:	c10ba058 	.word	0xc10ba058
 8004234:	410ba058 	.word	0x410ba058
 8004238:	410ba058 	.word	0x410ba058

0800423c <rate_controller_reset>:

void rate_controller_reset(rate_controller_t* fc) {
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
	pt2_filter_reset(&(fc->d_term_pid_roll_filter));
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	33c4      	adds	r3, #196	@ 0xc4
 8004248:	4618      	mov	r0, r3
 800424a:	f7fd fad8 	bl	80017fe <pt2_filter_reset>
	pt2_filter_reset(&(fc->d_term_pid_pitch_filter));
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	33ec      	adds	r3, #236	@ 0xec
 8004252:	4618      	mov	r0, r3
 8004254:	f7fd fad3 	bl	80017fe <pt2_filter_reset>
	pt2_filter_reset(&(fc->d_term_pid_yaw_filter));
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f503 738a 	add.w	r3, r3, #276	@ 0x114
 800425e:	4618      	mov	r0, r3
 8004260:	f7fd facd 	bl	80017fe <pt2_filter_reset>

    pt1_filter_reset(&(fc->ff_term_pid_roll_pt1_filter));
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f503 739e 	add.w	r3, r3, #316	@ 0x13c
 800426a:	4618      	mov	r0, r3
 800426c:	f7fd fa79 	bl	8001762 <pt1_filter_reset>
    pt1_filter_reset(&(fc->ff_term_pid_pitch_pt1_filter));
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f503 73a6 	add.w	r3, r3, #332	@ 0x14c
 8004276:	4618      	mov	r0, r3
 8004278:	f7fd fa73 	bl	8001762 <pt1_filter_reset>
    pt1_filter_reset(&(fc->ff_term_pid_yaw_pt1_filter));
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8004282:	4618      	mov	r0, r3
 8004284:	f7fd fa6d 	bl	8001762 <pt1_filter_reset>

    pid_reset(&(fc->pid_roll));
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	3328      	adds	r3, #40	@ 0x28
 800428c:	4618      	mov	r0, r3
 800428e:	f7ff fd04 	bl	8003c9a <pid_reset>
    pid_reset(&(fc->pid_pitch));
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	3354      	adds	r3, #84	@ 0x54
 8004296:	4618      	mov	r0, r3
 8004298:	f7ff fcff 	bl	8003c9a <pid_reset>
    pid_reset(&(fc->pid_yaw));
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	3380      	adds	r3, #128	@ 0x80
 80042a0:	4618      	mov	r0, r3
 80042a2:	f7ff fcfa 	bl	8003c9a <pid_reset>

    fc->prev_target_roll_rate = 0.0f;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f04f 0200 	mov.w	r2, #0
 80042ac:	619a      	str	r2, [r3, #24]
    fc->prev_target_pitch_rate = 0.0f;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f04f 0200 	mov.w	r2, #0
 80042b4:	61da      	str	r2, [r3, #28]
    fc->prev_target_yaw_rate = 0.0f;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f04f 0200 	mov.w	r2, #0
 80042bc:	621a      	str	r2, [r3, #32]

    fc->out_pid_roll = 0.0f;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f04f 0200 	mov.w	r2, #0
 80042c4:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
    fc->out_pid_pitch = 0.0f;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f04f 0200 	mov.w	r2, #0
 80042ce:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
    fc->out_pid_yaw = 0.0f;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f04f 0200 	mov.w	r2, #0
 80042d8:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174
}
 80042dc:	bf00      	nop
 80042de:	3708      	adds	r7, #8
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <rate_controller_get_pid_outputs>:
void rate_controller_get_pid_outputs(
    rate_controller_t* fc,
    float* out_pid_roll,
    float* out_pid_pitch,
    float* out_pid_yaw
) {
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	60b9      	str	r1, [r7, #8]
 80042ee:	607a      	str	r2, [r7, #4]
 80042f0:	603b      	str	r3, [r7, #0]
    // Ensure valid pointers before copying
    if (!fc) {
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d018      	beq.n	800432a <rate_controller_get_pid_outputs+0x46>
        return; // Avoid null pointer access
    }
    if (out_pid_roll) {
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d004      	beq.n	8004308 <rate_controller_get_pid_outputs+0x24>
        *out_pid_roll = fc->out_pid_roll;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	601a      	str	r2, [r3, #0]
    }
    if (out_pid_pitch) {
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d004      	beq.n	8004318 <rate_controller_get_pid_outputs+0x34>
        *out_pid_pitch = fc->out_pid_pitch;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f8d3 2170 	ldr.w	r2, [r3, #368]	@ 0x170
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	601a      	str	r2, [r3, #0]
    }
    if (out_pid_yaw) {
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d006      	beq.n	800432c <rate_controller_get_pid_outputs+0x48>
        *out_pid_yaw = fc->out_pid_yaw;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f8d3 2174 	ldr.w	r2, [r3, #372]	@ 0x174
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	601a      	str	r2, [r3, #0]
 8004328:	e000      	b.n	800432c <rate_controller_get_pid_outputs+0x48>
        return; // Avoid null pointer access
 800432a:	bf00      	nop
    }
}
 800432c:	3714      	adds	r7, #20
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr

08004336 <rc_channel_filter_init>:
#include "rc_control.h"
#include <math.h>
#include <string.h>
#include "geometry2D.h"

void rc_channel_filter_init(rc_channel_filter_t* channel, int enable_lpf, float lpf_cutoff_freq_hz, float deadband,float multiplier,  float expo, float sample_rate_hz) {
 8004336:	b580      	push	{r7, lr}
 8004338:	b088      	sub	sp, #32
 800433a:	af00      	add	r7, sp, #0
 800433c:	61f8      	str	r0, [r7, #28]
 800433e:	61b9      	str	r1, [r7, #24]
 8004340:	ed87 0a05 	vstr	s0, [r7, #20]
 8004344:	edc7 0a04 	vstr	s1, [r7, #16]
 8004348:	ed87 1a03 	vstr	s2, [r7, #12]
 800434c:	edc7 1a02 	vstr	s3, [r7, #8]
 8004350:	ed87 2a01 	vstr	s4, [r7, #4]
	memset(channel, 0, sizeof(rc_channel_filter_t));
 8004354:	2230      	movs	r2, #48	@ 0x30
 8004356:	2100      	movs	r1, #0
 8004358:	69f8      	ldr	r0, [r7, #28]
 800435a:	f016 f93b 	bl	801a5d4 <memset>

	channel->enable_lpf = enable_lpf;
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	69ba      	ldr	r2, [r7, #24]
 8004362:	601a      	str	r2, [r3, #0]
	if (enable_lpf) {
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d008      	beq.n	800437c <rc_channel_filter_init+0x46>
		pt1_filter_init_lowpass(&channel->lpf, lpf_cutoff_freq_hz, sample_rate_hz);
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	3304      	adds	r3, #4
 800436e:	edd7 0a01 	vldr	s1, [r7, #4]
 8004372:	ed97 0a05 	vldr	s0, [r7, #20]
 8004376:	4618      	mov	r0, r3
 8004378:	f7fd f96a 	bl	8001650 <pt1_filter_init_lowpass>
	}
	channel->smoothed = 0.0f;
 800437c:	69fb      	ldr	r3, [r7, #28]
 800437e:	f04f 0200 	mov.w	r2, #0
 8004382:	615a      	str	r2, [r3, #20]
	channel->raw = 0.0f;
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	f04f 0200 	mov.w	r2, #0
 800438a:	619a      	str	r2, [r3, #24]
	channel->prev_raw = 0.0f;
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	f04f 0200 	mov.w	r2, #0
 8004392:	61da      	str	r2, [r3, #28]
	channel->deadband = deadband;
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	693a      	ldr	r2, [r7, #16]
 8004398:	621a      	str	r2, [r3, #32]
	channel->multiplier = multiplier;
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	68fa      	ldr	r2, [r7, #12]
 800439e:	629a      	str	r2, [r3, #40]	@ 0x28
	channel->expo = expo;
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	68ba      	ldr	r2, [r7, #8]
 80043a4:	625a      	str	r2, [r3, #36]	@ 0x24
	channel->sample_rate = sample_rate_hz;
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80043ac:	bf00      	nop
 80043ae:	3720      	adds	r7, #32
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <rc_channel_filter_update>:

void rc_channel_filter_update(rc_channel_filter_t* channel, float raw_input) {
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b084      	sub	sp, #16
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	ed87 0a00 	vstr	s0, [r7]
	channel->prev_raw = channel->raw;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	699a      	ldr	r2, [r3, #24]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	61da      	str	r2, [r3, #28]
	channel->raw = raw_input;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	619a      	str	r2, [r3, #24]

	float processed_input = raw_input;
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	60fb      	str	r3, [r7, #12]

	// Apply deadband
	if (fabsf(processed_input) < channel->deadband) {
 80043d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80043d6:	eeb0 7ae7 	vabs.f32	s14, s15
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	edd3 7a08 	vldr	s15, [r3, #32]
 80043e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043e8:	d503      	bpl.n	80043f2 <rc_channel_filter_update+0x3e>
		processed_input = 0.0f;
 80043ea:	f04f 0300 	mov.w	r3, #0
 80043ee:	60fb      	str	r3, [r7, #12]
 80043f0:	e02b      	b.n	800444a <rc_channel_filter_update+0x96>
	}
	else {
		// Scale to compensate for deadband
		if (processed_input > 0.0f) {
 80043f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80043f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80043fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043fe:	dd12      	ble.n	8004426 <rc_channel_filter_update+0x72>
			processed_input = (processed_input - channel->deadband) / (1.0f - channel->deadband);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	edd3 7a08 	vldr	s15, [r3, #32]
 8004406:	ed97 7a03 	vldr	s14, [r7, #12]
 800440a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	edd3 7a08 	vldr	s15, [r3, #32]
 8004414:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004418:	ee37 7a67 	vsub.f32	s14, s14, s15
 800441c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004420:	edc7 7a03 	vstr	s15, [r7, #12]
 8004424:	e011      	b.n	800444a <rc_channel_filter_update+0x96>
		}
		else {
			processed_input = (processed_input + channel->deadband) / (1.0f - channel->deadband);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	ed93 7a08 	vldr	s14, [r3, #32]
 800442c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004430:	ee77 6a27 	vadd.f32	s13, s14, s15
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	edd3 7a08 	vldr	s15, [r3, #32]
 800443a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800443e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004442:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004446:	edc7 7a03 	vstr	s15, [r7, #12]
		}
	}

	// Apply exponential curve
	if (channel->expo != 0.0f) {
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8004450:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004458:	d01a      	beq.n	8004490 <rc_channel_filter_update+0xdc>
		processed_input = copysignf(powf(fabsf(processed_input), 1.0f + channel->expo), processed_input);
 800445a:	edd7 7a03 	vldr	s15, [r7, #12]
 800445e:	eeb0 7ae7 	vabs.f32	s14, s15
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8004468:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800446c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004470:	eef0 0a67 	vmov.f32	s1, s15
 8004474:	eeb0 0a47 	vmov.f32	s0, s14
 8004478:	f013 fa34 	bl	80178e4 <powf>
 800447c:	eef0 7a40 	vmov.f32	s15, s0
 8004480:	edd7 0a03 	vldr	s1, [r7, #12]
 8004484:	eeb0 0a67 	vmov.f32	s0, s15
 8004488:	f013 fc12 	bl	8017cb0 <copysignf>
 800448c:	ed87 0a03 	vstr	s0, [r7, #12]
	}

	processed_input = processed_input * channel->multiplier;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004496:	ed97 7a03 	vldr	s14, [r7, #12]
 800449a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800449e:	edc7 7a03 	vstr	s15, [r7, #12]

	if (channel->enable_lpf) {
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d008      	beq.n	80044bc <rc_channel_filter_update+0x108>
		processed_input = pt1_filter_apply_lowpass(&channel->lpf, processed_input);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	3304      	adds	r3, #4
 80044ae:	ed97 0a03 	vldr	s0, [r7, #12]
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7fd f930 	bl	8001718 <pt1_filter_apply_lowpass>
 80044b8:	ed87 0a03 	vstr	s0, [r7, #12]
	}
	channel->smoothed = processed_input;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	68fa      	ldr	r2, [r7, #12]
 80044c0:	615a      	str	r2, [r3, #20]
}
 80044c2:	bf00      	nop
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <rc_channel_filter_get_processed>:

float rc_channel_filter_get_processed(rc_channel_filter_t* channel) {
 80044ca:	b480      	push	{r7}
 80044cc:	b083      	sub	sp, #12
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
	return channel->smoothed;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	ee07 3a90 	vmov	s15, r3
}
 80044da:	eeb0 0a67 	vmov.f32	s0, s15
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <rc_attitude_control_init_roll>:
	float lpf_cutoff_freq_hz,
	float deadband,
	float multiplier,
	float expo,
	float sample_rate_hz
) {
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b088      	sub	sp, #32
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	61f8      	str	r0, [r7, #28]
 80044f0:	61b9      	str	r1, [r7, #24]
 80044f2:	ed87 0a05 	vstr	s0, [r7, #20]
 80044f6:	edc7 0a04 	vstr	s1, [r7, #16]
 80044fa:	ed87 1a03 	vstr	s2, [r7, #12]
 80044fe:	edc7 1a02 	vstr	s3, [r7, #8]
 8004502:	ed87 2a01 	vstr	s4, [r7, #4]
	rc_channel_filter_init(&rc->roll_filter, enable_lpf, lpf_cutoff_freq_hz, deadband, multiplier, expo, sample_rate_hz);
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	ed97 2a01 	vldr	s4, [r7, #4]
 800450c:	edd7 1a02 	vldr	s3, [r7, #8]
 8004510:	ed97 1a03 	vldr	s2, [r7, #12]
 8004514:	edd7 0a04 	vldr	s1, [r7, #16]
 8004518:	ed97 0a05 	vldr	s0, [r7, #20]
 800451c:	69b9      	ldr	r1, [r7, #24]
 800451e:	4618      	mov	r0, r3
 8004520:	f7ff ff09 	bl	8004336 <rc_channel_filter_init>
}
 8004524:	bf00      	nop
 8004526:	3720      	adds	r7, #32
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <rc_attitude_control_update_roll>:

void rc_attitude_control_update_roll(
	rc_attitude_control_t* rc,
	float raw_input
) {
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	ed87 0a00 	vstr	s0, [r7]
	raw_input = CLAMP(raw_input, -1.0f, 1.0f);
 8004538:	edd7 7a00 	vldr	s15, [r7]
 800453c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8004540:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004548:	d501      	bpl.n	800454e <rc_attitude_control_update_roll+0x22>
 800454a:	4b0d      	ldr	r3, [pc, #52]	@ (8004580 <rc_attitude_control_update_roll+0x54>)
 800454c:	e00c      	b.n	8004568 <rc_attitude_control_update_roll+0x3c>
 800454e:	edd7 7a00 	vldr	s15, [r7]
 8004552:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004556:	eef4 7ac7 	vcmpe.f32	s15, s14
 800455a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800455e:	dd02      	ble.n	8004566 <rc_attitude_control_update_roll+0x3a>
 8004560:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004564:	e000      	b.n	8004568 <rc_attitude_control_update_roll+0x3c>
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	603b      	str	r3, [r7, #0]
	rc_channel_filter_update(&rc->roll_filter, raw_input);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	ed97 0a00 	vldr	s0, [r7]
 8004570:	4618      	mov	r0, r3
 8004572:	f7ff ff1f 	bl	80043b4 <rc_channel_filter_update>
}
 8004576:	bf00      	nop
 8004578:	3708      	adds	r7, #8
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	bf800000 	.word	0xbf800000

08004584 <rc_attitude_control_get_processed_roll>:

float rc_attitude_control_get_processed_roll(
	rc_attitude_control_t* rc
) {
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
	return rc_channel_filter_get_processed(&rc->roll_filter);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	4618      	mov	r0, r3
 8004590:	f7ff ff9b 	bl	80044ca <rc_channel_filter_get_processed>
 8004594:	eef0 7a40 	vmov.f32	s15, s0
}
 8004598:	eeb0 0a67 	vmov.f32	s0, s15
 800459c:	3708      	adds	r7, #8
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}

080045a2 <rc_attitude_control_init_pitch>:
	float lpf_cutoff_freq_hz,
	float deadband,
	float multiplier,
	float expo,
	float sample_rate_hz
) {
 80045a2:	b580      	push	{r7, lr}
 80045a4:	b088      	sub	sp, #32
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	61f8      	str	r0, [r7, #28]
 80045aa:	61b9      	str	r1, [r7, #24]
 80045ac:	ed87 0a05 	vstr	s0, [r7, #20]
 80045b0:	edc7 0a04 	vstr	s1, [r7, #16]
 80045b4:	ed87 1a03 	vstr	s2, [r7, #12]
 80045b8:	edc7 1a02 	vstr	s3, [r7, #8]
 80045bc:	ed87 2a01 	vstr	s4, [r7, #4]
	rc_channel_filter_init(&rc->pitch_filter, enable_lpf, lpf_cutoff_freq_hz, deadband, multiplier, expo, sample_rate_hz);
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	3330      	adds	r3, #48	@ 0x30
 80045c4:	ed97 2a01 	vldr	s4, [r7, #4]
 80045c8:	edd7 1a02 	vldr	s3, [r7, #8]
 80045cc:	ed97 1a03 	vldr	s2, [r7, #12]
 80045d0:	edd7 0a04 	vldr	s1, [r7, #16]
 80045d4:	ed97 0a05 	vldr	s0, [r7, #20]
 80045d8:	69b9      	ldr	r1, [r7, #24]
 80045da:	4618      	mov	r0, r3
 80045dc:	f7ff feab 	bl	8004336 <rc_channel_filter_init>
}
 80045e0:	bf00      	nop
 80045e2:	3720      	adds	r7, #32
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <rc_attitude_control_update_pitch>:

void rc_attitude_control_update_pitch(
	rc_attitude_control_t* rc,
	float raw_input
) {
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b082      	sub	sp, #8
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	ed87 0a00 	vstr	s0, [r7]
	raw_input = CLAMP(raw_input, -1.0f, 1.0f);
 80045f4:	edd7 7a00 	vldr	s15, [r7]
 80045f8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80045fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004604:	d501      	bpl.n	800460a <rc_attitude_control_update_pitch+0x22>
 8004606:	4b0d      	ldr	r3, [pc, #52]	@ (800463c <rc_attitude_control_update_pitch+0x54>)
 8004608:	e00c      	b.n	8004624 <rc_attitude_control_update_pitch+0x3c>
 800460a:	edd7 7a00 	vldr	s15, [r7]
 800460e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004612:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800461a:	dd02      	ble.n	8004622 <rc_attitude_control_update_pitch+0x3a>
 800461c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004620:	e000      	b.n	8004624 <rc_attitude_control_update_pitch+0x3c>
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	603b      	str	r3, [r7, #0]
	rc_channel_filter_update(&rc->pitch_filter, raw_input);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	3330      	adds	r3, #48	@ 0x30
 800462a:	ed97 0a00 	vldr	s0, [r7]
 800462e:	4618      	mov	r0, r3
 8004630:	f7ff fec0 	bl	80043b4 <rc_channel_filter_update>
}
 8004634:	bf00      	nop
 8004636:	3708      	adds	r7, #8
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	bf800000 	.word	0xbf800000

08004640 <rc_attitude_control_get_processed_pitch>:

float rc_attitude_control_get_processed_pitch(
	rc_attitude_control_t* rc
) {
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
	return rc_channel_filter_get_processed(&rc->pitch_filter);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	3330      	adds	r3, #48	@ 0x30
 800464c:	4618      	mov	r0, r3
 800464e:	f7ff ff3c 	bl	80044ca <rc_channel_filter_get_processed>
 8004652:	eef0 7a40 	vmov.f32	s15, s0
}
 8004656:	eeb0 0a67 	vmov.f32	s0, s15
 800465a:	3708      	adds	r7, #8
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <rc_attitude_control_init_yaw>:
	float lpf_cutoff_freq_hz,
	float deadband,
	float multiplier,
	float expo,
	float sample_rate_hz
) {
 8004660:	b580      	push	{r7, lr}
 8004662:	b088      	sub	sp, #32
 8004664:	af00      	add	r7, sp, #0
 8004666:	61f8      	str	r0, [r7, #28]
 8004668:	61b9      	str	r1, [r7, #24]
 800466a:	ed87 0a05 	vstr	s0, [r7, #20]
 800466e:	edc7 0a04 	vstr	s1, [r7, #16]
 8004672:	ed87 1a03 	vstr	s2, [r7, #12]
 8004676:	edc7 1a02 	vstr	s3, [r7, #8]
 800467a:	ed87 2a01 	vstr	s4, [r7, #4]
	rc_channel_filter_init(&rc->yaw_filter, enable_lpf, lpf_cutoff_freq_hz, deadband, multiplier, expo, sample_rate_hz);
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	3360      	adds	r3, #96	@ 0x60
 8004682:	ed97 2a01 	vldr	s4, [r7, #4]
 8004686:	edd7 1a02 	vldr	s3, [r7, #8]
 800468a:	ed97 1a03 	vldr	s2, [r7, #12]
 800468e:	edd7 0a04 	vldr	s1, [r7, #16]
 8004692:	ed97 0a05 	vldr	s0, [r7, #20]
 8004696:	69b9      	ldr	r1, [r7, #24]
 8004698:	4618      	mov	r0, r3
 800469a:	f7ff fe4c 	bl	8004336 <rc_channel_filter_init>
}
 800469e:	bf00      	nop
 80046a0:	3720      	adds	r7, #32
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
	...

080046a8 <rc_attitude_control_update_yaw>:

void rc_attitude_control_update_yaw(
	rc_attitude_control_t* rc,
	float raw_input
) {
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	ed87 0a00 	vstr	s0, [r7]
	raw_input = CLAMP(raw_input, -1.0f, 1.0f);
 80046b4:	edd7 7a00 	vldr	s15, [r7]
 80046b8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80046bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046c4:	d501      	bpl.n	80046ca <rc_attitude_control_update_yaw+0x22>
 80046c6:	4b0d      	ldr	r3, [pc, #52]	@ (80046fc <rc_attitude_control_update_yaw+0x54>)
 80046c8:	e00c      	b.n	80046e4 <rc_attitude_control_update_yaw+0x3c>
 80046ca:	edd7 7a00 	vldr	s15, [r7]
 80046ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046da:	dd02      	ble.n	80046e2 <rc_attitude_control_update_yaw+0x3a>
 80046dc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80046e0:	e000      	b.n	80046e4 <rc_attitude_control_update_yaw+0x3c>
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	603b      	str	r3, [r7, #0]
	rc_channel_filter_update(&rc->yaw_filter, raw_input);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	3360      	adds	r3, #96	@ 0x60
 80046ea:	ed97 0a00 	vldr	s0, [r7]
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7ff fe60 	bl	80043b4 <rc_channel_filter_update>
}
 80046f4:	bf00      	nop
 80046f6:	3708      	adds	r7, #8
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	bf800000 	.word	0xbf800000

08004700 <rc_attitude_control_get_processed_yaw>:

float rc_attitude_control_get_processed_yaw(
	rc_attitude_control_t* rc
) {
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
	return rc_channel_filter_get_processed(&rc->yaw_filter);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	3360      	adds	r3, #96	@ 0x60
 800470c:	4618      	mov	r0, r3
 800470e:	f7ff fedc 	bl	80044ca <rc_channel_filter_get_processed>
 8004712:	eef0 7a40 	vmov.f32	s15, s0
}
 8004716:	eeb0 0a67 	vmov.f32	s0, s15
 800471a:	3708      	adds	r7, #8
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}

08004720 <rc_attitude_control_init_throttle>:
	float lpf_cutoff_freq_hz,
	float deadband,
	float multiplier,
	float expo,
	float sample_rate_hz
) {
 8004720:	b580      	push	{r7, lr}
 8004722:	b088      	sub	sp, #32
 8004724:	af00      	add	r7, sp, #0
 8004726:	61f8      	str	r0, [r7, #28]
 8004728:	61b9      	str	r1, [r7, #24]
 800472a:	ed87 0a05 	vstr	s0, [r7, #20]
 800472e:	edc7 0a04 	vstr	s1, [r7, #16]
 8004732:	ed87 1a03 	vstr	s2, [r7, #12]
 8004736:	edc7 1a02 	vstr	s3, [r7, #8]
 800473a:	ed87 2a01 	vstr	s4, [r7, #4]
	rc_channel_filter_init(&rc->throttle_filter, enable_lpf, lpf_cutoff_freq_hz, deadband, multiplier, expo, sample_rate_hz);
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	3390      	adds	r3, #144	@ 0x90
 8004742:	ed97 2a01 	vldr	s4, [r7, #4]
 8004746:	edd7 1a02 	vldr	s3, [r7, #8]
 800474a:	ed97 1a03 	vldr	s2, [r7, #12]
 800474e:	edd7 0a04 	vldr	s1, [r7, #16]
 8004752:	ed97 0a05 	vldr	s0, [r7, #20]
 8004756:	69b9      	ldr	r1, [r7, #24]
 8004758:	4618      	mov	r0, r3
 800475a:	f7ff fdec 	bl	8004336 <rc_channel_filter_init>
}
 800475e:	bf00      	nop
 8004760:	3720      	adds	r7, #32
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}

08004766 <rc_attitude_control_update_throttle>:

void rc_attitude_control_update_throttle(
	rc_attitude_control_t* rc,
	float raw_input
) {
 8004766:	b580      	push	{r7, lr}
 8004768:	b082      	sub	sp, #8
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
 800476e:	ed87 0a00 	vstr	s0, [r7]
	raw_input = CLAMP(raw_input, 0.0f, 1.0f);
 8004772:	edd7 7a00 	vldr	s15, [r7]
 8004776:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800477a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800477e:	d502      	bpl.n	8004786 <rc_attitude_control_update_throttle+0x20>
 8004780:	f04f 0300 	mov.w	r3, #0
 8004784:	e00c      	b.n	80047a0 <rc_attitude_control_update_throttle+0x3a>
 8004786:	edd7 7a00 	vldr	s15, [r7]
 800478a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800478e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004796:	dd02      	ble.n	800479e <rc_attitude_control_update_throttle+0x38>
 8004798:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800479c:	e000      	b.n	80047a0 <rc_attitude_control_update_throttle+0x3a>
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	603b      	str	r3, [r7, #0]
	rc_channel_filter_update(&rc->throttle_filter, raw_input);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	3390      	adds	r3, #144	@ 0x90
 80047a6:	ed97 0a00 	vldr	s0, [r7]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7ff fe02 	bl	80043b4 <rc_channel_filter_update>
}
 80047b0:	bf00      	nop
 80047b2:	3708      	adds	r7, #8
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <rc_attitude_control_get_processed_throttle>:

float rc_attitude_control_get_processed_throttle(
	rc_attitude_control_t* rc
) {
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
	return rc_channel_filter_get_processed(&rc->throttle_filter);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	3390      	adds	r3, #144	@ 0x90
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7ff fe80 	bl	80044ca <rc_channel_filter_get_processed>
 80047ca:	eef0 7a40 	vmov.f32	s15, s0
}
 80047ce:	eeb0 0a67 	vmov.f32	s0, s15
 80047d2:	3708      	adds	r7, #8
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <rc_attitude_control_update>:
	rc_attitude_control_t* rc,
	float raw_roll,
	float raw_pitch,
	float raw_yaw,
	float raw_throttle
) {
 80047d8:	b580      	push	{r7, lr}
 80047da:	b086      	sub	sp, #24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6178      	str	r0, [r7, #20]
 80047e0:	ed87 0a04 	vstr	s0, [r7, #16]
 80047e4:	edc7 0a03 	vstr	s1, [r7, #12]
 80047e8:	ed87 1a02 	vstr	s2, [r7, #8]
 80047ec:	edc7 1a01 	vstr	s3, [r7, #4]
	rc_attitude_control_update_roll(rc, raw_roll);
 80047f0:	ed97 0a04 	vldr	s0, [r7, #16]
 80047f4:	6978      	ldr	r0, [r7, #20]
 80047f6:	f7ff fe99 	bl	800452c <rc_attitude_control_update_roll>
	rc_attitude_control_update_pitch(rc, raw_pitch);
 80047fa:	ed97 0a03 	vldr	s0, [r7, #12]
 80047fe:	6978      	ldr	r0, [r7, #20]
 8004800:	f7ff fef2 	bl	80045e8 <rc_attitude_control_update_pitch>
	rc_attitude_control_update_yaw(rc, raw_yaw);
 8004804:	ed97 0a02 	vldr	s0, [r7, #8]
 8004808:	6978      	ldr	r0, [r7, #20]
 800480a:	f7ff ff4d 	bl	80046a8 <rc_attitude_control_update_yaw>
	rc_attitude_control_update_throttle(rc, raw_throttle);
 800480e:	ed97 0a01 	vldr	s0, [r7, #4]
 8004812:	6978      	ldr	r0, [r7, #20]
 8004814:	f7ff ffa7 	bl	8004766 <rc_attitude_control_update_throttle>

}
 8004818:	bf00      	nop
 800481a:	3718      	adds	r7, #24
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <rc_attitude_control_get_processed>:
	rc_attitude_control_t* rc,
	float* roll,
	float* pitch,
	float* yaw,
	float* throttle
) {
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	607a      	str	r2, [r7, #4]
 800482c:	603b      	str	r3, [r7, #0]
	if (roll) {
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d007      	beq.n	8004844 <rc_attitude_control_get_processed+0x24>
		*roll = rc_attitude_control_get_processed_roll(rc);
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f7ff fea5 	bl	8004584 <rc_attitude_control_get_processed_roll>
 800483a:	eef0 7a40 	vmov.f32	s15, s0
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	edc3 7a00 	vstr	s15, [r3]
	}
	if (pitch) {
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d007      	beq.n	800485a <rc_attitude_control_get_processed+0x3a>
		*pitch = rc_attitude_control_get_processed_pitch(rc);
 800484a:	68f8      	ldr	r0, [r7, #12]
 800484c:	f7ff fef8 	bl	8004640 <rc_attitude_control_get_processed_pitch>
 8004850:	eef0 7a40 	vmov.f32	s15, s0
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	edc3 7a00 	vstr	s15, [r3]
	}

	if (yaw) {
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d007      	beq.n	8004870 <rc_attitude_control_get_processed+0x50>
		*yaw = rc_attitude_control_get_processed_yaw(rc);
 8004860:	68f8      	ldr	r0, [r7, #12]
 8004862:	f7ff ff4d 	bl	8004700 <rc_attitude_control_get_processed_yaw>
 8004866:	eef0 7a40 	vmov.f32	s15, s0
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	edc3 7a00 	vstr	s15, [r3]
	}

	if (throttle) {
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d007      	beq.n	8004886 <rc_attitude_control_get_processed+0x66>
		*throttle = rc_attitude_control_get_processed_throttle(rc);
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f7ff ff9e 	bl	80047b8 <rc_attitude_control_get_processed_throttle>
 800487c:	eef0 7a40 	vmov.f32	s15, s0
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	edc3 7a00 	vstr	s15, [r3]
	}
 8004886:	bf00      	nop
 8004888:	3710      	adds	r7, #16
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
	...

08004890 <mpu6500_basic_init>:
 *            - 0 success
 *            - 1 init failed
 * @note      spi can't read magnetometer data
 */
uint8_t mpu6500_basic_init(mpu6500_interface_t interface, mpu6500_address_t addr_pin)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	4603      	mov	r3, r0
 8004898:	460a      	mov	r2, r1
 800489a:	71fb      	strb	r3, [r7, #7]
 800489c:	4613      	mov	r3, r2
 800489e:	71bb      	strb	r3, [r7, #6]
    uint8_t res;
    
    /* link interface function */
    DRIVER_MPU6500_LINK_INIT(&gs_handle_mpu6500, mpu6500_handle_t);
 80048a0:	f44f 6288 	mov.w	r2, #1088	@ 0x440
 80048a4:	2100      	movs	r1, #0
 80048a6:	48a4      	ldr	r0, [pc, #656]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80048a8:	f015 fe94 	bl	801a5d4 <memset>
    DRIVER_MPU6500_LINK_IIC_INIT(&gs_handle_mpu6500, mpu6500_interface_iic_init);
 80048ac:	4ba2      	ldr	r3, [pc, #648]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80048ae:	4aa3      	ldr	r2, [pc, #652]	@ (8004b3c <mpu6500_basic_init+0x2ac>)
 80048b0:	605a      	str	r2, [r3, #4]
    DRIVER_MPU6500_LINK_IIC_DEINIT(&gs_handle_mpu6500, mpu6500_interface_iic_deinit);
 80048b2:	4ba1      	ldr	r3, [pc, #644]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80048b4:	4aa2      	ldr	r2, [pc, #648]	@ (8004b40 <mpu6500_basic_init+0x2b0>)
 80048b6:	609a      	str	r2, [r3, #8]
    DRIVER_MPU6500_LINK_IIC_READ(&gs_handle_mpu6500, mpu6500_interface_iic_read);
 80048b8:	4b9f      	ldr	r3, [pc, #636]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80048ba:	4aa2      	ldr	r2, [pc, #648]	@ (8004b44 <mpu6500_basic_init+0x2b4>)
 80048bc:	60da      	str	r2, [r3, #12]
    DRIVER_MPU6500_LINK_IIC_WRITE(&gs_handle_mpu6500, mpu6500_interface_iic_write);
 80048be:	4b9e      	ldr	r3, [pc, #632]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80048c0:	4aa1      	ldr	r2, [pc, #644]	@ (8004b48 <mpu6500_basic_init+0x2b8>)
 80048c2:	611a      	str	r2, [r3, #16]
    DRIVER_MPU6500_LINK_SPI_INIT(&gs_handle_mpu6500, mpu6500_interface_spi_init);
 80048c4:	4b9c      	ldr	r3, [pc, #624]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80048c6:	4aa1      	ldr	r2, [pc, #644]	@ (8004b4c <mpu6500_basic_init+0x2bc>)
 80048c8:	615a      	str	r2, [r3, #20]
    DRIVER_MPU6500_LINK_SPI_DEINIT(&gs_handle_mpu6500, mpu6500_interface_spi_deinit);
 80048ca:	4b9b      	ldr	r3, [pc, #620]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80048cc:	4aa0      	ldr	r2, [pc, #640]	@ (8004b50 <mpu6500_basic_init+0x2c0>)
 80048ce:	619a      	str	r2, [r3, #24]
    DRIVER_MPU6500_LINK_SPI_READ(&gs_handle_mpu6500, mpu6500_interface_spi_read);
 80048d0:	4b99      	ldr	r3, [pc, #612]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80048d2:	4aa0      	ldr	r2, [pc, #640]	@ (8004b54 <mpu6500_basic_init+0x2c4>)
 80048d4:	61da      	str	r2, [r3, #28]
    DRIVER_MPU6500_LINK_SPI_WRITE(&gs_handle_mpu6500, mpu6500_interface_spi_write);
 80048d6:	4b98      	ldr	r3, [pc, #608]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80048d8:	4a9f      	ldr	r2, [pc, #636]	@ (8004b58 <mpu6500_basic_init+0x2c8>)
 80048da:	621a      	str	r2, [r3, #32]
    DRIVER_MPU6500_LINK_DELAY_MS(&gs_handle_mpu6500, mpu6500_interface_delay_ms);
 80048dc:	4b96      	ldr	r3, [pc, #600]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80048de:	4a9f      	ldr	r2, [pc, #636]	@ (8004b5c <mpu6500_basic_init+0x2cc>)
 80048e0:	625a      	str	r2, [r3, #36]	@ 0x24
    DRIVER_MPU6500_LINK_DEBUG_PRINT(&gs_handle_mpu6500, mpu6500_interface_debug_print);
 80048e2:	4b95      	ldr	r3, [pc, #596]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80048e4:	4a9e      	ldr	r2, [pc, #632]	@ (8004b60 <mpu6500_basic_init+0x2d0>)
 80048e6:	629a      	str	r2, [r3, #40]	@ 0x28
    DRIVER_MPU6500_LINK_RECEIVE_CALLBACK(&gs_handle_mpu6500, mpu6500_interface_receive_callback);
 80048e8:	4b93      	ldr	r3, [pc, #588]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80048ea:	4a9e      	ldr	r2, [pc, #632]	@ (8004b64 <mpu6500_basic_init+0x2d4>)
 80048ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* set the interface */
    res = mpu6500_set_interface(&gs_handle_mpu6500, interface);
 80048ee:	79fb      	ldrb	r3, [r7, #7]
 80048f0:	4619      	mov	r1, r3
 80048f2:	4891      	ldr	r0, [pc, #580]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80048f4:	f000 fd86 	bl	8005404 <mpu6500_set_interface>
 80048f8:	4603      	mov	r3, r0
 80048fa:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80048fc:	7bfb      	ldrb	r3, [r7, #15]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d004      	beq.n	800490c <mpu6500_basic_init+0x7c>
    {
        mpu6500_interface_debug_print("mpu6500: set interface failed.\n");
 8004902:	4899      	ldr	r0, [pc, #612]	@ (8004b68 <mpu6500_basic_init+0x2d8>)
 8004904:	f000 fca2 	bl	800524c <mpu6500_interface_debug_print>
       
        return 1;
 8004908:	2301      	movs	r3, #1
 800490a:	e3ce      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the addr pin */
    res = mpu6500_set_addr_pin(&gs_handle_mpu6500, addr_pin);
 800490c:	79bb      	ldrb	r3, [r7, #6]
 800490e:	4619      	mov	r1, r3
 8004910:	4889      	ldr	r0, [pc, #548]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004912:	f000 fd8d 	bl	8005430 <mpu6500_set_addr_pin>
 8004916:	4603      	mov	r3, r0
 8004918:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800491a:	7bfb      	ldrb	r3, [r7, #15]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d004      	beq.n	800492a <mpu6500_basic_init+0x9a>
    {
        mpu6500_interface_debug_print("mpu6500: set addr pin failed.\n");
 8004920:	4892      	ldr	r0, [pc, #584]	@ (8004b6c <mpu6500_basic_init+0x2dc>)
 8004922:	f000 fc93 	bl	800524c <mpu6500_interface_debug_print>
       
        return 1;
 8004926:	2301      	movs	r3, #1
 8004928:	e3bf      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* init */
    res = mpu6500_init(&gs_handle_mpu6500);
 800492a:	4883      	ldr	r0, [pc, #524]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 800492c:	f000 fd96 	bl	800545c <mpu6500_init>
 8004930:	4603      	mov	r3, r0
 8004932:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004934:	7bfb      	ldrb	r3, [r7, #15]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d004      	beq.n	8004944 <mpu6500_basic_init+0xb4>
    {
        mpu6500_interface_debug_print("mpu6500: init failed.\n");
 800493a:	488d      	ldr	r0, [pc, #564]	@ (8004b70 <mpu6500_basic_init+0x2e0>)
 800493c:	f000 fc86 	bl	800524c <mpu6500_interface_debug_print>
       
        return 1;
 8004940:	2301      	movs	r3, #1
 8004942:	e3b2      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* delay 100 ms */
    mpu6500_interface_delay_ms(100);
 8004944:	2064      	movs	r0, #100	@ 0x64
 8004946:	f000 fc6b 	bl	8005220 <mpu6500_interface_delay_ms>
    
    /* disable sleep */
    res = mpu6500_set_sleep(&gs_handle_mpu6500, MPU6500_BOOL_FALSE);
 800494a:	2100      	movs	r1, #0
 800494c:	487a      	ldr	r0, [pc, #488]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 800494e:	f001 ff61 	bl	8006814 <mpu6500_set_sleep>
 8004952:	4603      	mov	r3, r0
 8004954:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004956:	7bfb      	ldrb	r3, [r7, #15]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d007      	beq.n	800496c <mpu6500_basic_init+0xdc>
    {
        mpu6500_interface_debug_print("mpu6500: set sleep failed.\n");
 800495c:	4885      	ldr	r0, [pc, #532]	@ (8004b74 <mpu6500_basic_init+0x2e4>)
 800495e:	f000 fc75 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004962:	4875      	ldr	r0, [pc, #468]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004964:	f000 fea6 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004968:	2301      	movs	r3, #1
 800496a:	e39e      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* if spi interface, disable iic interface */
    if (interface == MPU6500_INTERFACE_SPI)
 800496c:	79fb      	ldrb	r3, [r7, #7]
 800496e:	2b01      	cmp	r3, #1
 8004970:	d110      	bne.n	8004994 <mpu6500_basic_init+0x104>
    {
        /* disable iic */
        res = mpu6500_set_disable_iic_slave(&gs_handle_mpu6500, MPU6500_BOOL_TRUE);
 8004972:	2101      	movs	r1, #1
 8004974:	4870      	ldr	r0, [pc, #448]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004976:	f001 fe17 	bl	80065a8 <mpu6500_set_disable_iic_slave>
 800497a:	4603      	mov	r3, r0
 800497c:	73fb      	strb	r3, [r7, #15]
        if (res != 0)
 800497e:	7bfb      	ldrb	r3, [r7, #15]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d007      	beq.n	8004994 <mpu6500_basic_init+0x104>
        {
            mpu6500_interface_debug_print("mpu6500: set disable iic slave failed.\n");
 8004984:	487c      	ldr	r0, [pc, #496]	@ (8004b78 <mpu6500_basic_init+0x2e8>)
 8004986:	f000 fc61 	bl	800524c <mpu6500_interface_debug_print>
            (void)mpu6500_deinit(&gs_handle_mpu6500);
 800498a:	486b      	ldr	r0, [pc, #428]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 800498c:	f000 fe92 	bl	80056b4 <mpu6500_deinit>
           
            return 1;
 8004990:	2301      	movs	r3, #1
 8004992:	e38a      	b.n	80050aa <mpu6500_basic_init+0x81a>
        }
    }
    
    /* set fifo 1024kb */
    res = mpu6500_set_fifo_1024kb(&gs_handle_mpu6500);
 8004994:	4868      	ldr	r0, [pc, #416]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004996:	f002 fae7 	bl	8006f68 <mpu6500_set_fifo_1024kb>
 800499a:	4603      	mov	r3, r0
 800499c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800499e:	7bfb      	ldrb	r3, [r7, #15]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d007      	beq.n	80049b4 <mpu6500_basic_init+0x124>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo 1024kb failed.\n");
 80049a4:	4875      	ldr	r0, [pc, #468]	@ (8004b7c <mpu6500_basic_init+0x2ec>)
 80049a6:	f000 fc51 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 80049aa:	4863      	ldr	r0, [pc, #396]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80049ac:	f000 fe82 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e37a      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default clock source */
    res = mpu6500_set_clock_source(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_CLOCK_SOURCE);
 80049b4:	2101      	movs	r1, #1
 80049b6:	4860      	ldr	r0, [pc, #384]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80049b8:	f001 fe44 	bl	8006644 <mpu6500_set_clock_source>
 80049bc:	4603      	mov	r3, r0
 80049be:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80049c0:	7bfb      	ldrb	r3, [r7, #15]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d007      	beq.n	80049d6 <mpu6500_basic_init+0x146>
    {
        mpu6500_interface_debug_print("mpu6500: set clock source failed.\n");
 80049c6:	486e      	ldr	r0, [pc, #440]	@ (8004b80 <mpu6500_basic_init+0x2f0>)
 80049c8:	f000 fc40 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 80049cc:	485a      	ldr	r0, [pc, #360]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80049ce:	f000 fe71 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e369      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default rate */
    res = mpu6500_set_sample_rate_divider(&gs_handle_mpu6500, (1000 / MPU6500_BASIC_DEFAULT_RATE) - 1);
 80049d6:	2100      	movs	r1, #0
 80049d8:	4857      	ldr	r0, [pc, #348]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80049da:	f002 f811 	bl	8006a00 <mpu6500_set_sample_rate_divider>
 80049de:	4603      	mov	r3, r0
 80049e0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80049e2:	7bfb      	ldrb	r3, [r7, #15]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d007      	beq.n	80049f8 <mpu6500_basic_init+0x168>
    {
        mpu6500_interface_debug_print("mpu6500: set sample rate divider failed.\n");
 80049e8:	4866      	ldr	r0, [pc, #408]	@ (8004b84 <mpu6500_basic_init+0x2f4>)
 80049ea:	f000 fc2f 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 80049ee:	4852      	ldr	r0, [pc, #328]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80049f0:	f000 fe60 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e358      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* enable temperature sensor */
    res = mpu6500_set_ptat(&gs_handle_mpu6500, MPU6500_BOOL_TRUE);
 80049f8:	2101      	movs	r1, #1
 80049fa:	484f      	ldr	r0, [pc, #316]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 80049fc:	f001 fe6c 	bl	80066d8 <mpu6500_set_ptat>
 8004a00:	4603      	mov	r3, r0
 8004a02:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004a04:	7bfb      	ldrb	r3, [r7, #15]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d007      	beq.n	8004a1a <mpu6500_basic_init+0x18a>
    {
        mpu6500_interface_debug_print("mpu6500: set ptat failed.\n");
 8004a0a:	485f      	ldr	r0, [pc, #380]	@ (8004b88 <mpu6500_basic_init+0x2f8>)
 8004a0c:	f000 fc1e 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004a10:	4849      	ldr	r0, [pc, #292]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004a12:	f000 fe4f 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e347      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default cycle wake up */
    res = mpu6500_set_cycle_wake_up(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_CYCLE_WAKE_UP);
 8004a1a:	2100      	movs	r1, #0
 8004a1c:	4846      	ldr	r0, [pc, #280]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004a1e:	f001 feab 	bl	8006778 <mpu6500_set_cycle_wake_up>
 8004a22:	4603      	mov	r3, r0
 8004a24:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004a26:	7bfb      	ldrb	r3, [r7, #15]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d007      	beq.n	8004a3c <mpu6500_basic_init+0x1ac>
    {
        mpu6500_interface_debug_print("mpu6500: set cycle wake up failed.\n");
 8004a2c:	4857      	ldr	r0, [pc, #348]	@ (8004b8c <mpu6500_basic_init+0x2fc>)
 8004a2e:	f000 fc0d 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004a32:	4841      	ldr	r0, [pc, #260]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004a34:	f000 fe3e 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e336      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc x */
    res = mpu6500_set_standby_mode(&gs_handle_mpu6500, MPU6500_SOURCE_ACC_X, MPU6500_BOOL_FALSE);
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	2105      	movs	r1, #5
 8004a40:	483d      	ldr	r0, [pc, #244]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004a42:	f001 ff83 	bl	800694c <mpu6500_set_standby_mode>
 8004a46:	4603      	mov	r3, r0
 8004a48:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004a4a:	7bfb      	ldrb	r3, [r7, #15]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d007      	beq.n	8004a60 <mpu6500_basic_init+0x1d0>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8004a50:	484f      	ldr	r0, [pc, #316]	@ (8004b90 <mpu6500_basic_init+0x300>)
 8004a52:	f000 fbfb 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004a56:	4838      	ldr	r0, [pc, #224]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004a58:	f000 fe2c 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e324      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc y */
    res = mpu6500_set_standby_mode(&gs_handle_mpu6500, MPU6500_SOURCE_ACC_Y, MPU6500_BOOL_FALSE);
 8004a60:	2200      	movs	r2, #0
 8004a62:	2104      	movs	r1, #4
 8004a64:	4834      	ldr	r0, [pc, #208]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004a66:	f001 ff71 	bl	800694c <mpu6500_set_standby_mode>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004a6e:	7bfb      	ldrb	r3, [r7, #15]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d007      	beq.n	8004a84 <mpu6500_basic_init+0x1f4>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8004a74:	4846      	ldr	r0, [pc, #280]	@ (8004b90 <mpu6500_basic_init+0x300>)
 8004a76:	f000 fbe9 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004a7a:	482f      	ldr	r0, [pc, #188]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004a7c:	f000 fe1a 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e312      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc z */
    res = mpu6500_set_standby_mode(&gs_handle_mpu6500, MPU6500_SOURCE_ACC_Z, MPU6500_BOOL_FALSE);
 8004a84:	2200      	movs	r2, #0
 8004a86:	2103      	movs	r1, #3
 8004a88:	482b      	ldr	r0, [pc, #172]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004a8a:	f001 ff5f 	bl	800694c <mpu6500_set_standby_mode>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004a92:	7bfb      	ldrb	r3, [r7, #15]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d007      	beq.n	8004aa8 <mpu6500_basic_init+0x218>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8004a98:	483d      	ldr	r0, [pc, #244]	@ (8004b90 <mpu6500_basic_init+0x300>)
 8004a9a:	f000 fbd7 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004a9e:	4826      	ldr	r0, [pc, #152]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004aa0:	f000 fe08 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e300      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro x */
    res = mpu6500_set_standby_mode(&gs_handle_mpu6500, MPU6500_SOURCE_GYRO_X, MPU6500_BOOL_FALSE);
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	2102      	movs	r1, #2
 8004aac:	4822      	ldr	r0, [pc, #136]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004aae:	f001 ff4d 	bl	800694c <mpu6500_set_standby_mode>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004ab6:	7bfb      	ldrb	r3, [r7, #15]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d007      	beq.n	8004acc <mpu6500_basic_init+0x23c>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8004abc:	4834      	ldr	r0, [pc, #208]	@ (8004b90 <mpu6500_basic_init+0x300>)
 8004abe:	f000 fbc5 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004ac2:	481d      	ldr	r0, [pc, #116]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004ac4:	f000 fdf6 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e2ee      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro y */
    res = mpu6500_set_standby_mode(&gs_handle_mpu6500, MPU6500_SOURCE_GYRO_Y, MPU6500_BOOL_FALSE);
 8004acc:	2200      	movs	r2, #0
 8004ace:	2101      	movs	r1, #1
 8004ad0:	4819      	ldr	r0, [pc, #100]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004ad2:	f001 ff3b 	bl	800694c <mpu6500_set_standby_mode>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004ada:	7bfb      	ldrb	r3, [r7, #15]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d007      	beq.n	8004af0 <mpu6500_basic_init+0x260>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8004ae0:	482b      	ldr	r0, [pc, #172]	@ (8004b90 <mpu6500_basic_init+0x300>)
 8004ae2:	f000 fbb3 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004ae6:	4814      	ldr	r0, [pc, #80]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004ae8:	f000 fde4 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e2dc      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro z */
    res = mpu6500_set_standby_mode(&gs_handle_mpu6500, MPU6500_SOURCE_GYRO_Z, MPU6500_BOOL_FALSE);
 8004af0:	2200      	movs	r2, #0
 8004af2:	2100      	movs	r1, #0
 8004af4:	4810      	ldr	r0, [pc, #64]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004af6:	f001 ff29 	bl	800694c <mpu6500_set_standby_mode>
 8004afa:	4603      	mov	r3, r0
 8004afc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004afe:	7bfb      	ldrb	r3, [r7, #15]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d007      	beq.n	8004b14 <mpu6500_basic_init+0x284>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8004b04:	4822      	ldr	r0, [pc, #136]	@ (8004b90 <mpu6500_basic_init+0x300>)
 8004b06:	f000 fba1 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004b0a:	480b      	ldr	r0, [pc, #44]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004b0c:	f000 fdd2 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e2ca      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* disable gyroscope x test */
    res = mpu6500_set_gyroscope_test(&gs_handle_mpu6500, MPU6500_AXIS_X, MPU6500_BOOL_FALSE);
 8004b14:	2200      	movs	r2, #0
 8004b16:	2107      	movs	r1, #7
 8004b18:	4807      	ldr	r0, [pc, #28]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004b1a:	f002 f881 	bl	8006c20 <mpu6500_set_gyroscope_test>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004b22:	7bfb      	ldrb	r3, [r7, #15]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d037      	beq.n	8004b98 <mpu6500_basic_init+0x308>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 8004b28:	481a      	ldr	r0, [pc, #104]	@ (8004b94 <mpu6500_basic_init+0x304>)
 8004b2a:	f000 fb8f 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004b2e:	4802      	ldr	r0, [pc, #8]	@ (8004b38 <mpu6500_basic_init+0x2a8>)
 8004b30:	f000 fdc0 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004b34:	2301      	movs	r3, #1
 8004b36:	e2b8      	b.n	80050aa <mpu6500_basic_init+0x81a>
 8004b38:	20000338 	.word	0x20000338
 8004b3c:	080050f9 	.word	0x080050f9
 8004b40:	08005109 	.word	0x08005109
 8004b44:	08005119 	.word	0x08005119
 8004b48:	0800513d 	.word	0x0800513d
 8004b4c:	08005161 	.word	0x08005161
 8004b50:	08005171 	.word	0x08005171
 8004b54:	08005181 	.word	0x08005181
 8004b58:	080051d1 	.word	0x080051d1
 8004b5c:	08005221 	.word	0x08005221
 8004b60:	0800524d 	.word	0x0800524d
 8004b64:	0800527d 	.word	0x0800527d
 8004b68:	0801e2e0 	.word	0x0801e2e0
 8004b6c:	0801e300 	.word	0x0801e300
 8004b70:	0801e320 	.word	0x0801e320
 8004b74:	0801e338 	.word	0x0801e338
 8004b78:	0801e354 	.word	0x0801e354
 8004b7c:	0801e37c 	.word	0x0801e37c
 8004b80:	0801e3a0 	.word	0x0801e3a0
 8004b84:	0801e3c4 	.word	0x0801e3c4
 8004b88:	0801e3f0 	.word	0x0801e3f0
 8004b8c:	0801e40c 	.word	0x0801e40c
 8004b90:	0801e430 	.word	0x0801e430
 8004b94:	0801e454 	.word	0x0801e454
    }
    
    /* disable gyroscope y test */
    res = mpu6500_set_gyroscope_test(&gs_handle_mpu6500, MPU6500_AXIS_Y, MPU6500_BOOL_FALSE);
 8004b98:	2200      	movs	r2, #0
 8004b9a:	2106      	movs	r1, #6
 8004b9c:	48b0      	ldr	r0, [pc, #704]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004b9e:	f002 f83f 	bl	8006c20 <mpu6500_set_gyroscope_test>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004ba6:	7bfb      	ldrb	r3, [r7, #15]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d007      	beq.n	8004bbc <mpu6500_basic_init+0x32c>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 8004bac:	48ad      	ldr	r0, [pc, #692]	@ (8004e64 <mpu6500_basic_init+0x5d4>)
 8004bae:	f000 fb4d 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004bb2:	48ab      	ldr	r0, [pc, #684]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004bb4:	f000 fd7e 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e276      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* disable gyroscope z test */
    res = mpu6500_set_gyroscope_test(&gs_handle_mpu6500, MPU6500_AXIS_Z, MPU6500_BOOL_FALSE);
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	2105      	movs	r1, #5
 8004bc0:	48a7      	ldr	r0, [pc, #668]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004bc2:	f002 f82d 	bl	8006c20 <mpu6500_set_gyroscope_test>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004bca:	7bfb      	ldrb	r3, [r7, #15]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d007      	beq.n	8004be0 <mpu6500_basic_init+0x350>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 8004bd0:	48a4      	ldr	r0, [pc, #656]	@ (8004e64 <mpu6500_basic_init+0x5d4>)
 8004bd2:	f000 fb3b 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004bd6:	48a2      	ldr	r0, [pc, #648]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004bd8:	f000 fd6c 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e264      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer x test */
    res = mpu6500_set_accelerometer_test(&gs_handle_mpu6500, MPU6500_AXIS_X, MPU6500_BOOL_FALSE);
 8004be0:	2200      	movs	r2, #0
 8004be2:	2107      	movs	r1, #7
 8004be4:	489e      	ldr	r0, [pc, #632]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004be6:	f002 f917 	bl	8006e18 <mpu6500_set_accelerometer_test>
 8004bea:	4603      	mov	r3, r0
 8004bec:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004bee:	7bfb      	ldrb	r3, [r7, #15]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d007      	beq.n	8004c04 <mpu6500_basic_init+0x374>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 8004bf4:	489c      	ldr	r0, [pc, #624]	@ (8004e68 <mpu6500_basic_init+0x5d8>)
 8004bf6:	f000 fb29 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004bfa:	4899      	ldr	r0, [pc, #612]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004bfc:	f000 fd5a 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e252      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer y test */
    res = mpu6500_set_accelerometer_test(&gs_handle_mpu6500, MPU6500_AXIS_Y, MPU6500_BOOL_FALSE);
 8004c04:	2200      	movs	r2, #0
 8004c06:	2106      	movs	r1, #6
 8004c08:	4895      	ldr	r0, [pc, #596]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004c0a:	f002 f905 	bl	8006e18 <mpu6500_set_accelerometer_test>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004c12:	7bfb      	ldrb	r3, [r7, #15]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d007      	beq.n	8004c28 <mpu6500_basic_init+0x398>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 8004c18:	4893      	ldr	r0, [pc, #588]	@ (8004e68 <mpu6500_basic_init+0x5d8>)
 8004c1a:	f000 fb17 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004c1e:	4890      	ldr	r0, [pc, #576]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004c20:	f000 fd48 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e240      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer z test */
    res = mpu6500_set_accelerometer_test(&gs_handle_mpu6500, MPU6500_AXIS_Z, MPU6500_BOOL_FALSE);
 8004c28:	2200      	movs	r2, #0
 8004c2a:	2105      	movs	r1, #5
 8004c2c:	488c      	ldr	r0, [pc, #560]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004c2e:	f002 f8f3 	bl	8006e18 <mpu6500_set_accelerometer_test>
 8004c32:	4603      	mov	r3, r0
 8004c34:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004c36:	7bfb      	ldrb	r3, [r7, #15]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d007      	beq.n	8004c4c <mpu6500_basic_init+0x3bc>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 8004c3c:	488a      	ldr	r0, [pc, #552]	@ (8004e68 <mpu6500_basic_init+0x5d8>)
 8004c3e:	f000 fb05 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004c42:	4887      	ldr	r0, [pc, #540]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004c44:	f000 fd36 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e22e      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* disable fifo */
    res = mpu6500_set_fifo(&gs_handle_mpu6500, MPU6500_BOOL_FALSE);
 8004c4c:	2100      	movs	r1, #0
 8004c4e:	4884      	ldr	r0, [pc, #528]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004c50:	f001 fc0e 	bl	8006470 <mpu6500_set_fifo>
 8004c54:	4603      	mov	r3, r0
 8004c56:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004c58:	7bfb      	ldrb	r3, [r7, #15]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d007      	beq.n	8004c6e <mpu6500_basic_init+0x3de>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo failed.\n");
 8004c5e:	4883      	ldr	r0, [pc, #524]	@ (8004e6c <mpu6500_basic_init+0x5dc>)
 8004c60:	f000 faf4 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004c64:	487e      	ldr	r0, [pc, #504]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004c66:	f000 fd25 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e21d      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* disable temp fifo */
    res = mpu6500_set_fifo_enable(&gs_handle_mpu6500, MPU6500_FIFO_TEMP, MPU6500_BOOL_FALSE);
 8004c6e:	2200      	movs	r2, #0
 8004c70:	2107      	movs	r1, #7
 8004c72:	487b      	ldr	r0, [pc, #492]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004c74:	f002 fb4a 	bl	800730c <mpu6500_set_fifo_enable>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004c7c:	7bfb      	ldrb	r3, [r7, #15]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d007      	beq.n	8004c92 <mpu6500_basic_init+0x402>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8004c82:	487b      	ldr	r0, [pc, #492]	@ (8004e70 <mpu6500_basic_init+0x5e0>)
 8004c84:	f000 fae2 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004c88:	4875      	ldr	r0, [pc, #468]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004c8a:	f000 fd13 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e20b      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* disable xg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle_mpu6500, MPU6500_FIFO_XG, MPU6500_BOOL_FALSE);
 8004c92:	2200      	movs	r2, #0
 8004c94:	2106      	movs	r1, #6
 8004c96:	4872      	ldr	r0, [pc, #456]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004c98:	f002 fb38 	bl	800730c <mpu6500_set_fifo_enable>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004ca0:	7bfb      	ldrb	r3, [r7, #15]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d007      	beq.n	8004cb6 <mpu6500_basic_init+0x426>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8004ca6:	4872      	ldr	r0, [pc, #456]	@ (8004e70 <mpu6500_basic_init+0x5e0>)
 8004ca8:	f000 fad0 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004cac:	486c      	ldr	r0, [pc, #432]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004cae:	f000 fd01 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e1f9      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* disable yg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle_mpu6500, MPU6500_FIFO_YG, MPU6500_BOOL_FALSE);
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	2105      	movs	r1, #5
 8004cba:	4869      	ldr	r0, [pc, #420]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004cbc:	f002 fb26 	bl	800730c <mpu6500_set_fifo_enable>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004cc4:	7bfb      	ldrb	r3, [r7, #15]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d007      	beq.n	8004cda <mpu6500_basic_init+0x44a>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8004cca:	4869      	ldr	r0, [pc, #420]	@ (8004e70 <mpu6500_basic_init+0x5e0>)
 8004ccc:	f000 fabe 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004cd0:	4863      	ldr	r0, [pc, #396]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004cd2:	f000 fcef 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e1e7      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* disable zg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle_mpu6500, MPU6500_FIFO_ZG, MPU6500_BOOL_FALSE);
 8004cda:	2200      	movs	r2, #0
 8004cdc:	2104      	movs	r1, #4
 8004cde:	4860      	ldr	r0, [pc, #384]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004ce0:	f002 fb14 	bl	800730c <mpu6500_set_fifo_enable>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004ce8:	7bfb      	ldrb	r3, [r7, #15]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d007      	beq.n	8004cfe <mpu6500_basic_init+0x46e>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8004cee:	4860      	ldr	r0, [pc, #384]	@ (8004e70 <mpu6500_basic_init+0x5e0>)
 8004cf0:	f000 faac 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004cf4:	485a      	ldr	r0, [pc, #360]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004cf6:	f000 fcdd 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e1d5      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* disable accel fifo */
    res = mpu6500_set_fifo_enable(&gs_handle_mpu6500, MPU6500_FIFO_ACCEL, MPU6500_BOOL_FALSE);
 8004cfe:	2200      	movs	r2, #0
 8004d00:	2103      	movs	r1, #3
 8004d02:	4857      	ldr	r0, [pc, #348]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004d04:	f002 fb02 	bl	800730c <mpu6500_set_fifo_enable>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004d0c:	7bfb      	ldrb	r3, [r7, #15]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d007      	beq.n	8004d22 <mpu6500_basic_init+0x492>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8004d12:	4857      	ldr	r0, [pc, #348]	@ (8004e70 <mpu6500_basic_init+0x5e0>)
 8004d14:	f000 fa9a 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004d18:	4851      	ldr	r0, [pc, #324]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004d1a:	f000 fccb 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e1c3      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt level */
    res = mpu6500_set_interrupt_level(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_INTERRUPT_PIN_LEVEL);
 8004d22:	2101      	movs	r1, #1
 8004d24:	484e      	ldr	r0, [pc, #312]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004d26:	f002 fb4b 	bl	80073c0 <mpu6500_set_interrupt_level>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004d2e:	7bfb      	ldrb	r3, [r7, #15]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d007      	beq.n	8004d44 <mpu6500_basic_init+0x4b4>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt level failed.\n");
 8004d34:	484f      	ldr	r0, [pc, #316]	@ (8004e74 <mpu6500_basic_init+0x5e4>)
 8004d36:	f000 fa89 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004d3a:	4849      	ldr	r0, [pc, #292]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004d3c:	f000 fcba 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e1b2      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default pin type */
    res = mpu6500_set_interrupt_pin_type(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_INTERRUPT_PIN_TYPE);
 8004d44:	2100      	movs	r1, #0
 8004d46:	4846      	ldr	r0, [pc, #280]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004d48:	f002 fb88 	bl	800745c <mpu6500_set_interrupt_pin_type>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004d50:	7bfb      	ldrb	r3, [r7, #15]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d007      	beq.n	8004d66 <mpu6500_basic_init+0x4d6>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt pin type failed.\n");
 8004d56:	4848      	ldr	r0, [pc, #288]	@ (8004e78 <mpu6500_basic_init+0x5e8>)
 8004d58:	f000 fa78 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004d5c:	4840      	ldr	r0, [pc, #256]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004d5e:	f000 fca9 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e1a1      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default motion interrupt */
    res = mpu6500_set_interrupt(&gs_handle_mpu6500, MPU6500_INTERRUPT_MOTION, MPU6500_BASIC_DEFAULT_INTERRUPT_MOTION);
 8004d66:	2200      	movs	r2, #0
 8004d68:	2106      	movs	r1, #6
 8004d6a:	483d      	ldr	r0, [pc, #244]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004d6c:	f002 fd4c 	bl	8007808 <mpu6500_set_interrupt>
 8004d70:	4603      	mov	r3, r0
 8004d72:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004d74:	7bfb      	ldrb	r3, [r7, #15]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d007      	beq.n	8004d8a <mpu6500_basic_init+0x4fa>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8004d7a:	4840      	ldr	r0, [pc, #256]	@ (8004e7c <mpu6500_basic_init+0x5ec>)
 8004d7c:	f000 fa66 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004d80:	4837      	ldr	r0, [pc, #220]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004d82:	f000 fc97 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e18f      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fifo overflow interrupt */
    res = mpu6500_set_interrupt(&gs_handle_mpu6500, MPU6500_INTERRUPT_FIFO_OVERFLOW, MPU6500_BASIC_DEFAULT_INTERRUPT_FIFO_OVERFLOW);
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	2104      	movs	r1, #4
 8004d8e:	4834      	ldr	r0, [pc, #208]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004d90:	f002 fd3a 	bl	8007808 <mpu6500_set_interrupt>
 8004d94:	4603      	mov	r3, r0
 8004d96:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004d98:	7bfb      	ldrb	r3, [r7, #15]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d007      	beq.n	8004dae <mpu6500_basic_init+0x51e>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8004d9e:	4837      	ldr	r0, [pc, #220]	@ (8004e7c <mpu6500_basic_init+0x5ec>)
 8004da0:	f000 fa54 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004da4:	482e      	ldr	r0, [pc, #184]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004da6:	f000 fc85 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e17d      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default dmp interrupt */
    res = mpu6500_set_interrupt(&gs_handle_mpu6500, MPU6500_INTERRUPT_DMP, MPU6500_BASIC_DEFAULT_INTERRUPT_DMP);
 8004dae:	2200      	movs	r2, #0
 8004db0:	2101      	movs	r1, #1
 8004db2:	482b      	ldr	r0, [pc, #172]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004db4:	f002 fd28 	bl	8007808 <mpu6500_set_interrupt>
 8004db8:	4603      	mov	r3, r0
 8004dba:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004dbc:	7bfb      	ldrb	r3, [r7, #15]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d007      	beq.n	8004dd2 <mpu6500_basic_init+0x542>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8004dc2:	482e      	ldr	r0, [pc, #184]	@ (8004e7c <mpu6500_basic_init+0x5ec>)
 8004dc4:	f000 fa42 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004dc8:	4825      	ldr	r0, [pc, #148]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004dca:	f000 fc73 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e16b      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync int interrupt */
    res = mpu6500_set_interrupt(&gs_handle_mpu6500, MPU6500_INTERRUPT_FSYNC_INT, MPU6500_BASIC_DEFAULT_INTERRUPT_FSYNC_INT);
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	2103      	movs	r1, #3
 8004dd6:	4822      	ldr	r0, [pc, #136]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004dd8:	f002 fd16 	bl	8007808 <mpu6500_set_interrupt>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d007      	beq.n	8004df6 <mpu6500_basic_init+0x566>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8004de6:	4825      	ldr	r0, [pc, #148]	@ (8004e7c <mpu6500_basic_init+0x5ec>)
 8004de8:	f000 fa30 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004dec:	481c      	ldr	r0, [pc, #112]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004dee:	f000 fc61 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e159      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default data ready interrupt */
    res = mpu6500_set_interrupt(&gs_handle_mpu6500, MPU6500_INTERRUPT_DATA_READY, MPU6500_BASIC_DEFAULT_INTERRUPT_DATA_READY);
 8004df6:	2200      	movs	r2, #0
 8004df8:	2100      	movs	r1, #0
 8004dfa:	4819      	ldr	r0, [pc, #100]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004dfc:	f002 fd04 	bl	8007808 <mpu6500_set_interrupt>
 8004e00:	4603      	mov	r3, r0
 8004e02:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004e04:	7bfb      	ldrb	r3, [r7, #15]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d007      	beq.n	8004e1a <mpu6500_basic_init+0x58a>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8004e0a:	481c      	ldr	r0, [pc, #112]	@ (8004e7c <mpu6500_basic_init+0x5ec>)
 8004e0c:	f000 fa1e 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004e10:	4813      	ldr	r0, [pc, #76]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004e12:	f000 fc4f 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e147      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt latch */
    res = mpu6500_set_interrupt_latch(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_INTERRUPT_LATCH);
 8004e1a:	2101      	movs	r1, #1
 8004e1c:	4810      	ldr	r0, [pc, #64]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004e1e:	f002 fb6b 	bl	80074f8 <mpu6500_set_interrupt_latch>
 8004e22:	4603      	mov	r3, r0
 8004e24:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004e26:	7bfb      	ldrb	r3, [r7, #15]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d007      	beq.n	8004e3c <mpu6500_basic_init+0x5ac>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt latch failed.\n");
 8004e2c:	4814      	ldr	r0, [pc, #80]	@ (8004e80 <mpu6500_basic_init+0x5f0>)
 8004e2e:	f000 fa0d 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004e32:	480b      	ldr	r0, [pc, #44]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004e34:	f000 fc3e 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e136      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt read clear */
    res = mpu6500_set_interrupt_read_clear(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_INTERRUPT_READ_CLEAR);
 8004e3c:	2101      	movs	r1, #1
 8004e3e:	4808      	ldr	r0, [pc, #32]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004e40:	f002 fbaa 	bl	8007598 <mpu6500_set_interrupt_read_clear>
 8004e44:	4603      	mov	r3, r0
 8004e46:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004e48:	7bfb      	ldrb	r3, [r7, #15]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d01c      	beq.n	8004e88 <mpu6500_basic_init+0x5f8>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt read clear failed.\n");
 8004e4e:	480d      	ldr	r0, [pc, #52]	@ (8004e84 <mpu6500_basic_init+0x5f4>)
 8004e50:	f000 f9fc 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004e54:	4802      	ldr	r0, [pc, #8]	@ (8004e60 <mpu6500_basic_init+0x5d0>)
 8004e56:	f000 fc2d 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e125      	b.n	80050aa <mpu6500_basic_init+0x81a>
 8004e5e:	bf00      	nop
 8004e60:	20000338 	.word	0x20000338
 8004e64:	0801e454 	.word	0x0801e454
 8004e68:	0801e47c 	.word	0x0801e47c
 8004e6c:	0801e4a8 	.word	0x0801e4a8
 8004e70:	0801e4c4 	.word	0x0801e4c4
 8004e74:	0801e4e8 	.word	0x0801e4e8
 8004e78:	0801e510 	.word	0x0801e510
 8004e7c:	0801e53c 	.word	0x0801e53c
 8004e80:	0801e55c 	.word	0x0801e55c
 8004e84:	0801e584 	.word	0x0801e584
    }
    
    /* set the extern sync */
    res = mpu6500_set_extern_sync(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_EXTERN_SYNC);
 8004e88:	2100      	movs	r1, #0
 8004e8a:	488a      	ldr	r0, [pc, #552]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004e8c:	f001 fde2 	bl	8006a54 <mpu6500_set_extern_sync>
 8004e90:	4603      	mov	r3, r0
 8004e92:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004e94:	7bfb      	ldrb	r3, [r7, #15]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d007      	beq.n	8004eaa <mpu6500_basic_init+0x61a>
    {
        mpu6500_interface_debug_print("mpu6500: set extern sync failed.\n");
 8004e9a:	4887      	ldr	r0, [pc, #540]	@ (80050b8 <mpu6500_basic_init+0x828>)
 8004e9c:	f000 f9d6 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004ea0:	4884      	ldr	r0, [pc, #528]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004ea2:	f000 fc07 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e0ff      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync interrupt */
    res = mpu6500_set_fsync_interrupt(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_FSYNC_INTERRUPT);
 8004eaa:	2100      	movs	r1, #0
 8004eac:	4881      	ldr	r0, [pc, #516]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004eae:	f002 fc0f 	bl	80076d0 <mpu6500_set_fsync_interrupt>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004eb6:	7bfb      	ldrb	r3, [r7, #15]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d007      	beq.n	8004ecc <mpu6500_basic_init+0x63c>
    {
        mpu6500_interface_debug_print("mpu6500: set fsync interrupt failed.\n");
 8004ebc:	487f      	ldr	r0, [pc, #508]	@ (80050bc <mpu6500_basic_init+0x82c>)
 8004ebe:	f000 f9c5 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004ec2:	487c      	ldr	r0, [pc, #496]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004ec4:	f000 fbf6 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e0ee      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync interrupt level */
    res = mpu6500_set_fsync_interrupt_level(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_FSYNC_INTERRUPT_LEVEL);
 8004ecc:	2101      	movs	r1, #1
 8004ece:	4879      	ldr	r0, [pc, #484]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004ed0:	f002 fbb0 	bl	8007634 <mpu6500_set_fsync_interrupt_level>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004ed8:	7bfb      	ldrb	r3, [r7, #15]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d007      	beq.n	8004eee <mpu6500_basic_init+0x65e>
    {
        mpu6500_interface_debug_print("mpu6500: set fsync interrupt level failed.\n");
 8004ede:	4878      	ldr	r0, [pc, #480]	@ (80050c0 <mpu6500_basic_init+0x830>)
 8004ee0:	f000 f9b4 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004ee4:	4873      	ldr	r0, [pc, #460]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004ee6:	f000 fbe5 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e0dd      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default iic master */
    res = mpu6500_set_iic_master(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_IIC_MASTER);
 8004eee:	2100      	movs	r1, #0
 8004ef0:	4870      	ldr	r0, [pc, #448]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004ef2:	f001 fb0b 	bl	800650c <mpu6500_set_iic_master>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004efa:	7bfb      	ldrb	r3, [r7, #15]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d007      	beq.n	8004f10 <mpu6500_basic_init+0x680>
    {
        mpu6500_interface_debug_print("mpu6500: set iic master failed.\n");
 8004f00:	4870      	ldr	r0, [pc, #448]	@ (80050c4 <mpu6500_basic_init+0x834>)
 8004f02:	f000 f9a3 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004f06:	486b      	ldr	r0, [pc, #428]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004f08:	f000 fbd4 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e0cc      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default iic bypass */
    res = mpu6500_set_iic_bypass(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_IIC_BYPASS);
 8004f10:	2100      	movs	r1, #0
 8004f12:	4868      	ldr	r0, [pc, #416]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004f14:	f002 fc2a 	bl	800776c <mpu6500_set_iic_bypass>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004f1c:	7bfb      	ldrb	r3, [r7, #15]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d007      	beq.n	8004f32 <mpu6500_basic_init+0x6a2>
    {
        mpu6500_interface_debug_print("mpu6500: set iic bypass failed.\n");
 8004f22:	4869      	ldr	r0, [pc, #420]	@ (80050c8 <mpu6500_basic_init+0x838>)
 8004f24:	f000 f992 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004f28:	4862      	ldr	r0, [pc, #392]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004f2a:	f000 fbc3 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e0bb      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer range */
    res = mpu6500_set_accelerometer_range(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_ACCELEROMETER_RANGE);
 8004f32:	2103      	movs	r1, #3
 8004f34:	485f      	ldr	r0, [pc, #380]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004f36:	f001 ffc9 	bl	8006ecc <mpu6500_set_accelerometer_range>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004f3e:	7bfb      	ldrb	r3, [r7, #15]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d007      	beq.n	8004f54 <mpu6500_basic_init+0x6c4>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer range failed.\n");
 8004f44:	4861      	ldr	r0, [pc, #388]	@ (80050cc <mpu6500_basic_init+0x83c>)
 8004f46:	f000 f981 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004f4a:	485a      	ldr	r0, [pc, #360]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004f4c:	f000 fbb2 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e0aa      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyroscope range */
    res = mpu6500_set_gyroscope_range(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_GYROSCOPE_RANGE);
 8004f54:	2103      	movs	r1, #3
 8004f56:	4857      	ldr	r0, [pc, #348]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004f58:	f001 febc 	bl	8006cd4 <mpu6500_set_gyroscope_range>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004f60:	7bfb      	ldrb	r3, [r7, #15]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d007      	beq.n	8004f76 <mpu6500_basic_init+0x6e6>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope range failed.\n");
 8004f66:	485a      	ldr	r0, [pc, #360]	@ (80050d0 <mpu6500_basic_init+0x840>)
 8004f68:	f000 f970 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004f6c:	4851      	ldr	r0, [pc, #324]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004f6e:	f000 fba1 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e099      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyro standby */
    res = mpu6500_set_gyro_standby(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_GYROSCOPE_STANDBY);
 8004f76:	2100      	movs	r1, #0
 8004f78:	484e      	ldr	r0, [pc, #312]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004f7a:	f001 fc99 	bl	80068b0 <mpu6500_set_gyro_standby>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004f82:	7bfb      	ldrb	r3, [r7, #15]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d007      	beq.n	8004f98 <mpu6500_basic_init+0x708>
    {
        mpu6500_interface_debug_print("mpu6500: set gyro standby failed.\n");
 8004f88:	4852      	ldr	r0, [pc, #328]	@ (80050d4 <mpu6500_basic_init+0x844>)
 8004f8a:	f000 f95f 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004f8e:	4849      	ldr	r0, [pc, #292]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004f90:	f000 fb90 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e088      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fifo mode */
    res = mpu6500_set_fifo_mode(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_FIFO_MODE);
 8004f98:	2101      	movs	r1, #1
 8004f9a:	4846      	ldr	r0, [pc, #280]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004f9c:	f001 fdf2 	bl	8006b84 <mpu6500_set_fifo_mode>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004fa4:	7bfb      	ldrb	r3, [r7, #15]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d007      	beq.n	8004fba <mpu6500_basic_init+0x72a>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo mode failed.\n");
 8004faa:	484b      	ldr	r0, [pc, #300]	@ (80050d8 <mpu6500_basic_init+0x848>)
 8004fac:	f000 f94e 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004fb0:	4840      	ldr	r0, [pc, #256]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004fb2:	f000 fb7f 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e077      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyroscope choice */
    res = mpu6500_set_gyroscope_choice(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_GYROSCOPE_CHOICE);
 8004fba:	2100      	movs	r1, #0
 8004fbc:	483d      	ldr	r0, [pc, #244]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004fbe:	f001 fed7 	bl	8006d70 <mpu6500_set_gyroscope_choice>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004fc6:	7bfb      	ldrb	r3, [r7, #15]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d007      	beq.n	8004fdc <mpu6500_basic_init+0x74c>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope choice failed.\n");
 8004fcc:	4843      	ldr	r0, [pc, #268]	@ (80050dc <mpu6500_basic_init+0x84c>)
 8004fce:	f000 f93d 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004fd2:	4838      	ldr	r0, [pc, #224]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004fd4:	f000 fb6e 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e066      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default low pass filter */
    res = mpu6500_set_low_pass_filter(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_LOW_PASS_FILTER);
 8004fdc:	2100      	movs	r1, #0
 8004fde:	4835      	ldr	r0, [pc, #212]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004fe0:	f001 fd86 	bl	8006af0 <mpu6500_set_low_pass_filter>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d007      	beq.n	8004ffe <mpu6500_basic_init+0x76e>
    {
        mpu6500_interface_debug_print("mpu6500: set low pass filter failed.\n");
 8004fee:	483c      	ldr	r0, [pc, #240]	@ (80050e0 <mpu6500_basic_init+0x850>)
 8004ff0:	f000 f92c 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8004ff4:	482f      	ldr	r0, [pc, #188]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8004ff6:	f000 fb5d 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e055      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer choice */
    res = mpu6500_set_accelerometer_choice(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_ACCELEROMETER_CHOICE);
 8004ffe:	2100      	movs	r1, #0
 8005000:	482c      	ldr	r0, [pc, #176]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8005002:	f001 fff9 	bl	8006ff8 <mpu6500_set_accelerometer_choice>
 8005006:	4603      	mov	r3, r0
 8005008:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800500a:	7bfb      	ldrb	r3, [r7, #15]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d007      	beq.n	8005020 <mpu6500_basic_init+0x790>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer choice failed.\n");
 8005010:	4834      	ldr	r0, [pc, #208]	@ (80050e4 <mpu6500_basic_init+0x854>)
 8005012:	f000 f91b 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8005016:	4827      	ldr	r0, [pc, #156]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8005018:	f000 fb4c 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 800501c:	2301      	movs	r3, #1
 800501e:	e044      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer low pass filter */
    res = mpu6500_set_accelerometer_low_pass_filter(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_ACCELEROMETER_LOW_PASS_FILTER);
 8005020:	2100      	movs	r1, #0
 8005022:	4824      	ldr	r0, [pc, #144]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8005024:	f002 f842 	bl	80070ac <mpu6500_set_accelerometer_low_pass_filter>
 8005028:	4603      	mov	r3, r0
 800502a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800502c:	7bfb      	ldrb	r3, [r7, #15]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d007      	beq.n	8005042 <mpu6500_basic_init+0x7b2>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer low pass filter failed.\n");
 8005032:	482d      	ldr	r0, [pc, #180]	@ (80050e8 <mpu6500_basic_init+0x858>)
 8005034:	f000 f90a 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 8005038:	481e      	ldr	r0, [pc, #120]	@ (80050b4 <mpu6500_basic_init+0x824>)
 800503a:	f000 fb3b 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 800503e:	2301      	movs	r3, #1
 8005040:	e033      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default low power accel output rate */
    res = mpu6500_set_low_power_accel_output_rate(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_LOW_POWER_ACCEL_OUTPUT_RATE);
 8005042:	2108      	movs	r1, #8
 8005044:	481b      	ldr	r0, [pc, #108]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8005046:	f002 f87b 	bl	8007140 <mpu6500_set_low_power_accel_output_rate>
 800504a:	4603      	mov	r3, r0
 800504c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800504e:	7bfb      	ldrb	r3, [r7, #15]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d007      	beq.n	8005064 <mpu6500_basic_init+0x7d4>
    {
        mpu6500_interface_debug_print("mpu6500: set low power accel output rate failed.\n");
 8005054:	4825      	ldr	r0, [pc, #148]	@ (80050ec <mpu6500_basic_init+0x85c>)
 8005056:	f000 f8f9 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 800505a:	4816      	ldr	r0, [pc, #88]	@ (80050b4 <mpu6500_basic_init+0x824>)
 800505c:	f000 fb2a 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8005060:	2301      	movs	r3, #1
 8005062:	e022      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default wake on motion */
    res = mpu6500_set_wake_on_motion(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_WAKE_ON_MOTION);
 8005064:	2100      	movs	r1, #0
 8005066:	4813      	ldr	r0, [pc, #76]	@ (80050b4 <mpu6500_basic_init+0x824>)
 8005068:	f002 f8b4 	bl	80071d4 <mpu6500_set_wake_on_motion>
 800506c:	4603      	mov	r3, r0
 800506e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8005070:	7bfb      	ldrb	r3, [r7, #15]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d007      	beq.n	8005086 <mpu6500_basic_init+0x7f6>
    {
        mpu6500_interface_debug_print("mpu6500: set wake on motion failed.\n");
 8005076:	481e      	ldr	r0, [pc, #120]	@ (80050f0 <mpu6500_basic_init+0x860>)
 8005078:	f000 f8e8 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 800507c:	480d      	ldr	r0, [pc, #52]	@ (80050b4 <mpu6500_basic_init+0x824>)
 800507e:	f000 fb19 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 8005082:	2301      	movs	r3, #1
 8005084:	e011      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accel compare with previous sample */
    res = mpu6500_set_accel_compare_with_previous_sample(&gs_handle_mpu6500, MPU6500_BASIC_DEFAULT_ACCELEROMETER_COMPARE);
 8005086:	2101      	movs	r1, #1
 8005088:	480a      	ldr	r0, [pc, #40]	@ (80050b4 <mpu6500_basic_init+0x824>)
 800508a:	f002 f8f1 	bl	8007270 <mpu6500_set_accel_compare_with_previous_sample>
 800508e:	4603      	mov	r3, r0
 8005090:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8005092:	7bfb      	ldrb	r3, [r7, #15]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d007      	beq.n	80050a8 <mpu6500_basic_init+0x818>
    {
        mpu6500_interface_debug_print("mpu6500: set accel compare with previous sample failed.\n");
 8005098:	4816      	ldr	r0, [pc, #88]	@ (80050f4 <mpu6500_basic_init+0x864>)
 800509a:	f000 f8d7 	bl	800524c <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle_mpu6500);
 800509e:	4805      	ldr	r0, [pc, #20]	@ (80050b4 <mpu6500_basic_init+0x824>)
 80050a0:	f000 fb08 	bl	80056b4 <mpu6500_deinit>
       
        return 1;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e000      	b.n	80050aa <mpu6500_basic_init+0x81a>
    }
    
    return 0;
 80050a8:	2300      	movs	r3, #0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3710      	adds	r7, #16
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	20000338 	.word	0x20000338
 80050b8:	0801e5b0 	.word	0x0801e5b0
 80050bc:	0801e5d4 	.word	0x0801e5d4
 80050c0:	0801e5fc 	.word	0x0801e5fc
 80050c4:	0801e628 	.word	0x0801e628
 80050c8:	0801e64c 	.word	0x0801e64c
 80050cc:	0801e670 	.word	0x0801e670
 80050d0:	0801e69c 	.word	0x0801e69c
 80050d4:	0801e6c4 	.word	0x0801e6c4
 80050d8:	0801e6e8 	.word	0x0801e6e8
 80050dc:	0801e708 	.word	0x0801e708
 80050e0:	0801e730 	.word	0x0801e730
 80050e4:	0801e758 	.word	0x0801e758
 80050e8:	0801e784 	.word	0x0801e784
 80050ec:	0801e7b8 	.word	0x0801e7b8
 80050f0:	0801e7ec 	.word	0x0801e7ec
 80050f4:	0801e814 	.word	0x0801e814

080050f8 <mpu6500_interface_iic_init>:
 *         - 0 success
 *         - 1 iic init failed
 * @note   none
 */
uint8_t mpu6500_interface_iic_init(void)
{
 80050f8:	b480      	push	{r7}
 80050fa:	af00      	add	r7, sp, #0
    return 0;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <mpu6500_interface_iic_deinit>:
 *         - 0 success
 *         - 1 iic deinit failed
 * @note   none
 */
uint8_t mpu6500_interface_iic_deinit(void)
{
 8005108:	b480      	push	{r7}
 800510a:	af00      	add	r7, sp, #0
    return 0;
 800510c:	2300      	movs	r3, #0
}
 800510e:	4618      	mov	r0, r3
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr

08005118 <mpu6500_interface_iic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mpu6500_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8005118:	b480      	push	{r7}
 800511a:	b083      	sub	sp, #12
 800511c:	af00      	add	r7, sp, #0
 800511e:	603a      	str	r2, [r7, #0]
 8005120:	461a      	mov	r2, r3
 8005122:	4603      	mov	r3, r0
 8005124:	71fb      	strb	r3, [r7, #7]
 8005126:	460b      	mov	r3, r1
 8005128:	71bb      	strb	r3, [r7, #6]
 800512a:	4613      	mov	r3, r2
 800512c:	80bb      	strh	r3, [r7, #4]
    return 0;
 800512e:	2300      	movs	r3, #0
}
 8005130:	4618      	mov	r0, r3
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <mpu6500_interface_iic_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t mpu6500_interface_iic_write(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 800513c:	b480      	push	{r7}
 800513e:	b083      	sub	sp, #12
 8005140:	af00      	add	r7, sp, #0
 8005142:	603a      	str	r2, [r7, #0]
 8005144:	461a      	mov	r2, r3
 8005146:	4603      	mov	r3, r0
 8005148:	71fb      	strb	r3, [r7, #7]
 800514a:	460b      	mov	r3, r1
 800514c:	71bb      	strb	r3, [r7, #6]
 800514e:	4613      	mov	r3, r2
 8005150:	80bb      	strh	r3, [r7, #4]
    return 0;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <mpu6500_interface_spi_init>:
 *         - 0 success
 *         - 1 spi init failed
 * @note   none
 */
uint8_t mpu6500_interface_spi_init(void)
{
 8005160:	b480      	push	{r7}
 8005162:	af00      	add	r7, sp, #0
    return 0;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	46bd      	mov	sp, r7
 800516a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516e:	4770      	bx	lr

08005170 <mpu6500_interface_spi_deinit>:
 *         - 0 success
 *         - 1 spi deinit failed
 * @note   none
 */
uint8_t mpu6500_interface_spi_deinit(void)
{   
 8005170:	b480      	push	{r7}
 8005172:	af00      	add	r7, sp, #0
    return 0;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <mpu6500_interface_spi_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mpu6500_interface_spi_read(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b082      	sub	sp, #8
 8005184:	af00      	add	r7, sp, #0
 8005186:	4603      	mov	r3, r0
 8005188:	6039      	str	r1, [r7, #0]
 800518a:	71fb      	strb	r3, [r7, #7]
 800518c:	4613      	mov	r3, r2
 800518e:	80bb      	strh	r3, [r7, #4]
	//uint8_t temp_data = 0x80|reg;
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8005190:	2200      	movs	r2, #0
 8005192:	2110      	movs	r1, #16
 8005194:	480c      	ldr	r0, [pc, #48]	@ (80051c8 <mpu6500_interface_spi_read+0x48>)
 8005196:	f006 f9b1 	bl	800b4fc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &reg , 1, 100);
 800519a:	1df9      	adds	r1, r7, #7
 800519c:	2364      	movs	r3, #100	@ 0x64
 800519e:	2201      	movs	r2, #1
 80051a0:	480a      	ldr	r0, [pc, #40]	@ (80051cc <mpu6500_interface_spi_read+0x4c>)
 80051a2:	f008 f96a 	bl	800d47a <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, buf, len, 100);
 80051a6:	88ba      	ldrh	r2, [r7, #4]
 80051a8:	2364      	movs	r3, #100	@ 0x64
 80051aa:	6839      	ldr	r1, [r7, #0]
 80051ac:	4807      	ldr	r0, [pc, #28]	@ (80051cc <mpu6500_interface_spi_read+0x4c>)
 80051ae:	f008 faa8 	bl	800d702 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80051b2:	2201      	movs	r2, #1
 80051b4:	2110      	movs	r1, #16
 80051b6:	4804      	ldr	r0, [pc, #16]	@ (80051c8 <mpu6500_interface_spi_read+0x48>)
 80051b8:	f006 f9a0 	bl	800b4fc <HAL_GPIO_WritePin>
    return 0;
 80051bc:	2300      	movs	r3, #0
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3708      	adds	r7, #8
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	40020000 	.word	0x40020000
 80051cc:	20004f50 	.word	0x20004f50

080051d0 <mpu6500_interface_spi_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t mpu6500_interface_spi_write(uint8_t reg, uint8_t *buf, uint16_t len)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b082      	sub	sp, #8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	4603      	mov	r3, r0
 80051d8:	6039      	str	r1, [r7, #0]
 80051da:	71fb      	strb	r3, [r7, #7]
 80051dc:	4613      	mov	r3, r2
 80051de:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80051e0:	2200      	movs	r2, #0
 80051e2:	2110      	movs	r1, #16
 80051e4:	480c      	ldr	r0, [pc, #48]	@ (8005218 <mpu6500_interface_spi_write+0x48>)
 80051e6:	f006 f989 	bl	800b4fc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &reg, 1, 100);
 80051ea:	1df9      	adds	r1, r7, #7
 80051ec:	2364      	movs	r3, #100	@ 0x64
 80051ee:	2201      	movs	r2, #1
 80051f0:	480a      	ldr	r0, [pc, #40]	@ (800521c <mpu6500_interface_spi_write+0x4c>)
 80051f2:	f008 f942 	bl	800d47a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, buf, 1, 100);
 80051f6:	2364      	movs	r3, #100	@ 0x64
 80051f8:	2201      	movs	r2, #1
 80051fa:	6839      	ldr	r1, [r7, #0]
 80051fc:	4807      	ldr	r0, [pc, #28]	@ (800521c <mpu6500_interface_spi_write+0x4c>)
 80051fe:	f008 f93c 	bl	800d47a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8005202:	2201      	movs	r2, #1
 8005204:	2110      	movs	r1, #16
 8005206:	4804      	ldr	r0, [pc, #16]	@ (8005218 <mpu6500_interface_spi_write+0x48>)
 8005208:	f006 f978 	bl	800b4fc <HAL_GPIO_WritePin>
    return 0;
 800520c:	2300      	movs	r3, #0
}
 800520e:	4618      	mov	r0, r3
 8005210:	3708      	adds	r7, #8
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	40020000 	.word	0x40020000
 800521c:	20004f50 	.word	0x20004f50

08005220 <mpu6500_interface_delay_ms>:
 * @brief     interface delay ms
 * @param[in] ms time
 * @note      none
 */
void mpu6500_interface_delay_ms(uint32_t ms)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b082      	sub	sp, #8
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
	vTaskDelay(pdMS_TO_TICKS(ms));
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800522e:	fb02 f303 	mul.w	r3, r2, r3
 8005232:	4a05      	ldr	r2, [pc, #20]	@ (8005248 <mpu6500_interface_delay_ms+0x28>)
 8005234:	fba2 2303 	umull	r2, r3, r2, r3
 8005238:	099b      	lsrs	r3, r3, #6
 800523a:	4618      	mov	r0, r3
 800523c:	f00f fea0 	bl	8014f80 <vTaskDelay>
}
 8005240:	bf00      	nop
 8005242:	3708      	adds	r7, #8
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	10624dd3 	.word	0x10624dd3

0800524c <mpu6500_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt format data
 * @note      none
 */
void mpu6500_interface_debug_print(const char *const fmt, ...)
{
 800524c:	b40f      	push	{r0, r1, r2, r3}
 800524e:	b580      	push	{r7, lr}
 8005250:	b082      	sub	sp, #8
 8005252:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, fmt);
 8005254:	f107 0314 	add.w	r3, r7, #20
 8005258:	607b      	str	r3, [r7, #4]
    vfprintf(stderr, fmt, args);  // <-- Pass to stderr
 800525a:	4b07      	ldr	r3, [pc, #28]	@ (8005278 <mpu6500_interface_debug_print+0x2c>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	6939      	ldr	r1, [r7, #16]
 8005264:	4618      	mov	r0, r3
 8005266:	f014 fb95 	bl	8019994 <vfiprintf>
    va_end(args);
}
 800526a:	bf00      	nop
 800526c:	3708      	adds	r7, #8
 800526e:	46bd      	mov	sp, r7
 8005270:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005274:	b004      	add	sp, #16
 8005276:	4770      	bx	lr
 8005278:	20000160 	.word	0x20000160

0800527c <mpu6500_interface_receive_callback>:
 * @brief     interface receive callback
 * @param[in] type irq type
 * @note      none
 */
void mpu6500_interface_receive_callback(uint8_t type)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b082      	sub	sp, #8
 8005280:	af00      	add	r7, sp, #0
 8005282:	4603      	mov	r3, r0
 8005284:	71fb      	strb	r3, [r7, #7]
    switch (type)
 8005286:	79fb      	ldrb	r3, [r7, #7]
 8005288:	2b06      	cmp	r3, #6
 800528a:	d825      	bhi.n	80052d8 <mpu6500_interface_receive_callback+0x5c>
 800528c:	a201      	add	r2, pc, #4	@ (adr r2, 8005294 <mpu6500_interface_receive_callback+0x18>)
 800528e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005292:	bf00      	nop
 8005294:	080052d1 	.word	0x080052d1
 8005298:	080052c9 	.word	0x080052c9
 800529c:	080052d9 	.word	0x080052d9
 80052a0:	080052c1 	.word	0x080052c1
 80052a4:	080052b9 	.word	0x080052b9
 80052a8:	080052d9 	.word	0x080052d9
 80052ac:	080052b1 	.word	0x080052b1
    {
        case MPU6500_INTERRUPT_MOTION :
        {
            mpu6500_interface_debug_print("mpu6500: irq motion.\n");
 80052b0:	480d      	ldr	r0, [pc, #52]	@ (80052e8 <mpu6500_interface_receive_callback+0x6c>)
 80052b2:	f7ff ffcb 	bl	800524c <mpu6500_interface_debug_print>
            
            break;
 80052b6:	e013      	b.n	80052e0 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_FIFO_OVERFLOW :
        {
            mpu6500_interface_debug_print("mpu6500: irq fifo overflow.\n");
 80052b8:	480c      	ldr	r0, [pc, #48]	@ (80052ec <mpu6500_interface_receive_callback+0x70>)
 80052ba:	f7ff ffc7 	bl	800524c <mpu6500_interface_debug_print>
            
            break;
 80052be:	e00f      	b.n	80052e0 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_FSYNC_INT :
        {
            mpu6500_interface_debug_print("mpu6500: irq fsync int.\n");
 80052c0:	480b      	ldr	r0, [pc, #44]	@ (80052f0 <mpu6500_interface_receive_callback+0x74>)
 80052c2:	f7ff ffc3 	bl	800524c <mpu6500_interface_debug_print>
            
            break;
 80052c6:	e00b      	b.n	80052e0 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_DMP :
        {
            mpu6500_interface_debug_print("mpu6500: irq dmp\n");
 80052c8:	480a      	ldr	r0, [pc, #40]	@ (80052f4 <mpu6500_interface_receive_callback+0x78>)
 80052ca:	f7ff ffbf 	bl	800524c <mpu6500_interface_debug_print>
            
            break;
 80052ce:	e007      	b.n	80052e0 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_DATA_READY :
        {
            mpu6500_interface_debug_print("mpu6500: irq data ready\n");
 80052d0:	4809      	ldr	r0, [pc, #36]	@ (80052f8 <mpu6500_interface_receive_callback+0x7c>)
 80052d2:	f7ff ffbb 	bl	800524c <mpu6500_interface_debug_print>
            
            break;
 80052d6:	e003      	b.n	80052e0 <mpu6500_interface_receive_callback+0x64>
        }
        default :
        {
            mpu6500_interface_debug_print("mpu6500: irq unknown code.\n");
 80052d8:	4808      	ldr	r0, [pc, #32]	@ (80052fc <mpu6500_interface_receive_callback+0x80>)
 80052da:	f7ff ffb7 	bl	800524c <mpu6500_interface_debug_print>
            
            break;
 80052de:	bf00      	nop
        }
    }
}
 80052e0:	bf00      	nop
 80052e2:	3708      	adds	r7, #8
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}
 80052e8:	0801e850 	.word	0x0801e850
 80052ec:	0801e868 	.word	0x0801e868
 80052f0:	0801e888 	.word	0x0801e888
 80052f4:	0801e8a4 	.word	0x0801e8a4
 80052f8:	0801e8b8 	.word	0x0801e8b8
 80052fc:	0801e8d4 	.word	0x0801e8d4

08005300 <a_mpu6500_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
static uint8_t a_mpu6500_read(mpu6500_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8005300:	b590      	push	{r4, r7, lr}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	60f8      	str	r0, [r7, #12]
 8005308:	607a      	str	r2, [r7, #4]
 800530a:	461a      	mov	r2, r3
 800530c:	460b      	mov	r3, r1
 800530e:	72fb      	strb	r3, [r7, #11]
 8005310:	4613      	mov	r3, r2
 8005312:	813b      	strh	r3, [r7, #8]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                     /* if iic interface */
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800531a:	2b00      	cmp	r3, #0
 800531c:	d10e      	bne.n	800533c <a_mpu6500_read+0x3c>
    {
        if (handle->iic_read(handle->iic_addr, reg, (uint8_t *)buf, len) != 0)        /* read data */
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	68dc      	ldr	r4, [r3, #12]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	7818      	ldrb	r0, [r3, #0]
 8005326:	893b      	ldrh	r3, [r7, #8]
 8005328:	7af9      	ldrb	r1, [r7, #11]
 800532a:	687a      	ldr	r2, [r7, #4]
 800532c:	47a0      	blx	r4
 800532e:	4603      	mov	r3, r0
 8005330:	2b00      	cmp	r3, #0
 8005332:	d001      	beq.n	8005338 <a_mpu6500_read+0x38>
        {
            return 1;                                                                 /* return error */
 8005334:	2301      	movs	r3, #1
 8005336:	e010      	b.n	800535a <a_mpu6500_read+0x5a>
        }
        else
        {
            return 0;                                                                 /* success return 0 */
 8005338:	2300      	movs	r3, #0
 800533a:	e00e      	b.n	800535a <a_mpu6500_read+0x5a>
        }
    }
    else                                                                              /* spi interface */
    {
        if (handle->spi_read(reg | 0x80, (uint8_t *)buf, len) != 0)                   /* read data */
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	69db      	ldr	r3, [r3, #28]
 8005340:	7afa      	ldrb	r2, [r7, #11]
 8005342:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005346:	b2d0      	uxtb	r0, r2
 8005348:	893a      	ldrh	r2, [r7, #8]
 800534a:	6879      	ldr	r1, [r7, #4]
 800534c:	4798      	blx	r3
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d001      	beq.n	8005358 <a_mpu6500_read+0x58>
        {
            return 1;                                                                 /* return error */
 8005354:	2301      	movs	r3, #1
 8005356:	e000      	b.n	800535a <a_mpu6500_read+0x5a>
        }
        else
        {
            return 0;                                                                 /* success return 0 */
 8005358:	2300      	movs	r3, #0
        }
    }
}
 800535a:	4618      	mov	r0, r3
 800535c:	3714      	adds	r7, #20
 800535e:	46bd      	mov	sp, r7
 8005360:	bd90      	pop	{r4, r7, pc}

08005362 <a_mpu6500_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
static uint8_t a_mpu6500_write(mpu6500_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8005362:	b590      	push	{r4, r7, lr}
 8005364:	b085      	sub	sp, #20
 8005366:	af00      	add	r7, sp, #0
 8005368:	60f8      	str	r0, [r7, #12]
 800536a:	607a      	str	r2, [r7, #4]
 800536c:	461a      	mov	r2, r3
 800536e:	460b      	mov	r3, r1
 8005370:	72fb      	strb	r3, [r7, #11]
 8005372:	4613      	mov	r3, r2
 8005374:	813b      	strh	r3, [r7, #8]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                      /* if iic interface */
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800537c:	2b00      	cmp	r3, #0
 800537e:	d10e      	bne.n	800539e <a_mpu6500_write+0x3c>
    {
        if (handle->iic_write(handle->iic_addr, reg, (uint8_t *)buf, len) != 0)        /* write data */
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	691c      	ldr	r4, [r3, #16]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	7818      	ldrb	r0, [r3, #0]
 8005388:	893b      	ldrh	r3, [r7, #8]
 800538a:	7af9      	ldrb	r1, [r7, #11]
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	47a0      	blx	r4
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <a_mpu6500_write+0x38>
        {
            return 1;                                                                  /* return error */
 8005396:	2301      	movs	r3, #1
 8005398:	e010      	b.n	80053bc <a_mpu6500_write+0x5a>
        }
        else
        {
            return 0;                                                                  /* success return 0 */
 800539a:	2300      	movs	r3, #0
 800539c:	e00e      	b.n	80053bc <a_mpu6500_write+0x5a>
        }
    }
    else                                                                               /* spi interface */
    {
        if (handle->spi_write(reg & (~0x80), (uint8_t *)buf, len) != 0)                /* write data */
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6a1b      	ldr	r3, [r3, #32]
 80053a2:	7afa      	ldrb	r2, [r7, #11]
 80053a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80053a8:	b2d0      	uxtb	r0, r2
 80053aa:	893a      	ldrh	r2, [r7, #8]
 80053ac:	6879      	ldr	r1, [r7, #4]
 80053ae:	4798      	blx	r3
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d001      	beq.n	80053ba <a_mpu6500_write+0x58>
        {
            return 1;                                                                  /* return error */
 80053b6:	2301      	movs	r3, #1
 80053b8:	e000      	b.n	80053bc <a_mpu6500_write+0x5a>
        }
        else
        {
            return 0;                                                                  /* success return 0 */
 80053ba:	2300      	movs	r3, #0
        }
    }
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3714      	adds	r7, #20
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd90      	pop	{r4, r7, pc}

080053c4 <a_mpu6500_deinit>:
 *            - 0 success
 *            - 1 deinit failed
 * @note      none
 */
static uint8_t a_mpu6500_deinit(mpu6500_handle_t *handle)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)        /* if iic interface */
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d109      	bne.n	80053ea <a_mpu6500_deinit+0x26>
    {
        if (handle->iic_deinit() != 0)                   /* iic deinit */
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	4798      	blx	r3
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d001      	beq.n	80053e6 <a_mpu6500_deinit+0x22>
        {
            return 1;                                    /* return error */
 80053e2:	2301      	movs	r3, #1
 80053e4:	e00a      	b.n	80053fc <a_mpu6500_deinit+0x38>
        }
        else
        {
            return 0;                                    /* success return 0 */
 80053e6:	2300      	movs	r3, #0
 80053e8:	e008      	b.n	80053fc <a_mpu6500_deinit+0x38>
        }
    }
    else
    {
        if (handle->spi_deinit() != 0)                   /* if spi interface */
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	699b      	ldr	r3, [r3, #24]
 80053ee:	4798      	blx	r3
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d001      	beq.n	80053fa <a_mpu6500_deinit+0x36>
        {
            return 1;                                    /* return error */
 80053f6:	2301      	movs	r3, #1
 80053f8:	e000      	b.n	80053fc <a_mpu6500_deinit+0x38>
        }
        else
        {
            return 0;                                    /* success return 0 */
 80053fa:	2300      	movs	r3, #0
        }
    }
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3708      	adds	r7, #8
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <mpu6500_set_interface>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t mpu6500_set_interface(mpu6500_handle_t *handle, mpu6500_interface_t interface)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	460b      	mov	r3, r1
 800540e:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                          /* check handle */
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d101      	bne.n	800541a <mpu6500_set_interface+0x16>
    {
        return 2;                                /* return error */
 8005416:	2302      	movs	r3, #2
 8005418:	e004      	b.n	8005424 <mpu6500_set_interface+0x20>
    }
    
    handle->iic_spi = (uint8_t)interface;        /* set interface */
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	78fa      	ldrb	r2, [r7, #3]
 800541e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    
    return 0;                                    /* success return 0 */
 8005422:	2300      	movs	r3, #0
}
 8005424:	4618      	mov	r0, r3
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <mpu6500_set_addr_pin>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t mpu6500_set_addr_pin(mpu6500_handle_t *handle, mpu6500_address_t addr_pin)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	460b      	mov	r3, r1
 800543a:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                          /* check handle */
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d101      	bne.n	8005446 <mpu6500_set_addr_pin+0x16>
    {
        return 2;                                /* return error */
 8005442:	2302      	movs	r3, #2
 8005444:	e003      	b.n	800544e <mpu6500_set_addr_pin+0x1e>
    }

    handle->iic_addr = (uint8_t)addr_pin;        /* set iic addr */
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	78fa      	ldrb	r2, [r7, #3]
 800544a:	701a      	strb	r2, [r3, #0]
    
    return 0;                                    /* success return 0 */
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	370c      	adds	r7, #12
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr
	...

0800545c <mpu6500_init>:
 *            - 4 reset failed
 *            - 5 id is invalid
 * @note      none
 */
uint8_t mpu6500_init(mpu6500_handle_t *handle)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
    uint8_t res, prev;
    uint32_t timeout;
  
    if (handle == NULL)                                                             /* check handle */
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d101      	bne.n	800546e <mpu6500_init+0x12>
    {
        return 2;                                                                   /* return error */
 800546a:	2302      	movs	r3, #2
 800546c:	e0fb      	b.n	8005666 <mpu6500_init+0x20a>
    }
    if (handle->debug_print == NULL)                                                /* check debug_print */
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005472:	2b00      	cmp	r3, #0
 8005474:	d101      	bne.n	800547a <mpu6500_init+0x1e>
    {
        return 3;                                                                   /* return error */
 8005476:	2303      	movs	r3, #3
 8005478:	e0f5      	b.n	8005666 <mpu6500_init+0x20a>
    }
    if (handle->iic_init == NULL)                                                   /* check iic_init */
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d105      	bne.n	800548e <mpu6500_init+0x32>
    {
        handle->debug_print("mpu6500: iic_init is null.\n");                        /* iic_init is null */
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005486:	487a      	ldr	r0, [pc, #488]	@ (8005670 <mpu6500_init+0x214>)
 8005488:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800548a:	2303      	movs	r3, #3
 800548c:	e0eb      	b.n	8005666 <mpu6500_init+0x20a>
    }
    if (handle->iic_deinit == NULL)                                                 /* check iic_deinit */
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d105      	bne.n	80054a2 <mpu6500_init+0x46>
    {
        handle->debug_print("mpu6500: iic_deinit is null.\n");                      /* iic_deinit is null */
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800549a:	4876      	ldr	r0, [pc, #472]	@ (8005674 <mpu6500_init+0x218>)
 800549c:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800549e:	2303      	movs	r3, #3
 80054a0:	e0e1      	b.n	8005666 <mpu6500_init+0x20a>
    }
    if (handle->iic_read == NULL)                                                   /* check iic_read */
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	68db      	ldr	r3, [r3, #12]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d105      	bne.n	80054b6 <mpu6500_init+0x5a>
    {
        handle->debug_print("mpu6500: iic_read is null.\n");                        /* iic_read is null */
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ae:	4872      	ldr	r0, [pc, #456]	@ (8005678 <mpu6500_init+0x21c>)
 80054b0:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80054b2:	2303      	movs	r3, #3
 80054b4:	e0d7      	b.n	8005666 <mpu6500_init+0x20a>
    }
    if (handle->iic_write == NULL)                                                  /* check iic_write */
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	691b      	ldr	r3, [r3, #16]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d105      	bne.n	80054ca <mpu6500_init+0x6e>
    {
        handle->debug_print("mpu6500: iic_write is null.\n");                       /* iic_write is null */
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c2:	486e      	ldr	r0, [pc, #440]	@ (800567c <mpu6500_init+0x220>)
 80054c4:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80054c6:	2303      	movs	r3, #3
 80054c8:	e0cd      	b.n	8005666 <mpu6500_init+0x20a>
    }
    if (handle->spi_init == NULL)                                                   /* check spi_init */
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d105      	bne.n	80054de <mpu6500_init+0x82>
    {
        handle->debug_print("mpu6500: spi_init is null.\n");                        /* spi_init is null */
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d6:	486a      	ldr	r0, [pc, #424]	@ (8005680 <mpu6500_init+0x224>)
 80054d8:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80054da:	2303      	movs	r3, #3
 80054dc:	e0c3      	b.n	8005666 <mpu6500_init+0x20a>
    }
    if (handle->spi_deinit == NULL)                                                 /* check spi_deinit */
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	699b      	ldr	r3, [r3, #24]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d105      	bne.n	80054f2 <mpu6500_init+0x96>
    {
        handle->debug_print("mpu6500: spi_deinit is null.\n");                      /* spi_deinit is null */
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ea:	4866      	ldr	r0, [pc, #408]	@ (8005684 <mpu6500_init+0x228>)
 80054ec:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80054ee:	2303      	movs	r3, #3
 80054f0:	e0b9      	b.n	8005666 <mpu6500_init+0x20a>
    }
    if (handle->spi_read == NULL)                                                   /* check spi_read */
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	69db      	ldr	r3, [r3, #28]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d105      	bne.n	8005506 <mpu6500_init+0xaa>
    {
        handle->debug_print("mpu6500: spi_read is null.\n");                        /* spi_read is null */
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054fe:	4862      	ldr	r0, [pc, #392]	@ (8005688 <mpu6500_init+0x22c>)
 8005500:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8005502:	2303      	movs	r3, #3
 8005504:	e0af      	b.n	8005666 <mpu6500_init+0x20a>
    }
    if (handle->spi_write == NULL)                                                  /* check spi_write */
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6a1b      	ldr	r3, [r3, #32]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d105      	bne.n	800551a <mpu6500_init+0xbe>
    {
        handle->debug_print("mpu6500: spi_write is null.\n");                       /* spi_write is null */
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005512:	485e      	ldr	r0, [pc, #376]	@ (800568c <mpu6500_init+0x230>)
 8005514:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8005516:	2303      	movs	r3, #3
 8005518:	e0a5      	b.n	8005666 <mpu6500_init+0x20a>
    }
    if (handle->delay_ms == NULL)                                                   /* check delay_ms */
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800551e:	2b00      	cmp	r3, #0
 8005520:	d105      	bne.n	800552e <mpu6500_init+0xd2>
    {
        handle->debug_print("mpu6500: delay_ms is null.\n");                        /* delay_ms is null */
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005526:	485a      	ldr	r0, [pc, #360]	@ (8005690 <mpu6500_init+0x234>)
 8005528:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800552a:	2303      	movs	r3, #3
 800552c:	e09b      	b.n	8005666 <mpu6500_init+0x20a>
    }
    if (handle->receive_callback == NULL)                                           /* check receive_callback */
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005532:	2b00      	cmp	r3, #0
 8005534:	d105      	bne.n	8005542 <mpu6500_init+0xe6>
    {
        handle->debug_print("mpu6500: receive_callback is null.\n");                /* receive_callback is null */
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800553a:	4856      	ldr	r0, [pc, #344]	@ (8005694 <mpu6500_init+0x238>)
 800553c:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800553e:	2303      	movs	r3, #3
 8005540:	e091      	b.n	8005666 <mpu6500_init+0x20a>
    }
    
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                   /* if iic interface */
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005548:	2b00      	cmp	r3, #0
 800554a:	d10d      	bne.n	8005568 <mpu6500_init+0x10c>
    {
        res = handle->iic_init();                                                   /* iic init */
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	4798      	blx	r3
 8005552:	4603      	mov	r3, r0
 8005554:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 8005556:	7afb      	ldrb	r3, [r7, #11]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d013      	beq.n	8005584 <mpu6500_init+0x128>
        {
            handle->debug_print("mpu6500: iic init failed.\n");                     /* iic init failed */
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005560:	484d      	ldr	r0, [pc, #308]	@ (8005698 <mpu6500_init+0x23c>)
 8005562:	4798      	blx	r3
           
            return 1;                                                               /* return error */
 8005564:	2301      	movs	r3, #1
 8005566:	e07e      	b.n	8005666 <mpu6500_init+0x20a>
        }
    }
    else                                                                            /* if spi interface */
    {
        res = handle->spi_init();                                                   /* spi init */
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	695b      	ldr	r3, [r3, #20]
 800556c:	4798      	blx	r3
 800556e:	4603      	mov	r3, r0
 8005570:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 8005572:	7afb      	ldrb	r3, [r7, #11]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d005      	beq.n	8005584 <mpu6500_init+0x128>
        {
            handle->debug_print("mpu6500: spi init failed.\n");                     /* spi init failed */
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800557c:	4847      	ldr	r0, [pc, #284]	@ (800569c <mpu6500_init+0x240>)
 800557e:	4798      	blx	r3
           
            return 1;                                                               /* return error */
 8005580:	2301      	movs	r3, #1
 8005582:	e070      	b.n	8005666 <mpu6500_init+0x20a>
        }
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_WHO_AM_I, &prev, 1);                   /* read who am I */
 8005584:	f107 020a 	add.w	r2, r7, #10
 8005588:	2301      	movs	r3, #1
 800558a:	2175      	movs	r1, #117	@ 0x75
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f7ff feb7 	bl	8005300 <a_mpu6500_read>
 8005592:	4603      	mov	r3, r0
 8005594:	72fb      	strb	r3, [r7, #11]
    if (res != 0)                                                                   /* check the result */
 8005596:	7afb      	ldrb	r3, [r7, #11]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d008      	beq.n	80055ae <mpu6500_init+0x152>
    {
        handle->debug_print("mpu6500: read who am i failed.\n");                    /* read who am I failed */
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a0:	483f      	ldr	r0, [pc, #252]	@ (80056a0 <mpu6500_init+0x244>)
 80055a2:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f7ff ff0d 	bl	80053c4 <a_mpu6500_deinit>
        
        return 5;                                                                   /* return error */
 80055aa:	2305      	movs	r3, #5
 80055ac:	e05b      	b.n	8005666 <mpu6500_init+0x20a>
    }
    if (prev != 0x70)                                                               /* check the id */
 80055ae:	7abb      	ldrb	r3, [r7, #10]
 80055b0:	2b70      	cmp	r3, #112	@ 0x70
 80055b2:	d008      	beq.n	80055c6 <mpu6500_init+0x16a>
    {
        handle->debug_print("mpu6500: id is invalid.\n");                           /* id is invalid */
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055b8:	483a      	ldr	r0, [pc, #232]	@ (80056a4 <mpu6500_init+0x248>)
 80055ba:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f7ff ff01 	bl	80053c4 <a_mpu6500_deinit>
        
        return 5;                                                                   /* return error */
 80055c2:	2305      	movs	r3, #5
 80055c4:	e04f      	b.n	8005666 <mpu6500_init+0x20a>
    }
    
    prev = 1 << 7;                                                                  /* reset the device */
 80055c6:	2380      	movs	r3, #128	@ 0x80
 80055c8:	72bb      	strb	r3, [r7, #10]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);                /* write pwr mgmt 1 */
 80055ca:	f107 020a 	add.w	r2, r7, #10
 80055ce:	2301      	movs	r3, #1
 80055d0:	216b      	movs	r1, #107	@ 0x6b
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f7ff fec5 	bl	8005362 <a_mpu6500_write>
 80055d8:	4603      	mov	r3, r0
 80055da:	72fb      	strb	r3, [r7, #11]
    if (res != 0)                                                                   /* check the result */
 80055dc:	7afb      	ldrb	r3, [r7, #11]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d008      	beq.n	80055f4 <mpu6500_init+0x198>
    {
        handle->debug_print("mpu6500: write pwr mgmt 1 failed.\n");                 /* write pwr mgmt 1 failed */
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e6:	4830      	ldr	r0, [pc, #192]	@ (80056a8 <mpu6500_init+0x24c>)
 80055e8:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f7ff feea 	bl	80053c4 <a_mpu6500_deinit>
        
        return 4;                                                                   /* return error */
 80055f0:	2304      	movs	r3, #4
 80055f2:	e038      	b.n	8005666 <mpu6500_init+0x20a>
    }
    handle->delay_ms(10);                                                           /* delay 10 ms */
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055f8:	200a      	movs	r0, #10
 80055fa:	4798      	blx	r3
    timeout = 100;                                                                  /* set the timeout 1000 ms */
 80055fc:	2364      	movs	r3, #100	@ 0x64
 80055fe:	60fb      	str	r3, [r7, #12]
    while (timeout != 0)                                                            /* check the timeout */
 8005600:	e029      	b.n	8005656 <mpu6500_init+0x1fa>
    {
        res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);             /* read pwr mgmt 1 */
 8005602:	f107 020a 	add.w	r2, r7, #10
 8005606:	2301      	movs	r3, #1
 8005608:	216b      	movs	r1, #107	@ 0x6b
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f7ff fe78 	bl	8005300 <a_mpu6500_read>
 8005610:	4603      	mov	r3, r0
 8005612:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 8005614:	7afb      	ldrb	r3, [r7, #11]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d008      	beq.n	800562c <mpu6500_init+0x1d0>
        {
            handle->debug_print("mpu6500: read pwr mgmt 1 failed.\n");              /* read pwr mgmt 1 failed */
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800561e:	4823      	ldr	r0, [pc, #140]	@ (80056ac <mpu6500_init+0x250>)
 8005620:	4798      	blx	r3
            (void)a_mpu6500_deinit(handle);                                         /* iic or spi deinit */
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f7ff fece 	bl	80053c4 <a_mpu6500_deinit>
            
            return 4;                                                               /* return error */
 8005628:	2304      	movs	r3, #4
 800562a:	e01c      	b.n	8005666 <mpu6500_init+0x20a>
        }
        if ((prev & (1 << 7)) == 0)                                                 /* check the result */
 800562c:	7abb      	ldrb	r3, [r7, #10]
 800562e:	b25b      	sxtb	r3, r3
 8005630:	2b00      	cmp	r3, #0
 8005632:	db09      	blt.n	8005648 <mpu6500_init+0x1ec>
        {
            handle->inited = 1;                                                     /* flag the inited bit */
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            handle->dmp_inited = 0;                                                 /* flag closed */
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            
            return 0;                                                               /* success return 0 */
 8005644:	2300      	movs	r3, #0
 8005646:	e00e      	b.n	8005666 <mpu6500_init+0x20a>
        }
        handle->delay_ms(10);                                                       /* delay 10 ms */
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800564c:	200a      	movs	r0, #10
 800564e:	4798      	blx	r3
        timeout--;                                                                  /* timeout-- */
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	3b01      	subs	r3, #1
 8005654:	60fb      	str	r3, [r7, #12]
    while (timeout != 0)                                                            /* check the timeout */
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d1d2      	bne.n	8005602 <mpu6500_init+0x1a6>
    }
    
    handle->debug_print("mpu6500: reset failed.\n");                                /* reset failed */
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005660:	4813      	ldr	r0, [pc, #76]	@ (80056b0 <mpu6500_init+0x254>)
 8005662:	4798      	blx	r3
   
    return 4;                                                                       /* return error */
 8005664:	2304      	movs	r3, #4
}
 8005666:	4618      	mov	r0, r3
 8005668:	3710      	adds	r7, #16
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	0801eeac 	.word	0x0801eeac
 8005674:	0801eec8 	.word	0x0801eec8
 8005678:	0801eee8 	.word	0x0801eee8
 800567c:	0801ef04 	.word	0x0801ef04
 8005680:	0801ef24 	.word	0x0801ef24
 8005684:	0801ef40 	.word	0x0801ef40
 8005688:	0801ef60 	.word	0x0801ef60
 800568c:	0801ef7c 	.word	0x0801ef7c
 8005690:	0801ef9c 	.word	0x0801ef9c
 8005694:	0801efb8 	.word	0x0801efb8
 8005698:	0801efdc 	.word	0x0801efdc
 800569c:	0801eff8 	.word	0x0801eff8
 80056a0:	0801f014 	.word	0x0801f014
 80056a4:	0801f034 	.word	0x0801f034
 80056a8:	0801f050 	.word	0x0801f050
 80056ac:	0801f074 	.word	0x0801f074
 80056b0:	0801f098 	.word	0x0801f098

080056b4 <mpu6500_deinit>:
 *            - 3 handle is not initialized
 *            - 4 enter sleep mode failed
 * @note      none
 */
uint8_t mpu6500_deinit(mpu6500_handle_t *handle)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                         /* check handle */
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <mpu6500_deinit+0x12>
    {
        return 2;                                                               /* return error */
 80056c2:	2302      	movs	r3, #2
 80056c4:	e031      	b.n	800572a <mpu6500_deinit+0x76>
    }
    if (handle->inited != 1)                                                    /* check handle initialization */
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d001      	beq.n	80056d4 <mpu6500_deinit+0x20>
    {
        return 3;                                                               /* return error */
 80056d0:	2303      	movs	r3, #3
 80056d2:	e02a      	b.n	800572a <mpu6500_deinit+0x76>
    }
    
    prev = (1 << 6) | (1 << 3) | (7 << 0);                                      /* enter sleep mode */
 80056d4:	234f      	movs	r3, #79	@ 0x4f
 80056d6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);            /* write pwr mgmt 1 */
 80056d8:	f107 020e 	add.w	r2, r7, #14
 80056dc:	2301      	movs	r3, #1
 80056de:	216b      	movs	r1, #107	@ 0x6b
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f7ff fe3e 	bl	8005362 <a_mpu6500_write>
 80056e6:	4603      	mov	r3, r0
 80056e8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                               /* check the result */
 80056ea:	7bfb      	ldrb	r3, [r7, #15]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d005      	beq.n	80056fc <mpu6500_deinit+0x48>
    {
        handle->debug_print("mpu6500: write pwr mgmt 1 failed.\n");             /* write pwr mgmt 1 failed */
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f4:	480f      	ldr	r0, [pc, #60]	@ (8005734 <mpu6500_deinit+0x80>)
 80056f6:	4798      	blx	r3
       
        return 4;                                                               /* return error */
 80056f8:	2304      	movs	r3, #4
 80056fa:	e016      	b.n	800572a <mpu6500_deinit+0x76>
    }
    res = a_mpu6500_deinit(handle);                                             /* deinit */
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f7ff fe61 	bl	80053c4 <a_mpu6500_deinit>
 8005702:	4603      	mov	r3, r0
 8005704:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                               /* check the result */
 8005706:	7bfb      	ldrb	r3, [r7, #15]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d005      	beq.n	8005718 <mpu6500_deinit+0x64>
    {
        handle->debug_print("mpu6500: deinit failed.\n");                       /* deinit failed */
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005710:	4809      	ldr	r0, [pc, #36]	@ (8005738 <mpu6500_deinit+0x84>)
 8005712:	4798      	blx	r3
       
        return 1;                                                               /* return error */
 8005714:	2301      	movs	r3, #1
 8005716:	e008      	b.n	800572a <mpu6500_deinit+0x76>
    }
    handle->inited = 0;                                                         /* flag closed */
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    handle->dmp_inited = 0;                                                     /* flag closed */
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    
    return 0;                                                                   /* success return 0 */
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3710      	adds	r7, #16
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	0801f050 	.word	0x0801f050
 8005738:	0801f0b0 	.word	0x0801f0b0

0800573c <mpu6500_read>:
uint8_t mpu6500_read(mpu6500_handle_t *handle,
                     int16_t (*accel_raw)[3], float (*accel_g)[3],
                     int16_t (*gyro_raw)[3], float (*gyro_dps)[3],
                     uint16_t *len
                    )
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b088      	sub	sp, #32
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
 8005748:	603b      	str	r3, [r7, #0]
    uint8_t res;
    uint8_t prev;
    uint8_t accel_conf;
    uint8_t gyro_conf;
    
    if (handle == NULL)                                                                            /* check handle */
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d102      	bne.n	8005756 <mpu6500_read+0x1a>
    {
        return 2;                                                                                  /* return error */
 8005750:	2302      	movs	r3, #2
 8005752:	f000 be88 	b.w	8006466 <mpu6500_read+0xd2a>
    }
    if (handle->inited != 1)                                                                       /* check handle initialization */
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800575c:	2b01      	cmp	r3, #1
 800575e:	d002      	beq.n	8005766 <mpu6500_read+0x2a>
    {
        return 3;                                                                                  /* return error */
 8005760:	2303      	movs	r3, #3
 8005762:	f000 be80 	b.w	8006466 <mpu6500_read+0xd2a>
    }
    if ((*len) == 0)                                                                               /* check length */
 8005766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005768:	881b      	ldrh	r3, [r3, #0]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d106      	bne.n	800577c <mpu6500_read+0x40>
    {
        handle->debug_print("mpu6500: length is zero.\n");                                         /* length is zero */
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005772:	486a      	ldr	r0, [pc, #424]	@ (800591c <mpu6500_read+0x1e0>)
 8005774:	4798      	blx	r3
                                                                                                  
        return 4;                                                                                  /* return error */
 8005776:	2304      	movs	r3, #4
 8005778:	f000 be75 	b.w	8006466 <mpu6500_read+0xd2a>
    }
    if (handle->dmp_inited != 0)                                                                   /* check dmp initialization */
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8005782:	2b00      	cmp	r3, #0
 8005784:	d006      	beq.n	8005794 <mpu6500_read+0x58>
    {
        handle->debug_print("mpu6500: dmp is running.\n");                                         /* dmp is running */
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800578a:	4865      	ldr	r0, [pc, #404]	@ (8005920 <mpu6500_read+0x1e4>)
 800578c:	4798      	blx	r3
        
        return 5;                                                                                  /* return error */
 800578e:	2305      	movs	r3, #5
 8005790:	f000 be69 	b.w	8006466 <mpu6500_read+0xd2a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);                      /* read config */
 8005794:	f107 0219 	add.w	r2, r7, #25
 8005798:	2301      	movs	r3, #1
 800579a:	216a      	movs	r1, #106	@ 0x6a
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	f7ff fdaf 	bl	8005300 <a_mpu6500_read>
 80057a2:	4603      	mov	r3, r0
 80057a4:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 80057a6:	7f7b      	ldrb	r3, [r7, #29]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d006      	beq.n	80057ba <mpu6500_read+0x7e>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                                  /* read user ctrl failed */
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057b0:	485c      	ldr	r0, [pc, #368]	@ (8005924 <mpu6500_read+0x1e8>)
 80057b2:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 80057b4:	2301      	movs	r3, #1
 80057b6:	f000 be56 	b.w	8006466 <mpu6500_read+0xd2a>
    }
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&accel_conf, 1);             /* read accel config */
 80057ba:	f107 0218 	add.w	r2, r7, #24
 80057be:	2301      	movs	r3, #1
 80057c0:	211c      	movs	r1, #28
 80057c2:	68f8      	ldr	r0, [r7, #12]
 80057c4:	f7ff fd9c 	bl	8005300 <a_mpu6500_read>
 80057c8:	4603      	mov	r3, r0
 80057ca:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 80057cc:	7f7b      	ldrb	r3, [r7, #29]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d006      	beq.n	80057e0 <mpu6500_read+0xa4>
    {
        handle->debug_print("mpu6500: read accel config failed.\n");                               /* read accel config failed */
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d6:	4854      	ldr	r0, [pc, #336]	@ (8005928 <mpu6500_read+0x1ec>)
 80057d8:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 80057da:	2301      	movs	r3, #1
 80057dc:	f000 be43 	b.w	8006466 <mpu6500_read+0xd2a>
    }
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&gyro_conf, 1);               /* read gyro config */
 80057e0:	f107 0217 	add.w	r2, r7, #23
 80057e4:	2301      	movs	r3, #1
 80057e6:	211b      	movs	r1, #27
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f7ff fd89 	bl	8005300 <a_mpu6500_read>
 80057ee:	4603      	mov	r3, r0
 80057f0:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 80057f2:	7f7b      	ldrb	r3, [r7, #29]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d006      	beq.n	8005806 <mpu6500_read+0xca>
    {
        handle->debug_print("mpu6500: read gyro config failed.\n");                                /* read gyro config failed */
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057fc:	484b      	ldr	r0, [pc, #300]	@ (800592c <mpu6500_read+0x1f0>)
 80057fe:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 8005800:	2301      	movs	r3, #1
 8005802:	f000 be30 	b.w	8006466 <mpu6500_read+0xd2a>
    }
    accel_conf = (accel_conf >> 3) & 0x3;                                                          /* get the accel conf */
 8005806:	7e3b      	ldrb	r3, [r7, #24]
 8005808:	08db      	lsrs	r3, r3, #3
 800580a:	b2db      	uxtb	r3, r3
 800580c:	f003 0303 	and.w	r3, r3, #3
 8005810:	b2db      	uxtb	r3, r3
 8005812:	763b      	strb	r3, [r7, #24]
    gyro_conf = (gyro_conf >> 3) & 0x3;                                                            /* get the gyro conf */
 8005814:	7dfb      	ldrb	r3, [r7, #23]
 8005816:	08db      	lsrs	r3, r3, #3
 8005818:	b2db      	uxtb	r3, r3
 800581a:	f003 0303 	and.w	r3, r3, #3
 800581e:	b2db      	uxtb	r3, r3
 8005820:	75fb      	strb	r3, [r7, #23]
    if ((prev & (1 << 6)) != 0)                                                                    /* if fifo mode */
 8005822:	7e7b      	ldrb	r3, [r7, #25]
 8005824:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005828:	2b00      	cmp	r3, #0
 800582a:	f000 8436 	beq.w	800609a <mpu6500_read+0x95e>
        uint8_t conf;
        uint8_t buf[2];
        uint16_t count;
        uint16_t i;
        
        res = a_mpu6500_read(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&conf, 1);                    /* read fifo enable */
 800582e:	f107 0216 	add.w	r2, r7, #22
 8005832:	2301      	movs	r3, #1
 8005834:	2123      	movs	r1, #35	@ 0x23
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f7ff fd62 	bl	8005300 <a_mpu6500_read>
 800583c:	4603      	mov	r3, r0
 800583e:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 8005840:	7f7b      	ldrb	r3, [r7, #29]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d006      	beq.n	8005854 <mpu6500_read+0x118>
        {
            handle->debug_print("mpu6500: read fifo enable failed.\n");                            /* read fifo enable failed */
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800584a:	4839      	ldr	r0, [pc, #228]	@ (8005930 <mpu6500_read+0x1f4>)
 800584c:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 800584e:	2301      	movs	r3, #1
 8005850:	f000 be09 	b.w	8006466 <mpu6500_read+0xd2a>
        }
        if (conf != 0x78)                                                                          /* check the conf */
 8005854:	7dbb      	ldrb	r3, [r7, #22]
 8005856:	2b78      	cmp	r3, #120	@ 0x78
 8005858:	d006      	beq.n	8005868 <mpu6500_read+0x12c>
        {
            handle->debug_print("mpu6500: fifo conf is error.\n");                                 /* fifo conf is error */
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800585e:	4835      	ldr	r0, [pc, #212]	@ (8005934 <mpu6500_read+0x1f8>)
 8005860:	4798      	blx	r3
                                                                                                      
            return 6;                                                                              /* return error */
 8005862:	2306      	movs	r3, #6
 8005864:	f000 bdff 	b.w	8006466 <mpu6500_read+0xd2a>
        }
        
        res = a_mpu6500_read(handle, MPU6500_REG_FIFO_COUNTH, (uint8_t *)buf, 2);                  /* read fifo count */
 8005868:	f107 0214 	add.w	r2, r7, #20
 800586c:	2302      	movs	r3, #2
 800586e:	2172      	movs	r1, #114	@ 0x72
 8005870:	68f8      	ldr	r0, [r7, #12]
 8005872:	f7ff fd45 	bl	8005300 <a_mpu6500_read>
 8005876:	4603      	mov	r3, r0
 8005878:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 800587a:	7f7b      	ldrb	r3, [r7, #29]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d006      	beq.n	800588e <mpu6500_read+0x152>
        {
            handle->debug_print("mpu6500: read fifo count failed.\n");                             /* read fifo count failed */
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005884:	482c      	ldr	r0, [pc, #176]	@ (8005938 <mpu6500_read+0x1fc>)
 8005886:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 8005888:	2301      	movs	r3, #1
 800588a:	f000 bdec 	b.w	8006466 <mpu6500_read+0xd2a>
        }
        
        count = (uint16_t)(((uint16_t)buf[0] << 8) | buf[1]);                                      /* set count */
 800588e:	7d3b      	ldrb	r3, [r7, #20]
 8005890:	b21b      	sxth	r3, r3
 8005892:	021b      	lsls	r3, r3, #8
 8005894:	b21a      	sxth	r2, r3
 8005896:	7d7b      	ldrb	r3, [r7, #21]
 8005898:	b21b      	sxth	r3, r3
 800589a:	4313      	orrs	r3, r2
 800589c:	b21b      	sxth	r3, r3
 800589e:	837b      	strh	r3, [r7, #26]
        count = (count < 1024) ? count : 1024;                                                     /* just the counter */
 80058a0:	8b7b      	ldrh	r3, [r7, #26]
 80058a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058a6:	bf28      	it	cs
 80058a8:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 80058ac:	837b      	strh	r3, [r7, #26]
        count = (count < ((*len) * 12)) ? count : ((*len) * 12);                                   /* just outer buffer size */
 80058ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058b0:	881b      	ldrh	r3, [r3, #0]
 80058b2:	461a      	mov	r2, r3
 80058b4:	4613      	mov	r3, r2
 80058b6:	005b      	lsls	r3, r3, #1
 80058b8:	4413      	add	r3, r2
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	461a      	mov	r2, r3
 80058be:	8b7b      	ldrh	r3, [r7, #26]
 80058c0:	4293      	cmp	r3, r2
 80058c2:	bfa8      	it	ge
 80058c4:	4613      	movge	r3, r2
 80058c6:	837b      	strh	r3, [r7, #26]
        count = (count / 12) * 12;                                                                 /* 12 times */
 80058c8:	8b7b      	ldrh	r3, [r7, #26]
 80058ca:	4a1c      	ldr	r2, [pc, #112]	@ (800593c <mpu6500_read+0x200>)
 80058cc:	fba2 2303 	umull	r2, r3, r2, r3
 80058d0:	08db      	lsrs	r3, r3, #3
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	461a      	mov	r2, r3
 80058d6:	0052      	lsls	r2, r2, #1
 80058d8:	4413      	add	r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	837b      	strh	r3, [r7, #26]
        *len = count / 12;                                                                         /* set the output length */
 80058de:	8b7b      	ldrh	r3, [r7, #26]
 80058e0:	4a16      	ldr	r2, [pc, #88]	@ (800593c <mpu6500_read+0x200>)
 80058e2:	fba2 2303 	umull	r2, r3, r2, r3
 80058e6:	08db      	lsrs	r3, r3, #3
 80058e8:	b29a      	uxth	r2, r3
 80058ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ec:	801a      	strh	r2, [r3, #0]
        res = a_mpu6500_read(handle, MPU6500_REG_R_W, handle->buf, count);                         /* read data */
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80058f4:	8b7b      	ldrh	r3, [r7, #26]
 80058f6:	2174      	movs	r1, #116	@ 0x74
 80058f8:	68f8      	ldr	r0, [r7, #12]
 80058fa:	f7ff fd01 	bl	8005300 <a_mpu6500_read>
 80058fe:	4603      	mov	r3, r0
 8005900:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 8005902:	7f7b      	ldrb	r3, [r7, #29]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d006      	beq.n	8005916 <mpu6500_read+0x1da>
        {
            handle->debug_print("mpu6500: read failed.\n");                                        /* read failed */
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800590c:	480c      	ldr	r0, [pc, #48]	@ (8005940 <mpu6500_read+0x204>)
 800590e:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 8005910:	2301      	movs	r3, #1
 8005912:	f000 bda8 	b.w	8006466 <mpu6500_read+0xd2a>
        }
        for (i = 0; i < (*len); i++)                                                               /* *len times */
 8005916:	2300      	movs	r3, #0
 8005918:	83fb      	strh	r3, [r7, #30]
 800591a:	e3b6      	b.n	800608a <mpu6500_read+0x94e>
 800591c:	0801f0cc 	.word	0x0801f0cc
 8005920:	0801eb9c 	.word	0x0801eb9c
 8005924:	0801ee64 	.word	0x0801ee64
 8005928:	0801ee1c 	.word	0x0801ee1c
 800592c:	0801ee40 	.word	0x0801ee40
 8005930:	0801f0e8 	.word	0x0801f0e8
 8005934:	0801f10c 	.word	0x0801f10c
 8005938:	0801eda0 	.word	0x0801eda0
 800593c:	aaaaaaab 	.word	0xaaaaaaab
 8005940:	0801edc4 	.word	0x0801edc4
 8005944:	46800000 	.word	0x46800000
 8005948:	46000000 	.word	0x46000000
        {
            accel_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 0] << 8) | 
 800594c:	8bfa      	ldrh	r2, [r7, #30]
 800594e:	4613      	mov	r3, r2
 8005950:	005b      	lsls	r3, r3, #1
 8005952:	4413      	add	r3, r2
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	461a      	mov	r2, r3
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	4413      	add	r3, r2
 800595c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005960:	b21b      	sxth	r3, r3
 8005962:	021b      	lsls	r3, r3, #8
 8005964:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 1];                                  /* set raw accel x */
 8005966:	8bfa      	ldrh	r2, [r7, #30]
 8005968:	4613      	mov	r3, r2
 800596a:	005b      	lsls	r3, r3, #1
 800596c:	4413      	add	r3, r2
 800596e:	009b      	lsls	r3, r3, #2
 8005970:	3301      	adds	r3, #1
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	4413      	add	r3, r2
 8005976:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800597a:	b219      	sxth	r1, r3
            accel_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 0] << 8) | 
 800597c:	8bfa      	ldrh	r2, [r7, #30]
 800597e:	4613      	mov	r3, r2
 8005980:	005b      	lsls	r3, r3, #1
 8005982:	4413      	add	r3, r2
 8005984:	005b      	lsls	r3, r3, #1
 8005986:	461a      	mov	r2, r3
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	4413      	add	r3, r2
 800598c:	ea40 0201 	orr.w	r2, r0, r1
 8005990:	b212      	sxth	r2, r2
 8005992:	801a      	strh	r2, [r3, #0]
            accel_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 2] << 8) | 
 8005994:	8bfa      	ldrh	r2, [r7, #30]
 8005996:	4613      	mov	r3, r2
 8005998:	005b      	lsls	r3, r3, #1
 800599a:	4413      	add	r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	3302      	adds	r3, #2
 80059a0:	68fa      	ldr	r2, [r7, #12]
 80059a2:	4413      	add	r3, r2
 80059a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059a8:	b21b      	sxth	r3, r3
 80059aa:	021b      	lsls	r3, r3, #8
 80059ac:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 3];                                  /* set raw accel y */
 80059ae:	8bfa      	ldrh	r2, [r7, #30]
 80059b0:	4613      	mov	r3, r2
 80059b2:	005b      	lsls	r3, r3, #1
 80059b4:	4413      	add	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	3303      	adds	r3, #3
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	4413      	add	r3, r2
 80059be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059c2:	b219      	sxth	r1, r3
            accel_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 2] << 8) | 
 80059c4:	8bfa      	ldrh	r2, [r7, #30]
 80059c6:	4613      	mov	r3, r2
 80059c8:	005b      	lsls	r3, r3, #1
 80059ca:	4413      	add	r3, r2
 80059cc:	005b      	lsls	r3, r3, #1
 80059ce:	461a      	mov	r2, r3
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	4413      	add	r3, r2
 80059d4:	ea40 0201 	orr.w	r2, r0, r1
 80059d8:	b212      	sxth	r2, r2
 80059da:	805a      	strh	r2, [r3, #2]
            accel_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 4] << 8) | 
 80059dc:	8bfa      	ldrh	r2, [r7, #30]
 80059de:	4613      	mov	r3, r2
 80059e0:	005b      	lsls	r3, r3, #1
 80059e2:	4413      	add	r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	3304      	adds	r3, #4
 80059e8:	68fa      	ldr	r2, [r7, #12]
 80059ea:	4413      	add	r3, r2
 80059ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059f0:	b21b      	sxth	r3, r3
 80059f2:	021b      	lsls	r3, r3, #8
 80059f4:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 5];                                  /* set raw accel z */
 80059f6:	8bfa      	ldrh	r2, [r7, #30]
 80059f8:	4613      	mov	r3, r2
 80059fa:	005b      	lsls	r3, r3, #1
 80059fc:	4413      	add	r3, r2
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	3305      	adds	r3, #5
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	4413      	add	r3, r2
 8005a06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a0a:	b219      	sxth	r1, r3
            accel_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 4] << 8) | 
 8005a0c:	8bfa      	ldrh	r2, [r7, #30]
 8005a0e:	4613      	mov	r3, r2
 8005a10:	005b      	lsls	r3, r3, #1
 8005a12:	4413      	add	r3, r2
 8005a14:	005b      	lsls	r3, r3, #1
 8005a16:	461a      	mov	r2, r3
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	4413      	add	r3, r2
 8005a1c:	ea40 0201 	orr.w	r2, r0, r1
 8005a20:	b212      	sxth	r2, r2
 8005a22:	809a      	strh	r2, [r3, #4]
            gyro_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 6] << 8) | 
 8005a24:	8bfa      	ldrh	r2, [r7, #30]
 8005a26:	4613      	mov	r3, r2
 8005a28:	005b      	lsls	r3, r3, #1
 8005a2a:	4413      	add	r3, r2
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	3306      	adds	r3, #6
 8005a30:	68fa      	ldr	r2, [r7, #12]
 8005a32:	4413      	add	r3, r2
 8005a34:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a38:	b21b      	sxth	r3, r3
 8005a3a:	021b      	lsls	r3, r3, #8
 8005a3c:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 7];                                   /* set raw gyro x */
 8005a3e:	8bfa      	ldrh	r2, [r7, #30]
 8005a40:	4613      	mov	r3, r2
 8005a42:	005b      	lsls	r3, r3, #1
 8005a44:	4413      	add	r3, r2
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	3307      	adds	r3, #7
 8005a4a:	68fa      	ldr	r2, [r7, #12]
 8005a4c:	4413      	add	r3, r2
 8005a4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a52:	b219      	sxth	r1, r3
            gyro_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 6] << 8) | 
 8005a54:	8bfa      	ldrh	r2, [r7, #30]
 8005a56:	4613      	mov	r3, r2
 8005a58:	005b      	lsls	r3, r3, #1
 8005a5a:	4413      	add	r3, r2
 8005a5c:	005b      	lsls	r3, r3, #1
 8005a5e:	461a      	mov	r2, r3
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	4413      	add	r3, r2
 8005a64:	ea40 0201 	orr.w	r2, r0, r1
 8005a68:	b212      	sxth	r2, r2
 8005a6a:	801a      	strh	r2, [r3, #0]
            gyro_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 8] << 8) | 
 8005a6c:	8bfa      	ldrh	r2, [r7, #30]
 8005a6e:	4613      	mov	r3, r2
 8005a70:	005b      	lsls	r3, r3, #1
 8005a72:	4413      	add	r3, r2
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	3308      	adds	r3, #8
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	4413      	add	r3, r2
 8005a7c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a80:	b21b      	sxth	r3, r3
 8005a82:	021b      	lsls	r3, r3, #8
 8005a84:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 9];                                   /* set raw gyro y */
 8005a86:	8bfa      	ldrh	r2, [r7, #30]
 8005a88:	4613      	mov	r3, r2
 8005a8a:	005b      	lsls	r3, r3, #1
 8005a8c:	4413      	add	r3, r2
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	3309      	adds	r3, #9
 8005a92:	68fa      	ldr	r2, [r7, #12]
 8005a94:	4413      	add	r3, r2
 8005a96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a9a:	b219      	sxth	r1, r3
            gyro_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 8] << 8) | 
 8005a9c:	8bfa      	ldrh	r2, [r7, #30]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	005b      	lsls	r3, r3, #1
 8005aa2:	4413      	add	r3, r2
 8005aa4:	005b      	lsls	r3, r3, #1
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	4413      	add	r3, r2
 8005aac:	ea40 0201 	orr.w	r2, r0, r1
 8005ab0:	b212      	sxth	r2, r2
 8005ab2:	805a      	strh	r2, [r3, #2]
            gyro_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 10] << 8) | 
 8005ab4:	8bfa      	ldrh	r2, [r7, #30]
 8005ab6:	4613      	mov	r3, r2
 8005ab8:	005b      	lsls	r3, r3, #1
 8005aba:	4413      	add	r3, r2
 8005abc:	009b      	lsls	r3, r3, #2
 8005abe:	330a      	adds	r3, #10
 8005ac0:	68fa      	ldr	r2, [r7, #12]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ac8:	b21b      	sxth	r3, r3
 8005aca:	021b      	lsls	r3, r3, #8
 8005acc:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 11];                                  /* set raw gyro z */
 8005ace:	8bfa      	ldrh	r2, [r7, #30]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	005b      	lsls	r3, r3, #1
 8005ad4:	4413      	add	r3, r2
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	330b      	adds	r3, #11
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	4413      	add	r3, r2
 8005ade:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ae2:	b219      	sxth	r1, r3
            gyro_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 10] << 8) | 
 8005ae4:	8bfa      	ldrh	r2, [r7, #30]
 8005ae6:	4613      	mov	r3, r2
 8005ae8:	005b      	lsls	r3, r3, #1
 8005aea:	4413      	add	r3, r2
 8005aec:	005b      	lsls	r3, r3, #1
 8005aee:	461a      	mov	r2, r3
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	4413      	add	r3, r2
 8005af4:	ea40 0201 	orr.w	r2, r0, r1
 8005af8:	b212      	sxth	r2, r2
 8005afa:	809a      	strh	r2, [r3, #4]
            
            if (accel_conf == 0)                                                                   /* ±2g */
 8005afc:	7e3b      	ldrb	r3, [r7, #24]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d154      	bne.n	8005bac <mpu6500_read+0x470>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 16384.0f;                               /* set accel x */
 8005b02:	8bfa      	ldrh	r2, [r7, #30]
 8005b04:	4613      	mov	r3, r2
 8005b06:	005b      	lsls	r3, r3, #1
 8005b08:	4413      	add	r3, r2
 8005b0a:	005b      	lsls	r3, r3, #1
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	4413      	add	r3, r2
 8005b12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b16:	ee07 3a90 	vmov	s15, r3
 8005b1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005b1e:	8bfa      	ldrh	r2, [r7, #30]
 8005b20:	4613      	mov	r3, r2
 8005b22:	005b      	lsls	r3, r3, #1
 8005b24:	4413      	add	r3, r2
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	461a      	mov	r2, r3
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4413      	add	r3, r2
 8005b2e:	ed5f 6a7b 	vldr	s13, [pc, #-492]	@ 8005944 <mpu6500_read+0x208>
 8005b32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b36:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 16384.0f;                               /* set accel y */
 8005b3a:	8bfa      	ldrh	r2, [r7, #30]
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	005b      	lsls	r3, r3, #1
 8005b40:	4413      	add	r3, r2
 8005b42:	005b      	lsls	r3, r3, #1
 8005b44:	461a      	mov	r2, r3
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	4413      	add	r3, r2
 8005b4a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005b4e:	ee07 3a90 	vmov	s15, r3
 8005b52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005b56:	8bfa      	ldrh	r2, [r7, #30]
 8005b58:	4613      	mov	r3, r2
 8005b5a:	005b      	lsls	r3, r3, #1
 8005b5c:	4413      	add	r3, r2
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	461a      	mov	r2, r3
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4413      	add	r3, r2
 8005b66:	ed5f 6a89 	vldr	s13, [pc, #-548]	@ 8005944 <mpu6500_read+0x208>
 8005b6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b6e:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 16384.0f;                               /* set accel z */
 8005b72:	8bfa      	ldrh	r2, [r7, #30]
 8005b74:	4613      	mov	r3, r2
 8005b76:	005b      	lsls	r3, r3, #1
 8005b78:	4413      	add	r3, r2
 8005b7a:	005b      	lsls	r3, r3, #1
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	4413      	add	r3, r2
 8005b82:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005b86:	ee07 3a90 	vmov	s15, r3
 8005b8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005b8e:	8bfa      	ldrh	r2, [r7, #30]
 8005b90:	4613      	mov	r3, r2
 8005b92:	005b      	lsls	r3, r3, #1
 8005b94:	4413      	add	r3, r2
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	461a      	mov	r2, r3
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4413      	add	r3, r2
 8005b9e:	ed5f 6a97 	vldr	s13, [pc, #-604]	@ 8005944 <mpu6500_read+0x208>
 8005ba2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005ba6:	edc3 7a02 	vstr	s15, [r3, #8]
 8005baa:	e103      	b.n	8005db4 <mpu6500_read+0x678>
            }
            else if (accel_conf == 1)                                                              /* ±4g */
 8005bac:	7e3b      	ldrb	r3, [r7, #24]
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d154      	bne.n	8005c5c <mpu6500_read+0x520>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 8192.0f;                                /* set accel x */
 8005bb2:	8bfa      	ldrh	r2, [r7, #30]
 8005bb4:	4613      	mov	r3, r2
 8005bb6:	005b      	lsls	r3, r3, #1
 8005bb8:	4413      	add	r3, r2
 8005bba:	005b      	lsls	r3, r3, #1
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	4413      	add	r3, r2
 8005bc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005bc6:	ee07 3a90 	vmov	s15, r3
 8005bca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005bce:	8bfa      	ldrh	r2, [r7, #30]
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	005b      	lsls	r3, r3, #1
 8005bd4:	4413      	add	r3, r2
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	461a      	mov	r2, r3
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4413      	add	r3, r2
 8005bde:	ed5f 6aa6 	vldr	s13, [pc, #-664]	@ 8005948 <mpu6500_read+0x20c>
 8005be2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005be6:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 8192.0f;                                /* set accel y */
 8005bea:	8bfa      	ldrh	r2, [r7, #30]
 8005bec:	4613      	mov	r3, r2
 8005bee:	005b      	lsls	r3, r3, #1
 8005bf0:	4413      	add	r3, r2
 8005bf2:	005b      	lsls	r3, r3, #1
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	4413      	add	r3, r2
 8005bfa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005bfe:	ee07 3a90 	vmov	s15, r3
 8005c02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005c06:	8bfa      	ldrh	r2, [r7, #30]
 8005c08:	4613      	mov	r3, r2
 8005c0a:	005b      	lsls	r3, r3, #1
 8005c0c:	4413      	add	r3, r2
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	461a      	mov	r2, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4413      	add	r3, r2
 8005c16:	ed5f 6ab4 	vldr	s13, [pc, #-720]	@ 8005948 <mpu6500_read+0x20c>
 8005c1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005c1e:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 8192.0f;                                /* set accel z */
 8005c22:	8bfa      	ldrh	r2, [r7, #30]
 8005c24:	4613      	mov	r3, r2
 8005c26:	005b      	lsls	r3, r3, #1
 8005c28:	4413      	add	r3, r2
 8005c2a:	005b      	lsls	r3, r3, #1
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	4413      	add	r3, r2
 8005c32:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005c36:	ee07 3a90 	vmov	s15, r3
 8005c3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005c3e:	8bfa      	ldrh	r2, [r7, #30]
 8005c40:	4613      	mov	r3, r2
 8005c42:	005b      	lsls	r3, r3, #1
 8005c44:	4413      	add	r3, r2
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	461a      	mov	r2, r3
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	ed5f 6ac2 	vldr	s13, [pc, #-776]	@ 8005948 <mpu6500_read+0x20c>
 8005c52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005c56:	edc3 7a02 	vstr	s15, [r3, #8]
 8005c5a:	e0ab      	b.n	8005db4 <mpu6500_read+0x678>
            }
            else if (accel_conf == 2)                                                              /* ±8g */
 8005c5c:	7e3b      	ldrb	r3, [r7, #24]
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d154      	bne.n	8005d0c <mpu6500_read+0x5d0>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 4096.0f;                                /* set accel x */
 8005c62:	8bfa      	ldrh	r2, [r7, #30]
 8005c64:	4613      	mov	r3, r2
 8005c66:	005b      	lsls	r3, r3, #1
 8005c68:	4413      	add	r3, r2
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	4413      	add	r3, r2
 8005c72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c76:	ee07 3a90 	vmov	s15, r3
 8005c7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005c7e:	8bfa      	ldrh	r2, [r7, #30]
 8005c80:	4613      	mov	r3, r2
 8005c82:	005b      	lsls	r3, r3, #1
 8005c84:	4413      	add	r3, r2
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	461a      	mov	r2, r3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4413      	add	r3, r2
 8005c8e:	eddf 6acd 	vldr	s13, [pc, #820]	@ 8005fc4 <mpu6500_read+0x888>
 8005c92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005c96:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 4096.0f;                                /* set accel y */
 8005c9a:	8bfa      	ldrh	r2, [r7, #30]
 8005c9c:	4613      	mov	r3, r2
 8005c9e:	005b      	lsls	r3, r3, #1
 8005ca0:	4413      	add	r3, r2
 8005ca2:	005b      	lsls	r3, r3, #1
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	4413      	add	r3, r2
 8005caa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005cae:	ee07 3a90 	vmov	s15, r3
 8005cb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005cb6:	8bfa      	ldrh	r2, [r7, #30]
 8005cb8:	4613      	mov	r3, r2
 8005cba:	005b      	lsls	r3, r3, #1
 8005cbc:	4413      	add	r3, r2
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4413      	add	r3, r2
 8005cc6:	eddf 6abf 	vldr	s13, [pc, #764]	@ 8005fc4 <mpu6500_read+0x888>
 8005cca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005cce:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 4096.0f;                                /* set accel z */
 8005cd2:	8bfa      	ldrh	r2, [r7, #30]
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	005b      	lsls	r3, r3, #1
 8005cd8:	4413      	add	r3, r2
 8005cda:	005b      	lsls	r3, r3, #1
 8005cdc:	461a      	mov	r2, r3
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	4413      	add	r3, r2
 8005ce2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005ce6:	ee07 3a90 	vmov	s15, r3
 8005cea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005cee:	8bfa      	ldrh	r2, [r7, #30]
 8005cf0:	4613      	mov	r3, r2
 8005cf2:	005b      	lsls	r3, r3, #1
 8005cf4:	4413      	add	r3, r2
 8005cf6:	009b      	lsls	r3, r3, #2
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4413      	add	r3, r2
 8005cfe:	eddf 6ab1 	vldr	s13, [pc, #708]	@ 8005fc4 <mpu6500_read+0x888>
 8005d02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005d06:	edc3 7a02 	vstr	s15, [r3, #8]
 8005d0a:	e053      	b.n	8005db4 <mpu6500_read+0x678>
            }
            else                                                                                   /* ±16g */
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 2048.0f;                                /* set accel x */
 8005d0c:	8bfa      	ldrh	r2, [r7, #30]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	005b      	lsls	r3, r3, #1
 8005d12:	4413      	add	r3, r2
 8005d14:	005b      	lsls	r3, r3, #1
 8005d16:	461a      	mov	r2, r3
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	4413      	add	r3, r2
 8005d1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d20:	ee07 3a90 	vmov	s15, r3
 8005d24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d28:	8bfa      	ldrh	r2, [r7, #30]
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	005b      	lsls	r3, r3, #1
 8005d2e:	4413      	add	r3, r2
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	461a      	mov	r2, r3
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	4413      	add	r3, r2
 8005d38:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 8005fc8 <mpu6500_read+0x88c>
 8005d3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005d40:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 2048.0f;                                /* set accel y */
 8005d44:	8bfa      	ldrh	r2, [r7, #30]
 8005d46:	4613      	mov	r3, r2
 8005d48:	005b      	lsls	r3, r3, #1
 8005d4a:	4413      	add	r3, r2
 8005d4c:	005b      	lsls	r3, r3, #1
 8005d4e:	461a      	mov	r2, r3
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	4413      	add	r3, r2
 8005d54:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005d58:	ee07 3a90 	vmov	s15, r3
 8005d5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d60:	8bfa      	ldrh	r2, [r7, #30]
 8005d62:	4613      	mov	r3, r2
 8005d64:	005b      	lsls	r3, r3, #1
 8005d66:	4413      	add	r3, r2
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	4413      	add	r3, r2
 8005d70:	eddf 6a95 	vldr	s13, [pc, #596]	@ 8005fc8 <mpu6500_read+0x88c>
 8005d74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005d78:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 2048.0f;                                /* set accel z */
 8005d7c:	8bfa      	ldrh	r2, [r7, #30]
 8005d7e:	4613      	mov	r3, r2
 8005d80:	005b      	lsls	r3, r3, #1
 8005d82:	4413      	add	r3, r2
 8005d84:	005b      	lsls	r3, r3, #1
 8005d86:	461a      	mov	r2, r3
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	4413      	add	r3, r2
 8005d8c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005d90:	ee07 3a90 	vmov	s15, r3
 8005d94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d98:	8bfa      	ldrh	r2, [r7, #30]
 8005d9a:	4613      	mov	r3, r2
 8005d9c:	005b      	lsls	r3, r3, #1
 8005d9e:	4413      	add	r3, r2
 8005da0:	009b      	lsls	r3, r3, #2
 8005da2:	461a      	mov	r2, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4413      	add	r3, r2
 8005da8:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8005fc8 <mpu6500_read+0x88c>
 8005dac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005db0:	edc3 7a02 	vstr	s15, [r3, #8]
            }
            
            if (gyro_conf == 0)                                                                    /* ±250dps */
 8005db4:	7dfb      	ldrb	r3, [r7, #23]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d154      	bne.n	8005e64 <mpu6500_read+0x728>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 131.0f;                                 /* set gyro x */
 8005dba:	8bfa      	ldrh	r2, [r7, #30]
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	005b      	lsls	r3, r3, #1
 8005dc0:	4413      	add	r3, r2
 8005dc2:	005b      	lsls	r3, r3, #1
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	4413      	add	r3, r2
 8005dca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005dce:	ee07 3a90 	vmov	s15, r3
 8005dd2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005dd6:	8bfa      	ldrh	r2, [r7, #30]
 8005dd8:	4613      	mov	r3, r2
 8005dda:	005b      	lsls	r3, r3, #1
 8005ddc:	4413      	add	r3, r2
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	461a      	mov	r2, r3
 8005de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de4:	4413      	add	r3, r2
 8005de6:	eddf 6a79 	vldr	s13, [pc, #484]	@ 8005fcc <mpu6500_read+0x890>
 8005dea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005dee:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 131.0f;                                 /* set gyro y */
 8005df2:	8bfa      	ldrh	r2, [r7, #30]
 8005df4:	4613      	mov	r3, r2
 8005df6:	005b      	lsls	r3, r3, #1
 8005df8:	4413      	add	r3, r2
 8005dfa:	005b      	lsls	r3, r3, #1
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	4413      	add	r3, r2
 8005e02:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005e06:	ee07 3a90 	vmov	s15, r3
 8005e0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005e0e:	8bfa      	ldrh	r2, [r7, #30]
 8005e10:	4613      	mov	r3, r2
 8005e12:	005b      	lsls	r3, r3, #1
 8005e14:	4413      	add	r3, r2
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	461a      	mov	r2, r3
 8005e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e1c:	4413      	add	r3, r2
 8005e1e:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8005fcc <mpu6500_read+0x890>
 8005e22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005e26:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 131.0f;                                 /* set gyro z */
 8005e2a:	8bfa      	ldrh	r2, [r7, #30]
 8005e2c:	4613      	mov	r3, r2
 8005e2e:	005b      	lsls	r3, r3, #1
 8005e30:	4413      	add	r3, r2
 8005e32:	005b      	lsls	r3, r3, #1
 8005e34:	461a      	mov	r2, r3
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	4413      	add	r3, r2
 8005e3a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005e3e:	ee07 3a90 	vmov	s15, r3
 8005e42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005e46:	8bfa      	ldrh	r2, [r7, #30]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	005b      	lsls	r3, r3, #1
 8005e4c:	4413      	add	r3, r2
 8005e4e:	009b      	lsls	r3, r3, #2
 8005e50:	461a      	mov	r2, r3
 8005e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e54:	4413      	add	r3, r2
 8005e56:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8005fcc <mpu6500_read+0x890>
 8005e5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005e5e:	edc3 7a02 	vstr	s15, [r3, #8]
 8005e62:	e10f      	b.n	8006084 <mpu6500_read+0x948>
            }
            else if (gyro_conf == 1)                                                               /* ±500dps */
 8005e64:	7dfb      	ldrb	r3, [r7, #23]
 8005e66:	2b01      	cmp	r3, #1
 8005e68:	d154      	bne.n	8005f14 <mpu6500_read+0x7d8>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 65.5f;                                  /* set gyro x */
 8005e6a:	8bfa      	ldrh	r2, [r7, #30]
 8005e6c:	4613      	mov	r3, r2
 8005e6e:	005b      	lsls	r3, r3, #1
 8005e70:	4413      	add	r3, r2
 8005e72:	005b      	lsls	r3, r3, #1
 8005e74:	461a      	mov	r2, r3
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	4413      	add	r3, r2
 8005e7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e7e:	ee07 3a90 	vmov	s15, r3
 8005e82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005e86:	8bfa      	ldrh	r2, [r7, #30]
 8005e88:	4613      	mov	r3, r2
 8005e8a:	005b      	lsls	r3, r3, #1
 8005e8c:	4413      	add	r3, r2
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	461a      	mov	r2, r3
 8005e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e94:	4413      	add	r3, r2
 8005e96:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8005fd0 <mpu6500_read+0x894>
 8005e9a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005e9e:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 65.5f;                                  /* set gyro y */
 8005ea2:	8bfa      	ldrh	r2, [r7, #30]
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	005b      	lsls	r3, r3, #1
 8005ea8:	4413      	add	r3, r2
 8005eaa:	005b      	lsls	r3, r3, #1
 8005eac:	461a      	mov	r2, r3
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	4413      	add	r3, r2
 8005eb2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005eb6:	ee07 3a90 	vmov	s15, r3
 8005eba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005ebe:	8bfa      	ldrh	r2, [r7, #30]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	005b      	lsls	r3, r3, #1
 8005ec4:	4413      	add	r3, r2
 8005ec6:	009b      	lsls	r3, r3, #2
 8005ec8:	461a      	mov	r2, r3
 8005eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ecc:	4413      	add	r3, r2
 8005ece:	eddf 6a40 	vldr	s13, [pc, #256]	@ 8005fd0 <mpu6500_read+0x894>
 8005ed2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005ed6:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 65.5f;                                  /* set gyro z */
 8005eda:	8bfa      	ldrh	r2, [r7, #30]
 8005edc:	4613      	mov	r3, r2
 8005ede:	005b      	lsls	r3, r3, #1
 8005ee0:	4413      	add	r3, r2
 8005ee2:	005b      	lsls	r3, r3, #1
 8005ee4:	461a      	mov	r2, r3
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	4413      	add	r3, r2
 8005eea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005eee:	ee07 3a90 	vmov	s15, r3
 8005ef2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005ef6:	8bfa      	ldrh	r2, [r7, #30]
 8005ef8:	4613      	mov	r3, r2
 8005efa:	005b      	lsls	r3, r3, #1
 8005efc:	4413      	add	r3, r2
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	461a      	mov	r2, r3
 8005f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f04:	4413      	add	r3, r2
 8005f06:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8005fd0 <mpu6500_read+0x894>
 8005f0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005f0e:	edc3 7a02 	vstr	s15, [r3, #8]
 8005f12:	e0b7      	b.n	8006084 <mpu6500_read+0x948>
            }
            else if (gyro_conf == 2)                                                               /* ±1000dps */
 8005f14:	7dfb      	ldrb	r3, [r7, #23]
 8005f16:	2b02      	cmp	r3, #2
 8005f18:	d160      	bne.n	8005fdc <mpu6500_read+0x8a0>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 32.8f;                                  /* set gyro x */
 8005f1a:	8bfa      	ldrh	r2, [r7, #30]
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	005b      	lsls	r3, r3, #1
 8005f20:	4413      	add	r3, r2
 8005f22:	005b      	lsls	r3, r3, #1
 8005f24:	461a      	mov	r2, r3
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	4413      	add	r3, r2
 8005f2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f2e:	ee07 3a90 	vmov	s15, r3
 8005f32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005f36:	8bfa      	ldrh	r2, [r7, #30]
 8005f38:	4613      	mov	r3, r2
 8005f3a:	005b      	lsls	r3, r3, #1
 8005f3c:	4413      	add	r3, r2
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	461a      	mov	r2, r3
 8005f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f44:	4413      	add	r3, r2
 8005f46:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8005fd4 <mpu6500_read+0x898>
 8005f4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005f4e:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 32.8f;                                  /* set gyro y */
 8005f52:	8bfa      	ldrh	r2, [r7, #30]
 8005f54:	4613      	mov	r3, r2
 8005f56:	005b      	lsls	r3, r3, #1
 8005f58:	4413      	add	r3, r2
 8005f5a:	005b      	lsls	r3, r3, #1
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	4413      	add	r3, r2
 8005f62:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005f66:	ee07 3a90 	vmov	s15, r3
 8005f6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005f6e:	8bfa      	ldrh	r2, [r7, #30]
 8005f70:	4613      	mov	r3, r2
 8005f72:	005b      	lsls	r3, r3, #1
 8005f74:	4413      	add	r3, r2
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	461a      	mov	r2, r3
 8005f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f7c:	4413      	add	r3, r2
 8005f7e:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8005fd4 <mpu6500_read+0x898>
 8005f82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005f86:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 32.8f;                                  /* set gyro z */
 8005f8a:	8bfa      	ldrh	r2, [r7, #30]
 8005f8c:	4613      	mov	r3, r2
 8005f8e:	005b      	lsls	r3, r3, #1
 8005f90:	4413      	add	r3, r2
 8005f92:	005b      	lsls	r3, r3, #1
 8005f94:	461a      	mov	r2, r3
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	4413      	add	r3, r2
 8005f9a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005f9e:	ee07 3a90 	vmov	s15, r3
 8005fa2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005fa6:	8bfa      	ldrh	r2, [r7, #30]
 8005fa8:	4613      	mov	r3, r2
 8005faa:	005b      	lsls	r3, r3, #1
 8005fac:	4413      	add	r3, r2
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb4:	4413      	add	r3, r2
 8005fb6:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8005fd4 <mpu6500_read+0x898>
 8005fba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005fbe:	edc3 7a02 	vstr	s15, [r3, #8]
 8005fc2:	e05f      	b.n	8006084 <mpu6500_read+0x948>
 8005fc4:	45800000 	.word	0x45800000
 8005fc8:	45000000 	.word	0x45000000
 8005fcc:	43030000 	.word	0x43030000
 8005fd0:	42830000 	.word	0x42830000
 8005fd4:	42033333 	.word	0x42033333
 8005fd8:	41833333 	.word	0x41833333
            }
            else                                                                                   /* ±2000dps */
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 16.4f;                                  /* set gyro x */
 8005fdc:	8bfa      	ldrh	r2, [r7, #30]
 8005fde:	4613      	mov	r3, r2
 8005fe0:	005b      	lsls	r3, r3, #1
 8005fe2:	4413      	add	r3, r2
 8005fe4:	005b      	lsls	r3, r3, #1
 8005fe6:	461a      	mov	r2, r3
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	4413      	add	r3, r2
 8005fec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ff0:	ee07 3a90 	vmov	s15, r3
 8005ff4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005ff8:	8bfa      	ldrh	r2, [r7, #30]
 8005ffa:	4613      	mov	r3, r2
 8005ffc:	005b      	lsls	r3, r3, #1
 8005ffe:	4413      	add	r3, r2
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	461a      	mov	r2, r3
 8006004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006006:	4413      	add	r3, r2
 8006008:	ed5f 6a0d 	vldr	s13, [pc, #-52]	@ 8005fd8 <mpu6500_read+0x89c>
 800600c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006010:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 16.4f;                                  /* set gyro y */
 8006014:	8bfa      	ldrh	r2, [r7, #30]
 8006016:	4613      	mov	r3, r2
 8006018:	005b      	lsls	r3, r3, #1
 800601a:	4413      	add	r3, r2
 800601c:	005b      	lsls	r3, r3, #1
 800601e:	461a      	mov	r2, r3
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	4413      	add	r3, r2
 8006024:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006028:	ee07 3a90 	vmov	s15, r3
 800602c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006030:	8bfa      	ldrh	r2, [r7, #30]
 8006032:	4613      	mov	r3, r2
 8006034:	005b      	lsls	r3, r3, #1
 8006036:	4413      	add	r3, r2
 8006038:	009b      	lsls	r3, r3, #2
 800603a:	461a      	mov	r2, r3
 800603c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800603e:	4413      	add	r3, r2
 8006040:	ed5f 6a1b 	vldr	s13, [pc, #-108]	@ 8005fd8 <mpu6500_read+0x89c>
 8006044:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006048:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 16.4f;                                  /* set gyro z */
 800604c:	8bfa      	ldrh	r2, [r7, #30]
 800604e:	4613      	mov	r3, r2
 8006050:	005b      	lsls	r3, r3, #1
 8006052:	4413      	add	r3, r2
 8006054:	005b      	lsls	r3, r3, #1
 8006056:	461a      	mov	r2, r3
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	4413      	add	r3, r2
 800605c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006060:	ee07 3a90 	vmov	s15, r3
 8006064:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006068:	8bfa      	ldrh	r2, [r7, #30]
 800606a:	4613      	mov	r3, r2
 800606c:	005b      	lsls	r3, r3, #1
 800606e:	4413      	add	r3, r2
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	461a      	mov	r2, r3
 8006074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006076:	4413      	add	r3, r2
 8006078:	ed5f 6a29 	vldr	s13, [pc, #-164]	@ 8005fd8 <mpu6500_read+0x89c>
 800607c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006080:	edc3 7a02 	vstr	s15, [r3, #8]
        for (i = 0; i < (*len); i++)                                                               /* *len times */
 8006084:	8bfb      	ldrh	r3, [r7, #30]
 8006086:	3301      	adds	r3, #1
 8006088:	83fb      	strh	r3, [r7, #30]
 800608a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800608c:	881b      	ldrh	r3, [r3, #0]
 800608e:	8bfa      	ldrh	r2, [r7, #30]
 8006090:	429a      	cmp	r2, r3
 8006092:	f4ff ac5b 	bcc.w	800594c <mpu6500_read+0x210>
            }
        }
        
        return 0;                                                                                  /* success return 0 */
 8006096:	2300      	movs	r3, #0
 8006098:	e1e5      	b.n	8006466 <mpu6500_read+0xd2a>
    }
    else                                                                                           /* if normal mode */
    {
        *len = 1;                                                                                  /* set 1 */
 800609a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800609c:	2201      	movs	r2, #1
 800609e:	801a      	strh	r2, [r3, #0]
        res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_XOUT_H, handle->buf, 14);                   /* read data */
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80060a6:	230e      	movs	r3, #14
 80060a8:	213b      	movs	r1, #59	@ 0x3b
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f7ff f928 	bl	8005300 <a_mpu6500_read>
 80060b0:	4603      	mov	r3, r0
 80060b2:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 80060b4:	7f7b      	ldrb	r3, [r7, #29]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d005      	beq.n	80060c6 <mpu6500_read+0x98a>
        {
            handle->debug_print("mpu6500: read failed.\n");                                        /* read failed */
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060be:	48b4      	ldr	r0, [pc, #720]	@ (8006390 <mpu6500_read+0xc54>)
 80060c0:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 80060c2:	2301      	movs	r3, #1
 80060c4:	e1cf      	b.n	8006466 <mpu6500_read+0xd2a>
        }
        accel_raw[0][0] = (int16_t)((uint16_t)handle->buf[0] << 8) | handle->buf[1];               /* set raw accel x */
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060cc:	b21b      	sxth	r3, r3
 80060ce:	021b      	lsls	r3, r3, #8
 80060d0:	b21a      	sxth	r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060d8:	b21b      	sxth	r3, r3
 80060da:	4313      	orrs	r3, r2
 80060dc:	b21a      	sxth	r2, r3
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	801a      	strh	r2, [r3, #0]
        accel_raw[0][1] = (int16_t)((uint16_t)handle->buf[2] << 8) | handle->buf[3];               /* set raw accel y */
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80060e8:	b21b      	sxth	r3, r3
 80060ea:	021b      	lsls	r3, r3, #8
 80060ec:	b21a      	sxth	r2, r3
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80060f4:	b21b      	sxth	r3, r3
 80060f6:	4313      	orrs	r3, r2
 80060f8:	b21a      	sxth	r2, r3
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	805a      	strh	r2, [r3, #2]
        accel_raw[0][2] = (int16_t)((uint16_t)handle->buf[4] << 8) | handle->buf[5];               /* set raw accel z */
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006104:	b21b      	sxth	r3, r3
 8006106:	021b      	lsls	r3, r3, #8
 8006108:	b21a      	sxth	r2, r3
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006110:	b21b      	sxth	r3, r3
 8006112:	4313      	orrs	r3, r2
 8006114:	b21a      	sxth	r2, r3
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	809a      	strh	r2, [r3, #4]
        gyro_raw[0][0] = (int16_t)((uint16_t)handle->buf[8] << 8) | handle->buf[9];                /* set raw gyro x */
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8006120:	b21b      	sxth	r3, r3
 8006122:	021b      	lsls	r3, r3, #8
 8006124:	b21a      	sxth	r2, r3
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800612c:	b21b      	sxth	r3, r3
 800612e:	4313      	orrs	r3, r2
 8006130:	b21a      	sxth	r2, r3
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	801a      	strh	r2, [r3, #0]
        gyro_raw[0][1] = (int16_t)((uint16_t)handle->buf[10] << 8) | handle->buf[11];              /* set raw gyro y */
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800613c:	b21b      	sxth	r3, r3
 800613e:	021b      	lsls	r3, r3, #8
 8006140:	b21a      	sxth	r2, r3
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8006148:	b21b      	sxth	r3, r3
 800614a:	4313      	orrs	r3, r2
 800614c:	b21a      	sxth	r2, r3
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	805a      	strh	r2, [r3, #2]
        gyro_raw[0][2] = (int16_t)((uint16_t)handle->buf[12] << 8) | handle->buf[13];              /* set raw gyro z */
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8006158:	b21b      	sxth	r3, r3
 800615a:	021b      	lsls	r3, r3, #8
 800615c:	b21a      	sxth	r2, r3
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8006164:	b21b      	sxth	r3, r3
 8006166:	4313      	orrs	r3, r2
 8006168:	b21a      	sxth	r2, r3
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	809a      	strh	r2, [r3, #4]
        
        if (accel_conf == 0)                                                                       /* ±2g */
 800616e:	7e3b      	ldrb	r3, [r7, #24]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d12a      	bne.n	80061ca <mpu6500_read+0xa8e>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 16384.0f;                                   /* set accel x */
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	f9b3 3000 	ldrsh.w	r3, [r3]
 800617a:	ee07 3a90 	vmov	s15, r3
 800617e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006182:	eddf 6a84 	vldr	s13, [pc, #528]	@ 8006394 <mpu6500_read+0xc58>
 8006186:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 16384.0f;                                   /* set accel y */
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006196:	ee07 3a90 	vmov	s15, r3
 800619a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800619e:	eddf 6a7d 	vldr	s13, [pc, #500]	@ 8006394 <mpu6500_read+0xc58>
 80061a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 16384.0f;                                   /* set accel z */
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80061b2:	ee07 3a90 	vmov	s15, r3
 80061b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80061ba:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8006394 <mpu6500_read+0xc58>
 80061be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	edc3 7a02 	vstr	s15, [r3, #8]
 80061c8:	e085      	b.n	80062d6 <mpu6500_read+0xb9a>
        }
        else if (accel_conf == 1)                                                                  /* ±4g */
 80061ca:	7e3b      	ldrb	r3, [r7, #24]
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d12a      	bne.n	8006226 <mpu6500_read+0xaea>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 8192.0f;                                    /* set accel x */
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80061d6:	ee07 3a90 	vmov	s15, r3
 80061da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80061de:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8006398 <mpu6500_read+0xc5c>
 80061e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 8192.0f;                                    /* set accel y */
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80061f2:	ee07 3a90 	vmov	s15, r3
 80061f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80061fa:	eddf 6a67 	vldr	s13, [pc, #412]	@ 8006398 <mpu6500_read+0xc5c>
 80061fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 8192.0f;                                    /* set accel z */
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800620e:	ee07 3a90 	vmov	s15, r3
 8006212:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006216:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8006398 <mpu6500_read+0xc5c>
 800621a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	edc3 7a02 	vstr	s15, [r3, #8]
 8006224:	e057      	b.n	80062d6 <mpu6500_read+0xb9a>
        }
        else if (accel_conf == 2)                                                                  /* ±8g */
 8006226:	7e3b      	ldrb	r3, [r7, #24]
 8006228:	2b02      	cmp	r3, #2
 800622a:	d12a      	bne.n	8006282 <mpu6500_read+0xb46>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 4096.0f;                                    /* set accel x */
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006232:	ee07 3a90 	vmov	s15, r3
 8006236:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800623a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800639c <mpu6500_read+0xc60>
 800623e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 4096.0f;                                    /* set accel y */
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800624e:	ee07 3a90 	vmov	s15, r3
 8006252:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006256:	eddf 6a51 	vldr	s13, [pc, #324]	@ 800639c <mpu6500_read+0xc60>
 800625a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 4096.0f;                                    /* set accel z */
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800626a:	ee07 3a90 	vmov	s15, r3
 800626e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006272:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 800639c <mpu6500_read+0xc60>
 8006276:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	edc3 7a02 	vstr	s15, [r3, #8]
 8006280:	e029      	b.n	80062d6 <mpu6500_read+0xb9a>
        }
        else                                                                                       /* ±16g */
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 2048.0f;                                    /* set accel x */
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006288:	ee07 3a90 	vmov	s15, r3
 800628c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006290:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80063a0 <mpu6500_read+0xc64>
 8006294:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 2048.0f;                                    /* set accel y */
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80062a4:	ee07 3a90 	vmov	s15, r3
 80062a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80062ac:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 80063a0 <mpu6500_read+0xc64>
 80062b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 2048.0f;                                    /* set accel z */
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80062c0:	ee07 3a90 	vmov	s15, r3
 80062c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80062c8:	eddf 6a35 	vldr	s13, [pc, #212]	@ 80063a0 <mpu6500_read+0xc64>
 80062cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	edc3 7a02 	vstr	s15, [r3, #8]
        }
        
        if (gyro_conf == 0)                                                                        /* ±250dps */
 80062d6:	7dfb      	ldrb	r3, [r7, #23]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d12a      	bne.n	8006332 <mpu6500_read+0xbf6>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 131.0f;                                     /* set gyro x */
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80062e2:	ee07 3a90 	vmov	s15, r3
 80062e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80062ea:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 80063a4 <mpu6500_read+0xc68>
 80062ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80062f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f4:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 131.0f;                                     /* set gyro y */
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80062fe:	ee07 3a90 	vmov	s15, r3
 8006302:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006306:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80063a4 <mpu6500_read+0xc68>
 800630a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800630e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006310:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 131.0f;                                     /* set gyro z */
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800631a:	ee07 3a90 	vmov	s15, r3
 800631e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006322:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80063a4 <mpu6500_read+0xc68>
 8006326:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800632a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800632c:	edc3 7a02 	vstr	s15, [r3, #8]
 8006330:	e098      	b.n	8006464 <mpu6500_read+0xd28>
        }
        else if (gyro_conf == 1)                                                                   /* ±500dps */
 8006332:	7dfb      	ldrb	r3, [r7, #23]
 8006334:	2b01      	cmp	r3, #1
 8006336:	d13d      	bne.n	80063b4 <mpu6500_read+0xc78>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 65.5f;                                      /* set gyro x */
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800633e:	ee07 3a90 	vmov	s15, r3
 8006342:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006346:	eddf 6a18 	vldr	s13, [pc, #96]	@ 80063a8 <mpu6500_read+0xc6c>
 800634a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800634e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006350:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 65.5f;                                      /* set gyro y */
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800635a:	ee07 3a90 	vmov	s15, r3
 800635e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006362:	eddf 6a11 	vldr	s13, [pc, #68]	@ 80063a8 <mpu6500_read+0xc6c>
 8006366:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800636a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800636c:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 65.5f;                                      /* set gyro z */
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006376:	ee07 3a90 	vmov	s15, r3
 800637a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800637e:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 80063a8 <mpu6500_read+0xc6c>
 8006382:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006388:	edc3 7a02 	vstr	s15, [r3, #8]
 800638c:	e06a      	b.n	8006464 <mpu6500_read+0xd28>
 800638e:	bf00      	nop
 8006390:	0801edc4 	.word	0x0801edc4
 8006394:	46800000 	.word	0x46800000
 8006398:	46000000 	.word	0x46000000
 800639c:	45800000 	.word	0x45800000
 80063a0:	45000000 	.word	0x45000000
 80063a4:	43030000 	.word	0x43030000
 80063a8:	42830000 	.word	0x42830000
 80063ac:	42033333 	.word	0x42033333
 80063b0:	41833333 	.word	0x41833333
        }
        else if (gyro_conf == 2)                                                                   /* ±1000dps */
 80063b4:	7dfb      	ldrb	r3, [r7, #23]
 80063b6:	2b02      	cmp	r3, #2
 80063b8:	d12a      	bne.n	8006410 <mpu6500_read+0xcd4>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 32.8f;                                      /* set gyro x */
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80063c0:	ee07 3a90 	vmov	s15, r3
 80063c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80063c8:	ed5f 6a08 	vldr	s13, [pc, #-32]	@ 80063ac <mpu6500_read+0xc70>
 80063cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80063d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d2:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 32.8f;                                      /* set gyro y */
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80063dc:	ee07 3a90 	vmov	s15, r3
 80063e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80063e4:	ed5f 6a0f 	vldr	s13, [pc, #-60]	@ 80063ac <mpu6500_read+0xc70>
 80063e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80063ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ee:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 32.8f;                                      /* set gyro z */
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80063f8:	ee07 3a90 	vmov	s15, r3
 80063fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006400:	ed5f 6a16 	vldr	s13, [pc, #-88]	@ 80063ac <mpu6500_read+0xc70>
 8006404:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800640a:	edc3 7a02 	vstr	s15, [r3, #8]
 800640e:	e029      	b.n	8006464 <mpu6500_read+0xd28>
        }
        else                                                                                       /* ±2000dps */
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 16.4f;                                      /* set gyro x */
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006416:	ee07 3a90 	vmov	s15, r3
 800641a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800641e:	ed5f 6a1c 	vldr	s13, [pc, #-112]	@ 80063b0 <mpu6500_read+0xc74>
 8006422:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006428:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 16.4f;                                      /* set gyro y */
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006432:	ee07 3a90 	vmov	s15, r3
 8006436:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800643a:	ed5f 6a23 	vldr	s13, [pc, #-140]	@ 80063b0 <mpu6500_read+0xc74>
 800643e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006444:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 16.4f;                                      /* set gyro z */
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800644e:	ee07 3a90 	vmov	s15, r3
 8006452:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006456:	ed5f 6a2a 	vldr	s13, [pc, #-168]	@ 80063b0 <mpu6500_read+0xc74>
 800645a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800645e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006460:	edc3 7a02 	vstr	s15, [r3, #8]
        }
        
        return 0;                                                                                  /* success return 0 */
 8006464:	2300      	movs	r3, #0
    }
}
 8006466:	4618      	mov	r0, r3
 8006468:	3720      	adds	r7, #32
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop

08006470 <mpu6500_set_fifo>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b084      	sub	sp, #16
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	460b      	mov	r3, r1
 800647a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                               /* check handle */
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d101      	bne.n	8006486 <mpu6500_set_fifo+0x16>
    {
        return 2;                                                                     /* return error */
 8006482:	2302      	movs	r3, #2
 8006484:	e03a      	b.n	80064fc <mpu6500_set_fifo+0x8c>
    }
    if (handle->inited != 1)                                                          /* check handle initialization */
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800648c:	2b01      	cmp	r3, #1
 800648e:	d001      	beq.n	8006494 <mpu6500_set_fifo+0x24>
    {
        return 3;                                                                     /* return error */
 8006490:	2303      	movs	r3, #3
 8006492:	e033      	b.n	80064fc <mpu6500_set_fifo+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);         /* read config */
 8006494:	f107 020e 	add.w	r2, r7, #14
 8006498:	2301      	movs	r3, #1
 800649a:	216a      	movs	r1, #106	@ 0x6a
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f7fe ff2f 	bl	8005300 <a_mpu6500_read>
 80064a2:	4603      	mov	r3, r0
 80064a4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                     /* check result */
 80064a6:	7bfb      	ldrb	r3, [r7, #15]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d005      	beq.n	80064b8 <mpu6500_set_fifo+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                     /* read user ctrl failed */
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b0:	4814      	ldr	r0, [pc, #80]	@ (8006504 <mpu6500_set_fifo+0x94>)
 80064b2:	4798      	blx	r3
       
        return 1;                                                                     /* return error */
 80064b4:	2301      	movs	r3, #1
 80064b6:	e021      	b.n	80064fc <mpu6500_set_fifo+0x8c>
    }
    prev &= ~(1 << 6);                                                                /* clear config */
 80064b8:	7bbb      	ldrb	r3, [r7, #14]
 80064ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                              /* set config */
 80064c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80064c6:	019b      	lsls	r3, r3, #6
 80064c8:	b25a      	sxtb	r2, r3
 80064ca:	7bbb      	ldrb	r3, [r7, #14]
 80064cc:	b25b      	sxtb	r3, r3
 80064ce:	4313      	orrs	r3, r2
 80064d0:	b25b      	sxtb	r3, r3
 80064d2:	b2db      	uxtb	r3, r3
 80064d4:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* write config */
 80064d6:	f107 020e 	add.w	r2, r7, #14
 80064da:	2301      	movs	r3, #1
 80064dc:	216a      	movs	r1, #106	@ 0x6a
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f7fe ff3f 	bl	8005362 <a_mpu6500_write>
 80064e4:	4603      	mov	r3, r0
 80064e6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                     /* check result */
 80064e8:	7bfb      	ldrb	r3, [r7, #15]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d005      	beq.n	80064fa <mpu6500_set_fifo+0x8a>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                    /* write user ctrl failed */
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064f2:	4805      	ldr	r0, [pc, #20]	@ (8006508 <mpu6500_set_fifo+0x98>)
 80064f4:	4798      	blx	r3
       
        return 1;                                                                     /* return error */
 80064f6:	2301      	movs	r3, #1
 80064f8:	e000      	b.n	80064fc <mpu6500_set_fifo+0x8c>
    }
    
    return 0;                                                                         /* success return 0 */
 80064fa:	2300      	movs	r3, #0
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3710      	adds	r7, #16
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}
 8006504:	0801ee64 	.word	0x0801ee64
 8006508:	0801ee88 	.word	0x0801ee88

0800650c <mpu6500_set_iic_master>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_iic_master(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b084      	sub	sp, #16
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	460b      	mov	r3, r1
 8006516:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d101      	bne.n	8006522 <mpu6500_set_iic_master+0x16>
    {
        return 2;                                                                    /* return error */
 800651e:	2302      	movs	r3, #2
 8006520:	e03a      	b.n	8006598 <mpu6500_set_iic_master+0x8c>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006528:	2b01      	cmp	r3, #1
 800652a:	d001      	beq.n	8006530 <mpu6500_set_iic_master+0x24>
    {
        return 3;                                                                    /* return error */
 800652c:	2303      	movs	r3, #3
 800652e:	e033      	b.n	8006598 <mpu6500_set_iic_master+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* read config */
 8006530:	f107 020e 	add.w	r2, r7, #14
 8006534:	2301      	movs	r3, #1
 8006536:	216a      	movs	r1, #106	@ 0x6a
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f7fe fee1 	bl	8005300 <a_mpu6500_read>
 800653e:	4603      	mov	r3, r0
 8006540:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8006542:	7bfb      	ldrb	r3, [r7, #15]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d005      	beq.n	8006554 <mpu6500_set_iic_master+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                    /* read user ctrl failed */
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800654c:	4814      	ldr	r0, [pc, #80]	@ (80065a0 <mpu6500_set_iic_master+0x94>)
 800654e:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8006550:	2301      	movs	r3, #1
 8006552:	e021      	b.n	8006598 <mpu6500_set_iic_master+0x8c>
    }
    prev &= ~(1 << 5);                                                               /* clear config */
 8006554:	7bbb      	ldrb	r3, [r7, #14]
 8006556:	f023 0320 	bic.w	r3, r3, #32
 800655a:	b2db      	uxtb	r3, r3
 800655c:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 5;                                                             /* set config */
 800655e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006562:	015b      	lsls	r3, r3, #5
 8006564:	b25a      	sxtb	r2, r3
 8006566:	7bbb      	ldrb	r3, [r7, #14]
 8006568:	b25b      	sxtb	r3, r3
 800656a:	4313      	orrs	r3, r2
 800656c:	b25b      	sxtb	r3, r3
 800656e:	b2db      	uxtb	r3, r3
 8006570:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8006572:	f107 020e 	add.w	r2, r7, #14
 8006576:	2301      	movs	r3, #1
 8006578:	216a      	movs	r1, #106	@ 0x6a
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f7fe fef1 	bl	8005362 <a_mpu6500_write>
 8006580:	4603      	mov	r3, r0
 8006582:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8006584:	7bfb      	ldrb	r3, [r7, #15]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d005      	beq.n	8006596 <mpu6500_set_iic_master+0x8a>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                   /* write user ctrl failed */
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800658e:	4805      	ldr	r0, [pc, #20]	@ (80065a4 <mpu6500_set_iic_master+0x98>)
 8006590:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8006592:	2301      	movs	r3, #1
 8006594:	e000      	b.n	8006598 <mpu6500_set_iic_master+0x8c>
    }
    
    return 0;                                                                        /* success return 0 */
 8006596:	2300      	movs	r3, #0
}
 8006598:	4618      	mov	r0, r3
 800659a:	3710      	adds	r7, #16
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}
 80065a0:	0801ee64 	.word	0x0801ee64
 80065a4:	0801ee88 	.word	0x0801ee88

080065a8 <mpu6500_set_disable_iic_slave>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_disable_iic_slave(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b084      	sub	sp, #16
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
 80065b0:	460b      	mov	r3, r1
 80065b2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d101      	bne.n	80065be <mpu6500_set_disable_iic_slave+0x16>
    {
        return 2;                                                                    /* return error */
 80065ba:	2302      	movs	r3, #2
 80065bc:	e03a      	b.n	8006634 <mpu6500_set_disable_iic_slave+0x8c>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d001      	beq.n	80065cc <mpu6500_set_disable_iic_slave+0x24>
    {
        return 3;                                                                    /* return error */
 80065c8:	2303      	movs	r3, #3
 80065ca:	e033      	b.n	8006634 <mpu6500_set_disable_iic_slave+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* read config */
 80065cc:	f107 020e 	add.w	r2, r7, #14
 80065d0:	2301      	movs	r3, #1
 80065d2:	216a      	movs	r1, #106	@ 0x6a
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f7fe fe93 	bl	8005300 <a_mpu6500_read>
 80065da:	4603      	mov	r3, r0
 80065dc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80065de:	7bfb      	ldrb	r3, [r7, #15]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d005      	beq.n	80065f0 <mpu6500_set_disable_iic_slave+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                    /* read user ctrl failed */
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065e8:	4814      	ldr	r0, [pc, #80]	@ (800663c <mpu6500_set_disable_iic_slave+0x94>)
 80065ea:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80065ec:	2301      	movs	r3, #1
 80065ee:	e021      	b.n	8006634 <mpu6500_set_disable_iic_slave+0x8c>
    }
    prev &= ~(1 << 4);                                                               /* clear config */
 80065f0:	7bbb      	ldrb	r3, [r7, #14]
 80065f2:	f023 0310 	bic.w	r3, r3, #16
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                             /* set config */
 80065fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80065fe:	011b      	lsls	r3, r3, #4
 8006600:	b25a      	sxtb	r2, r3
 8006602:	7bbb      	ldrb	r3, [r7, #14]
 8006604:	b25b      	sxtb	r3, r3
 8006606:	4313      	orrs	r3, r2
 8006608:	b25b      	sxtb	r3, r3
 800660a:	b2db      	uxtb	r3, r3
 800660c:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);       /* write config */
 800660e:	f107 020e 	add.w	r2, r7, #14
 8006612:	2301      	movs	r3, #1
 8006614:	216a      	movs	r1, #106	@ 0x6a
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f7fe fea3 	bl	8005362 <a_mpu6500_write>
 800661c:	4603      	mov	r3, r0
 800661e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8006620:	7bfb      	ldrb	r3, [r7, #15]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d005      	beq.n	8006632 <mpu6500_set_disable_iic_slave+0x8a>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                   /* write user ctrl failed */
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800662a:	4805      	ldr	r0, [pc, #20]	@ (8006640 <mpu6500_set_disable_iic_slave+0x98>)
 800662c:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800662e:	2301      	movs	r3, #1
 8006630:	e000      	b.n	8006634 <mpu6500_set_disable_iic_slave+0x8c>
    }
    
    return 0;                                                                        /* success return 0 */
 8006632:	2300      	movs	r3, #0
}
 8006634:	4618      	mov	r0, r3
 8006636:	3710      	adds	r7, #16
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}
 800663c:	0801ee64 	.word	0x0801ee64
 8006640:	0801ee88 	.word	0x0801ee88

08006644 <mpu6500_set_clock_source>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_clock_source(mpu6500_handle_t *handle, mpu6500_clock_source_t clock_source)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b084      	sub	sp, #16
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	460b      	mov	r3, r1
 800664e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d101      	bne.n	800665a <mpu6500_set_clock_source+0x16>
    {
        return 2;                                                                    /* return error */
 8006656:	2302      	movs	r3, #2
 8006658:	e035      	b.n	80066c6 <mpu6500_set_clock_source+0x82>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006660:	2b01      	cmp	r3, #1
 8006662:	d001      	beq.n	8006668 <mpu6500_set_clock_source+0x24>
    {
        return 3;                                                                    /* return error */
 8006664:	2303      	movs	r3, #3
 8006666:	e02e      	b.n	80066c6 <mpu6500_set_clock_source+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 8006668:	f107 020e 	add.w	r2, r7, #14
 800666c:	2301      	movs	r3, #1
 800666e:	216b      	movs	r1, #107	@ 0x6b
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f7fe fe45 	bl	8005300 <a_mpu6500_read>
 8006676:	4603      	mov	r3, r0
 8006678:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800667a:	7bfb      	ldrb	r3, [r7, #15]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d005      	beq.n	800668c <mpu6500_set_clock_source+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006684:	4812      	ldr	r0, [pc, #72]	@ (80066d0 <mpu6500_set_clock_source+0x8c>)
 8006686:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8006688:	2301      	movs	r3, #1
 800668a:	e01c      	b.n	80066c6 <mpu6500_set_clock_source+0x82>
    }
    prev &= ~(0x7 << 0);                                                             /* clear config */
 800668c:	7bbb      	ldrb	r3, [r7, #14]
 800668e:	f023 0307 	bic.w	r3, r3, #7
 8006692:	b2db      	uxtb	r3, r3
 8006694:	73bb      	strb	r3, [r7, #14]
    prev |= clock_source << 0;                                                       /* set config */
 8006696:	7bba      	ldrb	r2, [r7, #14]
 8006698:	78fb      	ldrb	r3, [r7, #3]
 800669a:	4313      	orrs	r3, r2
 800669c:	b2db      	uxtb	r3, r3
 800669e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 80066a0:	f107 020e 	add.w	r2, r7, #14
 80066a4:	2301      	movs	r3, #1
 80066a6:	216b      	movs	r1, #107	@ 0x6b
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f7fe fe5a 	bl	8005362 <a_mpu6500_write>
 80066ae:	4603      	mov	r3, r0
 80066b0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80066b2:	7bfb      	ldrb	r3, [r7, #15]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d005      	beq.n	80066c4 <mpu6500_set_clock_source+0x80>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066bc:	4805      	ldr	r0, [pc, #20]	@ (80066d4 <mpu6500_set_clock_source+0x90>)
 80066be:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80066c0:	2301      	movs	r3, #1
 80066c2:	e000      	b.n	80066c6 <mpu6500_set_clock_source+0x82>
    }
    
    return 0;                                                                        /* success return 0 */
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3710      	adds	r7, #16
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	0801f150 	.word	0x0801f150
 80066d4:	0801f17c 	.word	0x0801f17c

080066d8 <mpu6500_set_ptat>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_ptat(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b084      	sub	sp, #16
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	460b      	mov	r3, r1
 80066e2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d101      	bne.n	80066ee <mpu6500_set_ptat+0x16>
    {
        return 2;                                                                    /* return error */
 80066ea:	2302      	movs	r3, #2
 80066ec:	e03c      	b.n	8006768 <mpu6500_set_ptat+0x90>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d001      	beq.n	80066fc <mpu6500_set_ptat+0x24>
    {
        return 3;                                                                    /* return error */
 80066f8:	2303      	movs	r3, #3
 80066fa:	e035      	b.n	8006768 <mpu6500_set_ptat+0x90>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 80066fc:	f107 020e 	add.w	r2, r7, #14
 8006700:	2301      	movs	r3, #1
 8006702:	216b      	movs	r1, #107	@ 0x6b
 8006704:	6878      	ldr	r0, [r7, #4]
 8006706:	f7fe fdfb 	bl	8005300 <a_mpu6500_read>
 800670a:	4603      	mov	r3, r0
 800670c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800670e:	7bfb      	ldrb	r3, [r7, #15]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d005      	beq.n	8006720 <mpu6500_set_ptat+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006718:	4815      	ldr	r0, [pc, #84]	@ (8006770 <mpu6500_set_ptat+0x98>)
 800671a:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800671c:	2301      	movs	r3, #1
 800671e:	e023      	b.n	8006768 <mpu6500_set_ptat+0x90>
    }
    prev &= ~(1 << 3);                                                               /* clear config */
 8006720:	7bbb      	ldrb	r3, [r7, #14]
 8006722:	f023 0308 	bic.w	r3, r3, #8
 8006726:	b2db      	uxtb	r3, r3
 8006728:	73bb      	strb	r3, [r7, #14]
    prev |= (!enable) << 3;                                                          /* set config */
 800672a:	78fb      	ldrb	r3, [r7, #3]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d101      	bne.n	8006734 <mpu6500_set_ptat+0x5c>
 8006730:	2208      	movs	r2, #8
 8006732:	e000      	b.n	8006736 <mpu6500_set_ptat+0x5e>
 8006734:	2200      	movs	r2, #0
 8006736:	7bbb      	ldrb	r3, [r7, #14]
 8006738:	b25b      	sxtb	r3, r3
 800673a:	4313      	orrs	r3, r2
 800673c:	b25b      	sxtb	r3, r3
 800673e:	b2db      	uxtb	r3, r3
 8006740:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 8006742:	f107 020e 	add.w	r2, r7, #14
 8006746:	2301      	movs	r3, #1
 8006748:	216b      	movs	r1, #107	@ 0x6b
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f7fe fe09 	bl	8005362 <a_mpu6500_write>
 8006750:	4603      	mov	r3, r0
 8006752:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8006754:	7bfb      	ldrb	r3, [r7, #15]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d005      	beq.n	8006766 <mpu6500_set_ptat+0x8e>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800675e:	4805      	ldr	r0, [pc, #20]	@ (8006774 <mpu6500_set_ptat+0x9c>)
 8006760:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8006762:	2301      	movs	r3, #1
 8006764:	e000      	b.n	8006768 <mpu6500_set_ptat+0x90>
    }
    
    return 0;                                                                        /* success return 0 */
 8006766:	2300      	movs	r3, #0
}
 8006768:	4618      	mov	r0, r3
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}
 8006770:	0801f150 	.word	0x0801f150
 8006774:	0801f17c 	.word	0x0801f17c

08006778 <mpu6500_set_cycle_wake_up>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_cycle_wake_up(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	460b      	mov	r3, r1
 8006782:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d101      	bne.n	800678e <mpu6500_set_cycle_wake_up+0x16>
    {
        return 2;                                                                    /* return error */
 800678a:	2302      	movs	r3, #2
 800678c:	e03a      	b.n	8006804 <mpu6500_set_cycle_wake_up+0x8c>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006794:	2b01      	cmp	r3, #1
 8006796:	d001      	beq.n	800679c <mpu6500_set_cycle_wake_up+0x24>
    {
        return 3;                                                                    /* return error */
 8006798:	2303      	movs	r3, #3
 800679a:	e033      	b.n	8006804 <mpu6500_set_cycle_wake_up+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 800679c:	f107 020e 	add.w	r2, r7, #14
 80067a0:	2301      	movs	r3, #1
 80067a2:	216b      	movs	r1, #107	@ 0x6b
 80067a4:	6878      	ldr	r0, [r7, #4]
 80067a6:	f7fe fdab 	bl	8005300 <a_mpu6500_read>
 80067aa:	4603      	mov	r3, r0
 80067ac:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80067ae:	7bfb      	ldrb	r3, [r7, #15]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d005      	beq.n	80067c0 <mpu6500_set_cycle_wake_up+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067b8:	4814      	ldr	r0, [pc, #80]	@ (800680c <mpu6500_set_cycle_wake_up+0x94>)
 80067ba:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80067bc:	2301      	movs	r3, #1
 80067be:	e021      	b.n	8006804 <mpu6500_set_cycle_wake_up+0x8c>
    }
    prev &= ~(1 << 5);                                                               /* clear config */
 80067c0:	7bbb      	ldrb	r3, [r7, #14]
 80067c2:	f023 0320 	bic.w	r3, r3, #32
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 5;                                                             /* set config */
 80067ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067ce:	015b      	lsls	r3, r3, #5
 80067d0:	b25a      	sxtb	r2, r3
 80067d2:	7bbb      	ldrb	r3, [r7, #14]
 80067d4:	b25b      	sxtb	r3, r3
 80067d6:	4313      	orrs	r3, r2
 80067d8:	b25b      	sxtb	r3, r3
 80067da:	b2db      	uxtb	r3, r3
 80067dc:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 80067de:	f107 020e 	add.w	r2, r7, #14
 80067e2:	2301      	movs	r3, #1
 80067e4:	216b      	movs	r1, #107	@ 0x6b
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f7fe fdbb 	bl	8005362 <a_mpu6500_write>
 80067ec:	4603      	mov	r3, r0
 80067ee:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80067f0:	7bfb      	ldrb	r3, [r7, #15]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d005      	beq.n	8006802 <mpu6500_set_cycle_wake_up+0x8a>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067fa:	4805      	ldr	r0, [pc, #20]	@ (8006810 <mpu6500_set_cycle_wake_up+0x98>)
 80067fc:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80067fe:	2301      	movs	r3, #1
 8006800:	e000      	b.n	8006804 <mpu6500_set_cycle_wake_up+0x8c>
    }
    
    return 0;                                                                        /* success return 0 */
 8006802:	2300      	movs	r3, #0
}
 8006804:	4618      	mov	r0, r3
 8006806:	3710      	adds	r7, #16
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}
 800680c:	0801f150 	.word	0x0801f150
 8006810:	0801f17c 	.word	0x0801f17c

08006814 <mpu6500_set_sleep>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_sleep(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	460b      	mov	r3, r1
 800681e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d101      	bne.n	800682a <mpu6500_set_sleep+0x16>
    {
        return 2;                                                                    /* return error */
 8006826:	2302      	movs	r3, #2
 8006828:	e03a      	b.n	80068a0 <mpu6500_set_sleep+0x8c>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006830:	2b01      	cmp	r3, #1
 8006832:	d001      	beq.n	8006838 <mpu6500_set_sleep+0x24>
    {
        return 3;                                                                    /* return error */
 8006834:	2303      	movs	r3, #3
 8006836:	e033      	b.n	80068a0 <mpu6500_set_sleep+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 8006838:	f107 020e 	add.w	r2, r7, #14
 800683c:	2301      	movs	r3, #1
 800683e:	216b      	movs	r1, #107	@ 0x6b
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f7fe fd5d 	bl	8005300 <a_mpu6500_read>
 8006846:	4603      	mov	r3, r0
 8006848:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800684a:	7bfb      	ldrb	r3, [r7, #15]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d005      	beq.n	800685c <mpu6500_set_sleep+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006854:	4814      	ldr	r0, [pc, #80]	@ (80068a8 <mpu6500_set_sleep+0x94>)
 8006856:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8006858:	2301      	movs	r3, #1
 800685a:	e021      	b.n	80068a0 <mpu6500_set_sleep+0x8c>
    }
    prev &= ~(1 << 6);                                                               /* clear config */
 800685c:	7bbb      	ldrb	r3, [r7, #14]
 800685e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006862:	b2db      	uxtb	r3, r3
 8006864:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                             /* set config */
 8006866:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800686a:	019b      	lsls	r3, r3, #6
 800686c:	b25a      	sxtb	r2, r3
 800686e:	7bbb      	ldrb	r3, [r7, #14]
 8006870:	b25b      	sxtb	r3, r3
 8006872:	4313      	orrs	r3, r2
 8006874:	b25b      	sxtb	r3, r3
 8006876:	b2db      	uxtb	r3, r3
 8006878:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 800687a:	f107 020e 	add.w	r2, r7, #14
 800687e:	2301      	movs	r3, #1
 8006880:	216b      	movs	r1, #107	@ 0x6b
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f7fe fd6d 	bl	8005362 <a_mpu6500_write>
 8006888:	4603      	mov	r3, r0
 800688a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800688c:	7bfb      	ldrb	r3, [r7, #15]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d005      	beq.n	800689e <mpu6500_set_sleep+0x8a>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006896:	4805      	ldr	r0, [pc, #20]	@ (80068ac <mpu6500_set_sleep+0x98>)
 8006898:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800689a:	2301      	movs	r3, #1
 800689c:	e000      	b.n	80068a0 <mpu6500_set_sleep+0x8c>
    }
    
    return 0;                                                                        /* success return 0 */
 800689e:	2300      	movs	r3, #0
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3710      	adds	r7, #16
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	0801f150 	.word	0x0801f150
 80068ac:	0801f17c 	.word	0x0801f17c

080068b0 <mpu6500_set_gyro_standby>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyro_standby(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b084      	sub	sp, #16
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	460b      	mov	r3, r1
 80068ba:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d101      	bne.n	80068c6 <mpu6500_set_gyro_standby+0x16>
    {
        return 2;                                                                    /* return error */
 80068c2:	2302      	movs	r3, #2
 80068c4:	e03a      	b.n	800693c <mpu6500_set_gyro_standby+0x8c>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d001      	beq.n	80068d4 <mpu6500_set_gyro_standby+0x24>
    {
        return 3;                                                                    /* return error */
 80068d0:	2303      	movs	r3, #3
 80068d2:	e033      	b.n	800693c <mpu6500_set_gyro_standby+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 80068d4:	f107 020e 	add.w	r2, r7, #14
 80068d8:	2301      	movs	r3, #1
 80068da:	216b      	movs	r1, #107	@ 0x6b
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f7fe fd0f 	bl	8005300 <a_mpu6500_read>
 80068e2:	4603      	mov	r3, r0
 80068e4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80068e6:	7bfb      	ldrb	r3, [r7, #15]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d005      	beq.n	80068f8 <mpu6500_set_gyro_standby+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f0:	4814      	ldr	r0, [pc, #80]	@ (8006944 <mpu6500_set_gyro_standby+0x94>)
 80068f2:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80068f4:	2301      	movs	r3, #1
 80068f6:	e021      	b.n	800693c <mpu6500_set_gyro_standby+0x8c>
    }
    prev &= ~(1 << 4);                                                               /* clear config */
 80068f8:	7bbb      	ldrb	r3, [r7, #14]
 80068fa:	f023 0310 	bic.w	r3, r3, #16
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                             /* set config */
 8006902:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006906:	011b      	lsls	r3, r3, #4
 8006908:	b25a      	sxtb	r2, r3
 800690a:	7bbb      	ldrb	r3, [r7, #14]
 800690c:	b25b      	sxtb	r3, r3
 800690e:	4313      	orrs	r3, r2
 8006910:	b25b      	sxtb	r3, r3
 8006912:	b2db      	uxtb	r3, r3
 8006914:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 8006916:	f107 020e 	add.w	r2, r7, #14
 800691a:	2301      	movs	r3, #1
 800691c:	216b      	movs	r1, #107	@ 0x6b
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f7fe fd1f 	bl	8005362 <a_mpu6500_write>
 8006924:	4603      	mov	r3, r0
 8006926:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8006928:	7bfb      	ldrb	r3, [r7, #15]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d005      	beq.n	800693a <mpu6500_set_gyro_standby+0x8a>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006932:	4805      	ldr	r0, [pc, #20]	@ (8006948 <mpu6500_set_gyro_standby+0x98>)
 8006934:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8006936:	2301      	movs	r3, #1
 8006938:	e000      	b.n	800693c <mpu6500_set_gyro_standby+0x8c>
    }
    
    return 0;                                                                        /* success return 0 */
 800693a:	2300      	movs	r3, #0
}
 800693c:	4618      	mov	r0, r3
 800693e:	3710      	adds	r7, #16
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}
 8006944:	0801f150 	.word	0x0801f150
 8006948:	0801f17c 	.word	0x0801f17c

0800694c <mpu6500_set_standby_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_standby_mode(mpu6500_handle_t *handle, mpu6500_source_t source, mpu6500_bool_t enable)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	460b      	mov	r3, r1
 8006956:	70fb      	strb	r3, [r7, #3]
 8006958:	4613      	mov	r3, r2
 800695a:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d101      	bne.n	8006966 <mpu6500_set_standby_mode+0x1a>
    {
        return 2;                                                                    /* return error */
 8006962:	2302      	movs	r3, #2
 8006964:	e043      	b.n	80069ee <mpu6500_set_standby_mode+0xa2>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800696c:	2b01      	cmp	r3, #1
 800696e:	d001      	beq.n	8006974 <mpu6500_set_standby_mode+0x28>
    {
        return 3;                                                                    /* return error */
 8006970:	2303      	movs	r3, #3
 8006972:	e03c      	b.n	80069ee <mpu6500_set_standby_mode+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_2, (uint8_t *)&prev, 1);       /* read config */
 8006974:	f107 020e 	add.w	r2, r7, #14
 8006978:	2301      	movs	r3, #1
 800697a:	216c      	movs	r1, #108	@ 0x6c
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f7fe fcbf 	bl	8005300 <a_mpu6500_read>
 8006982:	4603      	mov	r3, r0
 8006984:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8006986:	7bfb      	ldrb	r3, [r7, #15]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d005      	beq.n	8006998 <mpu6500_set_standby_mode+0x4c>
    {
        handle->debug_print("mpu6500: read power management 2 failed.\n");           /* read power management 2 failed */
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006990:	4819      	ldr	r0, [pc, #100]	@ (80069f8 <mpu6500_set_standby_mode+0xac>)
 8006992:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8006994:	2301      	movs	r3, #1
 8006996:	e02a      	b.n	80069ee <mpu6500_set_standby_mode+0xa2>
    }
    prev &= ~(1 << source);                                                          /* clear config */
 8006998:	78fb      	ldrb	r3, [r7, #3]
 800699a:	2201      	movs	r2, #1
 800699c:	fa02 f303 	lsl.w	r3, r2, r3
 80069a0:	b25b      	sxtb	r3, r3
 80069a2:	43db      	mvns	r3, r3
 80069a4:	b25a      	sxtb	r2, r3
 80069a6:	7bbb      	ldrb	r3, [r7, #14]
 80069a8:	b25b      	sxtb	r3, r3
 80069aa:	4013      	ands	r3, r2
 80069ac:	b25b      	sxtb	r3, r3
 80069ae:	b2db      	uxtb	r3, r3
 80069b0:	73bb      	strb	r3, [r7, #14]
    prev |= enable << source;                                                        /* set config */
 80069b2:	78ba      	ldrb	r2, [r7, #2]
 80069b4:	78fb      	ldrb	r3, [r7, #3]
 80069b6:	fa02 f303 	lsl.w	r3, r2, r3
 80069ba:	b25a      	sxtb	r2, r3
 80069bc:	7bbb      	ldrb	r3, [r7, #14]
 80069be:	b25b      	sxtb	r3, r3
 80069c0:	4313      	orrs	r3, r2
 80069c2:	b25b      	sxtb	r3, r3
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_2, (uint8_t *)&prev, 1);      /* write config */
 80069c8:	f107 020e 	add.w	r2, r7, #14
 80069cc:	2301      	movs	r3, #1
 80069ce:	216c      	movs	r1, #108	@ 0x6c
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f7fe fcc6 	bl	8005362 <a_mpu6500_write>
 80069d6:	4603      	mov	r3, r0
 80069d8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80069da:	7bfb      	ldrb	r3, [r7, #15]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d005      	beq.n	80069ec <mpu6500_set_standby_mode+0xa0>
    {
        handle->debug_print("mpu6500: write power management 2 failed.\n");          /* write power management 2 failed */
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069e4:	4805      	ldr	r0, [pc, #20]	@ (80069fc <mpu6500_set_standby_mode+0xb0>)
 80069e6:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80069e8:	2301      	movs	r3, #1
 80069ea:	e000      	b.n	80069ee <mpu6500_set_standby_mode+0xa2>
    }
    
    return 0;                                                                        /* success return 0 */
 80069ec:	2300      	movs	r3, #0
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3710      	adds	r7, #16
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}
 80069f6:	bf00      	nop
 80069f8:	0801f1a8 	.word	0x0801f1a8
 80069fc:	0801f1d4 	.word	0x0801f1d4

08006a00 <mpu6500_set_sample_rate_divider>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_sample_rate_divider(mpu6500_handle_t *handle, uint8_t d)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	460b      	mov	r3, r1
 8006a0a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    
    if (handle == NULL)                                                              /* check handle */
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d101      	bne.n	8006a16 <mpu6500_set_sample_rate_divider+0x16>
    {
        return 2;                                                                    /* return error */
 8006a12:	2302      	movs	r3, #2
 8006a14:	e018      	b.n	8006a48 <mpu6500_set_sample_rate_divider+0x48>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d001      	beq.n	8006a24 <mpu6500_set_sample_rate_divider+0x24>
    {
        return 3;                                                                    /* return error */
 8006a20:	2303      	movs	r3, #3
 8006a22:	e011      	b.n	8006a48 <mpu6500_set_sample_rate_divider+0x48>
    }
    
    res = a_mpu6500_write(handle, MPU6500_REG_SMPRT_DIV, (uint8_t *)&d, 1);          /* write config */
 8006a24:	1cfa      	adds	r2, r7, #3
 8006a26:	2301      	movs	r3, #1
 8006a28:	2119      	movs	r1, #25
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f7fe fc99 	bl	8005362 <a_mpu6500_write>
 8006a30:	4603      	mov	r3, r0
 8006a32:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8006a34:	7bfb      	ldrb	r3, [r7, #15]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d005      	beq.n	8006a46 <mpu6500_set_sample_rate_divider+0x46>
    {
        handle->debug_print("mpu6500: write smprt div failed.\n");                   /* write smprt div failed */
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a3e:	4804      	ldr	r0, [pc, #16]	@ (8006a50 <mpu6500_set_sample_rate_divider+0x50>)
 8006a40:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8006a42:	2301      	movs	r3, #1
 8006a44:	e000      	b.n	8006a48 <mpu6500_set_sample_rate_divider+0x48>
    }
    
    return 0;                                                                        /* success return 0 */
 8006a46:	2300      	movs	r3, #0
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	3710      	adds	r7, #16
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}
 8006a50:	0801f294 	.word	0x0801f294

08006a54 <mpu6500_set_extern_sync>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_extern_sync(mpu6500_handle_t *handle, mpu6500_extern_sync_t sync)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d101      	bne.n	8006a6a <mpu6500_set_extern_sync+0x16>
    {
        return 2;                                                                  /* return error */
 8006a66:	2302      	movs	r3, #2
 8006a68:	e03a      	b.n	8006ae0 <mpu6500_set_extern_sync+0x8c>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d001      	beq.n	8006a78 <mpu6500_set_extern_sync+0x24>
    {
        return 3;                                                                  /* return error */
 8006a74:	2303      	movs	r3, #3
 8006a76:	e033      	b.n	8006ae0 <mpu6500_set_extern_sync+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 8006a78:	f107 020e 	add.w	r2, r7, #14
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	211a      	movs	r1, #26
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f7fe fc3d 	bl	8005300 <a_mpu6500_read>
 8006a86:	4603      	mov	r3, r0
 8006a88:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 8006a8a:	7bfb      	ldrb	r3, [r7, #15]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d005      	beq.n	8006a9c <mpu6500_set_extern_sync+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a94:	4814      	ldr	r0, [pc, #80]	@ (8006ae8 <mpu6500_set_extern_sync+0x94>)
 8006a96:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8006a98:	2301      	movs	r3, #1
 8006a9a:	e021      	b.n	8006ae0 <mpu6500_set_extern_sync+0x8c>
    }
    prev &= ~(0x7 << 3);                                                           /* clear config */
 8006a9c:	7bbb      	ldrb	r3, [r7, #14]
 8006a9e:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	73bb      	strb	r3, [r7, #14]
    prev |= sync << 3;                                                             /* set config */
 8006aa6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006aaa:	00db      	lsls	r3, r3, #3
 8006aac:	b25a      	sxtb	r2, r3
 8006aae:	7bbb      	ldrb	r3, [r7, #14]
 8006ab0:	b25b      	sxtb	r3, r3
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	b25b      	sxtb	r3, r3
 8006ab6:	b2db      	uxtb	r3, r3
 8006ab8:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 8006aba:	f107 020e 	add.w	r2, r7, #14
 8006abe:	2301      	movs	r3, #1
 8006ac0:	211a      	movs	r1, #26
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f7fe fc4d 	bl	8005362 <a_mpu6500_write>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 8006acc:	7bfb      	ldrb	r3, [r7, #15]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d005      	beq.n	8006ade <mpu6500_set_extern_sync+0x8a>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ad6:	4805      	ldr	r0, [pc, #20]	@ (8006aec <mpu6500_set_extern_sync+0x98>)
 8006ad8:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8006ada:	2301      	movs	r3, #1
 8006adc:	e000      	b.n	8006ae0 <mpu6500_set_extern_sync+0x8c>
    }
    
    return 0;                                                                      /* success return 0 */
 8006ade:	2300      	movs	r3, #0
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3710      	adds	r7, #16
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}
 8006ae8:	0801f2dc 	.word	0x0801f2dc
 8006aec:	0801f2fc 	.word	0x0801f2fc

08006af0 <mpu6500_set_low_pass_filter>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_low_pass_filter(mpu6500_handle_t *handle, mpu6500_low_pass_filter_t filter)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b084      	sub	sp, #16
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	460b      	mov	r3, r1
 8006afa:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d101      	bne.n	8006b06 <mpu6500_set_low_pass_filter+0x16>
    {
        return 2;                                                                  /* return error */
 8006b02:	2302      	movs	r3, #2
 8006b04:	e035      	b.n	8006b72 <mpu6500_set_low_pass_filter+0x82>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d001      	beq.n	8006b14 <mpu6500_set_low_pass_filter+0x24>
    {
        return 3;                                                                  /* return error */
 8006b10:	2303      	movs	r3, #3
 8006b12:	e02e      	b.n	8006b72 <mpu6500_set_low_pass_filter+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 8006b14:	f107 020e 	add.w	r2, r7, #14
 8006b18:	2301      	movs	r3, #1
 8006b1a:	211a      	movs	r1, #26
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f7fe fbef 	bl	8005300 <a_mpu6500_read>
 8006b22:	4603      	mov	r3, r0
 8006b24:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 8006b26:	7bfb      	ldrb	r3, [r7, #15]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d005      	beq.n	8006b38 <mpu6500_set_low_pass_filter+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b30:	4812      	ldr	r0, [pc, #72]	@ (8006b7c <mpu6500_set_low_pass_filter+0x8c>)
 8006b32:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8006b34:	2301      	movs	r3, #1
 8006b36:	e01c      	b.n	8006b72 <mpu6500_set_low_pass_filter+0x82>
    }
    prev &= ~(0x7 << 0);                                                           /* clear config */
 8006b38:	7bbb      	ldrb	r3, [r7, #14]
 8006b3a:	f023 0307 	bic.w	r3, r3, #7
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	73bb      	strb	r3, [r7, #14]
    prev |= filter << 0;                                                           /* set config */
 8006b42:	7bba      	ldrb	r2, [r7, #14]
 8006b44:	78fb      	ldrb	r3, [r7, #3]
 8006b46:	4313      	orrs	r3, r2
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 8006b4c:	f107 020e 	add.w	r2, r7, #14
 8006b50:	2301      	movs	r3, #1
 8006b52:	211a      	movs	r1, #26
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f7fe fc04 	bl	8005362 <a_mpu6500_write>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 8006b5e:	7bfb      	ldrb	r3, [r7, #15]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d005      	beq.n	8006b70 <mpu6500_set_low_pass_filter+0x80>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b68:	4805      	ldr	r0, [pc, #20]	@ (8006b80 <mpu6500_set_low_pass_filter+0x90>)
 8006b6a:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e000      	b.n	8006b72 <mpu6500_set_low_pass_filter+0x82>
    }
    
    return 0;                                                                      /* success return 0 */
 8006b70:	2300      	movs	r3, #0
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3710      	adds	r7, #16
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	0801f2dc 	.word	0x0801f2dc
 8006b80:	0801f2fc 	.word	0x0801f2fc

08006b84 <mpu6500_set_fifo_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_mode(mpu6500_handle_t *handle, mpu6500_fifo_mode mode)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b084      	sub	sp, #16
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	460b      	mov	r3, r1
 8006b8e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d101      	bne.n	8006b9a <mpu6500_set_fifo_mode+0x16>
    {
        return 2;                                                                  /* return error */
 8006b96:	2302      	movs	r3, #2
 8006b98:	e03a      	b.n	8006c10 <mpu6500_set_fifo_mode+0x8c>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d001      	beq.n	8006ba8 <mpu6500_set_fifo_mode+0x24>
    {
        return 3;                                                                  /* return error */
 8006ba4:	2303      	movs	r3, #3
 8006ba6:	e033      	b.n	8006c10 <mpu6500_set_fifo_mode+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 8006ba8:	f107 020e 	add.w	r2, r7, #14
 8006bac:	2301      	movs	r3, #1
 8006bae:	211a      	movs	r1, #26
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f7fe fba5 	bl	8005300 <a_mpu6500_read>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 8006bba:	7bfb      	ldrb	r3, [r7, #15]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d005      	beq.n	8006bcc <mpu6500_set_fifo_mode+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bc4:	4814      	ldr	r0, [pc, #80]	@ (8006c18 <mpu6500_set_fifo_mode+0x94>)
 8006bc6:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e021      	b.n	8006c10 <mpu6500_set_fifo_mode+0x8c>
    }
    prev &= ~(1 << 6);                                                             /* clear config */
 8006bcc:	7bbb      	ldrb	r3, [r7, #14]
 8006bce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	73bb      	strb	r3, [r7, #14]
    prev |= mode << 6;                                                             /* set config */
 8006bd6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006bda:	019b      	lsls	r3, r3, #6
 8006bdc:	b25a      	sxtb	r2, r3
 8006bde:	7bbb      	ldrb	r3, [r7, #14]
 8006be0:	b25b      	sxtb	r3, r3
 8006be2:	4313      	orrs	r3, r2
 8006be4:	b25b      	sxtb	r3, r3
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 8006bea:	f107 020e 	add.w	r2, r7, #14
 8006bee:	2301      	movs	r3, #1
 8006bf0:	211a      	movs	r1, #26
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f7fe fbb5 	bl	8005362 <a_mpu6500_write>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 8006bfc:	7bfb      	ldrb	r3, [r7, #15]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d005      	beq.n	8006c0e <mpu6500_set_fifo_mode+0x8a>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c06:	4805      	ldr	r0, [pc, #20]	@ (8006c1c <mpu6500_set_fifo_mode+0x98>)
 8006c08:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e000      	b.n	8006c10 <mpu6500_set_fifo_mode+0x8c>
    }
    
    return 0;                                                                      /* success return 0 */
 8006c0e:	2300      	movs	r3, #0
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3710      	adds	r7, #16
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	0801f2dc 	.word	0x0801f2dc
 8006c1c:	0801f2fc 	.word	0x0801f2fc

08006c20 <mpu6500_set_gyroscope_test>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_test(mpu6500_handle_t *handle, mpu6500_axis_t axis, mpu6500_bool_t enable)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b084      	sub	sp, #16
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	460b      	mov	r3, r1
 8006c2a:	70fb      	strb	r3, [r7, #3]
 8006c2c:	4613      	mov	r3, r2
 8006c2e:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d101      	bne.n	8006c3a <mpu6500_set_gyroscope_test+0x1a>
    {
        return 2;                                                                       /* return error */
 8006c36:	2302      	movs	r3, #2
 8006c38:	e043      	b.n	8006cc2 <mpu6500_set_gyroscope_test+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d001      	beq.n	8006c48 <mpu6500_set_gyroscope_test+0x28>
    {
        return 3;                                                                       /* return error */
 8006c44:	2303      	movs	r3, #3
 8006c46:	e03c      	b.n	8006cc2 <mpu6500_set_gyroscope_test+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 8006c48:	f107 020e 	add.w	r2, r7, #14
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	211b      	movs	r1, #27
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f7fe fb55 	bl	8005300 <a_mpu6500_read>
 8006c56:	4603      	mov	r3, r0
 8006c58:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8006c5a:	7bfb      	ldrb	r3, [r7, #15]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d005      	beq.n	8006c6c <mpu6500_set_gyroscope_test+0x4c>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c64:	4819      	ldr	r0, [pc, #100]	@ (8006ccc <mpu6500_set_gyroscope_test+0xac>)
 8006c66:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e02a      	b.n	8006cc2 <mpu6500_set_gyroscope_test+0xa2>
    }
    prev &= ~(1 << axis);                                                               /* clear config */
 8006c6c:	78fb      	ldrb	r3, [r7, #3]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	fa02 f303 	lsl.w	r3, r2, r3
 8006c74:	b25b      	sxtb	r3, r3
 8006c76:	43db      	mvns	r3, r3
 8006c78:	b25a      	sxtb	r2, r3
 8006c7a:	7bbb      	ldrb	r3, [r7, #14]
 8006c7c:	b25b      	sxtb	r3, r3
 8006c7e:	4013      	ands	r3, r2
 8006c80:	b25b      	sxtb	r3, r3
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	73bb      	strb	r3, [r7, #14]
    prev |= enable << axis;                                                             /* set config */
 8006c86:	78ba      	ldrb	r2, [r7, #2]
 8006c88:	78fb      	ldrb	r3, [r7, #3]
 8006c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c8e:	b25a      	sxtb	r2, r3
 8006c90:	7bbb      	ldrb	r3, [r7, #14]
 8006c92:	b25b      	sxtb	r3, r3
 8006c94:	4313      	orrs	r3, r2
 8006c96:	b25b      	sxtb	r3, r3
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 8006c9c:	f107 020e 	add.w	r2, r7, #14
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	211b      	movs	r1, #27
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f7fe fb5c 	bl	8005362 <a_mpu6500_write>
 8006caa:	4603      	mov	r3, r0
 8006cac:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8006cae:	7bfb      	ldrb	r3, [r7, #15]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d005      	beq.n	8006cc0 <mpu6500_set_gyroscope_test+0xa0>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cb8:	4805      	ldr	r0, [pc, #20]	@ (8006cd0 <mpu6500_set_gyroscope_test+0xb0>)
 8006cba:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e000      	b.n	8006cc2 <mpu6500_set_gyroscope_test+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 8006cc0:	2300      	movs	r3, #0
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3710      	adds	r7, #16
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
 8006cca:	bf00      	nop
 8006ccc:	0801f31c 	.word	0x0801f31c
 8006cd0:	0801f344 	.word	0x0801f344

08006cd4 <mpu6500_set_gyroscope_range>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_range(mpu6500_handle_t *handle, mpu6500_gyroscope_range_t range)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b084      	sub	sp, #16
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	460b      	mov	r3, r1
 8006cde:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d101      	bne.n	8006cea <mpu6500_set_gyroscope_range+0x16>
    {
        return 2;                                                                       /* return error */
 8006ce6:	2302      	movs	r3, #2
 8006ce8:	e03a      	b.n	8006d60 <mpu6500_set_gyroscope_range+0x8c>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d001      	beq.n	8006cf8 <mpu6500_set_gyroscope_range+0x24>
    {
        return 3;                                                                       /* return error */
 8006cf4:	2303      	movs	r3, #3
 8006cf6:	e033      	b.n	8006d60 <mpu6500_set_gyroscope_range+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 8006cf8:	f107 020e 	add.w	r2, r7, #14
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	211b      	movs	r1, #27
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f7fe fafd 	bl	8005300 <a_mpu6500_read>
 8006d06:	4603      	mov	r3, r0
 8006d08:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8006d0a:	7bfb      	ldrb	r3, [r7, #15]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d005      	beq.n	8006d1c <mpu6500_set_gyroscope_range+0x48>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d14:	4814      	ldr	r0, [pc, #80]	@ (8006d68 <mpu6500_set_gyroscope_range+0x94>)
 8006d16:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8006d18:	2301      	movs	r3, #1
 8006d1a:	e021      	b.n	8006d60 <mpu6500_set_gyroscope_range+0x8c>
    }
    prev &= ~(3 << 3);                                                                  /* clear config */
 8006d1c:	7bbb      	ldrb	r3, [r7, #14]
 8006d1e:	f023 0318 	bic.w	r3, r3, #24
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	73bb      	strb	r3, [r7, #14]
    prev |= range << 3;                                                                 /* set config */
 8006d26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d2a:	00db      	lsls	r3, r3, #3
 8006d2c:	b25a      	sxtb	r2, r3
 8006d2e:	7bbb      	ldrb	r3, [r7, #14]
 8006d30:	b25b      	sxtb	r3, r3
 8006d32:	4313      	orrs	r3, r2
 8006d34:	b25b      	sxtb	r3, r3
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 8006d3a:	f107 020e 	add.w	r2, r7, #14
 8006d3e:	2301      	movs	r3, #1
 8006d40:	211b      	movs	r1, #27
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f7fe fb0d 	bl	8005362 <a_mpu6500_write>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8006d4c:	7bfb      	ldrb	r3, [r7, #15]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d005      	beq.n	8006d5e <mpu6500_set_gyroscope_range+0x8a>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d56:	4805      	ldr	r0, [pc, #20]	@ (8006d6c <mpu6500_set_gyroscope_range+0x98>)
 8006d58:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e000      	b.n	8006d60 <mpu6500_set_gyroscope_range+0x8c>
    }
    
    return 0;                                                                           /* success return 0 */
 8006d5e:	2300      	movs	r3, #0
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	3710      	adds	r7, #16
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}
 8006d68:	0801f31c 	.word	0x0801f31c
 8006d6c:	0801f344 	.word	0x0801f344

08006d70 <mpu6500_set_gyroscope_choice>:
 *            - 3 handle is not initialized
 *            - 4 choice > 3
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_choice(mpu6500_handle_t *handle, uint8_t choice)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
 8006d78:	460b      	mov	r3, r1
 8006d7a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d101      	bne.n	8006d86 <mpu6500_set_gyroscope_choice+0x16>
    {
        return 2;                                                                       /* return error */
 8006d82:	2302      	movs	r3, #2
 8006d84:	e03e      	b.n	8006e04 <mpu6500_set_gyroscope_choice+0x94>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d001      	beq.n	8006d94 <mpu6500_set_gyroscope_choice+0x24>
    {
        return 3;                                                                       /* return error */
 8006d90:	2303      	movs	r3, #3
 8006d92:	e037      	b.n	8006e04 <mpu6500_set_gyroscope_choice+0x94>
    }
    if (choice > 3)                                                                     /* check the choice */
 8006d94:	78fb      	ldrb	r3, [r7, #3]
 8006d96:	2b03      	cmp	r3, #3
 8006d98:	d905      	bls.n	8006da6 <mpu6500_set_gyroscope_choice+0x36>
    {
        handle->debug_print("mpu6500: choice > 3.\n");                                  /* choice > 3 */
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d9e:	481b      	ldr	r0, [pc, #108]	@ (8006e0c <mpu6500_set_gyroscope_choice+0x9c>)
 8006da0:	4798      	blx	r3
       
        return 4;                                                                       /* return error */
 8006da2:	2304      	movs	r3, #4
 8006da4:	e02e      	b.n	8006e04 <mpu6500_set_gyroscope_choice+0x94>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 8006da6:	f107 020e 	add.w	r2, r7, #14
 8006daa:	2301      	movs	r3, #1
 8006dac:	211b      	movs	r1, #27
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f7fe faa6 	bl	8005300 <a_mpu6500_read>
 8006db4:	4603      	mov	r3, r0
 8006db6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8006db8:	7bfb      	ldrb	r3, [r7, #15]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d005      	beq.n	8006dca <mpu6500_set_gyroscope_choice+0x5a>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc2:	4813      	ldr	r0, [pc, #76]	@ (8006e10 <mpu6500_set_gyroscope_choice+0xa0>)
 8006dc4:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e01c      	b.n	8006e04 <mpu6500_set_gyroscope_choice+0x94>
    }
    prev &= ~(3 << 0);                                                                  /* clear config */
 8006dca:	7bbb      	ldrb	r3, [r7, #14]
 8006dcc:	f023 0303 	bic.w	r3, r3, #3
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	73bb      	strb	r3, [r7, #14]
    prev |= choice << 0;                                                                /* set config */
 8006dd4:	7bba      	ldrb	r2, [r7, #14]
 8006dd6:	78fb      	ldrb	r3, [r7, #3]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 8006dde:	f107 020e 	add.w	r2, r7, #14
 8006de2:	2301      	movs	r3, #1
 8006de4:	211b      	movs	r1, #27
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f7fe fabb 	bl	8005362 <a_mpu6500_write>
 8006dec:	4603      	mov	r3, r0
 8006dee:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8006df0:	7bfb      	ldrb	r3, [r7, #15]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d005      	beq.n	8006e02 <mpu6500_set_gyroscope_choice+0x92>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dfa:	4806      	ldr	r0, [pc, #24]	@ (8006e14 <mpu6500_set_gyroscope_choice+0xa4>)
 8006dfc:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e000      	b.n	8006e04 <mpu6500_set_gyroscope_choice+0x94>
    }
    
    return 0;                                                                           /* success return 0 */
 8006e02:	2300      	movs	r3, #0
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3710      	adds	r7, #16
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	0801f370 	.word	0x0801f370
 8006e10:	0801f31c 	.word	0x0801f31c
 8006e14:	0801f344 	.word	0x0801f344

08006e18 <mpu6500_set_accelerometer_test>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_test(mpu6500_handle_t *handle, mpu6500_axis_t axis, mpu6500_bool_t enable)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b084      	sub	sp, #16
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	460b      	mov	r3, r1
 8006e22:	70fb      	strb	r3, [r7, #3]
 8006e24:	4613      	mov	r3, r2
 8006e26:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d101      	bne.n	8006e32 <mpu6500_set_accelerometer_test+0x1a>
    {
        return 2;                                                                       /* return error */
 8006e2e:	2302      	movs	r3, #2
 8006e30:	e043      	b.n	8006eba <mpu6500_set_accelerometer_test+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d001      	beq.n	8006e40 <mpu6500_set_accelerometer_test+0x28>
    {
        return 3;                                                                       /* return error */
 8006e3c:	2303      	movs	r3, #3
 8006e3e:	e03c      	b.n	8006eba <mpu6500_set_accelerometer_test+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);        /* read accelerometer config */
 8006e40:	f107 020e 	add.w	r2, r7, #14
 8006e44:	2301      	movs	r3, #1
 8006e46:	211c      	movs	r1, #28
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f7fe fa59 	bl	8005300 <a_mpu6500_read>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8006e52:	7bfb      	ldrb	r3, [r7, #15]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d005      	beq.n	8006e64 <mpu6500_set_accelerometer_test+0x4c>
    {
        handle->debug_print("mpu6500: read accelerometer config failed.\n");            /* read accelerometer config failed */
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e5c:	4819      	ldr	r0, [pc, #100]	@ (8006ec4 <mpu6500_set_accelerometer_test+0xac>)
 8006e5e:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8006e60:	2301      	movs	r3, #1
 8006e62:	e02a      	b.n	8006eba <mpu6500_set_accelerometer_test+0xa2>
    }
    prev &= ~(1 << axis);                                                               /* clear config */
 8006e64:	78fb      	ldrb	r3, [r7, #3]
 8006e66:	2201      	movs	r2, #1
 8006e68:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6c:	b25b      	sxtb	r3, r3
 8006e6e:	43db      	mvns	r3, r3
 8006e70:	b25a      	sxtb	r2, r3
 8006e72:	7bbb      	ldrb	r3, [r7, #14]
 8006e74:	b25b      	sxtb	r3, r3
 8006e76:	4013      	ands	r3, r2
 8006e78:	b25b      	sxtb	r3, r3
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	73bb      	strb	r3, [r7, #14]
    prev |= enable << axis;                                                             /* set config */
 8006e7e:	78ba      	ldrb	r2, [r7, #2]
 8006e80:	78fb      	ldrb	r3, [r7, #3]
 8006e82:	fa02 f303 	lsl.w	r3, r2, r3
 8006e86:	b25a      	sxtb	r2, r3
 8006e88:	7bbb      	ldrb	r3, [r7, #14]
 8006e8a:	b25b      	sxtb	r3, r3
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	b25b      	sxtb	r3, r3
 8006e90:	b2db      	uxtb	r3, r3
 8006e92:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);       /* write accelerometer config */
 8006e94:	f107 020e 	add.w	r2, r7, #14
 8006e98:	2301      	movs	r3, #1
 8006e9a:	211c      	movs	r1, #28
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f7fe fa60 	bl	8005362 <a_mpu6500_write>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8006ea6:	7bfb      	ldrb	r3, [r7, #15]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d005      	beq.n	8006eb8 <mpu6500_set_accelerometer_test+0xa0>
    {
        handle->debug_print("mpu6500: write accelerometer config failed.\n");           /* write accelerometer config failed */
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb0:	4805      	ldr	r0, [pc, #20]	@ (8006ec8 <mpu6500_set_accelerometer_test+0xb0>)
 8006eb2:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	e000      	b.n	8006eba <mpu6500_set_accelerometer_test+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 8006eb8:	2300      	movs	r3, #0
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3710      	adds	r7, #16
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	0801eccc 	.word	0x0801eccc
 8006ec8:	0801f388 	.word	0x0801f388

08006ecc <mpu6500_set_accelerometer_range>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_range(mpu6500_handle_t *handle, mpu6500_accelerometer_range_t range)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b084      	sub	sp, #16
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
 8006ed4:	460b      	mov	r3, r1
 8006ed6:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d101      	bne.n	8006ee2 <mpu6500_set_accelerometer_range+0x16>
    {
        return 2;                                                                       /* return error */
 8006ede:	2302      	movs	r3, #2
 8006ee0:	e03a      	b.n	8006f58 <mpu6500_set_accelerometer_range+0x8c>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d001      	beq.n	8006ef0 <mpu6500_set_accelerometer_range+0x24>
    {
        return 3;                                                                       /* return error */
 8006eec:	2303      	movs	r3, #3
 8006eee:	e033      	b.n	8006f58 <mpu6500_set_accelerometer_range+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);        /* read accelerometer config */
 8006ef0:	f107 020e 	add.w	r2, r7, #14
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	211c      	movs	r1, #28
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f7fe fa01 	bl	8005300 <a_mpu6500_read>
 8006efe:	4603      	mov	r3, r0
 8006f00:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8006f02:	7bfb      	ldrb	r3, [r7, #15]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d005      	beq.n	8006f14 <mpu6500_set_accelerometer_range+0x48>
    {
        handle->debug_print("mpu6500: read accelerometer config failed.\n");            /* read accelerometer config failed */
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f0c:	4814      	ldr	r0, [pc, #80]	@ (8006f60 <mpu6500_set_accelerometer_range+0x94>)
 8006f0e:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8006f10:	2301      	movs	r3, #1
 8006f12:	e021      	b.n	8006f58 <mpu6500_set_accelerometer_range+0x8c>
    }
    prev &= ~(3 << 3);                                                                  /* clear config */
 8006f14:	7bbb      	ldrb	r3, [r7, #14]
 8006f16:	f023 0318 	bic.w	r3, r3, #24
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	73bb      	strb	r3, [r7, #14]
    prev |= range << 3;                                                                 /* set config */
 8006f1e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006f22:	00db      	lsls	r3, r3, #3
 8006f24:	b25a      	sxtb	r2, r3
 8006f26:	7bbb      	ldrb	r3, [r7, #14]
 8006f28:	b25b      	sxtb	r3, r3
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	b25b      	sxtb	r3, r3
 8006f2e:	b2db      	uxtb	r3, r3
 8006f30:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);       /* write accelerometer config */
 8006f32:	f107 020e 	add.w	r2, r7, #14
 8006f36:	2301      	movs	r3, #1
 8006f38:	211c      	movs	r1, #28
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f7fe fa11 	bl	8005362 <a_mpu6500_write>
 8006f40:	4603      	mov	r3, r0
 8006f42:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8006f44:	7bfb      	ldrb	r3, [r7, #15]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d005      	beq.n	8006f56 <mpu6500_set_accelerometer_range+0x8a>
    {
        handle->debug_print("mpu6500: write accelerometer config failed.\n");           /* write accelerometer config failed */
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f4e:	4805      	ldr	r0, [pc, #20]	@ (8006f64 <mpu6500_set_accelerometer_range+0x98>)
 8006f50:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8006f52:	2301      	movs	r3, #1
 8006f54:	e000      	b.n	8006f58 <mpu6500_set_accelerometer_range+0x8c>
    }
    
    return 0;                                                                           /* success return 0 */
 8006f56:	2300      	movs	r3, #0
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3710      	adds	r7, #16
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}
 8006f60:	0801eccc 	.word	0x0801eccc
 8006f64:	0801f388 	.word	0x0801f388

08006f68 <mpu6500_set_fifo_1024kb>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_1024kb(mpu6500_handle_t *handle)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d101      	bne.n	8006f7a <mpu6500_set_fifo_1024kb+0x12>
    {
        return 2;                                                                         /* return error */
 8006f76:	2302      	movs	r3, #2
 8006f78:	e035      	b.n	8006fe6 <mpu6500_set_fifo_1024kb+0x7e>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d001      	beq.n	8006f88 <mpu6500_set_fifo_1024kb+0x20>
    {
        return 3;                                                                         /* return error */
 8006f84:	2303      	movs	r3, #3
 8006f86:	e02e      	b.n	8006fe6 <mpu6500_set_fifo_1024kb+0x7e>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);         /* read config */
 8006f88:	f107 020e 	add.w	r2, r7, #14
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	211d      	movs	r1, #29
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f7fe f9b5 	bl	8005300 <a_mpu6500_read>
 8006f96:	4603      	mov	r3, r0
 8006f98:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8006f9a:	7bfb      	ldrb	r3, [r7, #15]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d005      	beq.n	8006fac <mpu6500_set_fifo_1024kb+0x44>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");            /* read accelerometer 2 config failed */
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fa4:	4812      	ldr	r0, [pc, #72]	@ (8006ff0 <mpu6500_set_fifo_1024kb+0x88>)
 8006fa6:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e01c      	b.n	8006fe6 <mpu6500_set_fifo_1024kb+0x7e>
    }
    prev &= ~(1 << 6);                                                                    /* clear config */
 8006fac:	7bbb      	ldrb	r3, [r7, #14]
 8006fae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	73bb      	strb	r3, [r7, #14]
    prev |= 1 << 6;                                                                       /* set config */
 8006fb6:	7bbb      	ldrb	r3, [r7, #14]
 8006fb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);        /* write config */
 8006fc0:	f107 020e 	add.w	r2, r7, #14
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	211d      	movs	r1, #29
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f7fe f9ca 	bl	8005362 <a_mpu6500_write>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8006fd2:	7bfb      	ldrb	r3, [r7, #15]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d005      	beq.n	8006fe4 <mpu6500_set_fifo_1024kb+0x7c>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");           /* write accelerometer 2 config failed */
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fdc:	4805      	ldr	r0, [pc, #20]	@ (8006ff4 <mpu6500_set_fifo_1024kb+0x8c>)
 8006fde:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e000      	b.n	8006fe6 <mpu6500_set_fifo_1024kb+0x7e>
    }
    
    return 0;                                                                             /* success return 0 */
 8006fe4:	2300      	movs	r3, #0
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3710      	adds	r7, #16
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	bf00      	nop
 8006ff0:	0801f3b8 	.word	0x0801f3b8
 8006ff4:	0801f3e8 	.word	0x0801f3e8

08006ff8 <mpu6500_set_accelerometer_choice>:
 *            - 3 handle is not initialized
 *            - 4 choice > 1
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_choice(mpu6500_handle_t *handle, uint8_t choice)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	460b      	mov	r3, r1
 8007002:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d101      	bne.n	800700e <mpu6500_set_accelerometer_choice+0x16>
    {
        return 2;                                                                       /* return error */
 800700a:	2302      	movs	r3, #2
 800700c:	e043      	b.n	8007096 <mpu6500_set_accelerometer_choice+0x9e>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007014:	2b01      	cmp	r3, #1
 8007016:	d001      	beq.n	800701c <mpu6500_set_accelerometer_choice+0x24>
    {
        return 3;                                                                       /* return error */
 8007018:	2303      	movs	r3, #3
 800701a:	e03c      	b.n	8007096 <mpu6500_set_accelerometer_choice+0x9e>
    }
    if (choice > 1)                                                                     /* check the choice */
 800701c:	78fb      	ldrb	r3, [r7, #3]
 800701e:	2b01      	cmp	r3, #1
 8007020:	d905      	bls.n	800702e <mpu6500_set_accelerometer_choice+0x36>
    {
        handle->debug_print("mpu6500: choice > 1.\n");                                  /* choice > 1 */
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007026:	481e      	ldr	r0, [pc, #120]	@ (80070a0 <mpu6500_set_accelerometer_choice+0xa8>)
 8007028:	4798      	blx	r3
       
        return 4;                                                                       /* return error */
 800702a:	2304      	movs	r3, #4
 800702c:	e033      	b.n	8007096 <mpu6500_set_accelerometer_choice+0x9e>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);       /* read accelerometer config */
 800702e:	f107 020e 	add.w	r2, r7, #14
 8007032:	2301      	movs	r3, #1
 8007034:	211d      	movs	r1, #29
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f7fe f962 	bl	8005300 <a_mpu6500_read>
 800703c:	4603      	mov	r3, r0
 800703e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8007040:	7bfb      	ldrb	r3, [r7, #15]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d005      	beq.n	8007052 <mpu6500_set_accelerometer_choice+0x5a>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");          /* read accelerometer 2 config failed */
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800704a:	4816      	ldr	r0, [pc, #88]	@ (80070a4 <mpu6500_set_accelerometer_choice+0xac>)
 800704c:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800704e:	2301      	movs	r3, #1
 8007050:	e021      	b.n	8007096 <mpu6500_set_accelerometer_choice+0x9e>
    }
    prev &= ~(1 << 3);                                                                  /* clear config */
 8007052:	7bbb      	ldrb	r3, [r7, #14]
 8007054:	f023 0308 	bic.w	r3, r3, #8
 8007058:	b2db      	uxtb	r3, r3
 800705a:	73bb      	strb	r3, [r7, #14]
    prev |= choice << 3;                                                                /* set config */
 800705c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007060:	00db      	lsls	r3, r3, #3
 8007062:	b25a      	sxtb	r2, r3
 8007064:	7bbb      	ldrb	r3, [r7, #14]
 8007066:	b25b      	sxtb	r3, r3
 8007068:	4313      	orrs	r3, r2
 800706a:	b25b      	sxtb	r3, r3
 800706c:	b2db      	uxtb	r3, r3
 800706e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);      /* write accelerometer config */
 8007070:	f107 020e 	add.w	r2, r7, #14
 8007074:	2301      	movs	r3, #1
 8007076:	211d      	movs	r1, #29
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	f7fe f972 	bl	8005362 <a_mpu6500_write>
 800707e:	4603      	mov	r3, r0
 8007080:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8007082:	7bfb      	ldrb	r3, [r7, #15]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d005      	beq.n	8007094 <mpu6500_set_accelerometer_choice+0x9c>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");         /* write accelerometer 2 config failed */
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800708c:	4806      	ldr	r0, [pc, #24]	@ (80070a8 <mpu6500_set_accelerometer_choice+0xb0>)
 800708e:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8007090:	2301      	movs	r3, #1
 8007092:	e000      	b.n	8007096 <mpu6500_set_accelerometer_choice+0x9e>
    }
    
    return 0;                                                                           /* success return 0 */
 8007094:	2300      	movs	r3, #0
}
 8007096:	4618      	mov	r0, r3
 8007098:	3710      	adds	r7, #16
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
 800709e:	bf00      	nop
 80070a0:	0801f418 	.word	0x0801f418
 80070a4:	0801f3b8 	.word	0x0801f3b8
 80070a8:	0801f3e8 	.word	0x0801f3e8

080070ac <mpu6500_set_accelerometer_low_pass_filter>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_low_pass_filter(mpu6500_handle_t *handle, mpu6500_accelerometer_low_pass_filter_t filter)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b084      	sub	sp, #16
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	460b      	mov	r3, r1
 80070b6:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d101      	bne.n	80070c2 <mpu6500_set_accelerometer_low_pass_filter+0x16>
    {
        return 2;                                                                         /* return error */
 80070be:	2302      	movs	r3, #2
 80070c0:	e035      	b.n	800712e <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d001      	beq.n	80070d0 <mpu6500_set_accelerometer_low_pass_filter+0x24>
    {
        return 3;                                                                         /* return error */
 80070cc:	2303      	movs	r3, #3
 80070ce:	e02e      	b.n	800712e <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);         /* read config */
 80070d0:	f107 020e 	add.w	r2, r7, #14
 80070d4:	2301      	movs	r3, #1
 80070d6:	211d      	movs	r1, #29
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f7fe f911 	bl	8005300 <a_mpu6500_read>
 80070de:	4603      	mov	r3, r0
 80070e0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 80070e2:	7bfb      	ldrb	r3, [r7, #15]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d005      	beq.n	80070f4 <mpu6500_set_accelerometer_low_pass_filter+0x48>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");            /* read accelerometer 2 config failed */
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070ec:	4812      	ldr	r0, [pc, #72]	@ (8007138 <mpu6500_set_accelerometer_low_pass_filter+0x8c>)
 80070ee:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 80070f0:	2301      	movs	r3, #1
 80070f2:	e01c      	b.n	800712e <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    prev &= ~(0x7 << 0);                                                                  /* clear config */
 80070f4:	7bbb      	ldrb	r3, [r7, #14]
 80070f6:	f023 0307 	bic.w	r3, r3, #7
 80070fa:	b2db      	uxtb	r3, r3
 80070fc:	73bb      	strb	r3, [r7, #14]
    prev |= filter << 0;                                                                  /* set config */
 80070fe:	7bba      	ldrb	r2, [r7, #14]
 8007100:	78fb      	ldrb	r3, [r7, #3]
 8007102:	4313      	orrs	r3, r2
 8007104:	b2db      	uxtb	r3, r3
 8007106:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);        /* write config */
 8007108:	f107 020e 	add.w	r2, r7, #14
 800710c:	2301      	movs	r3, #1
 800710e:	211d      	movs	r1, #29
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f7fe f926 	bl	8005362 <a_mpu6500_write>
 8007116:	4603      	mov	r3, r0
 8007118:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 800711a:	7bfb      	ldrb	r3, [r7, #15]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d005      	beq.n	800712c <mpu6500_set_accelerometer_low_pass_filter+0x80>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");           /* write accelerometer 2 config failed */
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007124:	4805      	ldr	r0, [pc, #20]	@ (800713c <mpu6500_set_accelerometer_low_pass_filter+0x90>)
 8007126:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8007128:	2301      	movs	r3, #1
 800712a:	e000      	b.n	800712e <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    
    return 0;                                                                             /* success return 0 */
 800712c:	2300      	movs	r3, #0
}
 800712e:	4618      	mov	r0, r3
 8007130:	3710      	adds	r7, #16
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
 8007136:	bf00      	nop
 8007138:	0801f3b8 	.word	0x0801f3b8
 800713c:	0801f3e8 	.word	0x0801f3e8

08007140 <mpu6500_set_low_power_accel_output_rate>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_low_power_accel_output_rate(mpu6500_handle_t *handle, mpu6500_low_power_accel_output_rate_t rate)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b084      	sub	sp, #16
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	460b      	mov	r3, r1
 800714a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                  /* check handle */
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d101      	bne.n	8007156 <mpu6500_set_low_power_accel_output_rate+0x16>
    {
        return 2;                                                                        /* return error */
 8007152:	2302      	movs	r3, #2
 8007154:	e035      	b.n	80071c2 <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    if (handle->inited != 1)                                                             /* check handle initialization */
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800715c:	2b01      	cmp	r3, #1
 800715e:	d001      	beq.n	8007164 <mpu6500_set_low_power_accel_output_rate+0x24>
    {
        return 3;                                                                        /* return error */
 8007160:	2303      	movs	r3, #3
 8007162:	e02e      	b.n	80071c2 <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_LP_ACCEL_ODR, (uint8_t *)&prev, 1);         /* read config */
 8007164:	f107 020e 	add.w	r2, r7, #14
 8007168:	2301      	movs	r3, #1
 800716a:	211e      	movs	r1, #30
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f7fe f8c7 	bl	8005300 <a_mpu6500_read>
 8007172:	4603      	mov	r3, r0
 8007174:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                        /* check result */
 8007176:	7bfb      	ldrb	r3, [r7, #15]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d005      	beq.n	8007188 <mpu6500_set_low_power_accel_output_rate+0x48>
    {
        handle->debug_print("mpu6500: read lp accelerometer odr failed.\n");             /* read lp accelerometer odr failed */
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007180:	4812      	ldr	r0, [pc, #72]	@ (80071cc <mpu6500_set_low_power_accel_output_rate+0x8c>)
 8007182:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8007184:	2301      	movs	r3, #1
 8007186:	e01c      	b.n	80071c2 <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    prev &= ~(0xF << 0);                                                                 /* clear config */
 8007188:	7bbb      	ldrb	r3, [r7, #14]
 800718a:	f023 030f 	bic.w	r3, r3, #15
 800718e:	b2db      	uxtb	r3, r3
 8007190:	73bb      	strb	r3, [r7, #14]
    prev |= rate << 0;                                                                   /* set config */
 8007192:	7bba      	ldrb	r2, [r7, #14]
 8007194:	78fb      	ldrb	r3, [r7, #3]
 8007196:	4313      	orrs	r3, r2
 8007198:	b2db      	uxtb	r3, r3
 800719a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_LP_ACCEL_ODR, (uint8_t *)&prev, 1);        /* write config */
 800719c:	f107 020e 	add.w	r2, r7, #14
 80071a0:	2301      	movs	r3, #1
 80071a2:	211e      	movs	r1, #30
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f7fe f8dc 	bl	8005362 <a_mpu6500_write>
 80071aa:	4603      	mov	r3, r0
 80071ac:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                        /* check result */
 80071ae:	7bfb      	ldrb	r3, [r7, #15]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d005      	beq.n	80071c0 <mpu6500_set_low_power_accel_output_rate+0x80>
    {
        handle->debug_print("mpu6500: write lp accelerometer odr failed.\n");            /* write lp accelerometer odr failed */
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b8:	4805      	ldr	r0, [pc, #20]	@ (80071d0 <mpu6500_set_low_power_accel_output_rate+0x90>)
 80071ba:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 80071bc:	2301      	movs	r3, #1
 80071be:	e000      	b.n	80071c2 <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    
    return 0;                                                                            /* success return 0 */
 80071c0:	2300      	movs	r3, #0
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3710      	adds	r7, #16
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}
 80071ca:	bf00      	nop
 80071cc:	0801f430 	.word	0x0801f430
 80071d0:	0801f45c 	.word	0x0801f45c

080071d4 <mpu6500_set_wake_on_motion>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_wake_on_motion(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b084      	sub	sp, #16
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
 80071dc:	460b      	mov	r3, r1
 80071de:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                     /* check handle */
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d101      	bne.n	80071ea <mpu6500_set_wake_on_motion+0x16>
    {
        return 2;                                                                           /* return error */
 80071e6:	2302      	movs	r3, #2
 80071e8:	e03a      	b.n	8007260 <mpu6500_set_wake_on_motion+0x8c>
    }
    if (handle->inited != 1)                                                                /* check handle initialization */
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	d001      	beq.n	80071f8 <mpu6500_set_wake_on_motion+0x24>
    {
        return 3;                                                                           /* return error */
 80071f4:	2303      	movs	r3, #3
 80071f6:	e033      	b.n	8007260 <mpu6500_set_wake_on_motion+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);         /* read config */
 80071f8:	f107 020e 	add.w	r2, r7, #14
 80071fc:	2301      	movs	r3, #1
 80071fe:	2169      	movs	r1, #105	@ 0x69
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f7fe f87d 	bl	8005300 <a_mpu6500_read>
 8007206:	4603      	mov	r3, r0
 8007208:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 800720a:	7bfb      	ldrb	r3, [r7, #15]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d005      	beq.n	800721c <mpu6500_set_wake_on_motion+0x48>
    {
        handle->debug_print("mpu6500: read motion detect ctrl failed.\n");                  /* read motion detect ctrl failed */
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007214:	4814      	ldr	r0, [pc, #80]	@ (8007268 <mpu6500_set_wake_on_motion+0x94>)
 8007216:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 8007218:	2301      	movs	r3, #1
 800721a:	e021      	b.n	8007260 <mpu6500_set_wake_on_motion+0x8c>
    }
    prev &= ~(1 << 7);                                                                      /* clear config */
 800721c:	7bbb      	ldrb	r3, [r7, #14]
 800721e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007222:	b2db      	uxtb	r3, r3
 8007224:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 7;                                                                    /* set config */
 8007226:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800722a:	01db      	lsls	r3, r3, #7
 800722c:	b25a      	sxtb	r2, r3
 800722e:	7bbb      	ldrb	r3, [r7, #14]
 8007230:	b25b      	sxtb	r3, r3
 8007232:	4313      	orrs	r3, r2
 8007234:	b25b      	sxtb	r3, r3
 8007236:	b2db      	uxtb	r3, r3
 8007238:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);        /* write config */
 800723a:	f107 020e 	add.w	r2, r7, #14
 800723e:	2301      	movs	r3, #1
 8007240:	2169      	movs	r1, #105	@ 0x69
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f7fe f88d 	bl	8005362 <a_mpu6500_write>
 8007248:	4603      	mov	r3, r0
 800724a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 800724c:	7bfb      	ldrb	r3, [r7, #15]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d005      	beq.n	800725e <mpu6500_set_wake_on_motion+0x8a>
    {
        handle->debug_print("mpu6500: write motion detect ctrl failed.\n");                 /* write motion detect ctrl failed */
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007256:	4805      	ldr	r0, [pc, #20]	@ (800726c <mpu6500_set_wake_on_motion+0x98>)
 8007258:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 800725a:	2301      	movs	r3, #1
 800725c:	e000      	b.n	8007260 <mpu6500_set_wake_on_motion+0x8c>
    }
    
    return 0;                                                                               /* success return 0 */
 800725e:	2300      	movs	r3, #0
}
 8007260:	4618      	mov	r0, r3
 8007262:	3710      	adds	r7, #16
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}
 8007268:	0801f48c 	.word	0x0801f48c
 800726c:	0801f4b8 	.word	0x0801f4b8

08007270 <mpu6500_set_accel_compare_with_previous_sample>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accel_compare_with_previous_sample(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b084      	sub	sp, #16
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
 8007278:	460b      	mov	r3, r1
 800727a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                     /* check handle */
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d101      	bne.n	8007286 <mpu6500_set_accel_compare_with_previous_sample+0x16>
    {
        return 2;                                                                           /* return error */
 8007282:	2302      	movs	r3, #2
 8007284:	e03a      	b.n	80072fc <mpu6500_set_accel_compare_with_previous_sample+0x8c>
    }
    if (handle->inited != 1)                                                                /* check handle initialization */
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800728c:	2b01      	cmp	r3, #1
 800728e:	d001      	beq.n	8007294 <mpu6500_set_accel_compare_with_previous_sample+0x24>
    {
        return 3;                                                                           /* return error */
 8007290:	2303      	movs	r3, #3
 8007292:	e033      	b.n	80072fc <mpu6500_set_accel_compare_with_previous_sample+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);         /* read config */
 8007294:	f107 020e 	add.w	r2, r7, #14
 8007298:	2301      	movs	r3, #1
 800729a:	2169      	movs	r1, #105	@ 0x69
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f7fe f82f 	bl	8005300 <a_mpu6500_read>
 80072a2:	4603      	mov	r3, r0
 80072a4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 80072a6:	7bfb      	ldrb	r3, [r7, #15]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d005      	beq.n	80072b8 <mpu6500_set_accel_compare_with_previous_sample+0x48>
    {
        handle->debug_print("mpu6500: read motion detect ctrl failed.\n");                  /* read motion detect ctrl failed */
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072b0:	4814      	ldr	r0, [pc, #80]	@ (8007304 <mpu6500_set_accel_compare_with_previous_sample+0x94>)
 80072b2:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 80072b4:	2301      	movs	r3, #1
 80072b6:	e021      	b.n	80072fc <mpu6500_set_accel_compare_with_previous_sample+0x8c>
    }
    prev &= ~(1 << 6);                                                                      /* clear config */
 80072b8:	7bbb      	ldrb	r3, [r7, #14]
 80072ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                                    /* set config */
 80072c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80072c6:	019b      	lsls	r3, r3, #6
 80072c8:	b25a      	sxtb	r2, r3
 80072ca:	7bbb      	ldrb	r3, [r7, #14]
 80072cc:	b25b      	sxtb	r3, r3
 80072ce:	4313      	orrs	r3, r2
 80072d0:	b25b      	sxtb	r3, r3
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);        /* write config */
 80072d6:	f107 020e 	add.w	r2, r7, #14
 80072da:	2301      	movs	r3, #1
 80072dc:	2169      	movs	r1, #105	@ 0x69
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f7fe f83f 	bl	8005362 <a_mpu6500_write>
 80072e4:	4603      	mov	r3, r0
 80072e6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 80072e8:	7bfb      	ldrb	r3, [r7, #15]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d005      	beq.n	80072fa <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    {
        handle->debug_print("mpu6500: write motion detect ctrl failed.\n");                 /* write motion detect ctrl failed */
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f2:	4805      	ldr	r0, [pc, #20]	@ (8007308 <mpu6500_set_accel_compare_with_previous_sample+0x98>)
 80072f4:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 80072f6:	2301      	movs	r3, #1
 80072f8:	e000      	b.n	80072fc <mpu6500_set_accel_compare_with_previous_sample+0x8c>
    }
    
    return 0;                                                                               /* success return 0 */
 80072fa:	2300      	movs	r3, #0
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3710      	adds	r7, #16
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}
 8007304:	0801f48c 	.word	0x0801f48c
 8007308:	0801f4b8 	.word	0x0801f4b8

0800730c <mpu6500_set_fifo_enable>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_enable(mpu6500_handle_t *handle, mpu6500_fifo_t fifo, mpu6500_bool_t enable)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b084      	sub	sp, #16
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
 8007314:	460b      	mov	r3, r1
 8007316:	70fb      	strb	r3, [r7, #3]
 8007318:	4613      	mov	r3, r2
 800731a:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                             /* check handle */
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d101      	bne.n	8007326 <mpu6500_set_fifo_enable+0x1a>
    {
        return 2;                                                                   /* return error */
 8007322:	2302      	movs	r3, #2
 8007324:	e043      	b.n	80073ae <mpu6500_set_fifo_enable+0xa2>
    }
    if (handle->inited != 1)                                                        /* check handle initialization */
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800732c:	2b01      	cmp	r3, #1
 800732e:	d001      	beq.n	8007334 <mpu6500_set_fifo_enable+0x28>
    {
        return 3;                                                                   /* return error */
 8007330:	2303      	movs	r3, #3
 8007332:	e03c      	b.n	80073ae <mpu6500_set_fifo_enable+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&prev, 1);         /* read fifo enable config */
 8007334:	f107 020e 	add.w	r2, r7, #14
 8007338:	2301      	movs	r3, #1
 800733a:	2123      	movs	r1, #35	@ 0x23
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f7fd ffdf 	bl	8005300 <a_mpu6500_read>
 8007342:	4603      	mov	r3, r0
 8007344:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                   /* check result */
 8007346:	7bfb      	ldrb	r3, [r7, #15]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d005      	beq.n	8007358 <mpu6500_set_fifo_enable+0x4c>
    {
        handle->debug_print("mpu6500: read fifo enable config failed.\n");          /* read fifo enable config failed */
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007350:	4819      	ldr	r0, [pc, #100]	@ (80073b8 <mpu6500_set_fifo_enable+0xac>)
 8007352:	4798      	blx	r3
       
        return 1;                                                                   /* return error */
 8007354:	2301      	movs	r3, #1
 8007356:	e02a      	b.n	80073ae <mpu6500_set_fifo_enable+0xa2>
    }
    prev &= ~(1 << fifo);                                                           /* clear config */
 8007358:	78fb      	ldrb	r3, [r7, #3]
 800735a:	2201      	movs	r2, #1
 800735c:	fa02 f303 	lsl.w	r3, r2, r3
 8007360:	b25b      	sxtb	r3, r3
 8007362:	43db      	mvns	r3, r3
 8007364:	b25a      	sxtb	r2, r3
 8007366:	7bbb      	ldrb	r3, [r7, #14]
 8007368:	b25b      	sxtb	r3, r3
 800736a:	4013      	ands	r3, r2
 800736c:	b25b      	sxtb	r3, r3
 800736e:	b2db      	uxtb	r3, r3
 8007370:	73bb      	strb	r3, [r7, #14]
    prev |= enable << fifo;                                                         /* set config */
 8007372:	78ba      	ldrb	r2, [r7, #2]
 8007374:	78fb      	ldrb	r3, [r7, #3]
 8007376:	fa02 f303 	lsl.w	r3, r2, r3
 800737a:	b25a      	sxtb	r2, r3
 800737c:	7bbb      	ldrb	r3, [r7, #14]
 800737e:	b25b      	sxtb	r3, r3
 8007380:	4313      	orrs	r3, r2
 8007382:	b25b      	sxtb	r3, r3
 8007384:	b2db      	uxtb	r3, r3
 8007386:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&prev, 1);        /* write fifo enable config */
 8007388:	f107 020e 	add.w	r2, r7, #14
 800738c:	2301      	movs	r3, #1
 800738e:	2123      	movs	r1, #35	@ 0x23
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f7fd ffe6 	bl	8005362 <a_mpu6500_write>
 8007396:	4603      	mov	r3, r0
 8007398:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                   /* check result */
 800739a:	7bfb      	ldrb	r3, [r7, #15]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d005      	beq.n	80073ac <mpu6500_set_fifo_enable+0xa0>
    {
        handle->debug_print("mpu6500: write fifo enable config failed.\n");         /* write fifo enable config failed */
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073a4:	4805      	ldr	r0, [pc, #20]	@ (80073bc <mpu6500_set_fifo_enable+0xb0>)
 80073a6:	4798      	blx	r3
       
        return 1;                                                                   /* return error */
 80073a8:	2301      	movs	r3, #1
 80073aa:	e000      	b.n	80073ae <mpu6500_set_fifo_enable+0xa2>
    }
    
    return 0;                                                                       /* success return 0 */
 80073ac:	2300      	movs	r3, #0
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3710      	adds	r7, #16
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}
 80073b6:	bf00      	nop
 80073b8:	0801f4e4 	.word	0x0801f4e4
 80073bc:	0801f510 	.word	0x0801f510

080073c0 <mpu6500_set_interrupt_level>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_level(mpu6500_handle_t *handle, mpu6500_pin_level_t level)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b084      	sub	sp, #16
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
 80073c8:	460b      	mov	r3, r1
 80073ca:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d101      	bne.n	80073d6 <mpu6500_set_interrupt_level+0x16>
    {
        return 2;                                                                       /* return error */
 80073d2:	2302      	movs	r3, #2
 80073d4:	e03a      	b.n	800744c <mpu6500_set_interrupt_level+0x8c>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d001      	beq.n	80073e4 <mpu6500_set_interrupt_level+0x24>
    {
        return 3;                                                                       /* return error */
 80073e0:	2303      	movs	r3, #3
 80073e2:	e033      	b.n	800744c <mpu6500_set_interrupt_level+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 80073e4:	f107 020e 	add.w	r2, r7, #14
 80073e8:	2301      	movs	r3, #1
 80073ea:	2137      	movs	r1, #55	@ 0x37
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f7fd ff87 	bl	8005300 <a_mpu6500_read>
 80073f2:	4603      	mov	r3, r0
 80073f4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80073f6:	7bfb      	ldrb	r3, [r7, #15]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d005      	beq.n	8007408 <mpu6500_set_interrupt_level+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007400:	4814      	ldr	r0, [pc, #80]	@ (8007454 <mpu6500_set_interrupt_level+0x94>)
 8007402:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8007404:	2301      	movs	r3, #1
 8007406:	e021      	b.n	800744c <mpu6500_set_interrupt_level+0x8c>
    }
    prev &= ~(1 << 7);                                                                  /* clear config */
 8007408:	7bbb      	ldrb	r3, [r7, #14]
 800740a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800740e:	b2db      	uxtb	r3, r3
 8007410:	73bb      	strb	r3, [r7, #14]
    prev |= level << 7;                                                                 /* set config */
 8007412:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007416:	01db      	lsls	r3, r3, #7
 8007418:	b25a      	sxtb	r2, r3
 800741a:	7bbb      	ldrb	r3, [r7, #14]
 800741c:	b25b      	sxtb	r3, r3
 800741e:	4313      	orrs	r3, r2
 8007420:	b25b      	sxtb	r3, r3
 8007422:	b2db      	uxtb	r3, r3
 8007424:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 8007426:	f107 020e 	add.w	r2, r7, #14
 800742a:	2301      	movs	r3, #1
 800742c:	2137      	movs	r1, #55	@ 0x37
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f7fd ff97 	bl	8005362 <a_mpu6500_write>
 8007434:	4603      	mov	r3, r0
 8007436:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8007438:	7bfb      	ldrb	r3, [r7, #15]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d005      	beq.n	800744a <mpu6500_set_interrupt_level+0x8a>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007442:	4805      	ldr	r0, [pc, #20]	@ (8007458 <mpu6500_set_interrupt_level+0x98>)
 8007444:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8007446:	2301      	movs	r3, #1
 8007448:	e000      	b.n	800744c <mpu6500_set_interrupt_level+0x8c>
    }
    
    return 0;                                                                           /* success return 0 */
 800744a:	2300      	movs	r3, #0
}
 800744c:	4618      	mov	r0, r3
 800744e:	3710      	adds	r7, #16
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}
 8007454:	0801f53c 	.word	0x0801f53c
 8007458:	0801f564 	.word	0x0801f564

0800745c <mpu6500_set_interrupt_pin_type>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_pin_type(mpu6500_handle_t *handle, mpu6500_pin_type_t type)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b084      	sub	sp, #16
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	460b      	mov	r3, r1
 8007466:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d101      	bne.n	8007472 <mpu6500_set_interrupt_pin_type+0x16>
    {
        return 2;                                                                       /* return error */
 800746e:	2302      	movs	r3, #2
 8007470:	e03a      	b.n	80074e8 <mpu6500_set_interrupt_pin_type+0x8c>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007478:	2b01      	cmp	r3, #1
 800747a:	d001      	beq.n	8007480 <mpu6500_set_interrupt_pin_type+0x24>
    {
        return 3;                                                                       /* return error */
 800747c:	2303      	movs	r3, #3
 800747e:	e033      	b.n	80074e8 <mpu6500_set_interrupt_pin_type+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 8007480:	f107 020e 	add.w	r2, r7, #14
 8007484:	2301      	movs	r3, #1
 8007486:	2137      	movs	r1, #55	@ 0x37
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f7fd ff39 	bl	8005300 <a_mpu6500_read>
 800748e:	4603      	mov	r3, r0
 8007490:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8007492:	7bfb      	ldrb	r3, [r7, #15]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d005      	beq.n	80074a4 <mpu6500_set_interrupt_pin_type+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800749c:	4814      	ldr	r0, [pc, #80]	@ (80074f0 <mpu6500_set_interrupt_pin_type+0x94>)
 800749e:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80074a0:	2301      	movs	r3, #1
 80074a2:	e021      	b.n	80074e8 <mpu6500_set_interrupt_pin_type+0x8c>
    }
    prev &= ~(1 << 6);                                                                  /* clear config */
 80074a4:	7bbb      	ldrb	r3, [r7, #14]
 80074a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	73bb      	strb	r3, [r7, #14]
    prev |= type << 6;                                                                  /* set config */
 80074ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80074b2:	019b      	lsls	r3, r3, #6
 80074b4:	b25a      	sxtb	r2, r3
 80074b6:	7bbb      	ldrb	r3, [r7, #14]
 80074b8:	b25b      	sxtb	r3, r3
 80074ba:	4313      	orrs	r3, r2
 80074bc:	b25b      	sxtb	r3, r3
 80074be:	b2db      	uxtb	r3, r3
 80074c0:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 80074c2:	f107 020e 	add.w	r2, r7, #14
 80074c6:	2301      	movs	r3, #1
 80074c8:	2137      	movs	r1, #55	@ 0x37
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f7fd ff49 	bl	8005362 <a_mpu6500_write>
 80074d0:	4603      	mov	r3, r0
 80074d2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80074d4:	7bfb      	ldrb	r3, [r7, #15]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d005      	beq.n	80074e6 <mpu6500_set_interrupt_pin_type+0x8a>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074de:	4805      	ldr	r0, [pc, #20]	@ (80074f4 <mpu6500_set_interrupt_pin_type+0x98>)
 80074e0:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80074e2:	2301      	movs	r3, #1
 80074e4:	e000      	b.n	80074e8 <mpu6500_set_interrupt_pin_type+0x8c>
    }
    
    return 0;                                                                           /* success return 0 */
 80074e6:	2300      	movs	r3, #0
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3710      	adds	r7, #16
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}
 80074f0:	0801f53c 	.word	0x0801f53c
 80074f4:	0801f564 	.word	0x0801f564

080074f8 <mpu6500_set_interrupt_latch>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_latch(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	460b      	mov	r3, r1
 8007502:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d101      	bne.n	800750e <mpu6500_set_interrupt_latch+0x16>
    {
        return 2;                                                                       /* return error */
 800750a:	2302      	movs	r3, #2
 800750c:	e03c      	b.n	8007588 <mpu6500_set_interrupt_latch+0x90>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007514:	2b01      	cmp	r3, #1
 8007516:	d001      	beq.n	800751c <mpu6500_set_interrupt_latch+0x24>
    {
        return 3;                                                                       /* return error */
 8007518:	2303      	movs	r3, #3
 800751a:	e035      	b.n	8007588 <mpu6500_set_interrupt_latch+0x90>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 800751c:	f107 020e 	add.w	r2, r7, #14
 8007520:	2301      	movs	r3, #1
 8007522:	2137      	movs	r1, #55	@ 0x37
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	f7fd feeb 	bl	8005300 <a_mpu6500_read>
 800752a:	4603      	mov	r3, r0
 800752c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800752e:	7bfb      	ldrb	r3, [r7, #15]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d005      	beq.n	8007540 <mpu6500_set_interrupt_latch+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007538:	4815      	ldr	r0, [pc, #84]	@ (8007590 <mpu6500_set_interrupt_latch+0x98>)
 800753a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800753c:	2301      	movs	r3, #1
 800753e:	e023      	b.n	8007588 <mpu6500_set_interrupt_latch+0x90>
    }
    prev &= ~(1 << 5);                                                                  /* clear config */
 8007540:	7bbb      	ldrb	r3, [r7, #14]
 8007542:	f023 0320 	bic.w	r3, r3, #32
 8007546:	b2db      	uxtb	r3, r3
 8007548:	73bb      	strb	r3, [r7, #14]
    prev |= (!enable) << 5;                                                             /* set config */
 800754a:	78fb      	ldrb	r3, [r7, #3]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d101      	bne.n	8007554 <mpu6500_set_interrupt_latch+0x5c>
 8007550:	2220      	movs	r2, #32
 8007552:	e000      	b.n	8007556 <mpu6500_set_interrupt_latch+0x5e>
 8007554:	2200      	movs	r2, #0
 8007556:	7bbb      	ldrb	r3, [r7, #14]
 8007558:	b25b      	sxtb	r3, r3
 800755a:	4313      	orrs	r3, r2
 800755c:	b25b      	sxtb	r3, r3
 800755e:	b2db      	uxtb	r3, r3
 8007560:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 8007562:	f107 020e 	add.w	r2, r7, #14
 8007566:	2301      	movs	r3, #1
 8007568:	2137      	movs	r1, #55	@ 0x37
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f7fd fef9 	bl	8005362 <a_mpu6500_write>
 8007570:	4603      	mov	r3, r0
 8007572:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8007574:	7bfb      	ldrb	r3, [r7, #15]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d005      	beq.n	8007586 <mpu6500_set_interrupt_latch+0x8e>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800757e:	4805      	ldr	r0, [pc, #20]	@ (8007594 <mpu6500_set_interrupt_latch+0x9c>)
 8007580:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8007582:	2301      	movs	r3, #1
 8007584:	e000      	b.n	8007588 <mpu6500_set_interrupt_latch+0x90>
    }
    
    return 0;                                                                           /* success return 0 */
 8007586:	2300      	movs	r3, #0
}
 8007588:	4618      	mov	r0, r3
 800758a:	3710      	adds	r7, #16
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}
 8007590:	0801f53c 	.word	0x0801f53c
 8007594:	0801f564 	.word	0x0801f564

08007598 <mpu6500_set_interrupt_read_clear>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_read_clear(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
 80075a0:	460b      	mov	r3, r1
 80075a2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d101      	bne.n	80075ae <mpu6500_set_interrupt_read_clear+0x16>
    {
        return 2;                                                                       /* return error */
 80075aa:	2302      	movs	r3, #2
 80075ac:	e03a      	b.n	8007624 <mpu6500_set_interrupt_read_clear+0x8c>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d001      	beq.n	80075bc <mpu6500_set_interrupt_read_clear+0x24>
    {
        return 3;                                                                       /* return error */
 80075b8:	2303      	movs	r3, #3
 80075ba:	e033      	b.n	8007624 <mpu6500_set_interrupt_read_clear+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 80075bc:	f107 020e 	add.w	r2, r7, #14
 80075c0:	2301      	movs	r3, #1
 80075c2:	2137      	movs	r1, #55	@ 0x37
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f7fd fe9b 	bl	8005300 <a_mpu6500_read>
 80075ca:	4603      	mov	r3, r0
 80075cc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80075ce:	7bfb      	ldrb	r3, [r7, #15]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d005      	beq.n	80075e0 <mpu6500_set_interrupt_read_clear+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075d8:	4814      	ldr	r0, [pc, #80]	@ (800762c <mpu6500_set_interrupt_read_clear+0x94>)
 80075da:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80075dc:	2301      	movs	r3, #1
 80075de:	e021      	b.n	8007624 <mpu6500_set_interrupt_read_clear+0x8c>
    }
    prev &= ~(1 << 4);                                                                  /* clear config */
 80075e0:	7bbb      	ldrb	r3, [r7, #14]
 80075e2:	f023 0310 	bic.w	r3, r3, #16
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                                /* set config */
 80075ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80075ee:	011b      	lsls	r3, r3, #4
 80075f0:	b25a      	sxtb	r2, r3
 80075f2:	7bbb      	ldrb	r3, [r7, #14]
 80075f4:	b25b      	sxtb	r3, r3
 80075f6:	4313      	orrs	r3, r2
 80075f8:	b25b      	sxtb	r3, r3
 80075fa:	b2db      	uxtb	r3, r3
 80075fc:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 80075fe:	f107 020e 	add.w	r2, r7, #14
 8007602:	2301      	movs	r3, #1
 8007604:	2137      	movs	r1, #55	@ 0x37
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f7fd feab 	bl	8005362 <a_mpu6500_write>
 800760c:	4603      	mov	r3, r0
 800760e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8007610:	7bfb      	ldrb	r3, [r7, #15]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d005      	beq.n	8007622 <mpu6500_set_interrupt_read_clear+0x8a>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800761a:	4805      	ldr	r0, [pc, #20]	@ (8007630 <mpu6500_set_interrupt_read_clear+0x98>)
 800761c:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800761e:	2301      	movs	r3, #1
 8007620:	e000      	b.n	8007624 <mpu6500_set_interrupt_read_clear+0x8c>
    }
    
    return 0;                                                                           /* success return 0 */
 8007622:	2300      	movs	r3, #0
}
 8007624:	4618      	mov	r0, r3
 8007626:	3710      	adds	r7, #16
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}
 800762c:	0801f53c 	.word	0x0801f53c
 8007630:	0801f564 	.word	0x0801f564

08007634 <mpu6500_set_fsync_interrupt_level>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fsync_interrupt_level(mpu6500_handle_t *handle, mpu6500_pin_level_t level)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b084      	sub	sp, #16
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	460b      	mov	r3, r1
 800763e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d101      	bne.n	800764a <mpu6500_set_fsync_interrupt_level+0x16>
    {
        return 2;                                                                       /* return error */
 8007646:	2302      	movs	r3, #2
 8007648:	e03a      	b.n	80076c0 <mpu6500_set_fsync_interrupt_level+0x8c>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007650:	2b01      	cmp	r3, #1
 8007652:	d001      	beq.n	8007658 <mpu6500_set_fsync_interrupt_level+0x24>
    {
        return 3;                                                                       /* return error */
 8007654:	2303      	movs	r3, #3
 8007656:	e033      	b.n	80076c0 <mpu6500_set_fsync_interrupt_level+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 8007658:	f107 020e 	add.w	r2, r7, #14
 800765c:	2301      	movs	r3, #1
 800765e:	2137      	movs	r1, #55	@ 0x37
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f7fd fe4d 	bl	8005300 <a_mpu6500_read>
 8007666:	4603      	mov	r3, r0
 8007668:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800766a:	7bfb      	ldrb	r3, [r7, #15]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d005      	beq.n	800767c <mpu6500_set_fsync_interrupt_level+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007674:	4814      	ldr	r0, [pc, #80]	@ (80076c8 <mpu6500_set_fsync_interrupt_level+0x94>)
 8007676:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8007678:	2301      	movs	r3, #1
 800767a:	e021      	b.n	80076c0 <mpu6500_set_fsync_interrupt_level+0x8c>
    }
    prev &= ~(1 << 3);                                                                  /* clear config */
 800767c:	7bbb      	ldrb	r3, [r7, #14]
 800767e:	f023 0308 	bic.w	r3, r3, #8
 8007682:	b2db      	uxtb	r3, r3
 8007684:	73bb      	strb	r3, [r7, #14]
    prev |= level << 3;                                                                 /* set config */
 8007686:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800768a:	00db      	lsls	r3, r3, #3
 800768c:	b25a      	sxtb	r2, r3
 800768e:	7bbb      	ldrb	r3, [r7, #14]
 8007690:	b25b      	sxtb	r3, r3
 8007692:	4313      	orrs	r3, r2
 8007694:	b25b      	sxtb	r3, r3
 8007696:	b2db      	uxtb	r3, r3
 8007698:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 800769a:	f107 020e 	add.w	r2, r7, #14
 800769e:	2301      	movs	r3, #1
 80076a0:	2137      	movs	r1, #55	@ 0x37
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f7fd fe5d 	bl	8005362 <a_mpu6500_write>
 80076a8:	4603      	mov	r3, r0
 80076aa:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80076ac:	7bfb      	ldrb	r3, [r7, #15]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d005      	beq.n	80076be <mpu6500_set_fsync_interrupt_level+0x8a>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076b6:	4805      	ldr	r0, [pc, #20]	@ (80076cc <mpu6500_set_fsync_interrupt_level+0x98>)
 80076b8:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80076ba:	2301      	movs	r3, #1
 80076bc:	e000      	b.n	80076c0 <mpu6500_set_fsync_interrupt_level+0x8c>
    }
    
    return 0;                                                                           /* success return 0 */
 80076be:	2300      	movs	r3, #0
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3710      	adds	r7, #16
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}
 80076c8:	0801f53c 	.word	0x0801f53c
 80076cc:	0801f564 	.word	0x0801f564

080076d0 <mpu6500_set_fsync_interrupt>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fsync_interrupt(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b084      	sub	sp, #16
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	460b      	mov	r3, r1
 80076da:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d101      	bne.n	80076e6 <mpu6500_set_fsync_interrupt+0x16>
    {
        return 2;                                                                       /* return error */
 80076e2:	2302      	movs	r3, #2
 80076e4:	e03a      	b.n	800775c <mpu6500_set_fsync_interrupt+0x8c>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d001      	beq.n	80076f4 <mpu6500_set_fsync_interrupt+0x24>
    {
        return 3;                                                                       /* return error */
 80076f0:	2303      	movs	r3, #3
 80076f2:	e033      	b.n	800775c <mpu6500_set_fsync_interrupt+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 80076f4:	f107 020e 	add.w	r2, r7, #14
 80076f8:	2301      	movs	r3, #1
 80076fa:	2137      	movs	r1, #55	@ 0x37
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f7fd fdff 	bl	8005300 <a_mpu6500_read>
 8007702:	4603      	mov	r3, r0
 8007704:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8007706:	7bfb      	ldrb	r3, [r7, #15]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d005      	beq.n	8007718 <mpu6500_set_fsync_interrupt+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007710:	4814      	ldr	r0, [pc, #80]	@ (8007764 <mpu6500_set_fsync_interrupt+0x94>)
 8007712:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8007714:	2301      	movs	r3, #1
 8007716:	e021      	b.n	800775c <mpu6500_set_fsync_interrupt+0x8c>
    }
    prev &= ~(1 << 2);                                                                  /* clear config */
 8007718:	7bbb      	ldrb	r3, [r7, #14]
 800771a:	f023 0304 	bic.w	r3, r3, #4
 800771e:	b2db      	uxtb	r3, r3
 8007720:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 2;                                                                /* set config */
 8007722:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007726:	009b      	lsls	r3, r3, #2
 8007728:	b25a      	sxtb	r2, r3
 800772a:	7bbb      	ldrb	r3, [r7, #14]
 800772c:	b25b      	sxtb	r3, r3
 800772e:	4313      	orrs	r3, r2
 8007730:	b25b      	sxtb	r3, r3
 8007732:	b2db      	uxtb	r3, r3
 8007734:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 8007736:	f107 020e 	add.w	r2, r7, #14
 800773a:	2301      	movs	r3, #1
 800773c:	2137      	movs	r1, #55	@ 0x37
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f7fd fe0f 	bl	8005362 <a_mpu6500_write>
 8007744:	4603      	mov	r3, r0
 8007746:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8007748:	7bfb      	ldrb	r3, [r7, #15]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d005      	beq.n	800775a <mpu6500_set_fsync_interrupt+0x8a>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007752:	4805      	ldr	r0, [pc, #20]	@ (8007768 <mpu6500_set_fsync_interrupt+0x98>)
 8007754:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8007756:	2301      	movs	r3, #1
 8007758:	e000      	b.n	800775c <mpu6500_set_fsync_interrupt+0x8c>
    }
    
    return 0;                                                                           /* success return 0 */
 800775a:	2300      	movs	r3, #0
}
 800775c:	4618      	mov	r0, r3
 800775e:	3710      	adds	r7, #16
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}
 8007764:	0801f53c 	.word	0x0801f53c
 8007768:	0801f564 	.word	0x0801f564

0800776c <mpu6500_set_iic_bypass>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_iic_bypass(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b084      	sub	sp, #16
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	460b      	mov	r3, r1
 8007776:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d101      	bne.n	8007782 <mpu6500_set_iic_bypass+0x16>
    {
        return 2;                                                                       /* return error */
 800777e:	2302      	movs	r3, #2
 8007780:	e03a      	b.n	80077f8 <mpu6500_set_iic_bypass+0x8c>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007788:	2b01      	cmp	r3, #1
 800778a:	d001      	beq.n	8007790 <mpu6500_set_iic_bypass+0x24>
    {
        return 3;                                                                       /* return error */
 800778c:	2303      	movs	r3, #3
 800778e:	e033      	b.n	80077f8 <mpu6500_set_iic_bypass+0x8c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin */
 8007790:	f107 020e 	add.w	r2, r7, #14
 8007794:	2301      	movs	r3, #1
 8007796:	2137      	movs	r1, #55	@ 0x37
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f7fd fdb1 	bl	8005300 <a_mpu6500_read>
 800779e:	4603      	mov	r3, r0
 80077a0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80077a2:	7bfb      	ldrb	r3, [r7, #15]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d005      	beq.n	80077b4 <mpu6500_set_iic_bypass+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ac:	4814      	ldr	r0, [pc, #80]	@ (8007800 <mpu6500_set_iic_bypass+0x94>)
 80077ae:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80077b0:	2301      	movs	r3, #1
 80077b2:	e021      	b.n	80077f8 <mpu6500_set_iic_bypass+0x8c>
    }
    prev &= ~(1 << 1);                                                                  /* clear config */
 80077b4:	7bbb      	ldrb	r3, [r7, #14]
 80077b6:	f023 0302 	bic.w	r3, r3, #2
 80077ba:	b2db      	uxtb	r3, r3
 80077bc:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 1;                                                                /* set config */
 80077be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80077c2:	005b      	lsls	r3, r3, #1
 80077c4:	b25a      	sxtb	r2, r3
 80077c6:	7bbb      	ldrb	r3, [r7, #14]
 80077c8:	b25b      	sxtb	r3, r3
 80077ca:	4313      	orrs	r3, r2
 80077cc:	b25b      	sxtb	r3, r3
 80077ce:	b2db      	uxtb	r3, r3
 80077d0:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 80077d2:	f107 020e 	add.w	r2, r7, #14
 80077d6:	2301      	movs	r3, #1
 80077d8:	2137      	movs	r1, #55	@ 0x37
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f7fd fdc1 	bl	8005362 <a_mpu6500_write>
 80077e0:	4603      	mov	r3, r0
 80077e2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80077e4:	7bfb      	ldrb	r3, [r7, #15]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d005      	beq.n	80077f6 <mpu6500_set_iic_bypass+0x8a>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ee:	4805      	ldr	r0, [pc, #20]	@ (8007804 <mpu6500_set_iic_bypass+0x98>)
 80077f0:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80077f2:	2301      	movs	r3, #1
 80077f4:	e000      	b.n	80077f8 <mpu6500_set_iic_bypass+0x8c>
    }
    
    return 0;                                                                           /* success return 0 */
 80077f6:	2300      	movs	r3, #0
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3710      	adds	r7, #16
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}
 8007800:	0801f53c 	.word	0x0801f53c
 8007804:	0801f564 	.word	0x0801f564

08007808 <mpu6500_set_interrupt>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt(mpu6500_handle_t *handle, mpu6500_interrupt_t type, mpu6500_bool_t enable)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	460b      	mov	r3, r1
 8007812:	70fb      	strb	r3, [r7, #3]
 8007814:	4613      	mov	r3, r2
 8007816:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d101      	bne.n	8007822 <mpu6500_set_interrupt+0x1a>
    {
        return 2;                                                                       /* return error */
 800781e:	2302      	movs	r3, #2
 8007820:	e043      	b.n	80078aa <mpu6500_set_interrupt+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007828:	2b01      	cmp	r3, #1
 800782a:	d001      	beq.n	8007830 <mpu6500_set_interrupt+0x28>
    {
        return 3;                                                                       /* return error */
 800782c:	2303      	movs	r3, #3
 800782e:	e03c      	b.n	80078aa <mpu6500_set_interrupt+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_ENABLE, (uint8_t *)&prev, 1);          /* read interrupt enable */
 8007830:	f107 020e 	add.w	r2, r7, #14
 8007834:	2301      	movs	r3, #1
 8007836:	2138      	movs	r1, #56	@ 0x38
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f7fd fd61 	bl	8005300 <a_mpu6500_read>
 800783e:	4603      	mov	r3, r0
 8007840:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8007842:	7bfb      	ldrb	r3, [r7, #15]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d005      	beq.n	8007854 <mpu6500_set_interrupt+0x4c>
    {
        handle->debug_print("mpu6500: read interrupt enable failed.\n");                /* read interrupt enable failed */
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800784c:	4819      	ldr	r0, [pc, #100]	@ (80078b4 <mpu6500_set_interrupt+0xac>)
 800784e:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8007850:	2301      	movs	r3, #1
 8007852:	e02a      	b.n	80078aa <mpu6500_set_interrupt+0xa2>
    }
    prev &= ~(1 << type);                                                               /* clear config */
 8007854:	78fb      	ldrb	r3, [r7, #3]
 8007856:	2201      	movs	r2, #1
 8007858:	fa02 f303 	lsl.w	r3, r2, r3
 800785c:	b25b      	sxtb	r3, r3
 800785e:	43db      	mvns	r3, r3
 8007860:	b25a      	sxtb	r2, r3
 8007862:	7bbb      	ldrb	r3, [r7, #14]
 8007864:	b25b      	sxtb	r3, r3
 8007866:	4013      	ands	r3, r2
 8007868:	b25b      	sxtb	r3, r3
 800786a:	b2db      	uxtb	r3, r3
 800786c:	73bb      	strb	r3, [r7, #14]
    prev |= enable << type;                                                             /* set config */
 800786e:	78ba      	ldrb	r2, [r7, #2]
 8007870:	78fb      	ldrb	r3, [r7, #3]
 8007872:	fa02 f303 	lsl.w	r3, r2, r3
 8007876:	b25a      	sxtb	r2, r3
 8007878:	7bbb      	ldrb	r3, [r7, #14]
 800787a:	b25b      	sxtb	r3, r3
 800787c:	4313      	orrs	r3, r2
 800787e:	b25b      	sxtb	r3, r3
 8007880:	b2db      	uxtb	r3, r3
 8007882:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_ENABLE, (uint8_t *)&prev, 1);         /* write interrupt enable */
 8007884:	f107 020e 	add.w	r2, r7, #14
 8007888:	2301      	movs	r3, #1
 800788a:	2138      	movs	r1, #56	@ 0x38
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f7fd fd68 	bl	8005362 <a_mpu6500_write>
 8007892:	4603      	mov	r3, r0
 8007894:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8007896:	7bfb      	ldrb	r3, [r7, #15]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d005      	beq.n	80078a8 <mpu6500_set_interrupt+0xa0>
    {
        handle->debug_print("mpu6500: write interrupt enable failed.\n");               /* write interrupt enable failed */
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078a0:	4805      	ldr	r0, [pc, #20]	@ (80078b8 <mpu6500_set_interrupt+0xb0>)
 80078a2:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80078a4:	2301      	movs	r3, #1
 80078a6:	e000      	b.n	80078aa <mpu6500_set_interrupt+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 80078a8:	2300      	movs	r3, #0
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3710      	adds	r7, #16
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
 80078b2:	bf00      	nop
 80078b4:	0801f58c 	.word	0x0801f58c
 80078b8:	0801f5b4 	.word	0x0801f5b4

080078bc <mpu6500_set_accelerometer_x_offset>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_x_offset(mpu6500_handle_t *handle, int16_t offset)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	460b      	mov	r3, r1
 80078c6:	807b      	strh	r3, [r7, #2]
    uint8_t res;
    uint8_t buf[2];
    
    if (handle == NULL)                                                    /* check handle */
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d101      	bne.n	80078d2 <mpu6500_set_accelerometer_x_offset+0x16>
    {
        return 2;                                                          /* return error */
 80078ce:	2302      	movs	r3, #2
 80078d0:	e022      	b.n	8007918 <mpu6500_set_accelerometer_x_offset+0x5c>
    }
    if (handle->inited != 1)                                               /* check handle initialization */
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d001      	beq.n	80078e0 <mpu6500_set_accelerometer_x_offset+0x24>
    {
        return 3;                                                          /* return error */
 80078dc:	2303      	movs	r3, #3
 80078de:	e01b      	b.n	8007918 <mpu6500_set_accelerometer_x_offset+0x5c>
    }
    
    buf[0] = (offset >> 8) & 0xFF;                                         /* set high */
 80078e0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80078e4:	121b      	asrs	r3, r3, #8
 80078e6:	b21b      	sxth	r3, r3
 80078e8:	b2db      	uxtb	r3, r3
 80078ea:	733b      	strb	r3, [r7, #12]
    buf[1] = (offset >> 0) & 0xFF;                                         /* set low */
 80078ec:	887b      	ldrh	r3, [r7, #2]
 80078ee:	b2db      	uxtb	r3, r3
 80078f0:	737b      	strb	r3, [r7, #13]
    res = a_mpu6500_write(handle, MPU6500_REG_XA_OFFSET_H, buf, 2);        /* write xa offset */
 80078f2:	f107 020c 	add.w	r2, r7, #12
 80078f6:	2302      	movs	r3, #2
 80078f8:	2177      	movs	r1, #119	@ 0x77
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f7fd fd31 	bl	8005362 <a_mpu6500_write>
 8007900:	4603      	mov	r3, r0
 8007902:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                          /* check result */
 8007904:	7bfb      	ldrb	r3, [r7, #15]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d005      	beq.n	8007916 <mpu6500_set_accelerometer_x_offset+0x5a>
    {
        handle->debug_print("mpu6500: write xa offset failed.\n");         /* write xa offset failed*/
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800790e:	4804      	ldr	r0, [pc, #16]	@ (8007920 <mpu6500_set_accelerometer_x_offset+0x64>)
 8007910:	4798      	blx	r3
       
        return 1;                                                          /* return error */
 8007912:	2301      	movs	r3, #1
 8007914:	e000      	b.n	8007918 <mpu6500_set_accelerometer_x_offset+0x5c>
    }
    
    return 0;                                                              /* success return 0 */
 8007916:	2300      	movs	r3, #0
}
 8007918:	4618      	mov	r0, r3
 800791a:	3710      	adds	r7, #16
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}
 8007920:	0801f6e0 	.word	0x0801f6e0

08007924 <mpu6500_set_accelerometer_y_offset>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_y_offset(mpu6500_handle_t *handle, int16_t offset)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b084      	sub	sp, #16
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	460b      	mov	r3, r1
 800792e:	807b      	strh	r3, [r7, #2]
    uint8_t res;
    uint8_t buf[2];
    
    if (handle == NULL)                                                    /* check handle */
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d101      	bne.n	800793a <mpu6500_set_accelerometer_y_offset+0x16>
    {
        return 2;                                                          /* return error */
 8007936:	2302      	movs	r3, #2
 8007938:	e022      	b.n	8007980 <mpu6500_set_accelerometer_y_offset+0x5c>
    }
    if (handle->inited != 1)                                               /* check handle initialization */
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007940:	2b01      	cmp	r3, #1
 8007942:	d001      	beq.n	8007948 <mpu6500_set_accelerometer_y_offset+0x24>
    {
        return 3;                                                          /* return error */
 8007944:	2303      	movs	r3, #3
 8007946:	e01b      	b.n	8007980 <mpu6500_set_accelerometer_y_offset+0x5c>
    }
    
    buf[0] = (offset >> 8) & 0xFF;                                         /* set high */
 8007948:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800794c:	121b      	asrs	r3, r3, #8
 800794e:	b21b      	sxth	r3, r3
 8007950:	b2db      	uxtb	r3, r3
 8007952:	733b      	strb	r3, [r7, #12]
    buf[1] = (offset >> 0) & 0xFF;                                         /* set low */
 8007954:	887b      	ldrh	r3, [r7, #2]
 8007956:	b2db      	uxtb	r3, r3
 8007958:	737b      	strb	r3, [r7, #13]
    res = a_mpu6500_write(handle, MPU6500_REG_YA_OFFSET_H, buf, 2);        /* write ya offset */
 800795a:	f107 020c 	add.w	r2, r7, #12
 800795e:	2302      	movs	r3, #2
 8007960:	217a      	movs	r1, #122	@ 0x7a
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f7fd fcfd 	bl	8005362 <a_mpu6500_write>
 8007968:	4603      	mov	r3, r0
 800796a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                          /* check result */
 800796c:	7bfb      	ldrb	r3, [r7, #15]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d005      	beq.n	800797e <mpu6500_set_accelerometer_y_offset+0x5a>
    {
        handle->debug_print("mpu6500: write ya offset failed.\n");         /* write ya offset failed*/
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007976:	4804      	ldr	r0, [pc, #16]	@ (8007988 <mpu6500_set_accelerometer_y_offset+0x64>)
 8007978:	4798      	blx	r3
       
        return 1;                                                          /* return error */
 800797a:	2301      	movs	r3, #1
 800797c:	e000      	b.n	8007980 <mpu6500_set_accelerometer_y_offset+0x5c>
    }
    
    return 0;                                                              /* success return 0 */
 800797e:	2300      	movs	r3, #0
}
 8007980:	4618      	mov	r0, r3
 8007982:	3710      	adds	r7, #16
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}
 8007988:	0801f728 	.word	0x0801f728

0800798c <mpu6500_set_accelerometer_z_offset>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_z_offset(mpu6500_handle_t *handle, int16_t offset)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b084      	sub	sp, #16
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	460b      	mov	r3, r1
 8007996:	807b      	strh	r3, [r7, #2]
    uint8_t res;
    uint8_t buf[2];
    
    if (handle == NULL)                                                    /* check handle */
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d101      	bne.n	80079a2 <mpu6500_set_accelerometer_z_offset+0x16>
    {
        return 2;                                                          /* return error */
 800799e:	2302      	movs	r3, #2
 80079a0:	e022      	b.n	80079e8 <mpu6500_set_accelerometer_z_offset+0x5c>
    }
    if (handle->inited != 1)                                               /* check handle initialization */
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80079a8:	2b01      	cmp	r3, #1
 80079aa:	d001      	beq.n	80079b0 <mpu6500_set_accelerometer_z_offset+0x24>
    {
        return 3;                                                          /* return error */
 80079ac:	2303      	movs	r3, #3
 80079ae:	e01b      	b.n	80079e8 <mpu6500_set_accelerometer_z_offset+0x5c>
    }
    
    buf[0] = (offset >> 8) & 0xFF;                                         /* set high */
 80079b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80079b4:	121b      	asrs	r3, r3, #8
 80079b6:	b21b      	sxth	r3, r3
 80079b8:	b2db      	uxtb	r3, r3
 80079ba:	733b      	strb	r3, [r7, #12]
    buf[1] = (offset >> 0) & 0xFF;                                         /* set low */
 80079bc:	887b      	ldrh	r3, [r7, #2]
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	737b      	strb	r3, [r7, #13]
    res = a_mpu6500_write(handle, MPU6500_REG_ZA_OFFSET_H, buf, 2);        /* write za offset */
 80079c2:	f107 020c 	add.w	r2, r7, #12
 80079c6:	2302      	movs	r3, #2
 80079c8:	217d      	movs	r1, #125	@ 0x7d
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f7fd fcc9 	bl	8005362 <a_mpu6500_write>
 80079d0:	4603      	mov	r3, r0
 80079d2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                          /* check result */
 80079d4:	7bfb      	ldrb	r3, [r7, #15]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d005      	beq.n	80079e6 <mpu6500_set_accelerometer_z_offset+0x5a>
    {
        handle->debug_print("mpu6500: write za offset failed.\n");         /* write za offset failed*/
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079de:	4804      	ldr	r0, [pc, #16]	@ (80079f0 <mpu6500_set_accelerometer_z_offset+0x64>)
 80079e0:	4798      	blx	r3
       
        return 1;                                                          /* return error */
 80079e2:	2301      	movs	r3, #1
 80079e4:	e000      	b.n	80079e8 <mpu6500_set_accelerometer_z_offset+0x5c>
    }
    
    return 0;                                                              /* success return 0 */
 80079e6:	2300      	movs	r3, #0
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	3710      	adds	r7, #16
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}
 80079f0:	0801f770 	.word	0x0801f770

080079f4 <mpu6500_accelerometer_offset_convert_to_register>:
 *             - 2 handle is NULL
 *             - 3 handle is not initialized
 * @note       none
 */
uint8_t mpu6500_accelerometer_offset_convert_to_register(mpu6500_handle_t *handle, float mg, int16_t *reg)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b085      	sub	sp, #20
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	60f8      	str	r0, [r7, #12]
 80079fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8007a00:	6079      	str	r1, [r7, #4]
    if (handle == NULL)                 /* check handle */
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d101      	bne.n	8007a0c <mpu6500_accelerometer_offset_convert_to_register+0x18>
    {
        return 2;                       /* return error */
 8007a08:	2302      	movs	r3, #2
 8007a0a:	e014      	b.n	8007a36 <mpu6500_accelerometer_offset_convert_to_register+0x42>
    }
    if (handle->inited != 1)            /* check handle initialization */
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d001      	beq.n	8007a1a <mpu6500_accelerometer_offset_convert_to_register+0x26>
    {
        return 3;                       /* return error */
 8007a16:	2303      	movs	r3, #3
 8007a18:	e00d      	b.n	8007a36 <mpu6500_accelerometer_offset_convert_to_register+0x42>
    }
    
    *reg = (int16_t)(mg / 0.98f);       /* convert real data to register data */
 8007a1a:	ed97 7a02 	vldr	s14, [r7, #8]
 8007a1e:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8007a44 <mpu6500_accelerometer_offset_convert_to_register+0x50>
 8007a22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007a26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007a2a:	ee17 3a90 	vmov	r3, s15
 8007a2e:	b21a      	sxth	r2, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	801a      	strh	r2, [r3, #0]
    
    return 0;                           /* success return 0 */
 8007a34:	2300      	movs	r3, #0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3714      	adds	r7, #20
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr
 8007a42:	bf00      	nop
 8007a44:	3f7ae148 	.word	0x3f7ae148

08007a48 <mpu6500_set_gyro_x_offset>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyro_x_offset(mpu6500_handle_t *handle, int16_t offset)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
 8007a50:	460b      	mov	r3, r1
 8007a52:	807b      	strh	r3, [r7, #2]
    uint8_t res;
    uint8_t buf[2];
    
    if (handle == NULL)                                                    /* check handle */
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d101      	bne.n	8007a5e <mpu6500_set_gyro_x_offset+0x16>
    {
        return 2;                                                          /* return error */
 8007a5a:	2302      	movs	r3, #2
 8007a5c:	e022      	b.n	8007aa4 <mpu6500_set_gyro_x_offset+0x5c>
    }
    if (handle->inited != 1)                                               /* check handle initialization */
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d001      	beq.n	8007a6c <mpu6500_set_gyro_x_offset+0x24>
    {
        return 3;                                                          /* return error */
 8007a68:	2303      	movs	r3, #3
 8007a6a:	e01b      	b.n	8007aa4 <mpu6500_set_gyro_x_offset+0x5c>
    }
    
    buf[0] = (offset >> 8) & 0xFF;                                         /* set high */
 8007a6c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007a70:	121b      	asrs	r3, r3, #8
 8007a72:	b21b      	sxth	r3, r3
 8007a74:	b2db      	uxtb	r3, r3
 8007a76:	733b      	strb	r3, [r7, #12]
    buf[1] = (offset >> 0) & 0xFF;                                         /* set low */
 8007a78:	887b      	ldrh	r3, [r7, #2]
 8007a7a:	b2db      	uxtb	r3, r3
 8007a7c:	737b      	strb	r3, [r7, #13]
    res = a_mpu6500_write(handle, MPU6500_REG_XG_OFFSET_H, buf, 2);        /* write xg offset */
 8007a7e:	f107 020c 	add.w	r2, r7, #12
 8007a82:	2302      	movs	r3, #2
 8007a84:	2113      	movs	r1, #19
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f7fd fc6b 	bl	8005362 <a_mpu6500_write>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                          /* check result */
 8007a90:	7bfb      	ldrb	r3, [r7, #15]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d005      	beq.n	8007aa2 <mpu6500_set_gyro_x_offset+0x5a>
    {
        handle->debug_print("mpu6500: write xg offset failed.\n");         /* write xg offset failed*/
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a9a:	4804      	ldr	r0, [pc, #16]	@ (8007aac <mpu6500_set_gyro_x_offset+0x64>)
 8007a9c:	4798      	blx	r3
       
        return 1;                                                          /* return error */
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e000      	b.n	8007aa4 <mpu6500_set_gyro_x_offset+0x5c>
    }
    
    return 0;                                                              /* success return 0 */
 8007aa2:	2300      	movs	r3, #0
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3710      	adds	r7, #16
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	0801f7b8 	.word	0x0801f7b8

08007ab0 <mpu6500_set_gyro_y_offset>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyro_y_offset(mpu6500_handle_t *handle, int16_t offset)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	460b      	mov	r3, r1
 8007aba:	807b      	strh	r3, [r7, #2]
    uint8_t res;
    uint8_t buf[2];
    
    if (handle == NULL)                                                    /* check handle */
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d101      	bne.n	8007ac6 <mpu6500_set_gyro_y_offset+0x16>
    {
        return 2;                                                          /* return error */
 8007ac2:	2302      	movs	r3, #2
 8007ac4:	e022      	b.n	8007b0c <mpu6500_set_gyro_y_offset+0x5c>
    }
    if (handle->inited != 1)                                               /* check handle initialization */
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d001      	beq.n	8007ad4 <mpu6500_set_gyro_y_offset+0x24>
    {
        return 3;                                                          /* return error */
 8007ad0:	2303      	movs	r3, #3
 8007ad2:	e01b      	b.n	8007b0c <mpu6500_set_gyro_y_offset+0x5c>
    }
    
    buf[0] = (offset >> 8) & 0xFF;                                         /* set high */
 8007ad4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007ad8:	121b      	asrs	r3, r3, #8
 8007ada:	b21b      	sxth	r3, r3
 8007adc:	b2db      	uxtb	r3, r3
 8007ade:	733b      	strb	r3, [r7, #12]
    buf[1] = (offset >> 0) & 0xFF;                                         /* set low */
 8007ae0:	887b      	ldrh	r3, [r7, #2]
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	737b      	strb	r3, [r7, #13]
    res = a_mpu6500_write(handle, MPU6500_REG_YG_OFFSET_H, buf, 2);        /* write yg offset */
 8007ae6:	f107 020c 	add.w	r2, r7, #12
 8007aea:	2302      	movs	r3, #2
 8007aec:	2115      	movs	r1, #21
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f7fd fc37 	bl	8005362 <a_mpu6500_write>
 8007af4:	4603      	mov	r3, r0
 8007af6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                          /* check result */
 8007af8:	7bfb      	ldrb	r3, [r7, #15]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d005      	beq.n	8007b0a <mpu6500_set_gyro_y_offset+0x5a>
    {
        handle->debug_print("mpu6500: write yg offset failed.\n");         /* write yg offset failed*/
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b02:	4804      	ldr	r0, [pc, #16]	@ (8007b14 <mpu6500_set_gyro_y_offset+0x64>)
 8007b04:	4798      	blx	r3
       
        return 1;                                                          /* return error */
 8007b06:	2301      	movs	r3, #1
 8007b08:	e000      	b.n	8007b0c <mpu6500_set_gyro_y_offset+0x5c>
    }
    
    return 0;                                                              /* success return 0 */
 8007b0a:	2300      	movs	r3, #0
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3710      	adds	r7, #16
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}
 8007b14:	0801f800 	.word	0x0801f800

08007b18 <mpu6500_set_gyro_z_offset>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyro_z_offset(mpu6500_handle_t *handle, int16_t offset)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b084      	sub	sp, #16
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	460b      	mov	r3, r1
 8007b22:	807b      	strh	r3, [r7, #2]
    uint8_t res;
    uint8_t buf[2];
    
    if (handle == NULL)                                                    /* check handle */
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d101      	bne.n	8007b2e <mpu6500_set_gyro_z_offset+0x16>
    {
        return 2;                                                          /* return error */
 8007b2a:	2302      	movs	r3, #2
 8007b2c:	e022      	b.n	8007b74 <mpu6500_set_gyro_z_offset+0x5c>
    }
    if (handle->inited != 1)                                               /* check handle initialization */
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d001      	beq.n	8007b3c <mpu6500_set_gyro_z_offset+0x24>
    {
        return 3;                                                          /* return error */
 8007b38:	2303      	movs	r3, #3
 8007b3a:	e01b      	b.n	8007b74 <mpu6500_set_gyro_z_offset+0x5c>
    }
    
    buf[0] = (offset >> 8) & 0xFF;                                         /* set high */
 8007b3c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007b40:	121b      	asrs	r3, r3, #8
 8007b42:	b21b      	sxth	r3, r3
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	733b      	strb	r3, [r7, #12]
    buf[1] = (offset >> 0) & 0xFF;                                         /* set low */
 8007b48:	887b      	ldrh	r3, [r7, #2]
 8007b4a:	b2db      	uxtb	r3, r3
 8007b4c:	737b      	strb	r3, [r7, #13]
    res = a_mpu6500_write(handle, MPU6500_REG_ZG_OFFSET_H, buf, 2);        /* write zg offset */
 8007b4e:	f107 020c 	add.w	r2, r7, #12
 8007b52:	2302      	movs	r3, #2
 8007b54:	2117      	movs	r1, #23
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f7fd fc03 	bl	8005362 <a_mpu6500_write>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                          /* check result */
 8007b60:	7bfb      	ldrb	r3, [r7, #15]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d005      	beq.n	8007b72 <mpu6500_set_gyro_z_offset+0x5a>
    {
        handle->debug_print("mpu6500: write zg offset failed.\n");         /* write zg offset failed*/
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b6a:	4804      	ldr	r0, [pc, #16]	@ (8007b7c <mpu6500_set_gyro_z_offset+0x64>)
 8007b6c:	4798      	blx	r3
       
        return 1;                                                          /* return error */
 8007b6e:	2301      	movs	r3, #1
 8007b70:	e000      	b.n	8007b74 <mpu6500_set_gyro_z_offset+0x5c>
    }
    
    return 0;                                                              /* success return 0 */
 8007b72:	2300      	movs	r3, #0
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3710      	adds	r7, #16
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}
 8007b7c:	0801f848 	.word	0x0801f848

08007b80 <mpu6500_gyro_offset_convert_to_register>:
 *             - 2 handle is NULL
 *             - 3 handle is not initialized
 * @note       none
 */
uint8_t mpu6500_gyro_offset_convert_to_register(mpu6500_handle_t *handle, float dps, int16_t *reg)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b085      	sub	sp, #20
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	ed87 0a02 	vstr	s0, [r7, #8]
 8007b8c:	6079      	str	r1, [r7, #4]
    if (handle == NULL)                     /* check handle */
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d101      	bne.n	8007b98 <mpu6500_gyro_offset_convert_to_register+0x18>
    {
        return 2;                           /* return error */
 8007b94:	2302      	movs	r3, #2
 8007b96:	e014      	b.n	8007bc2 <mpu6500_gyro_offset_convert_to_register+0x42>
    }
    if (handle->inited != 1)                /* check handle initialization */
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007b9e:	2b01      	cmp	r3, #1
 8007ba0:	d001      	beq.n	8007ba6 <mpu6500_gyro_offset_convert_to_register+0x26>
    {
        return 3;                           /* return error */
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	e00d      	b.n	8007bc2 <mpu6500_gyro_offset_convert_to_register+0x42>
    }
    
    *reg = (int16_t)(dps / 0.0305f);        /* convert real data to register data */
 8007ba6:	ed97 7a02 	vldr	s14, [r7, #8]
 8007baa:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8007bd0 <mpu6500_gyro_offset_convert_to_register+0x50>
 8007bae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007bb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007bb6:	ee17 3a90 	vmov	r3, s15
 8007bba:	b21a      	sxth	r2, r3
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	801a      	strh	r2, [r3, #0]
    
    return 0;                               /* success return 0 */
 8007bc0:	2300      	movs	r3, #0
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3714      	adds	r7, #20
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr
 8007bce:	bf00      	nop
 8007bd0:	3cf9db23 	.word	0x3cf9db23

08007bd4 <ring_buffer_init>:

#define MIN(X, Y) (((X) < (Y)) ? (X) : (Y))
#define MAX(X, Y) (((X) > (Y)) ? (X) : (Y))


uint8_t ring_buffer_init(ring_buffer_t* rb, uint8_t* buffer, size_t size) {
 8007bd4:	b480      	push	{r7}
 8007bd6:	b085      	sub	sp, #20
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	60f8      	str	r0, [r7, #12]
 8007bdc:	60b9      	str	r1, [r7, #8]
 8007bde:	607a      	str	r2, [r7, #4]
	if (rb == NULL || buffer == NULL || size < (size_t)2) {
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d005      	beq.n	8007bf2 <ring_buffer_init+0x1e>
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d002      	beq.n	8007bf2 <ring_buffer_init+0x1e>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d801      	bhi.n	8007bf6 <ring_buffer_init+0x22>
		// Must have valid pointers and buffer size ≥ 2
		return RING_BUFFER_ERROR_INVALID_PARAMETERS;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e00c      	b.n	8007c10 <ring_buffer_init+0x3c>
	}

	rb->buffer = buffer;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	68ba      	ldr	r2, [r7, #8]
 8007bfa:	601a      	str	r2, [r3, #0]
	rb->size = size;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	687a      	ldr	r2, [r7, #4]
 8007c00:	605a      	str	r2, [r3, #4]
	rb->head = (size_t)0;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2200      	movs	r2, #0
 8007c06:	609a      	str	r2, [r3, #8]
	rb->tail = (size_t)0;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	60da      	str	r2, [r3, #12]

	return RING_BUFFER_SUCCESS;
 8007c0e:	2300      	movs	r3, #0
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3714      	adds	r7, #20
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr

08007c1c <ring_buffer_free_space>:
//		return rb->tail - rb->head - (size_t)1; // Free space when tail is ahead of head
//	}
//}


size_t ring_buffer_free_space(ring_buffer_t* rb) {
 8007c1c:	b480      	push	{r7}
 8007c1e:	b083      	sub	sp, #12
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
	//if (rb == NULL) return (size_t)0;
	return (rb->tail + rb->size - rb->head - (size_t)1) % rb->size;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	68da      	ldr	r2, [r3, #12]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	441a      	add	r2, r3
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	689b      	ldr	r3, [r3, #8]
 8007c32:	1ad3      	subs	r3, r2, r3
 8007c34:	3b01      	subs	r3, #1
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	6852      	ldr	r2, [r2, #4]
 8007c3a:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c3e:	fb01 f202 	mul.w	r2, r1, r2
 8007c42:	1a9b      	subs	r3, r3, r2
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	370c      	adds	r7, #12
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr

08007c50 <ring_buffer_used_space>:
uint8_t ring_buffer_is_full(ring_buffer_t* rb) {
	//if (rb == NULL) return (size_t)0;
	return (uint8_t) (((rb->head + (size_t)1) % rb->size) == rb->tail);
}

size_t ring_buffer_used_space(ring_buffer_t* rb) {
 8007c50:	b480      	push	{r7}
 8007c52:	b083      	sub	sp, #12
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
	//if (rb == NULL) return (size_t)0;
	return (rb->head + rb->size - rb->tail) % rb->size;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	689a      	ldr	r2, [r3, #8]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	441a      	add	r2, r3
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	68db      	ldr	r3, [r3, #12]
 8007c66:	1ad3      	subs	r3, r2, r3
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	6852      	ldr	r2, [r2, #4]
 8007c6c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c70:	fb01 f202 	mul.w	r2, r1, r2
 8007c74:	1a9b      	subs	r3, r3, r2
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	370c      	adds	r7, #12
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c80:	4770      	bx	lr

08007c82 <ring_buffer_linear_free_space>:

 buffer size = 8, tail = 7, head = 2
 [ _ _ H _ _ _ _ T ]
 returns: 7 - 2 - 1 = 4 bytes available before reaching tail
*/
size_t ring_buffer_linear_free_space(ring_buffer_t* rb) {
 8007c82:	b480      	push	{r7}
 8007c84:	b083      	sub	sp, #12
 8007c86:	af00      	add	r7, sp, #0
 8007c88:	6078      	str	r0, [r7, #4]
	//if (rb == NULL) return (size_t)0;

	if (rb->head >= rb->tail) {
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	689a      	ldr	r2, [r3, #8]
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	68db      	ldr	r3, [r3, #12]
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d310      	bcc.n	8007cb8 <ring_buffer_linear_free_space+0x36>
		if (rb->tail == (size_t)0) {
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	68db      	ldr	r3, [r3, #12]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d106      	bne.n	8007cac <ring_buffer_linear_free_space+0x2a>
			// Only leave one byte free to distinguish full/empty
			return rb->size - rb->head - (size_t)1;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	685a      	ldr	r2, [r3, #4]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	1ad3      	subs	r3, r2, r3
 8007ca8:	3b01      	subs	r3, #1
 8007caa:	e00b      	b.n	8007cc4 <ring_buffer_linear_free_space+0x42>
		}
		else {
			return rb->size - rb->head;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	685a      	ldr	r2, [r3, #4]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	1ad3      	subs	r3, r2, r3
 8007cb6:	e005      	b.n	8007cc4 <ring_buffer_linear_free_space+0x42>
		}
	}
	else {
		// Tail is before head, space is up to tail - 1
		return rb->tail - rb->head - (size_t)1;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	68da      	ldr	r2, [r3, #12]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	1ad3      	subs	r3, r2, r3
 8007cc2:	3b01      	subs	r3, #1
	}
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	370c      	adds	r7, #12
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr

08007cd0 <ring_buffer_linear_used_space>:



size_t ring_buffer_linear_used_space(ring_buffer_t* rb) {
 8007cd0:	b480      	push	{r7}
 8007cd2:	b083      	sub	sp, #12
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
	//if (rb == NULL) return (size_t)0;

	if (rb->head >= rb->tail) {
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	689a      	ldr	r2, [r3, #8]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	68db      	ldr	r3, [r3, #12]
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d305      	bcc.n	8007cf0 <ring_buffer_linear_used_space+0x20>
		// All used data is linear
		return rb->head - rb->tail;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	689a      	ldr	r2, [r3, #8]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	1ad3      	subs	r3, r2, r3
 8007cee:	e004      	b.n	8007cfa <ring_buffer_linear_used_space+0x2a>
	}
	else {
		// Used data wraps around, so linear part is from tail to end
		return rb->size - rb->tail;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	685a      	ldr	r2, [r3, #4]
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	68db      	ldr	r3, [r3, #12]
 8007cf8:	1ad3      	subs	r3, r2, r3
	}
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	370c      	adds	r7, #12
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr

08007d06 <ring_buffer_write_ptr>:



uint8_t* ring_buffer_write_ptr(ring_buffer_t* rb) {
 8007d06:	b480      	push	{r7}
 8007d08:	b083      	sub	sp, #12
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	6078      	str	r0, [r7, #4]
//	if (rb == NULL || rb->buffer == NULL || rb->size == (size_t)0) {
//		return NULL;
//	}

	return &rb->buffer[rb->head];
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681a      	ldr	r2, [r3, #0]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	4413      	add	r3, r2
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	370c      	adds	r7, #12
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <ring_buffer_read_ptr>:


uint8_t* ring_buffer_read_ptr(ring_buffer_t* rb) {
 8007d24:	b480      	push	{r7}
 8007d26:	b083      	sub	sp, #12
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
//	if (rb == NULL || rb->buffer == NULL || rb->size == (size_t)0) {
//		return NULL;
//	}

	return &rb->buffer[rb->tail];
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	4413      	add	r3, r2
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	370c      	adds	r7, #12
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr

08007d42 <ring_buffer_enqueue_arr>:

size_t ring_buffer_enqueue_arr(ring_buffer_t* rb, uint8_t* byte_array, size_t len) {
 8007d42:	b580      	push	{r7, lr}
 8007d44:	b088      	sub	sp, #32
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	60f8      	str	r0, [r7, #12]
 8007d4a:	60b9      	str	r1, [r7, #8]
 8007d4c:	607a      	str	r2, [r7, #4]
//	if (rb == NULL || rb->buffer == NULL || byte_array == NULL || rb->size == (size_t)0) {
//		return (size_t)0;
//	}

	size_t free_space = ring_buffer_free_space(rb);
 8007d4e:	68f8      	ldr	r0, [r7, #12]
 8007d50:	f7ff ff64 	bl	8007c1c <ring_buffer_free_space>
 8007d54:	61f8      	str	r0, [r7, #28]
	size_t to_write = MIN(len, free_space);
 8007d56:	69fa      	ldr	r2, [r7, #28]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	bf28      	it	cs
 8007d5e:	4613      	movcs	r3, r2
 8007d60:	61bb      	str	r3, [r7, #24]

	size_t linear_part = MIN(ring_buffer_linear_free_space(rb), to_write);
 8007d62:	68f8      	ldr	r0, [r7, #12]
 8007d64:	f7ff ff8d 	bl	8007c82 <ring_buffer_linear_free_space>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	69bb      	ldr	r3, [r7, #24]
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d904      	bls.n	8007d7a <ring_buffer_enqueue_arr+0x38>
 8007d70:	68f8      	ldr	r0, [r7, #12]
 8007d72:	f7ff ff86 	bl	8007c82 <ring_buffer_linear_free_space>
 8007d76:	4603      	mov	r3, r0
 8007d78:	e000      	b.n	8007d7c <ring_buffer_enqueue_arr+0x3a>
 8007d7a:	69bb      	ldr	r3, [r7, #24]
 8007d7c:	617b      	str	r3, [r7, #20]
	memcpy(&rb->buffer[rb->head], byte_array, linear_part);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681a      	ldr	r2, [r3, #0]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	4413      	add	r3, r2
 8007d88:	697a      	ldr	r2, [r7, #20]
 8007d8a:	68b9      	ldr	r1, [r7, #8]
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f012 fcfe 	bl	801a78e <memcpy>
	rb->head = (rb->head + linear_part) % rb->size;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	689a      	ldr	r2, [r3, #8]
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	4413      	add	r3, r2
 8007d9a:	68fa      	ldr	r2, [r7, #12]
 8007d9c:	6852      	ldr	r2, [r2, #4]
 8007d9e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007da2:	fb01 f202 	mul.w	r2, r1, r2
 8007da6:	1a9a      	subs	r2, r3, r2
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	609a      	str	r2, [r3, #8]

	size_t wrapped_part = to_write - linear_part;
 8007dac:	69ba      	ldr	r2, [r7, #24]
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	1ad3      	subs	r3, r2, r3
 8007db2:	613b      	str	r3, [r7, #16]
	if (wrapped_part > (size_t)0) {
 8007db4:	693b      	ldr	r3, [r7, #16]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d018      	beq.n	8007dec <ring_buffer_enqueue_arr+0xaa>
		memcpy(&rb->buffer[rb->head], &byte_array[linear_part], wrapped_part);
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	18d0      	adds	r0, r2, r3
 8007dc4:	68ba      	ldr	r2, [r7, #8]
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	4413      	add	r3, r2
 8007dca:	693a      	ldr	r2, [r7, #16]
 8007dcc:	4619      	mov	r1, r3
 8007dce:	f012 fcde 	bl	801a78e <memcpy>
		rb->head = (rb->head + wrapped_part) % rb->size;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	689a      	ldr	r2, [r3, #8]
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	4413      	add	r3, r2
 8007dda:	68fa      	ldr	r2, [r7, #12]
 8007ddc:	6852      	ldr	r2, [r2, #4]
 8007dde:	fbb3 f1f2 	udiv	r1, r3, r2
 8007de2:	fb01 f202 	mul.w	r2, r1, r2
 8007de6:	1a9a      	subs	r2, r3, r2
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	609a      	str	r2, [r3, #8]
	}

	return to_write;
 8007dec:	69bb      	ldr	r3, [r7, #24]
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3720      	adds	r7, #32
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}

08007df6 <ring_buffer_dequeue_arr>:


size_t ring_buffer_dequeue_arr(ring_buffer_t* rb, uint8_t* out_array, size_t len) {
 8007df6:	b580      	push	{r7, lr}
 8007df8:	b08a      	sub	sp, #40	@ 0x28
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	60f8      	str	r0, [r7, #12]
 8007dfe:	60b9      	str	r1, [r7, #8]
 8007e00:	607a      	str	r2, [r7, #4]
//	if (rb == NULL || rb->buffer == NULL || rb->size == (size_t)0 || out_array == NULL) {
//		return (size_t)0;
//	}

	size_t used = ring_buffer_used_space(rb);
 8007e02:	68f8      	ldr	r0, [r7, #12]
 8007e04:	f7ff ff24 	bl	8007c50 <ring_buffer_used_space>
 8007e08:	6278      	str	r0, [r7, #36]	@ 0x24
	if (used == (size_t)0) {
 8007e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d101      	bne.n	8007e14 <ring_buffer_dequeue_arr+0x1e>
		return (size_t)0; // Nothing to read
 8007e10:	2300      	movs	r3, #0
 8007e12:	e048      	b.n	8007ea6 <ring_buffer_dequeue_arr+0xb0>
	}

	size_t to_read = MIN(len, used);
 8007e14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	bf28      	it	cs
 8007e1c:	4613      	movcs	r3, r2
 8007e1e:	623b      	str	r3, [r7, #32]

	// How many bytes we can read linearly (without wrapping)
	size_t linear_data = ring_buffer_linear_used_space(rb);
 8007e20:	68f8      	ldr	r0, [r7, #12]
 8007e22:	f7ff ff55 	bl	8007cd0 <ring_buffer_linear_used_space>
 8007e26:	61f8      	str	r0, [r7, #28]

	
	size_t first_chunk = MIN(to_read, linear_data);
 8007e28:	69fa      	ldr	r2, [r7, #28]
 8007e2a:	6a3b      	ldr	r3, [r7, #32]
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	bf28      	it	cs
 8007e30:	4613      	movcs	r3, r2
 8007e32:	61bb      	str	r3, [r7, #24]

	memcpy(out_array, &rb->buffer[rb->tail], first_chunk);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681a      	ldr	r2, [r3, #0]
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	68db      	ldr	r3, [r3, #12]
 8007e3c:	4413      	add	r3, r2
 8007e3e:	69ba      	ldr	r2, [r7, #24]
 8007e40:	4619      	mov	r1, r3
 8007e42:	68b8      	ldr	r0, [r7, #8]
 8007e44:	f012 fca3 	bl	801a78e <memcpy>
	rb->tail = (rb->tail + first_chunk) % rb->size;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	68da      	ldr	r2, [r3, #12]
 8007e4c:	69bb      	ldr	r3, [r7, #24]
 8007e4e:	4413      	add	r3, r2
 8007e50:	68fa      	ldr	r2, [r7, #12]
 8007e52:	6852      	ldr	r2, [r2, #4]
 8007e54:	fbb3 f1f2 	udiv	r1, r3, r2
 8007e58:	fb01 f202 	mul.w	r2, r1, r2
 8007e5c:	1a9a      	subs	r2, r3, r2
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	60da      	str	r2, [r3, #12]

	if (to_read > first_chunk) {
 8007e62:	6a3a      	ldr	r2, [r7, #32]
 8007e64:	69bb      	ldr	r3, [r7, #24]
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d91c      	bls.n	8007ea4 <ring_buffer_dequeue_arr+0xae>
		size_t second_chunk = to_read - first_chunk;
 8007e6a:	6a3a      	ldr	r2, [r7, #32]
 8007e6c:	69bb      	ldr	r3, [r7, #24]
 8007e6e:	1ad3      	subs	r3, r2, r3
 8007e70:	617b      	str	r3, [r7, #20]
		memcpy(&out_array[first_chunk], &rb->buffer[rb->tail], second_chunk);
 8007e72:	68ba      	ldr	r2, [r7, #8]
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	18d0      	adds	r0, r2, r3
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681a      	ldr	r2, [r3, #0]
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	4413      	add	r3, r2
 8007e82:	697a      	ldr	r2, [r7, #20]
 8007e84:	4619      	mov	r1, r3
 8007e86:	f012 fc82 	bl	801a78e <memcpy>
		rb->tail = (rb->tail + second_chunk) % rb->size;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	68da      	ldr	r2, [r3, #12]
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	4413      	add	r3, r2
 8007e92:	68fa      	ldr	r2, [r7, #12]
 8007e94:	6852      	ldr	r2, [r2, #4]
 8007e96:	fbb3 f1f2 	udiv	r1, r3, r2
 8007e9a:	fb01 f202 	mul.w	r2, r1, r2
 8007e9e:	1a9a      	subs	r2, r3, r2
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	60da      	str	r2, [r3, #12]
	}

	return (size_t)to_read;
 8007ea4:	6a3b      	ldr	r3, [r7, #32]
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3728      	adds	r7, #40	@ 0x28
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}

08007eae <ring_buffer_advance_tail>:
	}

	return to_peek - offset;
}

void ring_buffer_advance_tail(ring_buffer_t* rb, size_t len) {
 8007eae:	b580      	push	{r7, lr}
 8007eb0:	b084      	sub	sp, #16
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	6078      	str	r0, [r7, #4]
 8007eb6:	6039      	str	r1, [r7, #0]
//	if (rb == NULL) {
//		return;
//	}
	size_t used = ring_buffer_used_space(rb);
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f7ff fec9 	bl	8007c50 <ring_buffer_used_space>
 8007ebe:	60f8      	str	r0, [r7, #12]
	size_t advance_len = MIN(len, used);
 8007ec0:	68fa      	ldr	r2, [r7, #12]
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	bf28      	it	cs
 8007ec8:	4613      	movcs	r3, r2
 8007eca:	60bb      	str	r3, [r7, #8]
	rb->tail = (rb->tail + advance_len) % rb->size;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	68da      	ldr	r2, [r3, #12]
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	6852      	ldr	r2, [r2, #4]
 8007ed8:	fbb3 f1f2 	udiv	r1, r3, r2
 8007edc:	fb01 f202 	mul.w	r2, r1, r2
 8007ee0:	1a9a      	subs	r2, r3, r2
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	60da      	str	r2, [r3, #12]
}
 8007ee6:	bf00      	nop
 8007ee8:	3710      	adds	r7, #16
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}

08007eee <ring_buffer_clear>:
	size_t free_space = ring_buffer_free_space(rb);
	size_t advance_len = MIN(len, free_space);
	rb->head = (rb->head + advance_len) % rb->size;
}

void ring_buffer_clear(ring_buffer_t* rb) {
 8007eee:	b480      	push	{r7}
 8007ef0:	b083      	sub	sp, #12
 8007ef2:	af00      	add	r7, sp, #0
 8007ef4:	6078      	str	r0, [r7, #4]
//	if (rb == NULL) {
//		return;
//	}
	rb->head = (size_t)0;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	609a      	str	r2, [r3, #8]
	rb->tail = (size_t)0;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2200      	movs	r2, #0
 8007f00:	60da      	str	r2, [r3, #12]
}
 8007f02:	bf00      	nop
 8007f04:	370c      	adds	r7, #12
 8007f06:	46bd      	mov	sp, r7
 8007f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0c:	4770      	bx	lr
	...

08007f10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b082      	sub	sp, #8
 8007f14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8007f16:	2300      	movs	r3, #0
 8007f18:	607b      	str	r3, [r7, #4]
 8007f1a:	4b10      	ldr	r3, [pc, #64]	@ (8007f5c <MX_DMA_Init+0x4c>)
 8007f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f1e:	4a0f      	ldr	r2, [pc, #60]	@ (8007f5c <MX_DMA_Init+0x4c>)
 8007f20:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8007f26:	4b0d      	ldr	r3, [pc, #52]	@ (8007f5c <MX_DMA_Init+0x4c>)
 8007f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f2e:	607b      	str	r3, [r7, #4]
 8007f30:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8007f32:	2200      	movs	r2, #0
 8007f34:	2105      	movs	r1, #5
 8007f36:	203a      	movs	r0, #58	@ 0x3a
 8007f38:	f002 fbb0 	bl	800a69c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8007f3c:	203a      	movs	r0, #58	@ 0x3a
 8007f3e:	f002 fbc9 	bl	800a6d4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8007f42:	2200      	movs	r2, #0
 8007f44:	2105      	movs	r1, #5
 8007f46:	2046      	movs	r0, #70	@ 0x46
 8007f48:	f002 fba8 	bl	800a69c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8007f4c:	2046      	movs	r0, #70	@ 0x46
 8007f4e:	f002 fbc1 	bl	800a6d4 <HAL_NVIC_EnableIRQ>

}
 8007f52:	bf00      	nop
 8007f54:	3708      	adds	r7, #8
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}
 8007f5a:	bf00      	nop
 8007f5c:	40023800 	.word	0x40023800

08007f60 <arr_from_freqf>:
// esc_pwm_dc.c
#include "esc_pwm.h"

static inline uint32_t arr_from_freqf(uint32_t base_hz, float pwm_hz_f) {
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b086      	sub	sp, #24
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	ed87 0a00 	vstr	s0, [r7]
    if (pwm_hz_f < 1e-3f) pwm_hz_f = 1e-3f;           // protecție
 8007f6c:	edd7 7a00 	vldr	s15, [r7]
 8007f70:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8007fd8 <arr_from_freqf+0x78>
 8007f74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f7c:	d501      	bpl.n	8007f82 <arr_from_freqf+0x22>
 8007f7e:	4b17      	ldr	r3, [pc, #92]	@ (8007fdc <arr_from_freqf+0x7c>)
 8007f80:	603b      	str	r3, [r7, #0]
    double ticks = (float)base_hz / (float)pwm_hz_f; // folosește double pt. precizie
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	ee07 3a90 	vmov	s15, r3
 8007f88:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007f8c:	edd7 7a00 	vldr	s15, [r7]
 8007f90:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007f94:	ee16 0a90 	vmov	r0, s13
 8007f98:	f7f8 fad6 	bl	8000548 <__aeabi_f2d>
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	460b      	mov	r3, r1
 8007fa0:	e9c7 2302 	strd	r2, r3, [r7, #8]
    uint32_t period_ticks = (uint32_t)(ticks + 0.5);   // rotunjire la cel mai apropiat
 8007fa4:	f04f 0200 	mov.w	r2, #0
 8007fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8007fe0 <arr_from_freqf+0x80>)
 8007faa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007fae:	f7f8 f96d 	bl	800028c <__adddf3>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	460b      	mov	r3, r1
 8007fb6:	4610      	mov	r0, r2
 8007fb8:	4619      	mov	r1, r3
 8007fba:	f7f8 fdf5 	bl	8000ba8 <__aeabi_d2uiz>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	617b      	str	r3, [r7, #20]
    if (period_ticks < 1u) period_ticks = 1u;
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d101      	bne.n	8007fcc <arr_from_freqf+0x6c>
 8007fc8:	2301      	movs	r3, #1
 8007fca:	617b      	str	r3, [r7, #20]
    return period_ticks - 1u;                          // ARR = top - 1
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	3b01      	subs	r3, #1
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3718      	adds	r7, #24
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bd80      	pop	{r7, pc}
 8007fd8:	3a83126f 	.word	0x3a83126f
 8007fdc:	3a83126f 	.word	0x3a83126f
 8007fe0:	3fe00000 	.word	0x3fe00000

08007fe4 <ccr_from_duty>:

static inline uint32_t ccr_from_duty(uint32_t arr, float duty) {
 8007fe4:	b480      	push	{r7}
 8007fe6:	b085      	sub	sp, #20
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
 8007fec:	ed87 0a00 	vstr	s0, [r7]
    if (duty < 0.0f) duty = 0.0f;
 8007ff0:	edd7 7a00 	vldr	s15, [r7]
 8007ff4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ffc:	d502      	bpl.n	8008004 <ccr_from_duty+0x20>
 8007ffe:	f04f 0300 	mov.w	r3, #0
 8008002:	603b      	str	r3, [r7, #0]
    if (duty > 1.0f) duty = 1.0f;
 8008004:	edd7 7a00 	vldr	s15, [r7]
 8008008:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800800c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008014:	dd02      	ble.n	800801c <ccr_from_duty+0x38>
 8008016:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800801a:	603b      	str	r3, [r7, #0]
    uint32_t top = arr + 1u;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	3301      	adds	r3, #1
 8008020:	60bb      	str	r3, [r7, #8]
    uint32_t ccr = (uint32_t)((float)top * (float)duty + 0.5f);
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	ee07 3a90 	vmov	s15, r3
 8008028:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800802c:	edd7 7a00 	vldr	s15, [r7]
 8008030:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008034:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8008038:	ee77 7a87 	vadd.f32	s15, s15, s14
 800803c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008040:	ee17 3a90 	vmov	r3, s15
 8008044:	60fb      	str	r3, [r7, #12]
    if (ccr > arr) ccr = arr;
 8008046:	68fa      	ldr	r2, [r7, #12]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	429a      	cmp	r2, r3
 800804c:	d901      	bls.n	8008052 <ccr_from_duty+0x6e>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	60fb      	str	r3, [r7, #12]
    return ccr;
 8008052:	68fb      	ldr	r3, [r7, #12]
}
 8008054:	4618      	mov	r0, r3
 8008056:	3714      	adds	r7, #20
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <pwm_init>:
// 1) make this non-static and let caller provide storage, or
// 2) keep an array of TIM_HandleTypeDef.
HAL_StatusTypeDef pwm_init(pwm_t *esc,
    TIM_HandleTypeDef *htim, uint32_t channel,
    uint32_t timer_clock_hz, float pwm_hz, float duty)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b09c      	sub	sp, #112	@ 0x70
 8008064:	af00      	add	r7, sp, #0
 8008066:	6178      	str	r0, [r7, #20]
 8008068:	6139      	str	r1, [r7, #16]
 800806a:	60fa      	str	r2, [r7, #12]
 800806c:	60bb      	str	r3, [r7, #8]
 800806e:	ed87 0a01 	vstr	s0, [r7, #4]
 8008072:	edc7 0a00 	vstr	s1, [r7]
    if (!esc || !htim) return HAL_ERROR;
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d002      	beq.n	8008082 <pwm_init+0x22>
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d101      	bne.n	8008086 <pwm_init+0x26>
 8008082:	2301      	movs	r3, #1
 8008084:	e0de      	b.n	8008244 <pwm_init+0x1e4>
    if (timer_clock_hz < 1000000u) return HAL_ERROR;
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	4a70      	ldr	r2, [pc, #448]	@ (800824c <pwm_init+0x1ec>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d801      	bhi.n	8008092 <pwm_init+0x32>
 800808e:	2301      	movs	r3, #1
 8008090:	e0d8      	b.n	8008244 <pwm_init+0x1e4>

    HAL_StatusTypeDef st;
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008092:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8008096:	2200      	movs	r2, #0
 8008098:	601a      	str	r2, [r3, #0]
 800809a:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 800809c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80080a0:	2200      	movs	r2, #0
 80080a2:	601a      	str	r2, [r3, #0]
 80080a4:	605a      	str	r2, [r3, #4]
 80080a6:	609a      	str	r2, [r3, #8]
 80080a8:	60da      	str	r2, [r3, #12]
 80080aa:	611a      	str	r2, [r3, #16]
 80080ac:	615a      	str	r2, [r3, #20]
 80080ae:	619a      	str	r2, [r3, #24]
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80080b0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80080b4:	2200      	movs	r2, #0
 80080b6:	601a      	str	r2, [r3, #0]
 80080b8:	605a      	str	r2, [r3, #4]
 80080ba:	609a      	str	r2, [r3, #8]
 80080bc:	60da      	str	r2, [r3, #12]

    esc->htim       = htim;
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	693a      	ldr	r2, [r7, #16]
 80080c2:	601a      	str	r2, [r3, #0]
    esc->channel    = channel;
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	605a      	str	r2, [r3, #4]
    esc->tim_clk_hz = timer_clock_hz;
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	ee07 3a90 	vmov	s15, r3
 80080d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	edc3 7a02 	vstr	s15, [r3, #8]
    esc->pwm_hz     = (pwm_hz <= 0.0f) ? 50.0f : pwm_hz;
 80080da:	edd7 7a01 	vldr	s15, [r7, #4]
 80080de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80080e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080e6:	d801      	bhi.n	80080ec <pwm_init+0x8c>
 80080e8:	4b59      	ldr	r3, [pc, #356]	@ (8008250 <pwm_init+0x1f0>)
 80080ea:	e000      	b.n	80080ee <pwm_init+0x8e>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	697a      	ldr	r2, [r7, #20]
 80080f0:	60d3      	str	r3, [r2, #12]
    esc->duty       = (duty < 0.0f) ? 0.0f : (duty > 1.0f ? 1.0f : duty);
 80080f2:	edd7 7a00 	vldr	s15, [r7]
 80080f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80080fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080fe:	d502      	bpl.n	8008106 <pwm_init+0xa6>
 8008100:	f04f 0300 	mov.w	r3, #0
 8008104:	e00c      	b.n	8008120 <pwm_init+0xc0>
 8008106:	edd7 7a00 	vldr	s15, [r7]
 800810a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800810e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008116:	dd02      	ble.n	800811e <pwm_init+0xbe>
 8008118:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800811c:	e000      	b.n	8008120 <pwm_init+0xc0>
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	697a      	ldr	r2, [r7, #20]
 8008122:	6113      	str	r3, [r2, #16]

    uint32_t psc = (timer_clock_hz / 1000000u) - 1u;  // 1 MHz base
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	4a4b      	ldr	r2, [pc, #300]	@ (8008254 <pwm_init+0x1f4>)
 8008128:	fba2 2303 	umull	r2, r3, r2, r3
 800812c:	0c9b      	lsrs	r3, r3, #18
 800812e:	3b01      	subs	r3, #1
 8008130:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (psc > 0xFFFFu) return HAL_ERROR;
 8008132:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008138:	d301      	bcc.n	800813e <pwm_init+0xde>
 800813a:	2301      	movs	r3, #1
 800813c:	e082      	b.n	8008244 <pwm_init+0x1e4>

    //HAL_TIM_Base_DeInit(htim);
    HAL_TIM_PWM_DeInit(htim);
 800813e:	6938      	ldr	r0, [r7, #16]
 8008140:	f006 f85b 	bl	800e1fa <HAL_TIM_PWM_DeInit>

    htim->Init.Prescaler         = psc;
 8008144:	693b      	ldr	r3, [r7, #16]
 8008146:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008148:	605a      	str	r2, [r3, #4]
    htim->Init.CounterMode       = TIM_COUNTERMODE_UP;
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	2200      	movs	r2, #0
 800814e:	609a      	str	r2, [r3, #8]
    htim->Init.Period            = arr_from_freqf(1000000u, esc->pwm_hz);
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	edd3 7a03 	vldr	s15, [r3, #12]
 8008156:	eeb0 0a67 	vmov.f32	s0, s15
 800815a:	483f      	ldr	r0, [pc, #252]	@ (8008258 <pwm_init+0x1f8>)
 800815c:	f7ff ff00 	bl	8007f60 <arr_from_freqf>
 8008160:	4602      	mov	r2, r0
 8008162:	693b      	ldr	r3, [r7, #16]
 8008164:	60da      	str	r2, [r3, #12]
    htim->Init.ClockDivision     = TIM_CLOCKDIVISION_DIV1;
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	2200      	movs	r2, #0
 800816a:	611a      	str	r2, [r3, #16]
    htim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	2280      	movs	r2, #128	@ 0x80
 8008170:	619a      	str	r2, [r3, #24]

    st = HAL_TIM_Base_Init(htim);
 8008172:	6938      	ldr	r0, [r7, #16]
 8008174:	f005 feca 	bl	800df0c <HAL_TIM_Base_Init>
 8008178:	4603      	mov	r3, r0
 800817a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    if (st != HAL_OK) return st;
 800817e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8008182:	2b00      	cmp	r3, #0
 8008184:	d002      	beq.n	800818c <pwm_init+0x12c>
 8008186:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800818a:	e05b      	b.n	8008244 <pwm_init+0x1e4>


    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800818c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008190:	637b      	str	r3, [r7, #52]	@ 0x34
    st = HAL_TIM_ConfigClockSource(htim, &sClockSourceConfig);
 8008192:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008196:	4619      	mov	r1, r3
 8008198:	6938      	ldr	r0, [r7, #16]
 800819a:	f006 fb11 	bl	800e7c0 <HAL_TIM_ConfigClockSource>
 800819e:	4603      	mov	r3, r0
 80081a0:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

    st = HAL_TIM_PWM_Init(htim);
 80081a4:	6938      	ldr	r0, [r7, #16]
 80081a6:	f005 ffd9 	bl	800e15c <HAL_TIM_PWM_Init>
 80081aa:	4603      	mov	r3, r0
 80081ac:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    if (st != HAL_OK) return st;
 80081b0:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d002      	beq.n	80081be <pwm_init+0x15e>
 80081b8:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80081bc:	e042      	b.n	8008244 <pwm_init+0x1e4>


    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80081be:	2300      	movs	r3, #0
 80081c0:	663b      	str	r3, [r7, #96]	@ 0x60
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80081c2:	2300      	movs	r3, #0
 80081c4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 80081c6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80081ca:	4619      	mov	r1, r3
 80081cc:	6938      	ldr	r0, [r7, #16]
 80081ce:	f006 ff03 	bl	800efd8 <HAL_TIMEx_MasterConfigSynchronization>
    if (st != HAL_OK) return st;
 80081d2:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d002      	beq.n	80081e0 <pwm_init+0x180>
 80081da:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80081de:	e031      	b.n	8008244 <pwm_init+0x1e4>


    TIM_OC_InitTypeDef oc = {0};
 80081e0:	f107 0318 	add.w	r3, r7, #24
 80081e4:	2200      	movs	r2, #0
 80081e6:	601a      	str	r2, [r3, #0]
 80081e8:	605a      	str	r2, [r3, #4]
 80081ea:	609a      	str	r2, [r3, #8]
 80081ec:	60da      	str	r2, [r3, #12]
 80081ee:	611a      	str	r2, [r3, #16]
 80081f0:	615a      	str	r2, [r3, #20]
 80081f2:	619a      	str	r2, [r3, #24]
    oc.OCMode     = TIM_OCMODE_PWM1;
 80081f4:	2360      	movs	r3, #96	@ 0x60
 80081f6:	61bb      	str	r3, [r7, #24]
    oc.OCPolarity = TIM_OCPOLARITY_HIGH;
 80081f8:	2300      	movs	r3, #0
 80081fa:	623b      	str	r3, [r7, #32]
    oc.OCFastMode = TIM_OCFAST_DISABLE;
 80081fc:	2300      	movs	r3, #0
 80081fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    oc.Pulse      = ccr_from_duty(htim->Init.Period, esc->duty);
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	68da      	ldr	r2, [r3, #12]
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	edd3 7a04 	vldr	s15, [r3, #16]
 800820a:	eeb0 0a67 	vmov.f32	s0, s15
 800820e:	4610      	mov	r0, r2
 8008210:	f7ff fee8 	bl	8007fe4 <ccr_from_duty>
 8008214:	4603      	mov	r3, r0
 8008216:	61fb      	str	r3, [r7, #28]

    st = HAL_TIM_PWM_ConfigChannel(htim, &oc, channel);
 8008218:	f107 0318 	add.w	r3, r7, #24
 800821c:	68fa      	ldr	r2, [r7, #12]
 800821e:	4619      	mov	r1, r3
 8008220:	6938      	ldr	r0, [r7, #16]
 8008222:	f006 fa0b 	bl	800e63c <HAL_TIM_PWM_ConfigChannel>
 8008226:	4603      	mov	r3, r0
 8008228:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    if (st != HAL_OK) return st;
 800822c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8008230:	2b00      	cmp	r3, #0
 8008232:	d002      	beq.n	800823a <pwm_init+0x1da>
 8008234:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8008238:	e004      	b.n	8008244 <pwm_init+0x1e4>

    return HAL_TIM_PWM_Start(htim, channel);
 800823a:	68f9      	ldr	r1, [r7, #12]
 800823c:	6938      	ldr	r0, [r7, #16]
 800823e:	f006 f845 	bl	800e2cc <HAL_TIM_PWM_Start>
 8008242:	4603      	mov	r3, r0
}
 8008244:	4618      	mov	r0, r3
 8008246:	3770      	adds	r7, #112	@ 0x70
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}
 800824c:	000f423f 	.word	0x000f423f
 8008250:	42480000 	.word	0x42480000
 8008254:	431bde83 	.word	0x431bde83
 8008258:	000f4240 	.word	0x000f4240

0800825c <pwm_set_duty>:



void pwm_set_duty(pwm_t *esc, float duty_0_1) {
 800825c:	b580      	push	{r7, lr}
 800825e:	b084      	sub	sp, #16
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	ed87 0a00 	vstr	s0, [r7]
    if (!esc) return;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d04a      	beq.n	8008304 <pwm_set_duty+0xa8>
    esc->duty = (duty_0_1 < 0.0f) ? 0.0f : (duty_0_1 > 1.0f ? 1.0f : duty_0_1);
 800826e:	edd7 7a00 	vldr	s15, [r7]
 8008272:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800827a:	d502      	bpl.n	8008282 <pwm_set_duty+0x26>
 800827c:	f04f 0300 	mov.w	r3, #0
 8008280:	e00c      	b.n	800829c <pwm_set_duty+0x40>
 8008282:	edd7 7a00 	vldr	s15, [r7]
 8008286:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800828a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800828e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008292:	dd02      	ble.n	800829a <pwm_set_duty+0x3e>
 8008294:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8008298:	e000      	b.n	800829c <pwm_set_duty+0x40>
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	687a      	ldr	r2, [r7, #4]
 800829e:	6113      	str	r3, [r2, #16]
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(esc->htim);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082a8:	60fb      	str	r3, [r7, #12]
    uint32_t ccr = ccr_from_duty(arr, esc->duty);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	edd3 7a04 	vldr	s15, [r3, #16]
 80082b0:	eeb0 0a67 	vmov.f32	s0, s15
 80082b4:	68f8      	ldr	r0, [r7, #12]
 80082b6:	f7ff fe95 	bl	8007fe4 <ccr_from_duty>
 80082ba:	60b8      	str	r0, [r7, #8]
    __HAL_TIM_SET_COMPARE(esc->htim, esc->channel, ccr);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d105      	bne.n	80082d0 <pwm_set_duty+0x74>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	68ba      	ldr	r2, [r7, #8]
 80082cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80082ce:	e01a      	b.n	8008306 <pwm_set_duty+0xaa>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	2b04      	cmp	r3, #4
 80082d6:	d105      	bne.n	80082e4 <pwm_set_duty+0x88>
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	6393      	str	r3, [r2, #56]	@ 0x38
 80082e2:	e010      	b.n	8008306 <pwm_set_duty+0xaa>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	2b08      	cmp	r3, #8
 80082ea:	d105      	bne.n	80082f8 <pwm_set_duty+0x9c>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	681a      	ldr	r2, [r3, #0]
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80082f6:	e006      	b.n	8008306 <pwm_set_duty+0xaa>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	6413      	str	r3, [r2, #64]	@ 0x40
 8008302:	e000      	b.n	8008306 <pwm_set_duty+0xaa>
    if (!esc) return;
 8008304:	bf00      	nop
}
 8008306:	3710      	adds	r7, #16
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <esc_pwm_throttle_to_duty_cycle>:
    HAL_TIM_GenerateEvent(esc->htim, TIM_EVENTSOURCE_UPDATE);
    __HAL_TIM_ENABLE(esc->htim);
}

float esc_pwm_throttle_to_duty_cycle(float pwm_hz, float min_us, float max_us, float throttle)
{
 800830c:	b480      	push	{r7}
 800830e:	b089      	sub	sp, #36	@ 0x24
 8008310:	af00      	add	r7, sp, #0
 8008312:	ed87 0a03 	vstr	s0, [r7, #12]
 8008316:	edc7 0a02 	vstr	s1, [r7, #8]
 800831a:	ed87 1a01 	vstr	s2, [r7, #4]
 800831e:	edc7 1a00 	vstr	s3, [r7]
    if (throttle < 0.0f) throttle = 0.0f;
 8008322:	edd7 7a00 	vldr	s15, [r7]
 8008326:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800832a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800832e:	d502      	bpl.n	8008336 <esc_pwm_throttle_to_duty_cycle+0x2a>
 8008330:	f04f 0300 	mov.w	r3, #0
 8008334:	603b      	str	r3, [r7, #0]
    if (throttle > 1.0f) throttle = 1.0f;
 8008336:	edd7 7a00 	vldr	s15, [r7]
 800833a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800833e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008346:	dd02      	ble.n	800834e <esc_pwm_throttle_to_duty_cycle+0x42>
 8008348:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800834c:	603b      	str	r3, [r7, #0]

    // Period of the PWM in microseconds
    float period_us = 1000000.0f / pwm_hz;
 800834e:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80083d0 <esc_pwm_throttle_to_duty_cycle+0xc4>
 8008352:	ed97 7a03 	vldr	s14, [r7, #12]
 8008356:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800835a:	edc7 7a06 	vstr	s15, [r7, #24]

    // Map throttle to pulse width in microseconds
    float pulse_us = min_us + throttle * (max_us - min_us);
 800835e:	ed97 7a01 	vldr	s14, [r7, #4]
 8008362:	edd7 7a02 	vldr	s15, [r7, #8]
 8008366:	ee37 7a67 	vsub.f32	s14, s14, s15
 800836a:	edd7 7a00 	vldr	s15, [r7]
 800836e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008372:	ed97 7a02 	vldr	s14, [r7, #8]
 8008376:	ee77 7a27 	vadd.f32	s15, s14, s15
 800837a:	edc7 7a05 	vstr	s15, [r7, #20]

    // Duty cycle = pulse / period
    float duty = pulse_us / period_us;
 800837e:	edd7 6a05 	vldr	s13, [r7, #20]
 8008382:	ed97 7a06 	vldr	s14, [r7, #24]
 8008386:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800838a:	edc7 7a07 	vstr	s15, [r7, #28]

    // Clamp to [0..1]
    if (duty < 0.0f) duty = 0.0f;
 800838e:	edd7 7a07 	vldr	s15, [r7, #28]
 8008392:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800839a:	d502      	bpl.n	80083a2 <esc_pwm_throttle_to_duty_cycle+0x96>
 800839c:	f04f 0300 	mov.w	r3, #0
 80083a0:	61fb      	str	r3, [r7, #28]
    if (duty > 1.0f) duty = 1.0f;
 80083a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80083a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80083ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083b2:	dd02      	ble.n	80083ba <esc_pwm_throttle_to_duty_cycle+0xae>
 80083b4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80083b8:	61fb      	str	r3, [r7, #28]

    return duty;
 80083ba:	69fb      	ldr	r3, [r7, #28]
 80083bc:	ee07 3a90 	vmov	s15, r3
}
 80083c0:	eeb0 0a67 	vmov.f32	s0, s15
 80083c4:	3724      	adds	r7, #36	@ 0x24
 80083c6:	46bd      	mov	sp, r7
 80083c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083cc:	4770      	bx	lr
 80083ce:	bf00      	nop
 80083d0:	49742400 	.word	0x49742400

080083d4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80083d4:	b580      	push	{r7, lr}
 80083d6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80083d8:	4a08      	ldr	r2, [pc, #32]	@ (80083fc <MX_FREERTOS_Init+0x28>)
 80083da:	2100      	movs	r1, #0
 80083dc:	4808      	ldr	r0, [pc, #32]	@ (8008400 <MX_FREERTOS_Init+0x2c>)
 80083de:	f00b fbeb 	bl	8013bb8 <osThreadNew>
 80083e2:	4603      	mov	r3, r0
 80083e4:	4a07      	ldr	r2, [pc, #28]	@ (8008404 <MX_FREERTOS_Init+0x30>)
 80083e6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  flignt_controller_taskHandle = osThreadNew(app_main, NULL, &flignt_controller_task_attributes);
 80083e8:	4a07      	ldr	r2, [pc, #28]	@ (8008408 <MX_FREERTOS_Init+0x34>)
 80083ea:	2100      	movs	r1, #0
 80083ec:	4807      	ldr	r0, [pc, #28]	@ (800840c <MX_FREERTOS_Init+0x38>)
 80083ee:	f00b fbe3 	bl	8013bb8 <osThreadNew>
 80083f2:	4603      	mov	r3, r0
 80083f4:	4a06      	ldr	r2, [pc, #24]	@ (8008410 <MX_FREERTOS_Init+0x3c>)
 80083f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80083f8:	bf00      	nop
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	080202d4 	.word	0x080202d4
 8008400:	08008415 	.word	0x08008415
 8008404:	20002824 	.word	0x20002824
 8008408:	080202b0 	.word	0x080202b0
 800840c:	080091b1 	.word	0x080091b1
 8008410:	20000778 	.word	0x20000778

08008414 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b082      	sub	sp, #8
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 800841c:	f00e fd14 	bl	8016e48 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 8008420:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8008424:	f00b fc5a 	bl	8013cdc <osDelay>
 8008428:	e7fa      	b.n	8008420 <StartDefaultTask+0xc>
	...

0800842c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b08a      	sub	sp, #40	@ 0x28
 8008430:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008432:	f107 0314 	add.w	r3, r7, #20
 8008436:	2200      	movs	r2, #0
 8008438:	601a      	str	r2, [r3, #0]
 800843a:	605a      	str	r2, [r3, #4]
 800843c:	609a      	str	r2, [r3, #8]
 800843e:	60da      	str	r2, [r3, #12]
 8008440:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008442:	2300      	movs	r3, #0
 8008444:	613b      	str	r3, [r7, #16]
 8008446:	4b26      	ldr	r3, [pc, #152]	@ (80084e0 <MX_GPIO_Init+0xb4>)
 8008448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800844a:	4a25      	ldr	r2, [pc, #148]	@ (80084e0 <MX_GPIO_Init+0xb4>)
 800844c:	f043 0304 	orr.w	r3, r3, #4
 8008450:	6313      	str	r3, [r2, #48]	@ 0x30
 8008452:	4b23      	ldr	r3, [pc, #140]	@ (80084e0 <MX_GPIO_Init+0xb4>)
 8008454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008456:	f003 0304 	and.w	r3, r3, #4
 800845a:	613b      	str	r3, [r7, #16]
 800845c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800845e:	2300      	movs	r3, #0
 8008460:	60fb      	str	r3, [r7, #12]
 8008462:	4b1f      	ldr	r3, [pc, #124]	@ (80084e0 <MX_GPIO_Init+0xb4>)
 8008464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008466:	4a1e      	ldr	r2, [pc, #120]	@ (80084e0 <MX_GPIO_Init+0xb4>)
 8008468:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800846c:	6313      	str	r3, [r2, #48]	@ 0x30
 800846e:	4b1c      	ldr	r3, [pc, #112]	@ (80084e0 <MX_GPIO_Init+0xb4>)
 8008470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008476:	60fb      	str	r3, [r7, #12]
 8008478:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800847a:	2300      	movs	r3, #0
 800847c:	60bb      	str	r3, [r7, #8]
 800847e:	4b18      	ldr	r3, [pc, #96]	@ (80084e0 <MX_GPIO_Init+0xb4>)
 8008480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008482:	4a17      	ldr	r2, [pc, #92]	@ (80084e0 <MX_GPIO_Init+0xb4>)
 8008484:	f043 0301 	orr.w	r3, r3, #1
 8008488:	6313      	str	r3, [r2, #48]	@ 0x30
 800848a:	4b15      	ldr	r3, [pc, #84]	@ (80084e0 <MX_GPIO_Init+0xb4>)
 800848c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800848e:	f003 0301 	and.w	r3, r3, #1
 8008492:	60bb      	str	r3, [r7, #8]
 8008494:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008496:	2300      	movs	r3, #0
 8008498:	607b      	str	r3, [r7, #4]
 800849a:	4b11      	ldr	r3, [pc, #68]	@ (80084e0 <MX_GPIO_Init+0xb4>)
 800849c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800849e:	4a10      	ldr	r2, [pc, #64]	@ (80084e0 <MX_GPIO_Init+0xb4>)
 80084a0:	f043 0302 	orr.w	r3, r3, #2
 80084a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80084a6:	4b0e      	ldr	r3, [pc, #56]	@ (80084e0 <MX_GPIO_Init+0xb4>)
 80084a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084aa:	f003 0302 	and.w	r3, r3, #2
 80084ae:	607b      	str	r3, [r7, #4]
 80084b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80084b2:	2200      	movs	r2, #0
 80084b4:	2110      	movs	r1, #16
 80084b6:	480b      	ldr	r0, [pc, #44]	@ (80084e4 <MX_GPIO_Init+0xb8>)
 80084b8:	f003 f820 	bl	800b4fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80084bc:	2310      	movs	r3, #16
 80084be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80084c0:	2301      	movs	r3, #1
 80084c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084c4:	2300      	movs	r3, #0
 80084c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80084c8:	2300      	movs	r3, #0
 80084ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80084cc:	f107 0314 	add.w	r3, r7, #20
 80084d0:	4619      	mov	r1, r3
 80084d2:	4804      	ldr	r0, [pc, #16]	@ (80084e4 <MX_GPIO_Init+0xb8>)
 80084d4:	f002 fd7a 	bl	800afcc <HAL_GPIO_Init>

}
 80084d8:	bf00      	nop
 80084da:	3728      	adds	r7, #40	@ 0x28
 80084dc:	46bd      	mov	sp, r7
 80084de:	bd80      	pop	{r7, pc}
 80084e0:	40023800 	.word	0x40023800
 80084e4:	40020000 	.word	0x40020000

080084e8 <_write>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
void MX_FREERTOS_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *data, int len) {
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b086      	sub	sp, #24
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	60f8      	str	r0, [r7, #12]
 80084f0:	60b9      	str	r1, [r7, #8]
 80084f2:	607a      	str	r2, [r7, #4]
    static char err_header[] = "ERROR->";
int sent_size = len;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	617b      	str	r3, [r7, #20]
    if (file == 2) { // stderror to usb
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2b02      	cmp	r3, #2
 80084fc:	d103      	bne.n	8008506 <_write+0x1e>
        //CDC_Transmit_FS((uint8_t*)err_header, sizeof(err_header) - 1);
        usart1_send_data(err_header, sizeof(err_header) - 1);
 80084fe:	2107      	movs	r1, #7
 8008500:	4807      	ldr	r0, [pc, #28]	@ (8008520 <_write+0x38>)
 8008502:	f001 fe71 	bl	800a1e8 <usart1_send_data>
    }
    //CDC_Transmit_FS((uint8_t*)data, len);
    sent_size = usart1_send_data(data, len);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	4619      	mov	r1, r3
 800850a:	68b8      	ldr	r0, [r7, #8]
 800850c:	f001 fe6c 	bl	800a1e8 <usart1_send_data>
 8008510:	4603      	mov	r3, r0
 8008512:	617b      	str	r3, [r7, #20]
    return sent_size;
 8008514:	697b      	ldr	r3, [r7, #20]
}
 8008516:	4618      	mov	r0, r3
 8008518:	3718      	adds	r7, #24
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
 800851e:	bf00      	nop
 8008520:	2000004c 	.word	0x2000004c

08008524 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008528:	f001 ff76 	bl	800a418 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800852c:	f000 f818 	bl	8008560 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008530:	f7ff ff7c 	bl	800842c <MX_GPIO_Init>
  MX_DMA_Init();
 8008534:	f7ff fcec 	bl	8007f10 <MX_DMA_Init>
  MX_SPI1_Init();
 8008538:	f000 ff2e 	bl	8009398 <MX_SPI1_Init>
  MX_TIM4_Init();
 800853c:	f001 fa0c 	bl	8009958 <MX_TIM4_Init>
  MX_TIM2_Init();
 8008540:	f001 f974 	bl	800982c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8008544:	f001 faf0 	bl	8009b28 <MX_USART1_UART_Init>
  //HAL_UART_Receive_DMA(&huart1, uart_rx_buffer, UART_RX_BUFFER_SIZE);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8008548:	f00b faec 	bl	8013b24 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800854c:	f7ff ff42 	bl	80083d4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8008550:	f00b fb0c 	bl	8013b6c <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //dshot_test_sweep();
	  HAL_Delay(1000); // Only runs if scheduler fails
 8008554:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8008558:	f001 ffa0 	bl	800a49c <HAL_Delay>
 800855c:	e7fa      	b.n	8008554 <main+0x30>
	...

08008560 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b094      	sub	sp, #80	@ 0x50
 8008564:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008566:	f107 0320 	add.w	r3, r7, #32
 800856a:	2230      	movs	r2, #48	@ 0x30
 800856c:	2100      	movs	r1, #0
 800856e:	4618      	mov	r0, r3
 8008570:	f012 f830 	bl	801a5d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008574:	f107 030c 	add.w	r3, r7, #12
 8008578:	2200      	movs	r2, #0
 800857a:	601a      	str	r2, [r3, #0]
 800857c:	605a      	str	r2, [r3, #4]
 800857e:	609a      	str	r2, [r3, #8]
 8008580:	60da      	str	r2, [r3, #12]
 8008582:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8008584:	2300      	movs	r3, #0
 8008586:	60bb      	str	r3, [r7, #8]
 8008588:	4b28      	ldr	r3, [pc, #160]	@ (800862c <SystemClock_Config+0xcc>)
 800858a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800858c:	4a27      	ldr	r2, [pc, #156]	@ (800862c <SystemClock_Config+0xcc>)
 800858e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008592:	6413      	str	r3, [r2, #64]	@ 0x40
 8008594:	4b25      	ldr	r3, [pc, #148]	@ (800862c <SystemClock_Config+0xcc>)
 8008596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008598:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800859c:	60bb      	str	r3, [r7, #8]
 800859e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80085a0:	2300      	movs	r3, #0
 80085a2:	607b      	str	r3, [r7, #4]
 80085a4:	4b22      	ldr	r3, [pc, #136]	@ (8008630 <SystemClock_Config+0xd0>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a21      	ldr	r2, [pc, #132]	@ (8008630 <SystemClock_Config+0xd0>)
 80085aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80085ae:	6013      	str	r3, [r2, #0]
 80085b0:	4b1f      	ldr	r3, [pc, #124]	@ (8008630 <SystemClock_Config+0xd0>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80085b8:	607b      	str	r3, [r7, #4]
 80085ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80085bc:	2301      	movs	r3, #1
 80085be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80085c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80085c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80085c6:	2302      	movs	r3, #2
 80085c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80085ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80085ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80085d0:	2304      	movs	r3, #4
 80085d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80085d4:	23a8      	movs	r3, #168	@ 0xa8
 80085d6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80085d8:	2302      	movs	r3, #2
 80085da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80085dc:	2307      	movs	r3, #7
 80085de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80085e0:	f107 0320 	add.w	r3, r7, #32
 80085e4:	4618      	mov	r0, r3
 80085e6:	f004 f9f5 	bl	800c9d4 <HAL_RCC_OscConfig>
 80085ea:	4603      	mov	r3, r0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d001      	beq.n	80085f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80085f0:	f000 f832 	bl	8008658 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80085f4:	230f      	movs	r3, #15
 80085f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80085f8:	2302      	movs	r3, #2
 80085fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80085fc:	2300      	movs	r3, #0
 80085fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8008600:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8008604:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8008606:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800860a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800860c:	f107 030c 	add.w	r3, r7, #12
 8008610:	2105      	movs	r1, #5
 8008612:	4618      	mov	r0, r3
 8008614:	f004 fc56 	bl	800cec4 <HAL_RCC_ClockConfig>
 8008618:	4603      	mov	r3, r0
 800861a:	2b00      	cmp	r3, #0
 800861c:	d001      	beq.n	8008622 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800861e:	f000 f81b 	bl	8008658 <Error_Handler>
  }
}
 8008622:	bf00      	nop
 8008624:	3750      	adds	r7, #80	@ 0x50
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}
 800862a:	bf00      	nop
 800862c:	40023800 	.word	0x40023800
 8008630:	40007000 	.word	0x40007000

08008634 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b082      	sub	sp, #8
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a04      	ldr	r2, [pc, #16]	@ (8008654 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d101      	bne.n	800864a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8008646:	f001 ff09 	bl	800a45c <HAL_IncTick>
  /* USER CODE BEGIN Callback 1 */
  else if(htim == &htim4){
		//flight_controller_loop();
	}
  /* USER CODE END Callback 1 */
}
 800864a:	bf00      	nop
 800864c:	3708      	adds	r7, #8
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}
 8008652:	bf00      	nop
 8008654:	40010000 	.word	0x40010000

08008658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008658:	b480      	push	{r7}
 800865a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800865c:	b672      	cpsid	i
}
 800865e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008660:	bf00      	nop
 8008662:	e7fd      	b.n	8008660 <Error_Handler+0x8>

08008664 <ctrl_timer_cb>:


#define STACK_WORDS(bytes) ((bytes)/sizeof(StackType_t))

static void ctrl_timer_cb(TimerHandle_t arg)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b084      	sub	sp, #16
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
     BaseType_t hpw = pdFALSE;
 800866c:	2300      	movs	r3, #0
 800866e:	60fb      	str	r3, [r7, #12]
     vTaskNotifyGiveFromISR(ctrl_task_h, &hpw);
 8008670:	4b0c      	ldr	r3, [pc, #48]	@ (80086a4 <ctrl_timer_cb+0x40>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f107 020c 	add.w	r2, r7, #12
 8008678:	4611      	mov	r1, r2
 800867a:	4618      	mov	r0, r3
 800867c:	f00d fb04 	bl	8015c88 <vTaskNotifyGiveFromISR>
     if (hpw) portYIELD_FROM_ISR(hpw);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d00a      	beq.n	800869c <ctrl_timer_cb+0x38>
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d007      	beq.n	800869c <ctrl_timer_cb+0x38>
 800868c:	4b06      	ldr	r3, [pc, #24]	@ (80086a8 <ctrl_timer_cb+0x44>)
 800868e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008692:	601a      	str	r2, [r3, #0]
 8008694:	f3bf 8f4f 	dsb	sy
 8008698:	f3bf 8f6f 	isb	sy
    //xTaskNotifyGive(ctrl_task_h);   // task-context safe
}
 800869c:	bf00      	nop
 800869e:	3710      	adds	r7, #16
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}
 80086a4:	20002c90 	.word	0x20002c90
 80086a8:	e000ed04 	.word	0xe000ed04

080086ac <write_motor_timer_cb>:

static void write_motor_timer_cb(TimerHandle_t arg)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b084      	sub	sp, #16
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
     BaseType_t hpw = pdFALSE;
 80086b4:	2300      	movs	r3, #0
 80086b6:	60fb      	str	r3, [r7, #12]
     vTaskNotifyGiveFromISR(write_motor_main_h, &hpw);
 80086b8:	4b0c      	ldr	r3, [pc, #48]	@ (80086ec <write_motor_timer_cb+0x40>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f107 020c 	add.w	r2, r7, #12
 80086c0:	4611      	mov	r1, r2
 80086c2:	4618      	mov	r0, r3
 80086c4:	f00d fae0 	bl	8015c88 <vTaskNotifyGiveFromISR>
     if (hpw) portYIELD_FROM_ISR(hpw);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d00a      	beq.n	80086e4 <write_motor_timer_cb+0x38>
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d007      	beq.n	80086e4 <write_motor_timer_cb+0x38>
 80086d4:	4b06      	ldr	r3, [pc, #24]	@ (80086f0 <write_motor_timer_cb+0x44>)
 80086d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086da:	601a      	str	r2, [r3, #0]
 80086dc:	f3bf 8f4f 	dsb	sy
 80086e0:	f3bf 8f6f 	isb	sy
    //xTaskNotifyGive(write_motor_main_h);   // task-context safe
}
 80086e4:	bf00      	nop
 80086e6:	3710      	adds	r7, #16
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}
 80086ec:	20002c94 	.word	0x20002c94
 80086f0:	e000ed04 	.word	0xe000ed04

080086f4 <init_imu>:

static void init_imu(){
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b082      	sub	sp, #8
 80086f8:	af00      	add	r7, sp, #0
    int16_t temp_int16_t;
    uint8_t mpu_res;
	mpu_res = mpu6500_basic_init(MPU6500_INTERFACE_SPI, MPU6500_ADDRESS_0x68);
 80086fa:	2168      	movs	r1, #104	@ 0x68
 80086fc:	2001      	movs	r0, #1
 80086fe:	f7fc f8c7 	bl	8004890 <mpu6500_basic_init>
 8008702:	4603      	mov	r3, r0
 8008704:	71fb      	strb	r3, [r7, #7]
	if(mpu_res == 0){
 8008706:	79fb      	ldrb	r3, [r7, #7]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d14e      	bne.n	80087aa <init_imu+0xb6>
		  mpu6500_gyro_offset_convert_to_register(&gs_handle_mpu6500, 0.0f, &temp_int16_t);
 800870c:	1d3b      	adds	r3, r7, #4
 800870e:	4619      	mov	r1, r3
 8008710:	ed9f 0a29 	vldr	s0, [pc, #164]	@ 80087b8 <init_imu+0xc4>
 8008714:	4829      	ldr	r0, [pc, #164]	@ (80087bc <init_imu+0xc8>)
 8008716:	f7ff fa33 	bl	8007b80 <mpu6500_gyro_offset_convert_to_register>
		  mpu6500_set_gyro_x_offset(&gs_handle_mpu6500, temp_int16_t);
 800871a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800871e:	4619      	mov	r1, r3
 8008720:	4826      	ldr	r0, [pc, #152]	@ (80087bc <init_imu+0xc8>)
 8008722:	f7ff f991 	bl	8007a48 <mpu6500_set_gyro_x_offset>

		  mpu6500_gyro_offset_convert_to_register(&gs_handle_mpu6500, 0.0f, &temp_int16_t);
 8008726:	1d3b      	adds	r3, r7, #4
 8008728:	4619      	mov	r1, r3
 800872a:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 80087b8 <init_imu+0xc4>
 800872e:	4823      	ldr	r0, [pc, #140]	@ (80087bc <init_imu+0xc8>)
 8008730:	f7ff fa26 	bl	8007b80 <mpu6500_gyro_offset_convert_to_register>
		  mpu6500_set_gyro_y_offset(&gs_handle_mpu6500, temp_int16_t);
 8008734:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008738:	4619      	mov	r1, r3
 800873a:	4820      	ldr	r0, [pc, #128]	@ (80087bc <init_imu+0xc8>)
 800873c:	f7ff f9b8 	bl	8007ab0 <mpu6500_set_gyro_y_offset>

		  mpu6500_gyro_offset_convert_to_register(&gs_handle_mpu6500, 0.0f, &temp_int16_t);
 8008740:	1d3b      	adds	r3, r7, #4
 8008742:	4619      	mov	r1, r3
 8008744:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 80087b8 <init_imu+0xc4>
 8008748:	481c      	ldr	r0, [pc, #112]	@ (80087bc <init_imu+0xc8>)
 800874a:	f7ff fa19 	bl	8007b80 <mpu6500_gyro_offset_convert_to_register>
		  mpu6500_set_gyro_z_offset(&gs_handle_mpu6500, temp_int16_t);
 800874e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008752:	4619      	mov	r1, r3
 8008754:	4819      	ldr	r0, [pc, #100]	@ (80087bc <init_imu+0xc8>)
 8008756:	f7ff f9df 	bl	8007b18 <mpu6500_set_gyro_z_offset>


		  mpu6500_accelerometer_offset_convert_to_register(&gs_handle_mpu6500, 0.0f, &temp_int16_t);
 800875a:	1d3b      	adds	r3, r7, #4
 800875c:	4619      	mov	r1, r3
 800875e:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 80087b8 <init_imu+0xc4>
 8008762:	4816      	ldr	r0, [pc, #88]	@ (80087bc <init_imu+0xc8>)
 8008764:	f7ff f946 	bl	80079f4 <mpu6500_accelerometer_offset_convert_to_register>
		  mpu6500_set_accelerometer_x_offset(&gs_handle_mpu6500, temp_int16_t);
 8008768:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800876c:	4619      	mov	r1, r3
 800876e:	4813      	ldr	r0, [pc, #76]	@ (80087bc <init_imu+0xc8>)
 8008770:	f7ff f8a4 	bl	80078bc <mpu6500_set_accelerometer_x_offset>

		  mpu6500_accelerometer_offset_convert_to_register(&gs_handle_mpu6500, 0.0f, &temp_int16_t);
 8008774:	1d3b      	adds	r3, r7, #4
 8008776:	4619      	mov	r1, r3
 8008778:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 80087b8 <init_imu+0xc4>
 800877c:	480f      	ldr	r0, [pc, #60]	@ (80087bc <init_imu+0xc8>)
 800877e:	f7ff f939 	bl	80079f4 <mpu6500_accelerometer_offset_convert_to_register>
		  mpu6500_set_accelerometer_y_offset(&gs_handle_mpu6500, temp_int16_t);
 8008782:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008786:	4619      	mov	r1, r3
 8008788:	480c      	ldr	r0, [pc, #48]	@ (80087bc <init_imu+0xc8>)
 800878a:	f7ff f8cb 	bl	8007924 <mpu6500_set_accelerometer_y_offset>

		  mpu6500_accelerometer_offset_convert_to_register(&gs_handle_mpu6500, 0.0f, &temp_int16_t);
 800878e:	1d3b      	adds	r3, r7, #4
 8008790:	4619      	mov	r1, r3
 8008792:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 80087b8 <init_imu+0xc4>
 8008796:	4809      	ldr	r0, [pc, #36]	@ (80087bc <init_imu+0xc8>)
 8008798:	f7ff f92c 	bl	80079f4 <mpu6500_accelerometer_offset_convert_to_register>
		  mpu6500_set_accelerometer_z_offset(&gs_handle_mpu6500, temp_int16_t);
 800879c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80087a0:	4619      	mov	r1, r3
 80087a2:	4806      	ldr	r0, [pc, #24]	@ (80087bc <init_imu+0xc8>)
 80087a4:	f7ff f8f2 	bl	800798c <mpu6500_set_accelerometer_z_offset>
	  }
	  else{
		  printf("MPU6500 failed to initialize");
	  }
}
 80087a8:	e002      	b.n	80087b0 <init_imu+0xbc>
		  printf("MPU6500 failed to initialize");
 80087aa:	4805      	ldr	r0, [pc, #20]	@ (80087c0 <init_imu+0xcc>)
 80087ac:	f011 fd58 	bl	801a260 <iprintf>
}
 80087b0:	bf00      	nop
 80087b2:	3708      	adds	r7, #8
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}
 80087b8:	00000000 	.word	0x00000000
 80087bc:	20000338 	.word	0x20000338
 80087c0:	08020140 	.word	0x08020140

080087c4 <flight_controller_main>:


static void flight_controller_main(void *arg)
{
 80087c4:	b590      	push	{r4, r7, lr}
 80087c6:	b095      	sub	sp, #84	@ 0x54
 80087c8:	af02      	add	r7, sp, #8
 80087ca:	6078      	str	r0, [r7, #4]
    float accel[3];
    float gyro[3];
    coord3D gyro_data;
    coord3D accel_data;

    ctrl_task_h = xTaskGetCurrentTaskHandle();
 80087cc:	f00d f872 	bl	80158b4 <xTaskGetCurrentTaskHandle>
 80087d0:	4603      	mov	r3, r0
 80087d2:	4a4d      	ldr	r2, [pc, #308]	@ (8008908 <flight_controller_main+0x144>)
 80087d4:	6013      	str	r3, [r2, #0]

        static TimerHandle_t tmr = NULL;
        if (tmr == NULL) {
 80087d6:	4b4d      	ldr	r3, [pc, #308]	@ (800890c <flight_controller_main+0x148>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d10a      	bne.n	80087f4 <flight_controller_main+0x30>
        	tmr = xTimerCreate(
 80087de:	4b4c      	ldr	r3, [pc, #304]	@ (8008910 <flight_controller_main+0x14c>)
 80087e0:	9300      	str	r3, [sp, #0]
 80087e2:	2300      	movs	r3, #0
 80087e4:	2201      	movs	r2, #1
 80087e6:	2101      	movs	r1, #1
 80087e8:	484a      	ldr	r0, [pc, #296]	@ (8008914 <flight_controller_main+0x150>)
 80087ea:	f00d fb81 	bl	8015ef0 <xTimerCreate>
 80087ee:	4603      	mov	r3, r0
 80087f0:	4a46      	ldr	r2, [pc, #280]	@ (800890c <flight_controller_main+0x148>)
 80087f2:	6013      	str	r3, [r2, #0]
                NULL,                             // timer ID used to carry arg
				ctrl_timer_cb                // callback
            );
        }

        if (tmr != NULL) {
 80087f4:	4b45      	ldr	r3, [pc, #276]	@ (800890c <flight_controller_main+0x148>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d00b      	beq.n	8008814 <flight_controller_main+0x50>
            xTimerStart(tmr, 0);
 80087fc:	4b43      	ldr	r3, [pc, #268]	@ (800890c <flight_controller_main+0x148>)
 80087fe:	681c      	ldr	r4, [r3, #0]
 8008800:	f00c fd10 	bl	8015224 <xTaskGetTickCount>
 8008804:	4602      	mov	r2, r0
 8008806:	2300      	movs	r3, #0
 8008808:	9300      	str	r3, [sp, #0]
 800880a:	2300      	movs	r3, #0
 800880c:	2101      	movs	r1, #1
 800880e:	4620      	mov	r0, r4
 8008810:	f00d fbcc 	bl	8015fac <xTimerGenericCommand>
        }

    /* set 1 */
      for (;;)
      {
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8008814:	f04f 31ff 	mov.w	r1, #4294967295
 8008818:	2001      	movs	r0, #1
 800881a:	f00d f9e9 	bl	8015bf0 <ulTaskNotifyTake>

        len = 1;
 800881e:	2301      	movs	r3, #1
 8008820:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        if (mpu6500_read(&gs_handle_mpu6500,
 8008824:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8008828:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800882c:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8008830:	f107 0346 	add.w	r3, r7, #70	@ 0x46
 8008834:	9301      	str	r3, [sp, #4]
 8008836:	f107 0320 	add.w	r3, r7, #32
 800883a:	9300      	str	r3, [sp, #0]
 800883c:	4603      	mov	r3, r0
 800883e:	4836      	ldr	r0, [pc, #216]	@ (8008918 <flight_controller_main+0x154>)
 8008840:	f7fc ff7c 	bl	800573c <mpu6500_read>
 8008844:	4603      	mov	r3, r0
 8008846:	2b00      	cmp	r3, #0
 8008848:	d006      	beq.n	8008858 <flight_controller_main+0x94>
                    (int16_t (*)[3])&accel_raw, (float (*)[3])&accel,
                    (int16_t (*)[3])&gyro_raw, (float (*)[3])&gyro,
                     &len) != 0
                    )
        {
            printf("MPU6500 read error\n");
 800884a:	4834      	ldr	r0, [pc, #208]	@ (800891c <flight_controller_main+0x158>)
 800884c:	f011 fd78 	bl	801a340 <puts>
            flight_control_loop_disarm_esc(&fcl);
 8008850:	4833      	ldr	r0, [pc, #204]	@ (8008920 <flight_controller_main+0x15c>)
 8008852:	f7f9 f804 	bl	800185e <flight_control_loop_disarm_esc>
 8008856:	e052      	b.n	80088fe <flight_controller_main+0x13a>
            //return; // implement some form of recovery if the mpu read fails
        }
        else{
            accel_data.x = G2MS2(accel[0]);
 8008858:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800885c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8008924 <flight_controller_main+0x160>
 8008860:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008864:	edc7 7a02 	vstr	s15, [r7, #8]
            accel_data.y = -G2MS2(accel[1]);
 8008868:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800886c:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8008924 <flight_controller_main+0x160>
 8008870:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008874:	eef1 7a67 	vneg.f32	s15, s15
 8008878:	edc7 7a03 	vstr	s15, [r7, #12]
            accel_data.z = -G2MS2(accel[2]);
 800887c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8008880:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8008924 <flight_controller_main+0x160>
 8008884:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008888:	eef1 7a67 	vneg.f32	s15, s15
 800888c:	edc7 7a04 	vstr	s15, [r7, #16]
            gyro_data.x = radians(gyro[0]);
 8008890:	edd7 7a08 	vldr	s15, [r7, #32]
 8008894:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8008928 <flight_controller_main+0x164>
 8008898:	ee67 7a87 	vmul.f32	s15, s15, s14
 800889c:	edc7 7a05 	vstr	s15, [r7, #20]
            gyro_data.y = -radians(gyro[1]);
 80088a0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80088a4:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8008928 <flight_controller_main+0x164>
 80088a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80088ac:	eef1 7a67 	vneg.f32	s15, s15
 80088b0:	edc7 7a06 	vstr	s15, [r7, #24]
            gyro_data.z = -radians(gyro[2]);
 80088b4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80088b8:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8008928 <flight_controller_main+0x164>
 80088bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80088c0:	eef1 7a67 	vneg.f32	s15, s15
 80088c4:	edc7 7a07 	vstr	s15, [r7, #28]
            flight_control_loop_update_imu(&fcl, gyro_data, accel_data);
 80088c8:	ed97 5a02 	vldr	s10, [r7, #8]
 80088cc:	edd7 5a03 	vldr	s11, [r7, #12]
 80088d0:	ed97 6a04 	vldr	s12, [r7, #16]
 80088d4:	edd7 6a05 	vldr	s13, [r7, #20]
 80088d8:	ed97 7a06 	vldr	s14, [r7, #24]
 80088dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80088e0:	eef0 1a45 	vmov.f32	s3, s10
 80088e4:	eeb0 2a65 	vmov.f32	s4, s11
 80088e8:	eef0 2a46 	vmov.f32	s5, s12
 80088ec:	eeb0 0a66 	vmov.f32	s0, s13
 80088f0:	eef0 0a47 	vmov.f32	s1, s14
 80088f4:	eeb0 1a67 	vmov.f32	s2, s15
 80088f8:	4809      	ldr	r0, [pc, #36]	@ (8008920 <flight_controller_main+0x15c>)
 80088fa:	f7f9 fafd 	bl	8001ef8 <flight_control_loop_update_imu>
        }
        flight_control_loop_tick(&fcl);
 80088fe:	4808      	ldr	r0, [pc, #32]	@ (8008920 <flight_controller_main+0x15c>)
 8008900:	f7f9 f924 	bl	8001b4c <flight_control_loop_tick>
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8008904:	e786      	b.n	8008814 <flight_controller_main+0x50>
 8008906:	bf00      	nop
 8008908:	20002c90 	.word	0x20002c90
 800890c:	20004f48 	.word	0x20004f48
 8008910:	08008665 	.word	0x08008665
 8008914:	08020160 	.word	0x08020160
 8008918:	20000338 	.word	0x20000338
 800891c:	08020174 	.word	0x08020174
 8008920:	20002828 	.word	0x20002828
 8008924:	411ce80a 	.word	0x411ce80a
 8008928:	3c8efa35 	.word	0x3c8efa35

0800892c <write_motor_main>:
      }
}


static void write_motor_main(void *arg){
 800892c:	b590      	push	{r4, r7, lr}
 800892e:	b091      	sub	sp, #68	@ 0x44
 8008930:	af02      	add	r7, sp, #8
 8008932:	6078      	str	r0, [r7, #4]
    write_motor_main_h = xTaskGetCurrentTaskHandle();
 8008934:	f00c ffbe 	bl	80158b4 <xTaskGetCurrentTaskHandle>
 8008938:	4603      	mov	r3, r0
 800893a:	4a54      	ldr	r2, [pc, #336]	@ (8008a8c <write_motor_main+0x160>)
 800893c:	6013      	str	r3, [r2, #0]

    float duty_cycle;
    static TimerHandle_t s_writeMotorTimer = NULL;
    if (s_writeMotorTimer == NULL) {
 800893e:	4b54      	ldr	r3, [pc, #336]	@ (8008a90 <write_motor_main+0x164>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d10a      	bne.n	800895c <write_motor_main+0x30>
        s_writeMotorTimer = xTimerCreate(
 8008946:	4b53      	ldr	r3, [pc, #332]	@ (8008a94 <write_motor_main+0x168>)
 8008948:	9300      	str	r3, [sp, #0]
 800894a:	2300      	movs	r3, #0
 800894c:	2201      	movs	r2, #1
 800894e:	2102      	movs	r1, #2
 8008950:	4851      	ldr	r0, [pc, #324]	@ (8008a98 <write_motor_main+0x16c>)
 8008952:	f00d facd 	bl	8015ef0 <xTimerCreate>
 8008956:	4603      	mov	r3, r0
 8008958:	4a4d      	ldr	r2, [pc, #308]	@ (8008a90 <write_motor_main+0x164>)
 800895a:	6013      	str	r3, [r2, #0]
            NULL,                             // timer ID used to carry arg
			write_motor_timer_cb                // callback
        );
    }

    if (s_writeMotorTimer != NULL) {
 800895c:	4b4c      	ldr	r3, [pc, #304]	@ (8008a90 <write_motor_main+0x164>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d00b      	beq.n	800897c <write_motor_main+0x50>
        xTimerStart(s_writeMotorTimer, 0);
 8008964:	4b4a      	ldr	r3, [pc, #296]	@ (8008a90 <write_motor_main+0x164>)
 8008966:	681c      	ldr	r4, [r3, #0]
 8008968:	f00c fc5c 	bl	8015224 <xTaskGetTickCount>
 800896c:	4602      	mov	r2, r0
 800896e:	2300      	movs	r3, #0
 8008970:	9300      	str	r3, [sp, #0]
 8008972:	2300      	movs	r3, #0
 8008974:	2101      	movs	r1, #1
 8008976:	4620      	mov	r0, r4
 8008978:	f00d fb18 	bl	8015fac <xTimerGenericCommand>
    }


    g_motors_throttle_mutex = xSemaphoreCreateMutex();
 800897c:	2001      	movs	r0, #1
 800897e:	f00b fc10 	bl	80141a2 <xQueueCreateMutex>
 8008982:	4603      	mov	r3, r0
 8008984:	4a45      	ldr	r2, [pc, #276]	@ (8008a9c <write_motor_main+0x170>)
 8008986:	6013      	str	r3, [r2, #0]
    //servos_init();
    memset(g_motors_throttle, 0, sizeof(g_motors_throttle));
 8008988:	2210      	movs	r2, #16
 800898a:	2100      	movs	r1, #0
 800898c:	4844      	ldr	r0, [pc, #272]	@ (8008aa0 <write_motor_main+0x174>)
 800898e:	f011 fe21 	bl	801a5d4 <memset>
    xSemaphoreGive(g_motors_throttle_mutex);
 8008992:	4b42      	ldr	r3, [pc, #264]	@ (8008a9c <write_motor_main+0x170>)
 8008994:	6818      	ldr	r0, [r3, #0]
 8008996:	2300      	movs	r3, #0
 8008998:	2200      	movs	r2, #0
 800899a:	2100      	movs	r1, #0
 800899c:	f00b fc1a 	bl	80141d4 <xQueueGenericSend>

    for (;;)
    {
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80089a0:	f04f 31ff 	mov.w	r1, #4294967295
 80089a4:	2001      	movs	r0, #1
 80089a6:	f00d f923 	bl	8015bf0 <ulTaskNotifyTake>

        xSemaphoreTake(g_motors_throttle_mutex, portMAX_DELAY);
 80089aa:	4b3c      	ldr	r3, [pc, #240]	@ (8008a9c <write_motor_main+0x170>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f04f 31ff 	mov.w	r1, #4294967295
 80089b2:	4618      	mov	r0, r3
 80089b4:	f00b fe90 	bl	80146d8 <xQueueSemaphoreTake>
        flight_control_loop_get_motors_throttle(&fcl, g_motors_throttle);
 80089b8:	4939      	ldr	r1, [pc, #228]	@ (8008aa0 <write_motor_main+0x174>)
 80089ba:	483a      	ldr	r0, [pc, #232]	@ (8008aa4 <write_motor_main+0x178>)
 80089bc:	f7f9 fae8 	bl	8001f90 <flight_control_loop_get_motors_throttle>

        for (size_t i = 0; i < 4; i++) {
 80089c0:	2300      	movs	r3, #0
 80089c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80089c4:	e057      	b.n	8008a76 <write_motor_main+0x14a>
        	duty_cycle = esc_pwm_throttle_to_duty_cycle(ESC_PWM_HZ, ESC_PWM_MIN_US, ESC_PWM_MAX_US, g_motors_throttle[i]);
 80089c6:	4a36      	ldr	r2, [pc, #216]	@ (8008aa0 <write_motor_main+0x174>)
 80089c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089ca:	009b      	lsls	r3, r3, #2
 80089cc:	4413      	add	r3, r2
 80089ce:	edd3 7a00 	vldr	s15, [r3]
 80089d2:	eef0 1a67 	vmov.f32	s3, s15
 80089d6:	ed9f 1a34 	vldr	s2, [pc, #208]	@ 8008aa8 <write_motor_main+0x17c>
 80089da:	eddf 0a34 	vldr	s1, [pc, #208]	@ 8008aac <write_motor_main+0x180>
 80089de:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 8008ab0 <write_motor_main+0x184>
 80089e2:	f7ff fc93 	bl	800830c <esc_pwm_throttle_to_duty_cycle>
 80089e6:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
 80089ea:	2300      	movs	r3, #0
 80089ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80089ee:	f3ef 8310 	mrs	r3, PRIMASK
 80089f2:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80089f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
#define COMPILER_BARRIER() __asm volatile ("" ::: "memory")


__attribute__((always_inline)) static inline crit_state_t enter_critical(void)
{
    crit_state_t old = __get_PRIMASK();  // 0 or 1
 80089f6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80089f8:	b672      	cpsid	i
}
 80089fa:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 80089fc:	f3bf 8f4f 	dsb	sy
}
 8008a00:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008a02:	f3bf 8f6f 	isb	sy
}
 8008a06:	bf00      	nop
    __disable_irq();                     // CPSID i (atomic)
    __DSB();
    __ISB();
    COMPILER_BARRIER();
    return old;
 8008a08:	6a3b      	ldr	r3, [r7, #32]
}

/* Helpers: */
__attribute__((always_inline)) static inline crit_state_t __iBegin_custom(crit_state_t type)
{
	crit_state_t sreg = enter_critical();   // save interrupt flag state and disable interrupts
 8008a0a:	61fb      	str	r3, [r7, #28]
    return (type == ATOMIC_FORCEON_CUSTOM) ? PRIMASK_ENABLE_INTERRUPTS : sreg;
 8008a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a0e:	2b01      	cmp	r3, #1
 8008a10:	d001      	beq.n	8008a16 <write_motor_main+0xea>
 8008a12:	69fb      	ldr	r3, [r7, #28]
 8008a14:	e000      	b.n	8008a18 <write_motor_main+0xec>
 8008a16:	2300      	movs	r3, #0
        	ATOMIC_BLOCK_CUSTOM(ATOMIC_RESTORESTATE_CUSTOM)
 8008a18:	60fb      	str	r3, [r7, #12]
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a1e:	e00d      	b.n	8008a3c <write_motor_main+0x110>
        	{
        		pwm_set_duty(&esc_motors[i], duty_cycle);
 8008a20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008a22:	4613      	mov	r3, r2
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	4413      	add	r3, r2
 8008a28:	009b      	lsls	r3, r3, #2
 8008a2a:	4a22      	ldr	r2, [pc, #136]	@ (8008ab4 <write_motor_main+0x188>)
 8008a2c:	4413      	add	r3, r2
 8008a2e:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8008a32:	4618      	mov	r0, r3
 8008a34:	f7ff fc12 	bl	800825c <pwm_set_duty>
        	ATOMIC_BLOCK_CUSTOM(ATOMIC_RESTORESTATE_CUSTOM)
 8008a38:	2300      	movs	r3, #0
 8008a3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d1ee      	bne.n	8008a20 <write_motor_main+0xf4>
 8008a42:	f107 030c 	add.w	r3, r7, #12
 8008a46:	61bb      	str	r3, [r7, #24]
}

__attribute__((always_inline)) static inline void __iRestore_custom(crit_state_t *sreg)
{
	exit_critical(*sreg);		// restore saved I-bit
 8008a48:	69bb      	ldr	r3, [r7, #24]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dmb 0xF":::"memory");
 8008a4e:	f3bf 8f5f 	dmb	sy
}
 8008a52:	bf00      	nop
 8008a54:	697b      	ldr	r3, [r7, #20]
 8008a56:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	f383 8810 	msr	PRIMASK, r3
}
 8008a5e:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8008a60:	f3bf 8f4f 	dsb	sy
}
 8008a64:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008a66:	f3bf 8f6f 	isb	sy
}
 8008a6a:	bf00      	nop
}
 8008a6c:	bf00      	nop
}
 8008a6e:	bf00      	nop
        for (size_t i = 0; i < 4; i++) {
 8008a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a72:	3301      	adds	r3, #1
 8008a74:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a78:	2b03      	cmp	r3, #3
 8008a7a:	d9a4      	bls.n	80089c6 <write_motor_main+0x9a>
        	}
        }
        xSemaphoreGive(g_motors_throttle_mutex);
 8008a7c:	4b07      	ldr	r3, [pc, #28]	@ (8008a9c <write_motor_main+0x170>)
 8008a7e:	6818      	ldr	r0, [r3, #0]
 8008a80:	2300      	movs	r3, #0
 8008a82:	2200      	movs	r2, #0
 8008a84:	2100      	movs	r1, #0
 8008a86:	f00b fba5 	bl	80141d4 <xQueueGenericSend>
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8008a8a:	e789      	b.n	80089a0 <write_motor_main+0x74>
 8008a8c:	20002c94 	.word	0x20002c94
 8008a90:	20004f4c 	.word	0x20004f4c
 8008a94:	080086ad 	.word	0x080086ad
 8008a98:	08020188 	.word	0x08020188
 8008a9c:	20002c2c 	.word	0x20002c2c
 8008aa0:	20002c30 	.word	0x20002c30
 8008aa4:	20002828 	.word	0x20002828
 8008aa8:	44fa0000 	.word	0x44fa0000
 8008aac:	447a0000 	.word	0x447a0000
 8008ab0:	43c80000 	.word	0x43c80000
 8008ab4:	20002c40 	.word	0x20002c40

08008ab8 <line_buffer_add_char>:
    }
}

static int line_buffer_add_char(char c, char *buf, size_t buf_size, size_t *len)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b085      	sub	sp, #20
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	60b9      	str	r1, [r7, #8]
 8008ac0:	607a      	str	r2, [r7, #4]
 8008ac2:	603b      	str	r3, [r7, #0]
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	73fb      	strb	r3, [r7, #15]
    // buf: destination buffer
    // buf_size: total buffer capacity
    // len: pointer to current length (persistent between calls)
    // Returns 1 when a full line (ending with \n\r) is complete, 0 otherwise

    if (*len + 1 >= buf_size) {
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	3301      	adds	r3, #1
 8008ace:	687a      	ldr	r2, [r7, #4]
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	d804      	bhi.n	8008ade <line_buffer_add_char+0x26>
        // buffer overflow: reset
        *len = 0;
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	601a      	str	r2, [r3, #0]
        return 0;
 8008ada:	2300      	movs	r3, #0
 8008adc:	e029      	b.n	8008b32 <line_buffer_add_char+0x7a>
    }

    buf[(*len)++] = c;
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	1c59      	adds	r1, r3, #1
 8008ae4:	683a      	ldr	r2, [r7, #0]
 8008ae6:	6011      	str	r1, [r2, #0]
 8008ae8:	68ba      	ldr	r2, [r7, #8]
 8008aea:	4413      	add	r3, r2
 8008aec:	7bfa      	ldrb	r2, [r7, #15]
 8008aee:	701a      	strb	r2, [r3, #0]

    // Check for \n\r at the end
    if (*len >= 2) {
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d91b      	bls.n	8008b30 <line_buffer_add_char+0x78>
    	if(buf[*len - 2] == '\r' && buf[*len - 1] == '\n'){
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	3b02      	subs	r3, #2
 8008afe:	68ba      	ldr	r2, [r7, #8]
 8008b00:	4413      	add	r3, r2
 8008b02:	781b      	ldrb	r3, [r3, #0]
 8008b04:	2b0d      	cmp	r3, #13
 8008b06:	d113      	bne.n	8008b30 <line_buffer_add_char+0x78>
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	3b01      	subs	r3, #1
 8008b0e:	68ba      	ldr	r2, [r7, #8]
 8008b10:	4413      	add	r3, r2
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	2b0a      	cmp	r3, #10
 8008b16:	d10b      	bne.n	8008b30 <line_buffer_add_char+0x78>
            buf[*len - 2] = '\0'; // terminate string before \n\r
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	3b02      	subs	r3, #2
 8008b1e:	68ba      	ldr	r2, [r7, #8]
 8008b20:	4413      	add	r3, r2
 8008b22:	2200      	movs	r2, #0
 8008b24:	701a      	strb	r2, [r3, #0]
            *len = 0;             // reset for next line
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	601a      	str	r2, [r3, #0]
            return 1;             // line complete
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	e000      	b.n	8008b32 <line_buffer_add_char+0x7a>
    	}
    }

    return 0; // line not complete yet
 8008b30:	2300      	movs	r3, #0
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	3714      	adds	r7, #20
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr
	...

08008b40 <rc_control_main>:

static void rc_control_main(void *arg)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b0ec      	sub	sp, #432	@ 0x1b0
 8008b44:	af06      	add	r7, sp, #24
 8008b46:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008b4a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8008b4e:	6018      	str	r0, [r3, #0]
    uint8_t uart_recv_buffer[64];
    int recv_data;
    char linebuf[256];
    size_t line_len = 0;
 8008b50:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008b54:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8008b58:	2200      	movs	r2, #0
 8008b5a:	601a      	str	r2, [r3, #0]

    float target_throttle = 0;
 8008b5c:	f04f 0300 	mov.w	r3, #0
 8008b60:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
    float temp_target_throttle = 0;
 8008b64:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008b68:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8008b6c:	f04f 0200 	mov.w	r2, #0
 8008b70:	601a      	str	r2, [r3, #0]

    coord3D target_attitude = {0};
 8008b72:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008b76:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8008b7a:	461a      	mov	r2, r3
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	6013      	str	r3, [r2, #0]
 8008b80:	6053      	str	r3, [r2, #4]
 8008b82:	6093      	str	r3, [r2, #8]
    coord3D temp_target_attitude = {0};
 8008b84:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008b88:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8008b8c:	461a      	mov	r2, r3
 8008b8e:	2300      	movs	r3, #0
 8008b90:	6013      	str	r3, [r2, #0]
 8008b92:	6053      	str	r3, [r2, #4]
 8008b94:	6093      	str	r3, [r2, #8]

    float arm_flag = 0;
 8008b96:	f04f 0300 	mov.w	r3, #0
 8008b9a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
    float temp_arm_flag = 0;
 8008b9e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008ba2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8008ba6:	f04f 0200 	mov.w	r2, #0
 8008baa:	601a      	str	r2, [r3, #0]

    float disarm_flag = 0;
 8008bac:	f04f 0300 	mov.w	r3, #0
 8008bb0:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
    float temp_disarm_flag = 0;
 8008bb4:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008bb8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8008bbc:	f04f 0200 	mov.w	r2, #0
 8008bc0:	601a      	str	r2, [r3, #0]

    int errors = 0;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
    int current_message_corrupted = 0;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
    uint16_t crc_calculated;
    unsigned int crc_received = 0;
 8008bce:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008bd2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	601a      	str	r2, [r3, #0]


  /* Infinite loop */
  for(;;)
  {
	  current_message_corrupted = 1;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
      while (usart1_data_available_for_read() > 0)
 8008be0:	e078      	b.n	8008cd4 <rc_control_main+0x194>
      {
          recv_data = usart1_recv_data((char*)uart_recv_buffer, sizeof(uart_recv_buffer));
 8008be2:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8008be6:	2140      	movs	r1, #64	@ 0x40
 8008be8:	4618      	mov	r0, r3
 8008bea:	f001 fb51 	bl	800a290 <usart1_recv_data>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
          for(int i=0; i<recv_data; i++){
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8008bfa:	e065      	b.n	8008cc8 <rc_control_main+0x188>


			  if (line_buffer_add_char(uart_recv_buffer[i], linebuf, sizeof(linebuf), &line_len)) {
 8008bfc:	f507 729a 	add.w	r2, r7, #308	@ 0x134
 8008c00:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8008c04:	4413      	add	r3, r2
 8008c06:	7818      	ldrb	r0, [r3, #0]
 8008c08:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008c0c:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8008c10:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008c14:	f7ff ff50 	bl	8008ab8 <line_buffer_add_char>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d04f      	beq.n	8008cbe <rc_control_main+0x17e>

				  int temp_str_len = strlen(linebuf);
 8008c1e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008c22:	4618      	mov	r0, r3
 8008c24:	f7f7 fb24 	bl	8000270 <strlen>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
				  temp_str_len -= 6;
 8008c2e:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8008c32:	3b06      	subs	r3, #6
 8008c34:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
				  crc_calculated = crc16_ccitt_init();
 8008c38:	f7f8 fcaa 	bl	8001590 <crc16_ccitt_init>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176
				  crc_calculated = crc16_ccitt_add_arr(crc_calculated, (uint8_t*)linebuf, temp_str_len);
 8008c42:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8008c46:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8008c4a:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f7f8 fcda 	bl	8001608 <crc16_ccitt_add_arr>
 8008c54:	4603      	mov	r3, r0
 8008c56:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176

				  if (sscanf(linebuf, "%f;%f;%f;%f;%f;%f;%x",
 8008c5a:	f107 0114 	add.w	r1, r7, #20
 8008c5e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8008c62:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8008c66:	f107 0308 	add.w	r3, r7, #8
 8008c6a:	9304      	str	r3, [sp, #16]
 8008c6c:	f107 030c 	add.w	r3, r7, #12
 8008c70:	9303      	str	r3, [sp, #12]
 8008c72:	f107 0310 	add.w	r3, r7, #16
 8008c76:	9302      	str	r3, [sp, #8]
 8008c78:	f107 0314 	add.w	r3, r7, #20
 8008c7c:	3308      	adds	r3, #8
 8008c7e:	9301      	str	r3, [sp, #4]
 8008c80:	f107 0314 	add.w	r3, r7, #20
 8008c84:	3304      	adds	r3, #4
 8008c86:	9300      	str	r3, [sp, #0]
 8008c88:	460b      	mov	r3, r1
 8008c8a:	495c      	ldr	r1, [pc, #368]	@ (8008dfc <rc_control_main+0x2bc>)
 8008c8c:	f011 fb82 	bl	801a394 <siscanf>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b07      	cmp	r3, #7
 8008c94:	d103      	bne.n	8008c9e <rc_control_main+0x15e>
						  &temp_target_attitude.z,
						  &temp_arm_flag,
						  &temp_disarm_flag,
						  &crc_received
						  ) == 7) {
					  current_message_corrupted = 0;
 8008c96:	2300      	movs	r3, #0
 8008c98:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8008c9c:	e002      	b.n	8008ca4 <rc_control_main+0x164>
					  //printf("%s\n", linebuf);

				  } else {
					  current_message_corrupted = 1;
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
//					  printf("%s\n", linebuf);
				  }
				  if(crc_received != (unsigned int)crc_calculated){
 8008ca4:	f8b7 2176 	ldrh.w	r2, [r7, #374]	@ 0x176
 8008ca8:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008cac:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d003      	beq.n	8008cbe <rc_control_main+0x17e>
					  current_message_corrupted = 1;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
					  continue;
 8008cbc:	bf00      	nop
          for(int i=0; i<recv_data; i++){
 8008cbe:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8008cc2:	3301      	adds	r3, #1
 8008cc4:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8008cc8:	f8d7 2180 	ldr.w	r2, [r7, #384]	@ 0x180
 8008ccc:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8008cd0:	429a      	cmp	r2, r3
 8008cd2:	db93      	blt.n	8008bfc <rc_control_main+0xbc>
      while (usart1_data_available_for_read() > 0)
 8008cd4:	f001 fb30 	bl	800a338 <usart1_data_available_for_read>
 8008cd8:	4603      	mov	r3, r0
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d181      	bne.n	8008be2 <rc_control_main+0xa2>
			  }
          }
      }


      if(current_message_corrupted == 0){
 8008cde:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d123      	bne.n	8008d2e <rc_control_main+0x1ee>
    	  errors = 0;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188

          target_attitude = temp_target_attitude;
 8008cec:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008cf0:	f5a3 71bc 	sub.w	r1, r3, #376	@ 0x178
 8008cf4:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008cf8:	f5a3 72c2 	sub.w	r2, r3, #388	@ 0x184
 8008cfc:	460b      	mov	r3, r1
 8008cfe:	ca07      	ldmia	r2, {r0, r1, r2}
 8008d00:	e883 0007 	stmia.w	r3, {r0, r1, r2}
          arm_flag = (temp_arm_flag);
 8008d04:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008d08:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
          disarm_flag = (temp_disarm_flag);
 8008d12:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008d16:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
          target_throttle = temp_target_throttle;
 8008d20:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008d24:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
      }

      errors += current_message_corrupted;
 8008d2e:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 8008d32:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8008d36:	4413      	add	r3, r2
 8008d38:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188

      if (errors >= (RC_CONTROLLER_HZ / 2.0f)){
 8008d3c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8008d40:	ee07 3a90 	vmov	s15, r3
 8008d44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008d48:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8008e00 <rc_control_main+0x2c0>
 8008d4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d54:	db20      	blt.n	8008d98 <rc_control_main+0x258>
    	  target_attitude.x = 0.0f;
 8008d56:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008d5a:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8008d5e:	f04f 0200 	mov.w	r2, #0
 8008d62:	601a      	str	r2, [r3, #0]
    	  target_attitude.y = 0.0f;
 8008d64:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008d68:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8008d6c:	f04f 0200 	mov.w	r2, #0
 8008d70:	605a      	str	r2, [r3, #4]
    	  target_attitude.z = 0.0f;
 8008d72:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008d76:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8008d7a:	f04f 0200 	mov.w	r2, #0
 8008d7e:	609a      	str	r2, [r3, #8]
    	  target_throttle = 0.0f;
 8008d80:	f04f 0300 	mov.w	r3, #0
 8008d84:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
    	  disarm_flag = 1.0f;
 8008d88:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8008d8c:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
    	  arm_flag = 0.0f;
 8008d90:	f04f 0300 	mov.w	r3, #0
 8008d94:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
      }


      if (arm_flag > 0.5f){
 8008d98:	edd7 7a64 	vldr	s15, [r7, #400]	@ 0x190
 8008d9c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8008da0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008da8:	dd02      	ble.n	8008db0 <rc_control_main+0x270>
    	  flight_control_loop_arm_esc(&fcl);
 8008daa:	4816      	ldr	r0, [pc, #88]	@ (8008e04 <rc_control_main+0x2c4>)
 8008dac:	f7f8 fd38 	bl	8001820 <flight_control_loop_arm_esc>
      }

      if (disarm_flag > 0.5f){
 8008db0:	edd7 7a63 	vldr	s15, [r7, #396]	@ 0x18c
 8008db4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8008db8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dc0:	dd02      	ble.n	8008dc8 <rc_control_main+0x288>
    	  flight_control_loop_disarm_esc(&fcl);
 8008dc2:	4810      	ldr	r0, [pc, #64]	@ (8008e04 <rc_control_main+0x2c4>)
 8008dc4:	f7f8 fd4b 	bl	800185e <flight_control_loop_disarm_esc>
      }

      flight_control_loop_update_rc_control(&fcl, target_attitude, target_throttle);
 8008dc8:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8008dcc:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8008dd0:	edd3 6a00 	vldr	s13, [r3]
 8008dd4:	ed93 7a01 	vldr	s14, [r3, #4]
 8008dd8:	edd3 7a02 	vldr	s15, [r3, #8]
 8008ddc:	edd7 1a65 	vldr	s3, [r7, #404]	@ 0x194
 8008de0:	eeb0 0a66 	vmov.f32	s0, s13
 8008de4:	eef0 0a47 	vmov.f32	s1, s14
 8008de8:	eeb0 1a67 	vmov.f32	s2, s15
 8008dec:	4805      	ldr	r0, [pc, #20]	@ (8008e04 <rc_control_main+0x2c4>)
 8008dee:	f7f8 ffe3 	bl	8001db8 <flight_control_loop_update_rc_control>

      vTaskDelay(pdMS_TO_TICKS(HzToMilliSec(RC_CONTROLLER_HZ)));
 8008df2:	200a      	movs	r0, #10
 8008df4:	f00c f8c4 	bl	8014f80 <vTaskDelay>
	  current_message_corrupted = 1;
 8008df8:	e6ef      	b.n	8008bda <rc_control_main+0x9a>
 8008dfa:	bf00      	nop
 8008dfc:	08020198 	.word	0x08020198
 8008e00:	42480000 	.word	0x42480000
 8008e04:	20002828 	.word	0x20002828

08008e08 <print_telemetry_data>:
  }

}


static void print_telemetry_data(void *arg){
 8008e08:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008e0c:	b0a8      	sub	sp, #160	@ 0xa0
 8008e0e:	af04      	add	r7, sp, #16
 8008e10:	6078      	str	r0, [r7, #4]
    // Get estimated attitude and body frame accel/gyro
	coord3D body_frame_accel, body_frame_gyro;
    coord3D raw_accel, raw_gyro;
	quaternion body_frame_estimated_q;
    float local_motors_throttle[4];
	coord3D target_attitude = { 0 };
 8008e12:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008e16:	2200      	movs	r2, #0
 8008e18:	601a      	str	r2, [r3, #0]
 8008e1a:	605a      	str	r2, [r3, #4]
 8008e1c:	609a      	str	r2, [r3, #8]
	float target_throttle = 0.0f;
 8008e1e:	f04f 0300 	mov.w	r3, #0
 8008e22:	633b      	str	r3, [r7, #48]	@ 0x30

    for (;;)
    {
    #if MUTEX_ESP_ENABLE != 0
        xSemaphoreTake(fcl.imu_mutex, portMAX_DELAY);
 8008e24:	4b94      	ldr	r3, [pc, #592]	@ (8009078 <print_telemetry_data+0x270>)
 8008e26:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	@ 0x3ec
 8008e2a:	f04f 31ff 	mov.w	r1, #4294967295
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f00b fc52 	bl	80146d8 <xQueueSemaphoreTake>
    #endif
        imu_get_raw_accel_data(&(fcl.imu), &raw_accel);
 8008e34:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8008e38:	4619      	mov	r1, r3
 8008e3a:	488f      	ldr	r0, [pc, #572]	@ (8009078 <print_telemetry_data+0x270>)
 8008e3c:	f7fa f9e0 	bl	8003200 <imu_get_raw_accel_data>
        imu_get_raw_gyro_data(&(fcl.imu), &raw_gyro);
 8008e40:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8008e44:	4619      	mov	r1, r3
 8008e46:	488c      	ldr	r0, [pc, #560]	@ (8009078 <print_telemetry_data+0x270>)
 8008e48:	f7fa f9ed 	bl	8003226 <imu_get_raw_gyro_data>
        imu_get_estimated_data(&(fcl.imu), &body_frame_estimated_q, &body_frame_accel, &body_frame_gyro);
 8008e4c:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8008e50:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 8008e54:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8008e58:	4887      	ldr	r0, [pc, #540]	@ (8009078 <print_telemetry_data+0x270>)
 8008e5a:	f7fa f9a5 	bl	80031a8 <imu_get_estimated_data>
    #if MUTEX_ESP_ENABLE != 0
        xSemaphoreGive(fcl.imu_mutex);
 8008e5e:	4b86      	ldr	r3, [pc, #536]	@ (8009078 <print_telemetry_data+0x270>)
 8008e60:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	@ 0x3ec
 8008e64:	2300      	movs	r3, #0
 8008e66:	2200      	movs	r2, #0
 8008e68:	2100      	movs	r1, #0
 8008e6a:	f00b f9b3 	bl	80141d4 <xQueueGenericSend>
    #endif

        flight_control_loop_get_motors_throttle(&fcl, local_motors_throttle);
 8008e6e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8008e72:	4619      	mov	r1, r3
 8008e74:	4880      	ldr	r0, [pc, #512]	@ (8009078 <print_telemetry_data+0x270>)
 8008e76:	f7f9 f88b 	bl	8001f90 <flight_control_loop_get_motors_throttle>
        angles3D angles = quat2angle(&(body_frame_estimated_q));
 8008e7a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8008e7e:	4618      	mov	r0, r3
 8008e80:	f7f9 fb9e 	bl	80025c0 <quat2angle>
 8008e84:	eef0 6a40 	vmov.f32	s13, s0
 8008e88:	eeb0 7a60 	vmov.f32	s14, s1
 8008e8c:	eef0 7a41 	vmov.f32	s15, s2
 8008e90:	edc7 6a09 	vstr	s13, [r7, #36]	@ 0x24
 8008e94:	ed87 7a0a 	vstr	s14, [r7, #40]	@ 0x28
 8008e98:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

        printf("%.3f;%.3f;%.3f;", degrees(angles.x), degrees(angles.y), degrees(angles.z));
 8008e9c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8008ea0:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 800907c <print_telemetry_data+0x274>
 8008ea4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008ea8:	ee17 0a90 	vmov	r0, s15
 8008eac:	f7f7 fb4c 	bl	8000548 <__aeabi_f2d>
 8008eb0:	4680      	mov	r8, r0
 8008eb2:	4689      	mov	r9, r1
 8008eb4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8008eb8:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 800907c <print_telemetry_data+0x274>
 8008ebc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008ec0:	ee17 0a90 	vmov	r0, s15
 8008ec4:	f7f7 fb40 	bl	8000548 <__aeabi_f2d>
 8008ec8:	4604      	mov	r4, r0
 8008eca:	460d      	mov	r5, r1
 8008ecc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8008ed0:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 800907c <print_telemetry_data+0x274>
 8008ed4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008ed8:	ee17 0a90 	vmov	r0, s15
 8008edc:	f7f7 fb34 	bl	8000548 <__aeabi_f2d>
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	460b      	mov	r3, r1
 8008ee4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ee8:	e9cd 4500 	strd	r4, r5, [sp]
 8008eec:	4642      	mov	r2, r8
 8008eee:	464b      	mov	r3, r9
 8008ef0:	4863      	ldr	r0, [pc, #396]	@ (8009080 <print_telemetry_data+0x278>)
 8008ef2:	f011 f9b5 	bl	801a260 <iprintf>
        printf("%.3f;%.3f;%.3f;", body_frame_accel.x, body_frame_accel.y, body_frame_accel.z);
 8008ef6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008efa:	4618      	mov	r0, r3
 8008efc:	f7f7 fb24 	bl	8000548 <__aeabi_f2d>
 8008f00:	4680      	mov	r8, r0
 8008f02:	4689      	mov	r9, r1
 8008f04:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f08:	4618      	mov	r0, r3
 8008f0a:	f7f7 fb1d 	bl	8000548 <__aeabi_f2d>
 8008f0e:	4604      	mov	r4, r0
 8008f10:	460d      	mov	r5, r1
 8008f12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008f16:	4618      	mov	r0, r3
 8008f18:	f7f7 fb16 	bl	8000548 <__aeabi_f2d>
 8008f1c:	4602      	mov	r2, r0
 8008f1e:	460b      	mov	r3, r1
 8008f20:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008f24:	e9cd 4500 	strd	r4, r5, [sp]
 8008f28:	4642      	mov	r2, r8
 8008f2a:	464b      	mov	r3, r9
 8008f2c:	4854      	ldr	r0, [pc, #336]	@ (8009080 <print_telemetry_data+0x278>)
 8008f2e:	f011 f997 	bl	801a260 <iprintf>
        printf("%.3f;%.3f;%.3f;", body_frame_gyro.x, body_frame_gyro.y, body_frame_gyro.z);
 8008f32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f34:	4618      	mov	r0, r3
 8008f36:	f7f7 fb07 	bl	8000548 <__aeabi_f2d>
 8008f3a:	4680      	mov	r8, r0
 8008f3c:	4689      	mov	r9, r1
 8008f3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008f40:	4618      	mov	r0, r3
 8008f42:	f7f7 fb01 	bl	8000548 <__aeabi_f2d>
 8008f46:	4604      	mov	r4, r0
 8008f48:	460d      	mov	r5, r1
 8008f4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f7f7 fafa 	bl	8000548 <__aeabi_f2d>
 8008f54:	4602      	mov	r2, r0
 8008f56:	460b      	mov	r3, r1
 8008f58:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008f5c:	e9cd 4500 	strd	r4, r5, [sp]
 8008f60:	4642      	mov	r2, r8
 8008f62:	464b      	mov	r3, r9
 8008f64:	4846      	ldr	r0, [pc, #280]	@ (8009080 <print_telemetry_data+0x278>)
 8008f66:	f011 f97b 	bl	801a260 <iprintf>
//        printf("%.3f;%.3f;%.3f;", raw_accel.x, raw_accel.y, raw_accel.z);
//        printf("%.3f;%.3f;%.3f;", raw_gyro.x, raw_gyro.y, raw_gyro.z);
//        printf("%.3f;%.3f;%.3f;%.3f;", local_motors_throttle[0], local_motors_throttle[1], local_motors_throttle[2], local_motors_throttle[3]);

#if MUTEX_ESP_ENABLE != 0
	xSemaphoreTake(fcl.rc_attitude_control_mutex, portMAX_DELAY);
 8008f6a:	4b43      	ldr	r3, [pc, #268]	@ (8009078 <print_telemetry_data+0x270>)
 8008f6c:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	@ 0x3f8
 8008f70:	f04f 31ff 	mov.w	r1, #4294967295
 8008f74:	4618      	mov	r0, r3
 8008f76:	f00b fbaf 	bl	80146d8 <xQueueSemaphoreTake>
#endif
	rc_attitude_control_get_processed(
 8008f7a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008f7e:	f103 0008 	add.w	r0, r3, #8
 8008f82:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008f86:	1d1a      	adds	r2, r3, #4
 8008f88:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8008f8c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008f90:	9300      	str	r3, [sp, #0]
 8008f92:	4603      	mov	r3, r0
 8008f94:	483b      	ldr	r0, [pc, #236]	@ (8009084 <print_telemetry_data+0x27c>)
 8008f96:	f7fb fc43 	bl	8004820 <rc_attitude_control_get_processed>
		&(target_attitude.y),
		&(target_attitude.z),
		&target_throttle
	);
#if MUTEX_ESP_ENABLE != 0
	xSemaphoreGive(fcl.rc_attitude_control_mutex);
 8008f9a:	4b37      	ldr	r3, [pc, #220]	@ (8009078 <print_telemetry_data+0x270>)
 8008f9c:	f8d3 03f8 	ldr.w	r0, [r3, #1016]	@ 0x3f8
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	2100      	movs	r1, #0
 8008fa6:	f00b f915 	bl	80141d4 <xQueueGenericSend>
#endif
//	printf("%.3f;%.3f;%.3f;%.3f;", target_attitude.x, target_attitude.y, target_attitude.z, target_throttle);

#if MUTEX_ESP_ENABLE != 0
	xSemaphoreTake(fcl.attitude_controller_mutex, portMAX_DELAY);
 8008faa:	4b33      	ldr	r3, [pc, #204]	@ (8009078 <print_telemetry_data+0x270>)
 8008fac:	f8d3 33f4 	ldr.w	r3, [r3, #1012]	@ 0x3f4
 8008fb0:	f04f 31ff 	mov.w	r1, #4294967295
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f00b fb8f 	bl	80146d8 <xQueueSemaphoreTake>
#endif
	float target_roll_rate = 0.0f;
 8008fba:	f04f 0300 	mov.w	r3, #0
 8008fbe:	623b      	str	r3, [r7, #32]
	float target_pitch_rate = 0.0f;
 8008fc0:	f04f 0300 	mov.w	r3, #0
 8008fc4:	61fb      	str	r3, [r7, #28]
	float target_yaw_rate = 0.0f;
 8008fc6:	f04f 0300 	mov.w	r3, #0
 8008fca:	61bb      	str	r3, [r7, #24]
	attitude_controller_get_calculated_rate(
 8008fcc:	f107 0318 	add.w	r3, r7, #24
 8008fd0:	f107 021c 	add.w	r2, r7, #28
 8008fd4:	f107 0120 	add.w	r1, r7, #32
 8008fd8:	482b      	ldr	r0, [pc, #172]	@ (8009088 <print_telemetry_data+0x280>)
 8008fda:	f7f8 fab3 	bl	8001544 <attitude_controller_get_calculated_rate>
		&target_roll_rate,
		&target_pitch_rate,
		&target_yaw_rate
	);
#if MUTEX_ESP_ENABLE != 0
	xSemaphoreGive(fcl.attitude_controller_mutex);
 8008fde:	4b26      	ldr	r3, [pc, #152]	@ (8009078 <print_telemetry_data+0x270>)
 8008fe0:	f8d3 03f4 	ldr.w	r0, [r3, #1012]	@ 0x3f4
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	2100      	movs	r1, #0
 8008fea:	f00b f8f3 	bl	80141d4 <xQueueGenericSend>
#endif
//	printf("%.3f;%.3f;%.3f;", target_roll_rate, target_pitch_rate, target_yaw_rate);


#if MUTEX_ESP_ENABLE != 0
	xSemaphoreTake(fcl.rate_controller_mutex, portMAX_DELAY);
 8008fee:	4b22      	ldr	r3, [pc, #136]	@ (8009078 <print_telemetry_data+0x270>)
 8008ff0:	f8d3 33f0 	ldr.w	r3, [r3, #1008]	@ 0x3f0
 8008ff4:	f04f 31ff 	mov.w	r1, #4294967295
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f00b fb6d 	bl	80146d8 <xQueueSemaphoreTake>
#endif
	float pid_roll_output = 0.0f;
 8008ffe:	f04f 0300 	mov.w	r3, #0
 8009002:	617b      	str	r3, [r7, #20]
	float pid_pitch_output = 0.0f;
 8009004:	f04f 0300 	mov.w	r3, #0
 8009008:	613b      	str	r3, [r7, #16]
	float pid_yaw_output = 0.0f;
 800900a:	f04f 0300 	mov.w	r3, #0
 800900e:	60fb      	str	r3, [r7, #12]
	// Get PID outputs
	rate_controller_get_pid_outputs(
 8009010:	f107 030c 	add.w	r3, r7, #12
 8009014:	f107 0210 	add.w	r2, r7, #16
 8009018:	f107 0114 	add.w	r1, r7, #20
 800901c:	481b      	ldr	r0, [pc, #108]	@ (800908c <print_telemetry_data+0x284>)
 800901e:	f7fb f961 	bl	80042e4 <rate_controller_get_pid_outputs>
		&pid_roll_output,
		&pid_pitch_output,
		&pid_yaw_output
	);
#if MUTEX_ESP_ENABLE != 0
	xSemaphoreGive(fcl.rate_controller_mutex);
 8009022:	4b15      	ldr	r3, [pc, #84]	@ (8009078 <print_telemetry_data+0x270>)
 8009024:	f8d3 03f0 	ldr.w	r0, [r3, #1008]	@ 0x3f0
 8009028:	2300      	movs	r3, #0
 800902a:	2200      	movs	r2, #0
 800902c:	2100      	movs	r1, #0
 800902e:	f00b f8d1 	bl	80141d4 <xQueueGenericSend>
#endif
	printf("%.3f;%.3f;%.3f;", pid_roll_output, pid_pitch_output, pid_yaw_output);
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	4618      	mov	r0, r3
 8009036:	f7f7 fa87 	bl	8000548 <__aeabi_f2d>
 800903a:	4680      	mov	r8, r0
 800903c:	4689      	mov	r9, r1
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	4618      	mov	r0, r3
 8009042:	f7f7 fa81 	bl	8000548 <__aeabi_f2d>
 8009046:	4604      	mov	r4, r0
 8009048:	460d      	mov	r5, r1
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	4618      	mov	r0, r3
 800904e:	f7f7 fa7b 	bl	8000548 <__aeabi_f2d>
 8009052:	4602      	mov	r2, r0
 8009054:	460b      	mov	r3, r1
 8009056:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800905a:	e9cd 4500 	strd	r4, r5, [sp]
 800905e:	4642      	mov	r2, r8
 8009060:	464b      	mov	r3, r9
 8009062:	4807      	ldr	r0, [pc, #28]	@ (8009080 <print_telemetry_data+0x278>)
 8009064:	f011 f8fc 	bl	801a260 <iprintf>
//    printf("%lu;", (unsigned long)(uxTaskGetStackHighWaterMark((TaskHandle_t)write_h) * sizeof(StackType_t)));
//    printf("%lu;", (unsigned long)(uxTaskGetStackHighWaterMark((TaskHandle_t)rc_h)     * sizeof(StackType_t)));
//    printf("%lu;", (unsigned long)(uxTaskGetStackHighWaterMark((TaskHandle_t)telem_h)  * sizeof(StackType_t)));


    printf("\n");
 8009068:	200a      	movs	r0, #10
 800906a:	f011 f90b 	bl	801a284 <putchar>
    vTaskDelay(pdMS_TO_TICKS(HzToMilliSec(TELEMETRY_TASK_HZ)));
 800906e:	2032      	movs	r0, #50	@ 0x32
 8009070:	f00b ff86 	bl	8014f80 <vTaskDelay>
    {
 8009074:	bf00      	nop
 8009076:	e6d5      	b.n	8008e24 <print_telemetry_data+0x1c>
 8009078:	20002828 	.word	0x20002828
 800907c:	42652ee1 	.word	0x42652ee1
 8009080:	080201b0 	.word	0x080201b0
 8009084:	20002b18 	.word	0x20002b18
 8009088:	20002ae4 	.word	0x20002ae4
 800908c:	2000296c 	.word	0x2000296c

08009090 <app_init>:
    }
}


void app_init(){
 8009090:	b580      	push	{r7, lr}
 8009092:	b08a      	sub	sp, #40	@ 0x28
 8009094:	af00      	add	r7, sp, #0
    init_imu();
 8009096:	f7ff fb2d 	bl	80086f4 <init_imu>
    flight_control_loop_init(&fcl);
 800909a:	483a      	ldr	r0, [pc, #232]	@ (8009184 <app_init+0xf4>)
 800909c:	f7f8 fc1e 	bl	80018dc <flight_control_loop_init>
    flight_control_loop_disarm_esc(&fcl);
 80090a0:	4838      	ldr	r0, [pc, #224]	@ (8009184 <app_init+0xf4>)
 80090a2:	f7f8 fbdc 	bl	800185e <flight_control_loop_disarm_esc>

    float duty_cycle = esc_pwm_throttle_to_duty_cycle(ESC_PWM_HZ, ESC_PWM_MIN_US, ESC_PWM_MAX_US, 0.0f);
 80090a6:	eddf 1a38 	vldr	s3, [pc, #224]	@ 8009188 <app_init+0xf8>
 80090aa:	ed9f 1a38 	vldr	s2, [pc, #224]	@ 800918c <app_init+0xfc>
 80090ae:	eddf 0a38 	vldr	s1, [pc, #224]	@ 8009190 <app_init+0x100>
 80090b2:	ed9f 0a38 	vldr	s0, [pc, #224]	@ 8009194 <app_init+0x104>
 80090b6:	f7ff f929 	bl	800830c <esc_pwm_throttle_to_duty_cycle>
 80090ba:	ed87 0a08 	vstr	s0, [r7, #32]
 80090be:	2300      	movs	r3, #0
 80090c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80090c2:	f3ef 8310 	mrs	r3, PRIMASK
 80090c6:	61bb      	str	r3, [r7, #24]
  return(result);
 80090c8:	69bb      	ldr	r3, [r7, #24]
    crit_state_t old = __get_PRIMASK();  // 0 or 1
 80090ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80090cc:	b672      	cpsid	i
}
 80090ce:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 80090d0:	f3bf 8f4f 	dsb	sy
}
 80090d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80090d6:	f3bf 8f6f 	isb	sy
}
 80090da:	bf00      	nop
    return old;
 80090dc:	697b      	ldr	r3, [r7, #20]
	crit_state_t sreg = enter_critical();   // save interrupt flag state and disable interrupts
 80090de:	613b      	str	r3, [r7, #16]
    return (type == ATOMIC_FORCEON_CUSTOM) ? PRIMASK_ENABLE_INTERRUPTS : sreg;
 80090e0:	69fb      	ldr	r3, [r7, #28]
 80090e2:	2b01      	cmp	r3, #1
 80090e4:	d001      	beq.n	80090ea <app_init+0x5a>
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	e000      	b.n	80090ec <app_init+0x5c>
 80090ea:	2300      	movs	r3, #0
	ATOMIC_BLOCK_CUSTOM(ATOMIC_RESTORESTATE_CUSTOM)
 80090ec:	603b      	str	r3, [r7, #0]
 80090ee:	2301      	movs	r3, #1
 80090f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80090f2:	e029      	b.n	8009148 <app_init+0xb8>
	{
		pwm_init(&esc_motors[0], MOTOR_1_TIM, MOTOR_1_TIM_CHANNEL, TIMER_CLOCK, ESC_PWM_HZ, duty_cycle);
 80090f4:	edd7 0a08 	vldr	s1, [r7, #32]
 80090f8:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 8009194 <app_init+0x104>
 80090fc:	4b26      	ldr	r3, [pc, #152]	@ (8009198 <app_init+0x108>)
 80090fe:	2200      	movs	r2, #0
 8009100:	4926      	ldr	r1, [pc, #152]	@ (800919c <app_init+0x10c>)
 8009102:	4827      	ldr	r0, [pc, #156]	@ (80091a0 <app_init+0x110>)
 8009104:	f7fe ffac 	bl	8008060 <pwm_init>
		pwm_init(&esc_motors[1], MOTOR_2_TIM, MOTOR_2_TIM_CHANNEL, TIMER_CLOCK, ESC_PWM_HZ, duty_cycle);
 8009108:	edd7 0a08 	vldr	s1, [r7, #32]
 800910c:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 8009194 <app_init+0x104>
 8009110:	4b21      	ldr	r3, [pc, #132]	@ (8009198 <app_init+0x108>)
 8009112:	2204      	movs	r2, #4
 8009114:	4921      	ldr	r1, [pc, #132]	@ (800919c <app_init+0x10c>)
 8009116:	4823      	ldr	r0, [pc, #140]	@ (80091a4 <app_init+0x114>)
 8009118:	f7fe ffa2 	bl	8008060 <pwm_init>
		pwm_init(&esc_motors[2], MOTOR_3_TIM, MOTOR_3_TIM_CHANNEL, TIMER_CLOCK, ESC_PWM_HZ, duty_cycle);
 800911c:	edd7 0a08 	vldr	s1, [r7, #32]
 8009120:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 8009194 <app_init+0x104>
 8009124:	4b1c      	ldr	r3, [pc, #112]	@ (8009198 <app_init+0x108>)
 8009126:	2208      	movs	r2, #8
 8009128:	491c      	ldr	r1, [pc, #112]	@ (800919c <app_init+0x10c>)
 800912a:	481f      	ldr	r0, [pc, #124]	@ (80091a8 <app_init+0x118>)
 800912c:	f7fe ff98 	bl	8008060 <pwm_init>
		pwm_init(&esc_motors[3], MOTOR_4_TIM, MOTOR_4_TIM_CHANNEL, TIMER_CLOCK, ESC_PWM_HZ, duty_cycle);
 8009130:	edd7 0a08 	vldr	s1, [r7, #32]
 8009134:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 8009194 <app_init+0x104>
 8009138:	4b17      	ldr	r3, [pc, #92]	@ (8009198 <app_init+0x108>)
 800913a:	220c      	movs	r2, #12
 800913c:	4917      	ldr	r1, [pc, #92]	@ (800919c <app_init+0x10c>)
 800913e:	481b      	ldr	r0, [pc, #108]	@ (80091ac <app_init+0x11c>)
 8009140:	f7fe ff8e 	bl	8008060 <pwm_init>
	ATOMIC_BLOCK_CUSTOM(ATOMIC_RESTORESTATE_CUSTOM)
 8009144:	2300      	movs	r3, #0
 8009146:	627b      	str	r3, [r7, #36]	@ 0x24
 8009148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800914a:	2b00      	cmp	r3, #0
 800914c:	d1d2      	bne.n	80090f4 <app_init+0x64>
 800914e:	463b      	mov	r3, r7
 8009150:	60fb      	str	r3, [r7, #12]
	exit_critical(*sreg);		// restore saved I-bit
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dmb 0xF":::"memory");
 8009158:	f3bf 8f5f 	dmb	sy
}
 800915c:	bf00      	nop
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	f383 8810 	msr	PRIMASK, r3
}
 8009168:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800916a:	f3bf 8f4f 	dsb	sy
}
 800916e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009170:	f3bf 8f6f 	isb	sy
}
 8009174:	bf00      	nop
}
 8009176:	bf00      	nop
}
 8009178:	bf00      	nop
	}
}
 800917a:	bf00      	nop
 800917c:	3728      	adds	r7, #40	@ 0x28
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}
 8009182:	bf00      	nop
 8009184:	20002828 	.word	0x20002828
 8009188:	00000000 	.word	0x00000000
 800918c:	44fa0000 	.word	0x44fa0000
 8009190:	447a0000 	.word	0x447a0000
 8009194:	43c80000 	.word	0x43c80000
 8009198:	0501bd00 	.word	0x0501bd00
 800919c:	20004ff4 	.word	0x20004ff4
 80091a0:	20002c40 	.word	0x20002c40
 80091a4:	20002c54 	.word	0x20002c54
 80091a8:	20002c68 	.word	0x20002c68
 80091ac:	20002c7c 	.word	0x20002c7c

080091b0 <app_main>:

void app_main(void *argument)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b0aa      	sub	sp, #168	@ 0xa8
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
	app_init();
 80091b8:	f7ff ff6a 	bl	8009090 <app_init>
    //   original 13  -> normal
    //   original 5   -> below normal
    //
    // If you need finer spacing, use osPriorityHigh1..7, osPriorityAboveNormal1..7 (if available).

    const osThreadAttr_t flight_attr = {
 80091bc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80091c0:	2224      	movs	r2, #36	@ 0x24
 80091c2:	2100      	movs	r1, #0
 80091c4:	4618      	mov	r0, r3
 80091c6:	f011 fa05 	bl	801a5d4 <memset>
 80091ca:	4b5f      	ldr	r3, [pc, #380]	@ (8009348 <app_main+0x198>)
 80091cc:	677b      	str	r3, [r7, #116]	@ 0x74
 80091ce:	4b5f      	ldr	r3, [pc, #380]	@ (800934c <app_main+0x19c>)
 80091d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80091d2:	23a8      	movs	r3, #168	@ 0xa8
 80091d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80091d8:	4b5d      	ldr	r3, [pc, #372]	@ (8009350 <app_main+0x1a0>)
 80091da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80091de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80091e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80091e6:	2328      	movs	r3, #40	@ 0x28
 80091e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        .stack_mem  = flight_stack,
        .stack_size = sizeof(flight_stack),
		.cb_mem = &flight_h_taskControlBlock,
		.cb_size = sizeof(flight_h_taskControlBlock)
    };
    flight_h = osThreadNew(flight_controller_main, NULL, &flight_attr);
 80091ec:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80091f0:	461a      	mov	r2, r3
 80091f2:	2100      	movs	r1, #0
 80091f4:	4857      	ldr	r0, [pc, #348]	@ (8009354 <app_main+0x1a4>)
 80091f6:	f00a fcdf 	bl	8013bb8 <osThreadNew>
 80091fa:	4603      	mov	r3, r0
 80091fc:	4a56      	ldr	r2, [pc, #344]	@ (8009358 <app_main+0x1a8>)
 80091fe:	6013      	str	r3, [r2, #0]
    configASSERT(flight_h != NULL);
 8009200:	4b55      	ldr	r3, [pc, #340]	@ (8009358 <app_main+0x1a8>)
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d10c      	bne.n	8009222 <app_main+0x72>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800920c:	f383 8811 	msr	BASEPRI, r3
 8009210:	f3bf 8f6f 	isb	sy
 8009214:	f3bf 8f4f 	dsb	sy
 8009218:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800921c:	bf00      	nop
 800921e:	bf00      	nop
 8009220:	e7fd      	b.n	800921e <app_main+0x6e>

    const osThreadAttr_t write_attr = {
 8009222:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8009226:	2224      	movs	r2, #36	@ 0x24
 8009228:	2100      	movs	r1, #0
 800922a:	4618      	mov	r0, r3
 800922c:	f011 f9d2 	bl	801a5d4 <memset>
 8009230:	4b4a      	ldr	r3, [pc, #296]	@ (800935c <app_main+0x1ac>)
 8009232:	653b      	str	r3, [r7, #80]	@ 0x50
 8009234:	4b4a      	ldr	r3, [pc, #296]	@ (8009360 <app_main+0x1b0>)
 8009236:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009238:	23a8      	movs	r3, #168	@ 0xa8
 800923a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800923c:	4b49      	ldr	r3, [pc, #292]	@ (8009364 <app_main+0x1b4>)
 800923e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009240:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009244:	667b      	str	r3, [r7, #100]	@ 0x64
 8009246:	2320      	movs	r3, #32
 8009248:	66bb      	str	r3, [r7, #104]	@ 0x68
        .stack_mem  = write_stack,
        .stack_size = sizeof(write_stack),
		.cb_mem = &write_h_taskControlBlock,
		.cb_size = sizeof(write_h_taskControlBlock)
    };
    write_h = osThreadNew(write_motor_main, NULL, &write_attr);
 800924a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800924e:	461a      	mov	r2, r3
 8009250:	2100      	movs	r1, #0
 8009252:	4845      	ldr	r0, [pc, #276]	@ (8009368 <app_main+0x1b8>)
 8009254:	f00a fcb0 	bl	8013bb8 <osThreadNew>
 8009258:	4603      	mov	r3, r0
 800925a:	4a44      	ldr	r2, [pc, #272]	@ (800936c <app_main+0x1bc>)
 800925c:	6013      	str	r3, [r2, #0]
    configASSERT(write_h != NULL);
 800925e:	4b43      	ldr	r3, [pc, #268]	@ (800936c <app_main+0x1bc>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d10c      	bne.n	8009280 <app_main+0xd0>
	__asm volatile
 8009266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800926a:	f383 8811 	msr	BASEPRI, r3
 800926e:	f3bf 8f6f 	isb	sy
 8009272:	f3bf 8f4f 	dsb	sy
 8009276:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
}
 800927a:	bf00      	nop
 800927c:	bf00      	nop
 800927e:	e7fd      	b.n	800927c <app_main+0xcc>

    const osThreadAttr_t rc_attr = {
 8009280:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009284:	2224      	movs	r2, #36	@ 0x24
 8009286:	2100      	movs	r1, #0
 8009288:	4618      	mov	r0, r3
 800928a:	f011 f9a3 	bl	801a5d4 <memset>
 800928e:	4b38      	ldr	r3, [pc, #224]	@ (8009370 <app_main+0x1c0>)
 8009290:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009292:	4b38      	ldr	r3, [pc, #224]	@ (8009374 <app_main+0x1c4>)
 8009294:	637b      	str	r3, [r7, #52]	@ 0x34
 8009296:	23a8      	movs	r3, #168	@ 0xa8
 8009298:	63bb      	str	r3, [r7, #56]	@ 0x38
 800929a:	4b37      	ldr	r3, [pc, #220]	@ (8009378 <app_main+0x1c8>)
 800929c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800929e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80092a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80092a4:	2318      	movs	r3, #24
 80092a6:	647b      	str	r3, [r7, #68]	@ 0x44
        .stack_mem  = rc_stack,
        .stack_size = sizeof(rc_stack),
		.cb_mem = &rc_h_taskControlBlock,
		.cb_size = sizeof(rc_h_taskControlBlock)
    };
    rc_h = osThreadNew(rc_control_main, NULL, &rc_attr);
 80092a8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80092ac:	461a      	mov	r2, r3
 80092ae:	2100      	movs	r1, #0
 80092b0:	4832      	ldr	r0, [pc, #200]	@ (800937c <app_main+0x1cc>)
 80092b2:	f00a fc81 	bl	8013bb8 <osThreadNew>
 80092b6:	4603      	mov	r3, r0
 80092b8:	4a31      	ldr	r2, [pc, #196]	@ (8009380 <app_main+0x1d0>)
 80092ba:	6013      	str	r3, [r2, #0]
    configASSERT(rc_h != NULL);
 80092bc:	4b30      	ldr	r3, [pc, #192]	@ (8009380 <app_main+0x1d0>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d10c      	bne.n	80092de <app_main+0x12e>
	__asm volatile
 80092c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092c8:	f383 8811 	msr	BASEPRI, r3
 80092cc:	f3bf 8f6f 	isb	sy
 80092d0:	f3bf 8f4f 	dsb	sy
 80092d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
}
 80092d8:	bf00      	nop
 80092da:	bf00      	nop
 80092dc:	e7fd      	b.n	80092da <app_main+0x12a>

    const osThreadAttr_t telem_attr = {
 80092de:	f107 0308 	add.w	r3, r7, #8
 80092e2:	2224      	movs	r2, #36	@ 0x24
 80092e4:	2100      	movs	r1, #0
 80092e6:	4618      	mov	r0, r3
 80092e8:	f011 f974 	bl	801a5d4 <memset>
 80092ec:	4b25      	ldr	r3, [pc, #148]	@ (8009384 <app_main+0x1d4>)
 80092ee:	60bb      	str	r3, [r7, #8]
 80092f0:	4b25      	ldr	r3, [pc, #148]	@ (8009388 <app_main+0x1d8>)
 80092f2:	613b      	str	r3, [r7, #16]
 80092f4:	23a8      	movs	r3, #168	@ 0xa8
 80092f6:	617b      	str	r3, [r7, #20]
 80092f8:	4b24      	ldr	r3, [pc, #144]	@ (800938c <app_main+0x1dc>)
 80092fa:	61bb      	str	r3, [r7, #24]
 80092fc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009300:	61fb      	str	r3, [r7, #28]
 8009302:	2310      	movs	r3, #16
 8009304:	623b      	str	r3, [r7, #32]
        .stack_mem  = telem_stack,
        .stack_size = sizeof(telem_stack),
		.cb_mem = &telem_h_taskControlBlock,
		.cb_size = sizeof(telem_h_taskControlBlock)
    };
    telem_h = osThreadNew(print_telemetry_data, NULL, &telem_attr);
 8009306:	f107 0308 	add.w	r3, r7, #8
 800930a:	461a      	mov	r2, r3
 800930c:	2100      	movs	r1, #0
 800930e:	4820      	ldr	r0, [pc, #128]	@ (8009390 <app_main+0x1e0>)
 8009310:	f00a fc52 	bl	8013bb8 <osThreadNew>
 8009314:	4603      	mov	r3, r0
 8009316:	4a1f      	ldr	r2, [pc, #124]	@ (8009394 <app_main+0x1e4>)
 8009318:	6013      	str	r3, [r2, #0]
    configASSERT(telem_h != NULL);
 800931a:	4b1e      	ldr	r3, [pc, #120]	@ (8009394 <app_main+0x1e4>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d10c      	bne.n	800933c <app_main+0x18c>
	__asm volatile
 8009322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009326:	f383 8811 	msr	BASEPRI, r3
 800932a:	f3bf 8f6f 	isb	sy
 800932e:	f3bf 8f4f 	dsb	sy
 8009332:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
}
 8009336:	bf00      	nop
 8009338:	bf00      	nop
 800933a:	e7fd      	b.n	8009338 <app_main+0x188>

    for (;;) {
        vTaskDelay(pdMS_TO_TICKS(1000));
 800933c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8009340:	f00b fe1e 	bl	8014f80 <vTaskDelay>
 8009344:	e7fa      	b.n	800933c <app_main+0x18c>
 8009346:	bf00      	nop
 8009348:	080201c0 	.word	0x080201c0
 800934c:	20004c98 	.word	0x20004c98
 8009350:	20002c98 	.word	0x20002c98
 8009354:	080087c5 	.word	0x080087c5
 8009358:	20004f38 	.word	0x20004f38
 800935c:	080201d8 	.word	0x080201d8
 8009360:	20004d40 	.word	0x20004d40
 8009364:	20003498 	.word	0x20003498
 8009368:	0800892d 	.word	0x0800892d
 800936c:	20004f3c 	.word	0x20004f3c
 8009370:	080201ec 	.word	0x080201ec
 8009374:	20004de8 	.word	0x20004de8
 8009378:	20003c98 	.word	0x20003c98
 800937c:	08008b41 	.word	0x08008b41
 8009380:	20004f40 	.word	0x20004f40
 8009384:	080201fc 	.word	0x080201fc
 8009388:	20004e90 	.word	0x20004e90
 800938c:	20004498 	.word	0x20004498
 8009390:	08008e09 	.word	0x08008e09
 8009394:	20004f44 	.word	0x20004f44

08009398 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800939c:	4b17      	ldr	r3, [pc, #92]	@ (80093fc <MX_SPI1_Init+0x64>)
 800939e:	4a18      	ldr	r2, [pc, #96]	@ (8009400 <MX_SPI1_Init+0x68>)
 80093a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80093a2:	4b16      	ldr	r3, [pc, #88]	@ (80093fc <MX_SPI1_Init+0x64>)
 80093a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80093a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80093aa:	4b14      	ldr	r3, [pc, #80]	@ (80093fc <MX_SPI1_Init+0x64>)
 80093ac:	2200      	movs	r2, #0
 80093ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80093b0:	4b12      	ldr	r3, [pc, #72]	@ (80093fc <MX_SPI1_Init+0x64>)
 80093b2:	2200      	movs	r2, #0
 80093b4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80093b6:	4b11      	ldr	r3, [pc, #68]	@ (80093fc <MX_SPI1_Init+0x64>)
 80093b8:	2202      	movs	r2, #2
 80093ba:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80093bc:	4b0f      	ldr	r3, [pc, #60]	@ (80093fc <MX_SPI1_Init+0x64>)
 80093be:	2201      	movs	r2, #1
 80093c0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80093c2:	4b0e      	ldr	r3, [pc, #56]	@ (80093fc <MX_SPI1_Init+0x64>)
 80093c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80093c8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80093ca:	4b0c      	ldr	r3, [pc, #48]	@ (80093fc <MX_SPI1_Init+0x64>)
 80093cc:	2220      	movs	r2, #32
 80093ce:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80093d0:	4b0a      	ldr	r3, [pc, #40]	@ (80093fc <MX_SPI1_Init+0x64>)
 80093d2:	2200      	movs	r2, #0
 80093d4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80093d6:	4b09      	ldr	r3, [pc, #36]	@ (80093fc <MX_SPI1_Init+0x64>)
 80093d8:	2200      	movs	r2, #0
 80093da:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80093dc:	4b07      	ldr	r3, [pc, #28]	@ (80093fc <MX_SPI1_Init+0x64>)
 80093de:	2200      	movs	r2, #0
 80093e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80093e2:	4b06      	ldr	r3, [pc, #24]	@ (80093fc <MX_SPI1_Init+0x64>)
 80093e4:	220a      	movs	r2, #10
 80093e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80093e8:	4804      	ldr	r0, [pc, #16]	@ (80093fc <MX_SPI1_Init+0x64>)
 80093ea:	f003 ffbd 	bl	800d368 <HAL_SPI_Init>
 80093ee:	4603      	mov	r3, r0
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d001      	beq.n	80093f8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80093f4:	f7ff f930 	bl	8008658 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80093f8:	bf00      	nop
 80093fa:	bd80      	pop	{r7, pc}
 80093fc:	20004f50 	.word	0x20004f50
 8009400:	40013000 	.word	0x40013000

08009404 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b08a      	sub	sp, #40	@ 0x28
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800940c:	f107 0314 	add.w	r3, r7, #20
 8009410:	2200      	movs	r2, #0
 8009412:	601a      	str	r2, [r3, #0]
 8009414:	605a      	str	r2, [r3, #4]
 8009416:	609a      	str	r2, [r3, #8]
 8009418:	60da      	str	r2, [r3, #12]
 800941a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4a19      	ldr	r2, [pc, #100]	@ (8009488 <HAL_SPI_MspInit+0x84>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d12b      	bne.n	800947e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8009426:	2300      	movs	r3, #0
 8009428:	613b      	str	r3, [r7, #16]
 800942a:	4b18      	ldr	r3, [pc, #96]	@ (800948c <HAL_SPI_MspInit+0x88>)
 800942c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800942e:	4a17      	ldr	r2, [pc, #92]	@ (800948c <HAL_SPI_MspInit+0x88>)
 8009430:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009434:	6453      	str	r3, [r2, #68]	@ 0x44
 8009436:	4b15      	ldr	r3, [pc, #84]	@ (800948c <HAL_SPI_MspInit+0x88>)
 8009438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800943a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800943e:	613b      	str	r3, [r7, #16]
 8009440:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009442:	2300      	movs	r3, #0
 8009444:	60fb      	str	r3, [r7, #12]
 8009446:	4b11      	ldr	r3, [pc, #68]	@ (800948c <HAL_SPI_MspInit+0x88>)
 8009448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800944a:	4a10      	ldr	r2, [pc, #64]	@ (800948c <HAL_SPI_MspInit+0x88>)
 800944c:	f043 0301 	orr.w	r3, r3, #1
 8009450:	6313      	str	r3, [r2, #48]	@ 0x30
 8009452:	4b0e      	ldr	r3, [pc, #56]	@ (800948c <HAL_SPI_MspInit+0x88>)
 8009454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009456:	f003 0301 	and.w	r3, r3, #1
 800945a:	60fb      	str	r3, [r7, #12]
 800945c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800945e:	23e0      	movs	r3, #224	@ 0xe0
 8009460:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009462:	2302      	movs	r3, #2
 8009464:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009466:	2300      	movs	r3, #0
 8009468:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800946a:	2303      	movs	r3, #3
 800946c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800946e:	2305      	movs	r3, #5
 8009470:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009472:	f107 0314 	add.w	r3, r7, #20
 8009476:	4619      	mov	r1, r3
 8009478:	4805      	ldr	r0, [pc, #20]	@ (8009490 <HAL_SPI_MspInit+0x8c>)
 800947a:	f001 fda7 	bl	800afcc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800947e:	bf00      	nop
 8009480:	3728      	adds	r7, #40	@ 0x28
 8009482:	46bd      	mov	sp, r7
 8009484:	bd80      	pop	{r7, pc}
 8009486:	bf00      	nop
 8009488:	40013000 	.word	0x40013000
 800948c:	40023800 	.word	0x40023800
 8009490:	40020000 	.word	0x40020000

08009494 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b082      	sub	sp, #8
 8009498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800949a:	2300      	movs	r3, #0
 800949c:	607b      	str	r3, [r7, #4]
 800949e:	4b12      	ldr	r3, [pc, #72]	@ (80094e8 <HAL_MspInit+0x54>)
 80094a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094a2:	4a11      	ldr	r2, [pc, #68]	@ (80094e8 <HAL_MspInit+0x54>)
 80094a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80094a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80094aa:	4b0f      	ldr	r3, [pc, #60]	@ (80094e8 <HAL_MspInit+0x54>)
 80094ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80094b2:	607b      	str	r3, [r7, #4]
 80094b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80094b6:	2300      	movs	r3, #0
 80094b8:	603b      	str	r3, [r7, #0]
 80094ba:	4b0b      	ldr	r3, [pc, #44]	@ (80094e8 <HAL_MspInit+0x54>)
 80094bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094be:	4a0a      	ldr	r2, [pc, #40]	@ (80094e8 <HAL_MspInit+0x54>)
 80094c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80094c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80094c6:	4b08      	ldr	r3, [pc, #32]	@ (80094e8 <HAL_MspInit+0x54>)
 80094c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80094ce:	603b      	str	r3, [r7, #0]
 80094d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80094d2:	2200      	movs	r2, #0
 80094d4:	210f      	movs	r1, #15
 80094d6:	f06f 0001 	mvn.w	r0, #1
 80094da:	f001 f8df 	bl	800a69c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80094de:	bf00      	nop
 80094e0:	3708      	adds	r7, #8
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
 80094e6:	bf00      	nop
 80094e8:	40023800 	.word	0x40023800

080094ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b08c      	sub	sp, #48	@ 0x30
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80094f4:	2300      	movs	r3, #0
 80094f6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80094f8:	2300      	movs	r3, #0
 80094fa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80094fc:	2300      	movs	r3, #0
 80094fe:	60bb      	str	r3, [r7, #8]
 8009500:	4b2f      	ldr	r3, [pc, #188]	@ (80095c0 <HAL_InitTick+0xd4>)
 8009502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009504:	4a2e      	ldr	r2, [pc, #184]	@ (80095c0 <HAL_InitTick+0xd4>)
 8009506:	f043 0301 	orr.w	r3, r3, #1
 800950a:	6453      	str	r3, [r2, #68]	@ 0x44
 800950c:	4b2c      	ldr	r3, [pc, #176]	@ (80095c0 <HAL_InitTick+0xd4>)
 800950e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009510:	f003 0301 	and.w	r3, r3, #1
 8009514:	60bb      	str	r3, [r7, #8]
 8009516:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8009518:	f107 020c 	add.w	r2, r7, #12
 800951c:	f107 0310 	add.w	r3, r7, #16
 8009520:	4611      	mov	r1, r2
 8009522:	4618      	mov	r0, r3
 8009524:	f003 feee 	bl	800d304 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8009528:	f003 fed8 	bl	800d2dc <HAL_RCC_GetPCLK2Freq>
 800952c:	4603      	mov	r3, r0
 800952e:	005b      	lsls	r3, r3, #1
 8009530:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8009532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009534:	4a23      	ldr	r2, [pc, #140]	@ (80095c4 <HAL_InitTick+0xd8>)
 8009536:	fba2 2303 	umull	r2, r3, r2, r3
 800953a:	0c9b      	lsrs	r3, r3, #18
 800953c:	3b01      	subs	r3, #1
 800953e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8009540:	4b21      	ldr	r3, [pc, #132]	@ (80095c8 <HAL_InitTick+0xdc>)
 8009542:	4a22      	ldr	r2, [pc, #136]	@ (80095cc <HAL_InitTick+0xe0>)
 8009544:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8009546:	4b20      	ldr	r3, [pc, #128]	@ (80095c8 <HAL_InitTick+0xdc>)
 8009548:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800954c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800954e:	4a1e      	ldr	r2, [pc, #120]	@ (80095c8 <HAL_InitTick+0xdc>)
 8009550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009552:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8009554:	4b1c      	ldr	r3, [pc, #112]	@ (80095c8 <HAL_InitTick+0xdc>)
 8009556:	2200      	movs	r2, #0
 8009558:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800955a:	4b1b      	ldr	r3, [pc, #108]	@ (80095c8 <HAL_InitTick+0xdc>)
 800955c:	2200      	movs	r2, #0
 800955e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009560:	4b19      	ldr	r3, [pc, #100]	@ (80095c8 <HAL_InitTick+0xdc>)
 8009562:	2200      	movs	r2, #0
 8009564:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8009566:	4818      	ldr	r0, [pc, #96]	@ (80095c8 <HAL_InitTick+0xdc>)
 8009568:	f004 fcd0 	bl	800df0c <HAL_TIM_Base_Init>
 800956c:	4603      	mov	r3, r0
 800956e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8009572:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009576:	2b00      	cmp	r3, #0
 8009578:	d11b      	bne.n	80095b2 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800957a:	4813      	ldr	r0, [pc, #76]	@ (80095c8 <HAL_InitTick+0xdc>)
 800957c:	f004 fd7e 	bl	800e07c <HAL_TIM_Base_Start_IT>
 8009580:	4603      	mov	r3, r0
 8009582:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8009586:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800958a:	2b00      	cmp	r3, #0
 800958c:	d111      	bne.n	80095b2 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800958e:	2019      	movs	r0, #25
 8009590:	f001 f8a0 	bl	800a6d4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2b0f      	cmp	r3, #15
 8009598:	d808      	bhi.n	80095ac <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800959a:	2200      	movs	r2, #0
 800959c:	6879      	ldr	r1, [r7, #4]
 800959e:	2019      	movs	r0, #25
 80095a0:	f001 f87c 	bl	800a69c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80095a4:	4a0a      	ldr	r2, [pc, #40]	@ (80095d0 <HAL_InitTick+0xe4>)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6013      	str	r3, [r2, #0]
 80095aa:	e002      	b.n	80095b2 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80095ac:	2301      	movs	r3, #1
 80095ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80095b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3730      	adds	r7, #48	@ 0x30
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop
 80095c0:	40023800 	.word	0x40023800
 80095c4:	431bde83 	.word	0x431bde83
 80095c8:	20004fa8 	.word	0x20004fa8
 80095cc:	40010000 	.word	0x40010000
 80095d0:	20000058 	.word	0x20000058

080095d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80095d4:	b480      	push	{r7}
 80095d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80095d8:	bf00      	nop
 80095da:	e7fd      	b.n	80095d8 <NMI_Handler+0x4>

080095dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80095dc:	b480      	push	{r7}
 80095de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80095e0:	bf00      	nop
 80095e2:	e7fd      	b.n	80095e0 <HardFault_Handler+0x4>

080095e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80095e4:	b480      	push	{r7}
 80095e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80095e8:	bf00      	nop
 80095ea:	e7fd      	b.n	80095e8 <MemManage_Handler+0x4>

080095ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80095ec:	b480      	push	{r7}
 80095ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80095f0:	bf00      	nop
 80095f2:	e7fd      	b.n	80095f0 <BusFault_Handler+0x4>

080095f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80095f4:	b480      	push	{r7}
 80095f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80095f8:	bf00      	nop
 80095fa:	e7fd      	b.n	80095f8 <UsageFault_Handler+0x4>

080095fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80095fc:	b480      	push	{r7}
 80095fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009600:	bf00      	nop
 8009602:	46bd      	mov	sp, r7
 8009604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009608:	4770      	bx	lr
	...

0800960c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8009610:	4802      	ldr	r0, [pc, #8]	@ (800961c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8009612:	f004 ff23 	bl	800e45c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8009616:	bf00      	nop
 8009618:	bd80      	pop	{r7, pc}
 800961a:	bf00      	nop
 800961c:	20004fa8 	.word	0x20004fa8

08009620 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8009624:	4802      	ldr	r0, [pc, #8]	@ (8009630 <TIM4_IRQHandler+0x10>)
 8009626:	f004 ff19 	bl	800e45c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800962a:	bf00      	nop
 800962c:	bd80      	pop	{r7, pc}
 800962e:	bf00      	nop
 8009630:	2000503c 	.word	0x2000503c

08009634 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b082      	sub	sp, #8
 8009638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800963a:	480e      	ldr	r0, [pc, #56]	@ (8009674 <USART1_IRQHandler+0x40>)
 800963c:	f005 fe74 	bl	800f328 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE))
 8009640:	4b0c      	ldr	r3, [pc, #48]	@ (8009674 <USART1_IRQHandler+0x40>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	f003 0310 	and.w	r3, r3, #16
 800964a:	2b10      	cmp	r3, #16
 800964c:	d10d      	bne.n	800966a <USART1_IRQHandler+0x36>
  {
      __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 800964e:	2300      	movs	r3, #0
 8009650:	607b      	str	r3, [r7, #4]
 8009652:	4b08      	ldr	r3, [pc, #32]	@ (8009674 <USART1_IRQHandler+0x40>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	607b      	str	r3, [r7, #4]
 800965a:	4b06      	ldr	r3, [pc, #24]	@ (8009674 <USART1_IRQHandler+0x40>)
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	685b      	ldr	r3, [r3, #4]
 8009660:	607b      	str	r3, [r7, #4]
 8009662:	687b      	ldr	r3, [r7, #4]
      HAL_UART_IDLECallback(&huart1);
 8009664:	4803      	ldr	r0, [pc, #12]	@ (8009674 <USART1_IRQHandler+0x40>)
 8009666:	f000 fc0d 	bl	8009e84 <HAL_UART_IDLECallback>
  }
  /* USER CODE END USART1_IRQn 1 */
}
 800966a:	bf00      	nop
 800966c:	3708      	adds	r7, #8
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}
 8009672:	bf00      	nop
 8009674:	2000612c 	.word	0x2000612c

08009678 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800967c:	4802      	ldr	r0, [pc, #8]	@ (8009688 <DMA2_Stream2_IRQHandler+0x10>)
 800967e:	f001 fa3b 	bl	800aaf8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8009682:	bf00      	nop
 8009684:	bd80      	pop	{r7, pc}
 8009686:	bf00      	nop
 8009688:	20006174 	.word	0x20006174

0800968c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8009690:	4802      	ldr	r0, [pc, #8]	@ (800969c <OTG_FS_IRQHandler+0x10>)
 8009692:	f002 f890 	bl	800b7b6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8009696:	bf00      	nop
 8009698:	bd80      	pop	{r7, pc}
 800969a:	bf00      	nop
 800969c:	2000c100 	.word	0x2000c100

080096a0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80096a4:	4802      	ldr	r0, [pc, #8]	@ (80096b0 <DMA2_Stream7_IRQHandler+0x10>)
 80096a6:	f001 fa27 	bl	800aaf8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80096aa:	bf00      	nop
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	200061d4 	.word	0x200061d4

080096b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80096b4:	b480      	push	{r7}
 80096b6:	af00      	add	r7, sp, #0
  return 1;
 80096b8:	2301      	movs	r3, #1
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	46bd      	mov	sp, r7
 80096be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c2:	4770      	bx	lr

080096c4 <_kill>:

int _kill(int pid, int sig)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b082      	sub	sp, #8
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
 80096cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80096ce:	f011 f831 	bl	801a734 <__errno>
 80096d2:	4603      	mov	r3, r0
 80096d4:	2216      	movs	r2, #22
 80096d6:	601a      	str	r2, [r3, #0]
  return -1;
 80096d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80096dc:	4618      	mov	r0, r3
 80096de:	3708      	adds	r7, #8
 80096e0:	46bd      	mov	sp, r7
 80096e2:	bd80      	pop	{r7, pc}

080096e4 <_exit>:

void _exit (int status)
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b082      	sub	sp, #8
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80096ec:	f04f 31ff 	mov.w	r1, #4294967295
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	f7ff ffe7 	bl	80096c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80096f6:	bf00      	nop
 80096f8:	e7fd      	b.n	80096f6 <_exit+0x12>

080096fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80096fa:	b580      	push	{r7, lr}
 80096fc:	b086      	sub	sp, #24
 80096fe:	af00      	add	r7, sp, #0
 8009700:	60f8      	str	r0, [r7, #12]
 8009702:	60b9      	str	r1, [r7, #8]
 8009704:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009706:	2300      	movs	r3, #0
 8009708:	617b      	str	r3, [r7, #20]
 800970a:	e00a      	b.n	8009722 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800970c:	f3af 8000 	nop.w
 8009710:	4601      	mov	r1, r0
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	1c5a      	adds	r2, r3, #1
 8009716:	60ba      	str	r2, [r7, #8]
 8009718:	b2ca      	uxtb	r2, r1
 800971a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	3301      	adds	r3, #1
 8009720:	617b      	str	r3, [r7, #20]
 8009722:	697a      	ldr	r2, [r7, #20]
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	429a      	cmp	r2, r3
 8009728:	dbf0      	blt.n	800970c <_read+0x12>
  }

  return len;
 800972a:	687b      	ldr	r3, [r7, #4]
}
 800972c:	4618      	mov	r0, r3
 800972e:	3718      	adds	r7, #24
 8009730:	46bd      	mov	sp, r7
 8009732:	bd80      	pop	{r7, pc}

08009734 <_close>:
  }
  return len;
}

int _close(int file)
{
 8009734:	b480      	push	{r7}
 8009736:	b083      	sub	sp, #12
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800973c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009740:	4618      	mov	r0, r3
 8009742:	370c      	adds	r7, #12
 8009744:	46bd      	mov	sp, r7
 8009746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974a:	4770      	bx	lr

0800974c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800974c:	b480      	push	{r7}
 800974e:	b083      	sub	sp, #12
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
 8009754:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800975c:	605a      	str	r2, [r3, #4]
  return 0;
 800975e:	2300      	movs	r3, #0
}
 8009760:	4618      	mov	r0, r3
 8009762:	370c      	adds	r7, #12
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr

0800976c <_isatty>:

int _isatty(int file)
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8009774:	2301      	movs	r3, #1
}
 8009776:	4618      	mov	r0, r3
 8009778:	370c      	adds	r7, #12
 800977a:	46bd      	mov	sp, r7
 800977c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009780:	4770      	bx	lr

08009782 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009782:	b480      	push	{r7}
 8009784:	b085      	sub	sp, #20
 8009786:	af00      	add	r7, sp, #0
 8009788:	60f8      	str	r0, [r7, #12]
 800978a:	60b9      	str	r1, [r7, #8]
 800978c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800978e:	2300      	movs	r3, #0
}
 8009790:	4618      	mov	r0, r3
 8009792:	3714      	adds	r7, #20
 8009794:	46bd      	mov	sp, r7
 8009796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979a:	4770      	bx	lr

0800979c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b086      	sub	sp, #24
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80097a4:	4a14      	ldr	r2, [pc, #80]	@ (80097f8 <_sbrk+0x5c>)
 80097a6:	4b15      	ldr	r3, [pc, #84]	@ (80097fc <_sbrk+0x60>)
 80097a8:	1ad3      	subs	r3, r2, r3
 80097aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80097ac:	697b      	ldr	r3, [r7, #20]
 80097ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80097b0:	4b13      	ldr	r3, [pc, #76]	@ (8009800 <_sbrk+0x64>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d102      	bne.n	80097be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80097b8:	4b11      	ldr	r3, [pc, #68]	@ (8009800 <_sbrk+0x64>)
 80097ba:	4a12      	ldr	r2, [pc, #72]	@ (8009804 <_sbrk+0x68>)
 80097bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80097be:	4b10      	ldr	r3, [pc, #64]	@ (8009800 <_sbrk+0x64>)
 80097c0:	681a      	ldr	r2, [r3, #0]
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	4413      	add	r3, r2
 80097c6:	693a      	ldr	r2, [r7, #16]
 80097c8:	429a      	cmp	r2, r3
 80097ca:	d207      	bcs.n	80097dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80097cc:	f010 ffb2 	bl	801a734 <__errno>
 80097d0:	4603      	mov	r3, r0
 80097d2:	220c      	movs	r2, #12
 80097d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80097d6:	f04f 33ff 	mov.w	r3, #4294967295
 80097da:	e009      	b.n	80097f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80097dc:	4b08      	ldr	r3, [pc, #32]	@ (8009800 <_sbrk+0x64>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80097e2:	4b07      	ldr	r3, [pc, #28]	@ (8009800 <_sbrk+0x64>)
 80097e4:	681a      	ldr	r2, [r3, #0]
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	4413      	add	r3, r2
 80097ea:	4a05      	ldr	r2, [pc, #20]	@ (8009800 <_sbrk+0x64>)
 80097ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80097ee:	68fb      	ldr	r3, [r7, #12]
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3718      	adds	r7, #24
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bd80      	pop	{r7, pc}
 80097f8:	20020000 	.word	0x20020000
 80097fc:	00000400 	.word	0x00000400
 8009800:	20004ff0 	.word	0x20004ff0
 8009804:	2000c950 	.word	0x2000c950

08009808 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009808:	b480      	push	{r7}
 800980a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800980c:	4b06      	ldr	r3, [pc, #24]	@ (8009828 <SystemInit+0x20>)
 800980e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009812:	4a05      	ldr	r2, [pc, #20]	@ (8009828 <SystemInit+0x20>)
 8009814:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009818:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800981c:	bf00      	nop
 800981e:	46bd      	mov	sp, r7
 8009820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009824:	4770      	bx	lr
 8009826:	bf00      	nop
 8009828:	e000ed00 	.word	0xe000ed00

0800982c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b08e      	sub	sp, #56	@ 0x38
 8009830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009832:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009836:	2200      	movs	r2, #0
 8009838:	601a      	str	r2, [r3, #0]
 800983a:	605a      	str	r2, [r3, #4]
 800983c:	609a      	str	r2, [r3, #8]
 800983e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009840:	f107 0320 	add.w	r3, r7, #32
 8009844:	2200      	movs	r2, #0
 8009846:	601a      	str	r2, [r3, #0]
 8009848:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800984a:	1d3b      	adds	r3, r7, #4
 800984c:	2200      	movs	r2, #0
 800984e:	601a      	str	r2, [r3, #0]
 8009850:	605a      	str	r2, [r3, #4]
 8009852:	609a      	str	r2, [r3, #8]
 8009854:	60da      	str	r2, [r3, #12]
 8009856:	611a      	str	r2, [r3, #16]
 8009858:	615a      	str	r2, [r3, #20]
 800985a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800985c:	4b3d      	ldr	r3, [pc, #244]	@ (8009954 <MX_TIM2_Init+0x128>)
 800985e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8009862:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8009864:	4b3b      	ldr	r3, [pc, #236]	@ (8009954 <MX_TIM2_Init+0x128>)
 8009866:	2200      	movs	r2, #0
 8009868:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800986a:	4b3a      	ldr	r3, [pc, #232]	@ (8009954 <MX_TIM2_Init+0x128>)
 800986c:	2200      	movs	r2, #0
 800986e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8009870:	4b38      	ldr	r3, [pc, #224]	@ (8009954 <MX_TIM2_Init+0x128>)
 8009872:	2200      	movs	r2, #0
 8009874:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009876:	4b37      	ldr	r3, [pc, #220]	@ (8009954 <MX_TIM2_Init+0x128>)
 8009878:	2200      	movs	r2, #0
 800987a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800987c:	4b35      	ldr	r3, [pc, #212]	@ (8009954 <MX_TIM2_Init+0x128>)
 800987e:	2280      	movs	r2, #128	@ 0x80
 8009880:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8009882:	4834      	ldr	r0, [pc, #208]	@ (8009954 <MX_TIM2_Init+0x128>)
 8009884:	f004 fb42 	bl	800df0c <HAL_TIM_Base_Init>
 8009888:	4603      	mov	r3, r0
 800988a:	2b00      	cmp	r3, #0
 800988c:	d001      	beq.n	8009892 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800988e:	f7fe fee3 	bl	8008658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009892:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009896:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8009898:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800989c:	4619      	mov	r1, r3
 800989e:	482d      	ldr	r0, [pc, #180]	@ (8009954 <MX_TIM2_Init+0x128>)
 80098a0:	f004 ff8e 	bl	800e7c0 <HAL_TIM_ConfigClockSource>
 80098a4:	4603      	mov	r3, r0
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d001      	beq.n	80098ae <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80098aa:	f7fe fed5 	bl	8008658 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80098ae:	4829      	ldr	r0, [pc, #164]	@ (8009954 <MX_TIM2_Init+0x128>)
 80098b0:	f004 fc54 	bl	800e15c <HAL_TIM_PWM_Init>
 80098b4:	4603      	mov	r3, r0
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d001      	beq.n	80098be <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80098ba:	f7fe fecd 	bl	8008658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80098be:	2300      	movs	r3, #0
 80098c0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80098c2:	2300      	movs	r3, #0
 80098c4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80098c6:	f107 0320 	add.w	r3, r7, #32
 80098ca:	4619      	mov	r1, r3
 80098cc:	4821      	ldr	r0, [pc, #132]	@ (8009954 <MX_TIM2_Init+0x128>)
 80098ce:	f005 fb83 	bl	800efd8 <HAL_TIMEx_MasterConfigSynchronization>
 80098d2:	4603      	mov	r3, r0
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d001      	beq.n	80098dc <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80098d8:	f7fe febe 	bl	8008658 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80098dc:	2360      	movs	r3, #96	@ 0x60
 80098de:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80098e0:	2300      	movs	r3, #0
 80098e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80098e4:	2300      	movs	r3, #0
 80098e6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80098e8:	2300      	movs	r3, #0
 80098ea:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80098ec:	1d3b      	adds	r3, r7, #4
 80098ee:	2200      	movs	r2, #0
 80098f0:	4619      	mov	r1, r3
 80098f2:	4818      	ldr	r0, [pc, #96]	@ (8009954 <MX_TIM2_Init+0x128>)
 80098f4:	f004 fea2 	bl	800e63c <HAL_TIM_PWM_ConfigChannel>
 80098f8:	4603      	mov	r3, r0
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d001      	beq.n	8009902 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80098fe:	f7fe feab 	bl	8008658 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009902:	1d3b      	adds	r3, r7, #4
 8009904:	2204      	movs	r2, #4
 8009906:	4619      	mov	r1, r3
 8009908:	4812      	ldr	r0, [pc, #72]	@ (8009954 <MX_TIM2_Init+0x128>)
 800990a:	f004 fe97 	bl	800e63c <HAL_TIM_PWM_ConfigChannel>
 800990e:	4603      	mov	r3, r0
 8009910:	2b00      	cmp	r3, #0
 8009912:	d001      	beq.n	8009918 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 8009914:	f7fe fea0 	bl	8008658 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009918:	1d3b      	adds	r3, r7, #4
 800991a:	2208      	movs	r2, #8
 800991c:	4619      	mov	r1, r3
 800991e:	480d      	ldr	r0, [pc, #52]	@ (8009954 <MX_TIM2_Init+0x128>)
 8009920:	f004 fe8c 	bl	800e63c <HAL_TIM_PWM_ConfigChannel>
 8009924:	4603      	mov	r3, r0
 8009926:	2b00      	cmp	r3, #0
 8009928:	d001      	beq.n	800992e <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 800992a:	f7fe fe95 	bl	8008658 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800992e:	1d3b      	adds	r3, r7, #4
 8009930:	220c      	movs	r2, #12
 8009932:	4619      	mov	r1, r3
 8009934:	4807      	ldr	r0, [pc, #28]	@ (8009954 <MX_TIM2_Init+0x128>)
 8009936:	f004 fe81 	bl	800e63c <HAL_TIM_PWM_ConfigChannel>
 800993a:	4603      	mov	r3, r0
 800993c:	2b00      	cmp	r3, #0
 800993e:	d001      	beq.n	8009944 <MX_TIM2_Init+0x118>
  {
    Error_Handler();
 8009940:	f7fe fe8a 	bl	8008658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8009944:	4803      	ldr	r0, [pc, #12]	@ (8009954 <MX_TIM2_Init+0x128>)
 8009946:	f000 f897 	bl	8009a78 <HAL_TIM_MspPostInit>

}
 800994a:	bf00      	nop
 800994c:	3738      	adds	r7, #56	@ 0x38
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
 8009952:	bf00      	nop
 8009954:	20004ff4 	.word	0x20004ff4

08009958 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b086      	sub	sp, #24
 800995c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800995e:	f107 0308 	add.w	r3, r7, #8
 8009962:	2200      	movs	r2, #0
 8009964:	601a      	str	r2, [r3, #0]
 8009966:	605a      	str	r2, [r3, #4]
 8009968:	609a      	str	r2, [r3, #8]
 800996a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800996c:	463b      	mov	r3, r7
 800996e:	2200      	movs	r2, #0
 8009970:	601a      	str	r2, [r3, #0]
 8009972:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8009974:	4b20      	ldr	r3, [pc, #128]	@ (80099f8 <MX_TIM4_Init+0xa0>)
 8009976:	4a21      	ldr	r2, [pc, #132]	@ (80099fc <MX_TIM4_Init+0xa4>)
 8009978:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 800997a:	4b1f      	ldr	r3, [pc, #124]	@ (80099f8 <MX_TIM4_Init+0xa0>)
 800997c:	2253      	movs	r2, #83	@ 0x53
 800997e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009980:	4b1d      	ldr	r3, [pc, #116]	@ (80099f8 <MX_TIM4_Init+0xa0>)
 8009982:	2200      	movs	r2, #0
 8009984:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8009986:	4b1c      	ldr	r3, [pc, #112]	@ (80099f8 <MX_TIM4_Init+0xa0>)
 8009988:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800998c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800998e:	4b1a      	ldr	r3, [pc, #104]	@ (80099f8 <MX_TIM4_Init+0xa0>)
 8009990:	2200      	movs	r2, #0
 8009992:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009994:	4b18      	ldr	r3, [pc, #96]	@ (80099f8 <MX_TIM4_Init+0xa0>)
 8009996:	2200      	movs	r2, #0
 8009998:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800999a:	4817      	ldr	r0, [pc, #92]	@ (80099f8 <MX_TIM4_Init+0xa0>)
 800999c:	f004 fab6 	bl	800df0c <HAL_TIM_Base_Init>
 80099a0:	4603      	mov	r3, r0
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d001      	beq.n	80099aa <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80099a6:	f7fe fe57 	bl	8008658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80099aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80099ae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80099b0:	f107 0308 	add.w	r3, r7, #8
 80099b4:	4619      	mov	r1, r3
 80099b6:	4810      	ldr	r0, [pc, #64]	@ (80099f8 <MX_TIM4_Init+0xa0>)
 80099b8:	f004 ff02 	bl	800e7c0 <HAL_TIM_ConfigClockSource>
 80099bc:	4603      	mov	r3, r0
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d001      	beq.n	80099c6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80099c2:	f7fe fe49 	bl	8008658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80099c6:	2300      	movs	r3, #0
 80099c8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80099ca:	2300      	movs	r3, #0
 80099cc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80099ce:	463b      	mov	r3, r7
 80099d0:	4619      	mov	r1, r3
 80099d2:	4809      	ldr	r0, [pc, #36]	@ (80099f8 <MX_TIM4_Init+0xa0>)
 80099d4:	f005 fb00 	bl	800efd8 <HAL_TIMEx_MasterConfigSynchronization>
 80099d8:	4603      	mov	r3, r0
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d001      	beq.n	80099e2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80099de:	f7fe fe3b 	bl	8008658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 80099e2:	4805      	ldr	r0, [pc, #20]	@ (80099f8 <MX_TIM4_Init+0xa0>)
 80099e4:	f004 fb4a 	bl	800e07c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim4);
 80099e8:	4803      	ldr	r0, [pc, #12]	@ (80099f8 <MX_TIM4_Init+0xa0>)
 80099ea:	f004 fadf 	bl	800dfac <HAL_TIM_Base_Start>
  /* USER CODE END TIM4_Init 2 */

}
 80099ee:	bf00      	nop
 80099f0:	3718      	adds	r7, #24
 80099f2:	46bd      	mov	sp, r7
 80099f4:	bd80      	pop	{r7, pc}
 80099f6:	bf00      	nop
 80099f8:	2000503c 	.word	0x2000503c
 80099fc:	40000800 	.word	0x40000800

08009a00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b084      	sub	sp, #16
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a10:	d10e      	bne.n	8009a30 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8009a12:	2300      	movs	r3, #0
 8009a14:	60fb      	str	r3, [r7, #12]
 8009a16:	4b16      	ldr	r3, [pc, #88]	@ (8009a70 <HAL_TIM_Base_MspInit+0x70>)
 8009a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a1a:	4a15      	ldr	r2, [pc, #84]	@ (8009a70 <HAL_TIM_Base_MspInit+0x70>)
 8009a1c:	f043 0301 	orr.w	r3, r3, #1
 8009a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8009a22:	4b13      	ldr	r3, [pc, #76]	@ (8009a70 <HAL_TIM_Base_MspInit+0x70>)
 8009a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a26:	f003 0301 	and.w	r3, r3, #1
 8009a2a:	60fb      	str	r3, [r7, #12]
 8009a2c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8009a2e:	e01a      	b.n	8009a66 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM4)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	4a0f      	ldr	r2, [pc, #60]	@ (8009a74 <HAL_TIM_Base_MspInit+0x74>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d115      	bne.n	8009a66 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	60bb      	str	r3, [r7, #8]
 8009a3e:	4b0c      	ldr	r3, [pc, #48]	@ (8009a70 <HAL_TIM_Base_MspInit+0x70>)
 8009a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a42:	4a0b      	ldr	r2, [pc, #44]	@ (8009a70 <HAL_TIM_Base_MspInit+0x70>)
 8009a44:	f043 0304 	orr.w	r3, r3, #4
 8009a48:	6413      	str	r3, [r2, #64]	@ 0x40
 8009a4a:	4b09      	ldr	r3, [pc, #36]	@ (8009a70 <HAL_TIM_Base_MspInit+0x70>)
 8009a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a4e:	f003 0304 	and.w	r3, r3, #4
 8009a52:	60bb      	str	r3, [r7, #8]
 8009a54:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8009a56:	2200      	movs	r2, #0
 8009a58:	2105      	movs	r1, #5
 8009a5a:	201e      	movs	r0, #30
 8009a5c:	f000 fe1e 	bl	800a69c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8009a60:	201e      	movs	r0, #30
 8009a62:	f000 fe37 	bl	800a6d4 <HAL_NVIC_EnableIRQ>
}
 8009a66:	bf00      	nop
 8009a68:	3710      	adds	r7, #16
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}
 8009a6e:	bf00      	nop
 8009a70:	40023800 	.word	0x40023800
 8009a74:	40000800 	.word	0x40000800

08009a78 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b08a      	sub	sp, #40	@ 0x28
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009a80:	f107 0314 	add.w	r3, r7, #20
 8009a84:	2200      	movs	r2, #0
 8009a86:	601a      	str	r2, [r3, #0]
 8009a88:	605a      	str	r2, [r3, #4]
 8009a8a:	609a      	str	r2, [r3, #8]
 8009a8c:	60da      	str	r2, [r3, #12]
 8009a8e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a98:	d13c      	bne.n	8009b14 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	613b      	str	r3, [r7, #16]
 8009a9e:	4b1f      	ldr	r3, [pc, #124]	@ (8009b1c <HAL_TIM_MspPostInit+0xa4>)
 8009aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009aa2:	4a1e      	ldr	r2, [pc, #120]	@ (8009b1c <HAL_TIM_MspPostInit+0xa4>)
 8009aa4:	f043 0301 	orr.w	r3, r3, #1
 8009aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8009aaa:	4b1c      	ldr	r3, [pc, #112]	@ (8009b1c <HAL_TIM_MspPostInit+0xa4>)
 8009aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009aae:	f003 0301 	and.w	r3, r3, #1
 8009ab2:	613b      	str	r3, [r7, #16]
 8009ab4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	60fb      	str	r3, [r7, #12]
 8009aba:	4b18      	ldr	r3, [pc, #96]	@ (8009b1c <HAL_TIM_MspPostInit+0xa4>)
 8009abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009abe:	4a17      	ldr	r2, [pc, #92]	@ (8009b1c <HAL_TIM_MspPostInit+0xa4>)
 8009ac0:	f043 0302 	orr.w	r3, r3, #2
 8009ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8009ac6:	4b15      	ldr	r3, [pc, #84]	@ (8009b1c <HAL_TIM_MspPostInit+0xa4>)
 8009ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009aca:	f003 0302 	and.w	r3, r3, #2
 8009ace:	60fb      	str	r3, [r7, #12]
 8009ad0:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_15;
 8009ad2:	f248 030c 	movw	r3, #32780	@ 0x800c
 8009ad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ad8:	2302      	movs	r3, #2
 8009ada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009adc:	2300      	movs	r3, #0
 8009ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009ae8:	f107 0314 	add.w	r3, r7, #20
 8009aec:	4619      	mov	r1, r3
 8009aee:	480c      	ldr	r0, [pc, #48]	@ (8009b20 <HAL_TIM_MspPostInit+0xa8>)
 8009af0:	f001 fa6c 	bl	800afcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8009af4:	2308      	movs	r3, #8
 8009af6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009af8:	2302      	movs	r3, #2
 8009afa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009afc:	2300      	movs	r3, #0
 8009afe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8009b00:	2301      	movs	r3, #1
 8009b02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8009b04:	2301      	movs	r3, #1
 8009b06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009b08:	f107 0314 	add.w	r3, r7, #20
 8009b0c:	4619      	mov	r1, r3
 8009b0e:	4805      	ldr	r0, [pc, #20]	@ (8009b24 <HAL_TIM_MspPostInit+0xac>)
 8009b10:	f001 fa5c 	bl	800afcc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8009b14:	bf00      	nop
 8009b16:	3728      	adds	r7, #40	@ 0x28
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	bd80      	pop	{r7, pc}
 8009b1c:	40023800 	.word	0x40023800
 8009b20:	40020000 	.word	0x40020000
 8009b24:	40020400 	.word	0x40020400

08009b28 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b082      	sub	sp, #8
 8009b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */
	ring_buffer_init(&usart1_tx_ring_buffer, usart1_tx_buffer, USART1_TX_BUFFER_SIZE);
 8009b2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009b32:	4929      	ldr	r1, [pc, #164]	@ (8009bd8 <MX_USART1_UART_Init+0xb0>)
 8009b34:	4829      	ldr	r0, [pc, #164]	@ (8009bdc <MX_USART1_UART_Init+0xb4>)
 8009b36:	f7fe f84d 	bl	8007bd4 <ring_buffer_init>
	ring_buffer_init(&usart1_rx_ring_buffer, usart1_rx_buffer, USART1_RX_BUFFER_SIZE);
 8009b3a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009b3e:	4928      	ldr	r1, [pc, #160]	@ (8009be0 <MX_USART1_UART_Init+0xb8>)
 8009b40:	4828      	ldr	r0, [pc, #160]	@ (8009be4 <MX_USART1_UART_Init+0xbc>)
 8009b42:	f7fe f847 	bl	8007bd4 <ring_buffer_init>
	usart1_last_tx_size = 0;
 8009b46:	4b28      	ldr	r3, [pc, #160]	@ (8009be8 <MX_USART1_UART_Init+0xc0>)
 8009b48:	2200      	movs	r2, #0
 8009b4a:	801a      	strh	r2, [r3, #0]
	usart1_last_rx_len = 0;
 8009b4c:	4b27      	ldr	r3, [pc, #156]	@ (8009bec <MX_USART1_UART_Init+0xc4>)
 8009b4e:	2200      	movs	r2, #0
 8009b50:	801a      	strh	r2, [r3, #0]
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8009b52:	4b27      	ldr	r3, [pc, #156]	@ (8009bf0 <MX_USART1_UART_Init+0xc8>)
 8009b54:	4a27      	ldr	r2, [pc, #156]	@ (8009bf4 <MX_USART1_UART_Init+0xcc>)
 8009b56:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8009b58:	4b25      	ldr	r3, [pc, #148]	@ (8009bf0 <MX_USART1_UART_Init+0xc8>)
 8009b5a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8009b5e:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009b60:	4b23      	ldr	r3, [pc, #140]	@ (8009bf0 <MX_USART1_UART_Init+0xc8>)
 8009b62:	2200      	movs	r2, #0
 8009b64:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8009b66:	4b22      	ldr	r3, [pc, #136]	@ (8009bf0 <MX_USART1_UART_Init+0xc8>)
 8009b68:	2200      	movs	r2, #0
 8009b6a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8009b6c:	4b20      	ldr	r3, [pc, #128]	@ (8009bf0 <MX_USART1_UART_Init+0xc8>)
 8009b6e:	2200      	movs	r2, #0
 8009b70:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8009b72:	4b1f      	ldr	r3, [pc, #124]	@ (8009bf0 <MX_USART1_UART_Init+0xc8>)
 8009b74:	220c      	movs	r2, #12
 8009b76:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009b78:	4b1d      	ldr	r3, [pc, #116]	@ (8009bf0 <MX_USART1_UART_Init+0xc8>)
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8009b7e:	4b1c      	ldr	r3, [pc, #112]	@ (8009bf0 <MX_USART1_UART_Init+0xc8>)
 8009b80:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8009b84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8009b86:	481a      	ldr	r0, [pc, #104]	@ (8009bf0 <MX_USART1_UART_Init+0xc8>)
 8009b88:	f005 fab6 	bl	800f0f8 <HAL_UART_Init>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d001      	beq.n	8009b96 <MX_USART1_UART_Init+0x6e>
  {
    Error_Handler();
 8009b92:	f7fe fd61 	bl	8008658 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  uint16_t rx_buffer_remaining_free = (uint16_t)ring_buffer_linear_free_space(&usart1_rx_ring_buffer);
 8009b96:	4813      	ldr	r0, [pc, #76]	@ (8009be4 <MX_USART1_UART_Init+0xbc>)
 8009b98:	f7fe f873 	bl	8007c82 <ring_buffer_linear_free_space>
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	80fb      	strh	r3, [r7, #6]
  uint8_t *write_ptr = ring_buffer_write_ptr(&usart1_rx_ring_buffer);
 8009ba0:	4810      	ldr	r0, [pc, #64]	@ (8009be4 <MX_USART1_UART_Init+0xbc>)
 8009ba2:	f7fe f8b0 	bl	8007d06 <ring_buffer_write_ptr>
 8009ba6:	6038      	str	r0, [r7, #0]
//   usart1_last_rx_len = rx_buffer_remaining_free;
//   HAL_UART_Receive_DMA(&huart1, write_ptr, rx_buffer_remaining_free);

  HAL_UART_Receive_DMA(&huart1, usart1_dma_rx, RX_DMA_BUF_SIZE);
 8009ba8:	2280      	movs	r2, #128	@ 0x80
 8009baa:	4913      	ldr	r1, [pc, #76]	@ (8009bf8 <MX_USART1_UART_Init+0xd0>)
 8009bac:	4810      	ldr	r0, [pc, #64]	@ (8009bf0 <MX_USART1_UART_Init+0xc8>)
 8009bae:	f005 fb95 	bl	800f2dc <HAL_UART_Receive_DMA>
  usart1_last_rx_len = RX_DMA_BUF_SIZE;
 8009bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8009bec <MX_USART1_UART_Init+0xc4>)
 8009bb4:	2280      	movs	r2, #128	@ 0x80
 8009bb6:	801a      	strh	r2, [r3, #0]
  usart1_dma_last_pos = 0;
 8009bb8:	4b10      	ldr	r3, [pc, #64]	@ (8009bfc <MX_USART1_UART_Init+0xd4>)
 8009bba:	2200      	movs	r2, #0
 8009bbc:	801a      	strh	r2, [r3, #0]

  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8009bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8009bf0 <MX_USART1_UART_Init+0xc8>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	68da      	ldr	r2, [r3, #12]
 8009bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8009bf0 <MX_USART1_UART_Init+0xc8>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f042 0210 	orr.w	r2, r2, #16
 8009bcc:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART1_Init 2 */

}
 8009bce:	bf00      	nop
 8009bd0:	3708      	adds	r7, #8
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}
 8009bd6:	bf00      	nop
 8009bd8:	20005884 	.word	0x20005884
 8009bdc:	20006084 	.word	0x20006084
 8009be0:	20005084 	.word	0x20005084
 8009be4:	20006094 	.word	0x20006094
 8009be8:	200060a4 	.word	0x200060a4
 8009bec:	200060a6 	.word	0x200060a6
 8009bf0:	2000612c 	.word	0x2000612c
 8009bf4:	40011000 	.word	0x40011000
 8009bf8:	200060a8 	.word	0x200060a8
 8009bfc:	20006128 	.word	0x20006128

08009c00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b08a      	sub	sp, #40	@ 0x28
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009c08:	f107 0314 	add.w	r3, r7, #20
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	601a      	str	r2, [r3, #0]
 8009c10:	605a      	str	r2, [r3, #4]
 8009c12:	609a      	str	r2, [r3, #8]
 8009c14:	60da      	str	r2, [r3, #12]
 8009c16:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	4a4c      	ldr	r2, [pc, #304]	@ (8009d50 <HAL_UART_MspInit+0x150>)
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	f040 8092 	bne.w	8009d48 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8009c24:	2300      	movs	r3, #0
 8009c26:	613b      	str	r3, [r7, #16]
 8009c28:	4b4a      	ldr	r3, [pc, #296]	@ (8009d54 <HAL_UART_MspInit+0x154>)
 8009c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c2c:	4a49      	ldr	r2, [pc, #292]	@ (8009d54 <HAL_UART_MspInit+0x154>)
 8009c2e:	f043 0310 	orr.w	r3, r3, #16
 8009c32:	6453      	str	r3, [r2, #68]	@ 0x44
 8009c34:	4b47      	ldr	r3, [pc, #284]	@ (8009d54 <HAL_UART_MspInit+0x154>)
 8009c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c38:	f003 0310 	and.w	r3, r3, #16
 8009c3c:	613b      	str	r3, [r7, #16]
 8009c3e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009c40:	2300      	movs	r3, #0
 8009c42:	60fb      	str	r3, [r7, #12]
 8009c44:	4b43      	ldr	r3, [pc, #268]	@ (8009d54 <HAL_UART_MspInit+0x154>)
 8009c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c48:	4a42      	ldr	r2, [pc, #264]	@ (8009d54 <HAL_UART_MspInit+0x154>)
 8009c4a:	f043 0301 	orr.w	r3, r3, #1
 8009c4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8009c50:	4b40      	ldr	r3, [pc, #256]	@ (8009d54 <HAL_UART_MspInit+0x154>)
 8009c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c54:	f003 0301 	and.w	r3, r3, #1
 8009c58:	60fb      	str	r3, [r7, #12]
 8009c5a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8009c5c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8009c60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009c62:	2302      	movs	r3, #2
 8009c64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c66:	2300      	movs	r3, #0
 8009c68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009c6a:	2303      	movs	r3, #3
 8009c6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8009c6e:	2307      	movs	r3, #7
 8009c70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009c72:	f107 0314 	add.w	r3, r7, #20
 8009c76:	4619      	mov	r1, r3
 8009c78:	4837      	ldr	r0, [pc, #220]	@ (8009d58 <HAL_UART_MspInit+0x158>)
 8009c7a:	f001 f9a7 	bl	800afcc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8009c7e:	4b37      	ldr	r3, [pc, #220]	@ (8009d5c <HAL_UART_MspInit+0x15c>)
 8009c80:	4a37      	ldr	r2, [pc, #220]	@ (8009d60 <HAL_UART_MspInit+0x160>)
 8009c82:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8009c84:	4b35      	ldr	r3, [pc, #212]	@ (8009d5c <HAL_UART_MspInit+0x15c>)
 8009c86:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8009c8a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009c8c:	4b33      	ldr	r3, [pc, #204]	@ (8009d5c <HAL_UART_MspInit+0x15c>)
 8009c8e:	2200      	movs	r2, #0
 8009c90:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009c92:	4b32      	ldr	r3, [pc, #200]	@ (8009d5c <HAL_UART_MspInit+0x15c>)
 8009c94:	2200      	movs	r2, #0
 8009c96:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009c98:	4b30      	ldr	r3, [pc, #192]	@ (8009d5c <HAL_UART_MspInit+0x15c>)
 8009c9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009c9e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009ca0:	4b2e      	ldr	r3, [pc, #184]	@ (8009d5c <HAL_UART_MspInit+0x15c>)
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009ca6:	4b2d      	ldr	r3, [pc, #180]	@ (8009d5c <HAL_UART_MspInit+0x15c>)
 8009ca8:	2200      	movs	r2, #0
 8009caa:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8009cac:	4b2b      	ldr	r3, [pc, #172]	@ (8009d5c <HAL_UART_MspInit+0x15c>)
 8009cae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009cb2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8009cb4:	4b29      	ldr	r3, [pc, #164]	@ (8009d5c <HAL_UART_MspInit+0x15c>)
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8009cba:	4b28      	ldr	r3, [pc, #160]	@ (8009d5c <HAL_UART_MspInit+0x15c>)
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8009cc0:	4826      	ldr	r0, [pc, #152]	@ (8009d5c <HAL_UART_MspInit+0x15c>)
 8009cc2:	f000 fd23 	bl	800a70c <HAL_DMA_Init>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d001      	beq.n	8009cd0 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8009ccc:	f7fe fcc4 	bl	8008658 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	4a22      	ldr	r2, [pc, #136]	@ (8009d5c <HAL_UART_MspInit+0x15c>)
 8009cd4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009cd6:	4a21      	ldr	r2, [pc, #132]	@ (8009d5c <HAL_UART_MspInit+0x15c>)
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8009cdc:	4b21      	ldr	r3, [pc, #132]	@ (8009d64 <HAL_UART_MspInit+0x164>)
 8009cde:	4a22      	ldr	r2, [pc, #136]	@ (8009d68 <HAL_UART_MspInit+0x168>)
 8009ce0:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8009ce2:	4b20      	ldr	r3, [pc, #128]	@ (8009d64 <HAL_UART_MspInit+0x164>)
 8009ce4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8009ce8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009cea:	4b1e      	ldr	r3, [pc, #120]	@ (8009d64 <HAL_UART_MspInit+0x164>)
 8009cec:	2240      	movs	r2, #64	@ 0x40
 8009cee:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009cf0:	4b1c      	ldr	r3, [pc, #112]	@ (8009d64 <HAL_UART_MspInit+0x164>)
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8009cf6:	4b1b      	ldr	r3, [pc, #108]	@ (8009d64 <HAL_UART_MspInit+0x164>)
 8009cf8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009cfc:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009cfe:	4b19      	ldr	r3, [pc, #100]	@ (8009d64 <HAL_UART_MspInit+0x164>)
 8009d00:	2200      	movs	r2, #0
 8009d02:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009d04:	4b17      	ldr	r3, [pc, #92]	@ (8009d64 <HAL_UART_MspInit+0x164>)
 8009d06:	2200      	movs	r2, #0
 8009d08:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8009d0a:	4b16      	ldr	r3, [pc, #88]	@ (8009d64 <HAL_UART_MspInit+0x164>)
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8009d10:	4b14      	ldr	r3, [pc, #80]	@ (8009d64 <HAL_UART_MspInit+0x164>)
 8009d12:	2200      	movs	r2, #0
 8009d14:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8009d16:	4b13      	ldr	r3, [pc, #76]	@ (8009d64 <HAL_UART_MspInit+0x164>)
 8009d18:	2200      	movs	r2, #0
 8009d1a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8009d1c:	4811      	ldr	r0, [pc, #68]	@ (8009d64 <HAL_UART_MspInit+0x164>)
 8009d1e:	f000 fcf5 	bl	800a70c <HAL_DMA_Init>
 8009d22:	4603      	mov	r3, r0
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d001      	beq.n	8009d2c <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8009d28:	f7fe fc96 	bl	8008658 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	4a0d      	ldr	r2, [pc, #52]	@ (8009d64 <HAL_UART_MspInit+0x164>)
 8009d30:	639a      	str	r2, [r3, #56]	@ 0x38
 8009d32:	4a0c      	ldr	r2, [pc, #48]	@ (8009d64 <HAL_UART_MspInit+0x164>)
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8009d38:	2200      	movs	r2, #0
 8009d3a:	2105      	movs	r1, #5
 8009d3c:	2025      	movs	r0, #37	@ 0x25
 8009d3e:	f000 fcad 	bl	800a69c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8009d42:	2025      	movs	r0, #37	@ 0x25
 8009d44:	f000 fcc6 	bl	800a6d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8009d48:	bf00      	nop
 8009d4a:	3728      	adds	r7, #40	@ 0x28
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}
 8009d50:	40011000 	.word	0x40011000
 8009d54:	40023800 	.word	0x40023800
 8009d58:	40020000 	.word	0x40020000
 8009d5c:	20006174 	.word	0x20006174
 8009d60:	40026440 	.word	0x40026440
 8009d64:	200061d4 	.word	0x200061d4
 8009d68:	400264b8 	.word	0x400264b8

08009d6c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b082      	sub	sp, #8
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	4a15      	ldr	r2, [pc, #84]	@ (8009dd0 <HAL_UART_MspDeInit+0x64>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d123      	bne.n	8009dc6 <HAL_UART_MspDeInit+0x5a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8009d7e:	4b15      	ldr	r3, [pc, #84]	@ (8009dd4 <HAL_UART_MspDeInit+0x68>)
 8009d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d82:	4a14      	ldr	r2, [pc, #80]	@ (8009dd4 <HAL_UART_MspDeInit+0x68>)
 8009d84:	f023 0310 	bic.w	r3, r3, #16
 8009d88:	6453      	str	r3, [r2, #68]	@ 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8009d8a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009d8e:	4812      	ldr	r0, [pc, #72]	@ (8009dd8 <HAL_UART_MspDeInit+0x6c>)
 8009d90:	f001 fab8 	bl	800b304 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f000 fd65 	bl	800a868 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009da2:	4618      	mov	r0, r3
 8009da4:	f000 fd60 	bl	800a868 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8009da8:	2025      	movs	r0, #37	@ 0x25
 8009daa:	f000 fca1 	bl	800a6f0 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */
	usart1_last_tx_size = 0;
 8009dae:	4b0b      	ldr	r3, [pc, #44]	@ (8009ddc <HAL_UART_MspDeInit+0x70>)
 8009db0:	2200      	movs	r2, #0
 8009db2:	801a      	strh	r2, [r3, #0]
	usart1_last_rx_len = 0;
 8009db4:	4b0a      	ldr	r3, [pc, #40]	@ (8009de0 <HAL_UART_MspDeInit+0x74>)
 8009db6:	2200      	movs	r2, #0
 8009db8:	801a      	strh	r2, [r3, #0]
	ring_buffer_clear(&usart1_tx_ring_buffer);
 8009dba:	480a      	ldr	r0, [pc, #40]	@ (8009de4 <HAL_UART_MspDeInit+0x78>)
 8009dbc:	f7fe f897 	bl	8007eee <ring_buffer_clear>
	ring_buffer_clear(&usart1_rx_ring_buffer);
 8009dc0:	4809      	ldr	r0, [pc, #36]	@ (8009de8 <HAL_UART_MspDeInit+0x7c>)
 8009dc2:	f7fe f894 	bl	8007eee <ring_buffer_clear>
  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8009dc6:	bf00      	nop
 8009dc8:	3708      	adds	r7, #8
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	bd80      	pop	{r7, pc}
 8009dce:	bf00      	nop
 8009dd0:	40011000 	.word	0x40011000
 8009dd4:	40023800 	.word	0x40023800
 8009dd8:	40020000 	.word	0x40020000
 8009ddc:	200060a4 	.word	0x200060a4
 8009de0:	200060a6 	.word	0x200060a6
 8009de4:	20006084 	.word	0x20006084
 8009de8:	20006094 	.word	0x20006094

08009dec <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b086      	sub	sp, #24
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	4a19      	ldr	r2, [pc, #100]	@ (8009e60 <HAL_UART_TxCpltCallback+0x74>)
 8009dfa:	4293      	cmp	r3, r2
 8009dfc:	d12b      	bne.n	8009e56 <HAL_UART_TxCpltCallback+0x6a>
    {

    	if(huart1.gState == HAL_UART_STATE_READY)
 8009dfe:	4b19      	ldr	r3, [pc, #100]	@ (8009e64 <HAL_UART_TxCpltCallback+0x78>)
 8009e00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e04:	b2db      	uxtb	r3, r3
 8009e06:	2b20      	cmp	r3, #32
 8009e08:	d125      	bne.n	8009e56 <HAL_UART_TxCpltCallback+0x6a>
    	{
			// Advance tail for previously sent chunk
			ring_buffer_advance_tail(&usart1_tx_ring_buffer, usart1_last_tx_size);
 8009e0a:	4b17      	ldr	r3, [pc, #92]	@ (8009e68 <HAL_UART_TxCpltCallback+0x7c>)
 8009e0c:	881b      	ldrh	r3, [r3, #0]
 8009e0e:	b29b      	uxth	r3, r3
 8009e10:	4619      	mov	r1, r3
 8009e12:	4816      	ldr	r0, [pc, #88]	@ (8009e6c <HAL_UART_TxCpltCallback+0x80>)
 8009e14:	f7fe f84b 	bl	8007eae <ring_buffer_advance_tail>

			size_t linear_used = ring_buffer_linear_used_space(&usart1_tx_ring_buffer);
 8009e18:	4814      	ldr	r0, [pc, #80]	@ (8009e6c <HAL_UART_TxCpltCallback+0x80>)
 8009e1a:	f7fd ff59 	bl	8007cd0 <ring_buffer_linear_used_space>
 8009e1e:	6178      	str	r0, [r7, #20]
			uint16_t frame_size = MIN(linear_used, USART1_TX_CHUNK_SIZE);
 8009e20:	697b      	ldr	r3, [r7, #20]
 8009e22:	2b80      	cmp	r3, #128	@ 0x80
 8009e24:	bf28      	it	cs
 8009e26:	2380      	movcs	r3, #128	@ 0x80
 8009e28:	827b      	strh	r3, [r7, #18]
			uint8_t *next_chunk = ring_buffer_read_ptr(&usart1_tx_ring_buffer);
 8009e2a:	4810      	ldr	r0, [pc, #64]	@ (8009e6c <HAL_UART_TxCpltCallback+0x80>)
 8009e2c:	f7fd ff7a 	bl	8007d24 <ring_buffer_read_ptr>
 8009e30:	60f8      	str	r0, [r7, #12]
			usart1_last_tx_size = frame_size;
 8009e32:	4a0d      	ldr	r2, [pc, #52]	@ (8009e68 <HAL_UART_TxCpltCallback+0x7c>)
 8009e34:	8a7b      	ldrh	r3, [r7, #18]
 8009e36:	8013      	strh	r3, [r2, #0]

			if (frame_size > 0)
 8009e38:	8a7b      	ldrh	r3, [r7, #18]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d00b      	beq.n	8009e56 <HAL_UART_TxCpltCallback+0x6a>
			{
		        if (HAL_UART_Transmit_DMA(huart, next_chunk, frame_size) != HAL_OK) {
 8009e3e:	8a7b      	ldrh	r3, [r7, #18]
 8009e40:	461a      	mov	r2, r3
 8009e42:	68f9      	ldr	r1, [r7, #12]
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f005 f9d9 	bl	800f1fc <HAL_UART_Transmit_DMA>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d002      	beq.n	8009e56 <HAL_UART_TxCpltCallback+0x6a>
		            usart1_last_tx_size = 0;
 8009e50:	4b05      	ldr	r3, [pc, #20]	@ (8009e68 <HAL_UART_TxCpltCallback+0x7c>)
 8009e52:	2200      	movs	r2, #0
 8009e54:	801a      	strh	r2, [r3, #0]
				//HAL_UART_Transmit_IT(huart, next_chunk, frame_size);
				// Do NOT advance tail here. Advance it next time, after TX completes.
			}
    	}
    }
}
 8009e56:	bf00      	nop
 8009e58:	3718      	adds	r7, #24
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}
 8009e5e:	bf00      	nop
 8009e60:	40011000 	.word	0x40011000
 8009e64:	2000612c 	.word	0x2000612c
 8009e68:	200060a4 	.word	0x200060a4
 8009e6c:	20006084 	.word	0x20006084

08009e70 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009e70:	b480      	push	{r7}
 8009e72:	b083      	sub	sp, #12
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
    {
    }
}
 8009e78:	bf00      	nop
 8009e7a:	370c      	adds	r7, #12
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr

08009e84 <HAL_UART_IDLECallback>:




void HAL_UART_IDLECallback(UART_HandleTypeDef *huart)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b086      	sub	sp, #24
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1){
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4a26      	ldr	r2, [pc, #152]	@ (8009f2c <HAL_UART_IDLECallback+0xa8>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d147      	bne.n	8009f26 <HAL_UART_IDLECallback+0xa2>

    // Position DMA has written up to (bytes received so far)
    int dma_pos = (int)(RX_DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(huart->hdmarx));
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	685b      	ldr	r3, [r3, #4]
 8009e9e:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8009ea2:	617b      	str	r3, [r7, #20]

    if (dma_pos == usart1_dma_last_pos) return; // nothing new
 8009ea4:	4b22      	ldr	r3, [pc, #136]	@ (8009f30 <HAL_UART_IDLECallback+0xac>)
 8009ea6:	881b      	ldrh	r3, [r3, #0]
 8009ea8:	b29b      	uxth	r3, r3
 8009eaa:	461a      	mov	r2, r3
 8009eac:	697b      	ldr	r3, [r7, #20]
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	d038      	beq.n	8009f24 <HAL_UART_IDLECallback+0xa0>

    if (dma_pos > usart1_dma_last_pos) {
 8009eb2:	4b1f      	ldr	r3, [pc, #124]	@ (8009f30 <HAL_UART_IDLECallback+0xac>)
 8009eb4:	881b      	ldrh	r3, [r3, #0]
 8009eb6:	b29b      	uxth	r3, r3
 8009eb8:	461a      	mov	r2, r3
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	dd12      	ble.n	8009ee6 <HAL_UART_IDLECallback+0x62>
        // linear chunk
        size_t len = dma_pos - usart1_dma_last_pos;
 8009ec0:	4b1b      	ldr	r3, [pc, #108]	@ (8009f30 <HAL_UART_IDLECallback+0xac>)
 8009ec2:	881b      	ldrh	r3, [r3, #0]
 8009ec4:	b29b      	uxth	r3, r3
 8009ec6:	461a      	mov	r2, r3
 8009ec8:	697b      	ldr	r3, [r7, #20]
 8009eca:	1a9b      	subs	r3, r3, r2
 8009ecc:	60fb      	str	r3, [r7, #12]
        ring_buffer_enqueue_arr(&usart1_rx_ring_buffer,
                          &usart1_dma_rx[usart1_dma_last_pos], len);
 8009ece:	4b18      	ldr	r3, [pc, #96]	@ (8009f30 <HAL_UART_IDLECallback+0xac>)
 8009ed0:	881b      	ldrh	r3, [r3, #0]
 8009ed2:	b29b      	uxth	r3, r3
 8009ed4:	461a      	mov	r2, r3
        ring_buffer_enqueue_arr(&usart1_rx_ring_buffer,
 8009ed6:	4b17      	ldr	r3, [pc, #92]	@ (8009f34 <HAL_UART_IDLECallback+0xb0>)
 8009ed8:	4413      	add	r3, r2
 8009eda:	68fa      	ldr	r2, [r7, #12]
 8009edc:	4619      	mov	r1, r3
 8009ede:	4816      	ldr	r0, [pc, #88]	@ (8009f38 <HAL_UART_IDLECallback+0xb4>)
 8009ee0:	f7fd ff2f 	bl	8007d42 <ring_buffer_enqueue_arr>
 8009ee4:	e019      	b.n	8009f1a <HAL_UART_IDLECallback+0x96>
    } else {
        // wrapped: tail then head
        size_t tail_len = RX_DMA_BUF_SIZE - usart1_dma_last_pos;
 8009ee6:	4b12      	ldr	r3, [pc, #72]	@ (8009f30 <HAL_UART_IDLECallback+0xac>)
 8009ee8:	881b      	ldrh	r3, [r3, #0]
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8009ef0:	613b      	str	r3, [r7, #16]
        ring_buffer_enqueue_arr(&usart1_rx_ring_buffer,
                          &usart1_dma_rx[usart1_dma_last_pos], tail_len);
 8009ef2:	4b0f      	ldr	r3, [pc, #60]	@ (8009f30 <HAL_UART_IDLECallback+0xac>)
 8009ef4:	881b      	ldrh	r3, [r3, #0]
 8009ef6:	b29b      	uxth	r3, r3
 8009ef8:	461a      	mov	r2, r3
        ring_buffer_enqueue_arr(&usart1_rx_ring_buffer,
 8009efa:	4b0e      	ldr	r3, [pc, #56]	@ (8009f34 <HAL_UART_IDLECallback+0xb0>)
 8009efc:	4413      	add	r3, r2
 8009efe:	693a      	ldr	r2, [r7, #16]
 8009f00:	4619      	mov	r1, r3
 8009f02:	480d      	ldr	r0, [pc, #52]	@ (8009f38 <HAL_UART_IDLECallback+0xb4>)
 8009f04:	f7fd ff1d 	bl	8007d42 <ring_buffer_enqueue_arr>
        if (dma_pos) {
 8009f08:	697b      	ldr	r3, [r7, #20]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d005      	beq.n	8009f1a <HAL_UART_IDLECallback+0x96>
        	ring_buffer_enqueue_arr(&usart1_rx_ring_buffer,
 8009f0e:	697b      	ldr	r3, [r7, #20]
 8009f10:	461a      	mov	r2, r3
 8009f12:	4908      	ldr	r1, [pc, #32]	@ (8009f34 <HAL_UART_IDLECallback+0xb0>)
 8009f14:	4808      	ldr	r0, [pc, #32]	@ (8009f38 <HAL_UART_IDLECallback+0xb4>)
 8009f16:	f7fd ff14 	bl	8007d42 <ring_buffer_enqueue_arr>
                              &usart1_dma_rx[0], dma_pos);
        }
    }

    usart1_dma_last_pos = dma_pos;
 8009f1a:	697b      	ldr	r3, [r7, #20]
 8009f1c:	b29a      	uxth	r2, r3
 8009f1e:	4b04      	ldr	r3, [pc, #16]	@ (8009f30 <HAL_UART_IDLECallback+0xac>)
 8009f20:	801a      	strh	r2, [r3, #0]
 8009f22:	e000      	b.n	8009f26 <HAL_UART_IDLECallback+0xa2>
    if (dma_pos == usart1_dma_last_pos) return; // nothing new
 8009f24:	bf00      	nop
    }
}
 8009f26:	3718      	adds	r7, #24
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	bd80      	pop	{r7, pc}
 8009f2c:	40011000 	.word	0x40011000
 8009f30:	20006128 	.word	0x20006128
 8009f34:	200060a8 	.word	0x200060a8
 8009f38:	20006094 	.word	0x20006094

08009f3c <usart1_read_dma_buffer>:


void usart1_read_dma_buffer()
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b08c      	sub	sp, #48	@ 0x30
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	2300      	movs	r3, #0
 8009f44:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009f46:	f3ef 8310 	mrs	r3, PRIMASK
 8009f4a:	61bb      	str	r3, [r7, #24]
  return(result);
 8009f4c:	69bb      	ldr	r3, [r7, #24]
    crit_state_t old = __get_PRIMASK();  // 0 or 1
 8009f4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009f50:	b672      	cpsid	i
}
 8009f52:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8009f54:	f3bf 8f4f 	dsb	sy
}
 8009f58:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009f5a:	f3bf 8f6f 	isb	sy
}
 8009f5e:	bf00      	nop
    return old;
 8009f60:	697b      	ldr	r3, [r7, #20]
	crit_state_t sreg = enter_critical();   // save interrupt flag state and disable interrupts
 8009f62:	613b      	str	r3, [r7, #16]
    return (type == ATOMIC_FORCEON_CUSTOM) ? PRIMASK_ENABLE_INTERRUPTS : sreg;
 8009f64:	69fb      	ldr	r3, [r7, #28]
 8009f66:	2b01      	cmp	r3, #1
 8009f68:	d001      	beq.n	8009f6e <usart1_read_dma_buffer+0x32>
 8009f6a:	693b      	ldr	r3, [r7, #16]
 8009f6c:	e000      	b.n	8009f70 <usart1_read_dma_buffer+0x34>
 8009f6e:	2300      	movs	r3, #0
	ATOMIC_BLOCK_CUSTOM(ATOMIC_RESTORESTATE_CUSTOM)
 8009f70:	603b      	str	r3, [r7, #0]
 8009f72:	2301      	movs	r3, #1
 8009f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f76:	e049      	b.n	800a00c <usart1_read_dma_buffer+0xd0>
	{
    // Position DMA has written up to (bytes received so far)
    int dma_pos = (int)(RX_DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(huart1.hdmarx));
 8009f78:	4b33      	ldr	r3, [pc, #204]	@ (800a048 <usart1_read_dma_buffer+0x10c>)
 8009f7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	685b      	ldr	r3, [r3, #4]
 8009f80:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8009f84:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (dma_pos == usart1_dma_last_pos) return; // nothing new
 8009f86:	4b31      	ldr	r3, [pc, #196]	@ (800a04c <usart1_read_dma_buffer+0x110>)
 8009f88:	881b      	ldrh	r3, [r3, #0]
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	461a      	mov	r2, r3
 8009f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d101      	bne.n	8009f98 <usart1_read_dma_buffer+0x5c>
 8009f94:	2300      	movs	r3, #0
 8009f96:	e03d      	b.n	800a014 <usart1_read_dma_buffer+0xd8>

    if (dma_pos > usart1_dma_last_pos) {
 8009f98:	4b2c      	ldr	r3, [pc, #176]	@ (800a04c <usart1_read_dma_buffer+0x110>)
 8009f9a:	881b      	ldrh	r3, [r3, #0]
 8009f9c:	b29b      	uxth	r3, r3
 8009f9e:	461a      	mov	r2, r3
 8009fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	dd12      	ble.n	8009fcc <usart1_read_dma_buffer+0x90>
        // linear chunk
        size_t len = dma_pos - usart1_dma_last_pos;
 8009fa6:	4b29      	ldr	r3, [pc, #164]	@ (800a04c <usart1_read_dma_buffer+0x110>)
 8009fa8:	881b      	ldrh	r3, [r3, #0]
 8009faa:	b29b      	uxth	r3, r3
 8009fac:	461a      	mov	r2, r3
 8009fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fb0:	1a9b      	subs	r3, r3, r2
 8009fb2:	623b      	str	r3, [r7, #32]
        ring_buffer_enqueue_arr(&usart1_rx_ring_buffer,
                          &usart1_dma_rx[usart1_dma_last_pos], len);
 8009fb4:	4b25      	ldr	r3, [pc, #148]	@ (800a04c <usart1_read_dma_buffer+0x110>)
 8009fb6:	881b      	ldrh	r3, [r3, #0]
 8009fb8:	b29b      	uxth	r3, r3
 8009fba:	461a      	mov	r2, r3
        ring_buffer_enqueue_arr(&usart1_rx_ring_buffer,
 8009fbc:	4b24      	ldr	r3, [pc, #144]	@ (800a050 <usart1_read_dma_buffer+0x114>)
 8009fbe:	4413      	add	r3, r2
 8009fc0:	6a3a      	ldr	r2, [r7, #32]
 8009fc2:	4619      	mov	r1, r3
 8009fc4:	4823      	ldr	r0, [pc, #140]	@ (800a054 <usart1_read_dma_buffer+0x118>)
 8009fc6:	f7fd febc 	bl	8007d42 <ring_buffer_enqueue_arr>
 8009fca:	e019      	b.n	800a000 <usart1_read_dma_buffer+0xc4>
    } else {
        // wrapped: tail then head
        size_t tail_len = RX_DMA_BUF_SIZE - usart1_dma_last_pos;
 8009fcc:	4b1f      	ldr	r3, [pc, #124]	@ (800a04c <usart1_read_dma_buffer+0x110>)
 8009fce:	881b      	ldrh	r3, [r3, #0]
 8009fd0:	b29b      	uxth	r3, r3
 8009fd2:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8009fd6:	627b      	str	r3, [r7, #36]	@ 0x24
        ring_buffer_enqueue_arr(&usart1_rx_ring_buffer,
                          &usart1_dma_rx[usart1_dma_last_pos], tail_len);
 8009fd8:	4b1c      	ldr	r3, [pc, #112]	@ (800a04c <usart1_read_dma_buffer+0x110>)
 8009fda:	881b      	ldrh	r3, [r3, #0]
 8009fdc:	b29b      	uxth	r3, r3
 8009fde:	461a      	mov	r2, r3
        ring_buffer_enqueue_arr(&usart1_rx_ring_buffer,
 8009fe0:	4b1b      	ldr	r3, [pc, #108]	@ (800a050 <usart1_read_dma_buffer+0x114>)
 8009fe2:	4413      	add	r3, r2
 8009fe4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fe6:	4619      	mov	r1, r3
 8009fe8:	481a      	ldr	r0, [pc, #104]	@ (800a054 <usart1_read_dma_buffer+0x118>)
 8009fea:	f7fd feaa 	bl	8007d42 <ring_buffer_enqueue_arr>
        if (dma_pos) {
 8009fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d005      	beq.n	800a000 <usart1_read_dma_buffer+0xc4>
        	ring_buffer_enqueue_arr(&usart1_rx_ring_buffer,
 8009ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ff6:	461a      	mov	r2, r3
 8009ff8:	4915      	ldr	r1, [pc, #84]	@ (800a050 <usart1_read_dma_buffer+0x114>)
 8009ffa:	4816      	ldr	r0, [pc, #88]	@ (800a054 <usart1_read_dma_buffer+0x118>)
 8009ffc:	f7fd fea1 	bl	8007d42 <ring_buffer_enqueue_arr>
                              &usart1_dma_rx[0], dma_pos);
        }
    }

    usart1_dma_last_pos = dma_pos;
 800a000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a002:	b29a      	uxth	r2, r3
 800a004:	4b11      	ldr	r3, [pc, #68]	@ (800a04c <usart1_read_dma_buffer+0x110>)
 800a006:	801a      	strh	r2, [r3, #0]
	ATOMIC_BLOCK_CUSTOM(ATOMIC_RESTORESTATE_CUSTOM)
 800a008:	2300      	movs	r3, #0
 800a00a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a00c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d1b2      	bne.n	8009f78 <usart1_read_dma_buffer+0x3c>
 800a012:	2301      	movs	r3, #1
 800a014:	463a      	mov	r2, r7
 800a016:	60fa      	str	r2, [r7, #12]
	exit_critical(*sreg);		// restore saved I-bit
 800a018:	68fa      	ldr	r2, [r7, #12]
 800a01a:	6812      	ldr	r2, [r2, #0]
 800a01c:	60ba      	str	r2, [r7, #8]
  __ASM volatile ("dmb 0xF":::"memory");
 800a01e:	f3bf 8f5f 	dmb	sy
}
 800a022:	bf00      	nop
 800a024:	68ba      	ldr	r2, [r7, #8]
 800a026:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a028:	687a      	ldr	r2, [r7, #4]
 800a02a:	f382 8810 	msr	PRIMASK, r2
}
 800a02e:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800a030:	f3bf 8f4f 	dsb	sy
}
 800a034:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a036:	f3bf 8f6f 	isb	sy
}
 800a03a:	bf00      	nop
}
 800a03c:	bf00      	nop
}
 800a03e:	bf00      	nop
 800a040:	2b01      	cmp	r3, #1
	}
}
 800a042:	3730      	adds	r7, #48	@ 0x30
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}
 800a048:	2000612c 	.word	0x2000612c
 800a04c:	20006128 	.word	0x20006128
 800a050:	200060a8 	.word	0x200060a8
 800a054:	20006094 	.word	0x20006094

0800a058 <HAL_UART_ErrorCallback>:




void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b082      	sub	sp, #8
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	4a04      	ldr	r2, [pc, #16]	@ (800a078 <HAL_UART_ErrorCallback+0x20>)
 800a066:	4293      	cmp	r3, r2
 800a068:	d101      	bne.n	800a06e <HAL_UART_ErrorCallback+0x16>
    {
        // Handle TX/RX recovery here
        //usart1_recover();
        usart1_restart();
 800a06a:	f000 f877 	bl	800a15c <usart1_restart>
    }
}
 800a06e:	bf00      	nop
 800a070:	3708      	adds	r7, #8
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}
 800a076:	bf00      	nop
 800a078:	40011000 	.word	0x40011000

0800a07c <usart1_start_tx_if_idle>:


void usart1_start_tx_if_idle(int force_state)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b08e      	sub	sp, #56	@ 0x38
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
 800a084:	2300      	movs	r3, #0
 800a086:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a088:	f3ef 8310 	mrs	r3, PRIMASK
 800a08c:	623b      	str	r3, [r7, #32]
  return(result);
 800a08e:	6a3b      	ldr	r3, [r7, #32]
    crit_state_t old = __get_PRIMASK();  // 0 or 1
 800a090:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800a092:	b672      	cpsid	i
}
 800a094:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800a096:	f3bf 8f4f 	dsb	sy
}
 800a09a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a09c:	f3bf 8f6f 	isb	sy
}
 800a0a0:	bf00      	nop
    return old;
 800a0a2:	69fb      	ldr	r3, [r7, #28]
	crit_state_t sreg = enter_critical();   // save interrupt flag state and disable interrupts
 800a0a4:	61bb      	str	r3, [r7, #24]
    return (type == ATOMIC_FORCEON_CUSTOM) ? PRIMASK_ENABLE_INTERRUPTS : sreg;
 800a0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a8:	2b01      	cmp	r3, #1
 800a0aa:	d001      	beq.n	800a0b0 <usart1_start_tx_if_idle+0x34>
 800a0ac:	69bb      	ldr	r3, [r7, #24]
 800a0ae:	e000      	b.n	800a0b2 <usart1_start_tx_if_idle+0x36>
 800a0b0:	2300      	movs	r3, #0
	ATOMIC_BLOCK_CUSTOM(ATOMIC_RESTORESTATE_CUSTOM)
 800a0b2:	60bb      	str	r3, [r7, #8]
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0b8:	e02c      	b.n	800a114 <usart1_start_tx_if_idle+0x98>
	{
		if (((huart1.gState == HAL_UART_STATE_READY) || force_state != 0) && ring_buffer_used_space(&usart1_tx_ring_buffer) > 0)
 800a0ba:	4b25      	ldr	r3, [pc, #148]	@ (800a150 <usart1_start_tx_if_idle+0xd4>)
 800a0bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0c0:	b2db      	uxtb	r3, r3
 800a0c2:	2b20      	cmp	r3, #32
 800a0c4:	d002      	beq.n	800a0cc <usart1_start_tx_if_idle+0x50>
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d021      	beq.n	800a110 <usart1_start_tx_if_idle+0x94>
 800a0cc:	4821      	ldr	r0, [pc, #132]	@ (800a154 <usart1_start_tx_if_idle+0xd8>)
 800a0ce:	f7fd fdbf 	bl	8007c50 <ring_buffer_used_space>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d01b      	beq.n	800a110 <usart1_start_tx_if_idle+0x94>
		{

			size_t linear_used = ring_buffer_linear_used_space(&usart1_tx_ring_buffer);
 800a0d8:	481e      	ldr	r0, [pc, #120]	@ (800a154 <usart1_start_tx_if_idle+0xd8>)
 800a0da:	f7fd fdf9 	bl	8007cd0 <ring_buffer_linear_used_space>
 800a0de:	6338      	str	r0, [r7, #48]	@ 0x30
			uint16_t frame_size = MIN(linear_used, USART1_TX_CHUNK_SIZE);
 800a0e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e2:	2b80      	cmp	r3, #128	@ 0x80
 800a0e4:	bf28      	it	cs
 800a0e6:	2380      	movcs	r3, #128	@ 0x80
 800a0e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
			uint8_t *data = ring_buffer_read_ptr(&usart1_tx_ring_buffer);
 800a0ea:	481a      	ldr	r0, [pc, #104]	@ (800a154 <usart1_start_tx_if_idle+0xd8>)
 800a0ec:	f7fd fe1a 	bl	8007d24 <ring_buffer_read_ptr>
 800a0f0:	62b8      	str	r0, [r7, #40]	@ 0x28

			usart1_last_tx_size = frame_size;
 800a0f2:	4a19      	ldr	r2, [pc, #100]	@ (800a158 <usart1_start_tx_if_idle+0xdc>)
 800a0f4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a0f6:	8013      	strh	r3, [r2, #0]

			//EXIT_CRITICAL();
			if (HAL_UART_Transmit_DMA(&huart1, data, frame_size) != HAL_OK) {
 800a0f8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a0fa:	461a      	mov	r2, r3
 800a0fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a0fe:	4814      	ldr	r0, [pc, #80]	@ (800a150 <usart1_start_tx_if_idle+0xd4>)
 800a100:	f005 f87c 	bl	800f1fc <HAL_UART_Transmit_DMA>
 800a104:	4603      	mov	r3, r0
 800a106:	2b00      	cmp	r3, #0
 800a108:	d002      	beq.n	800a110 <usart1_start_tx_if_idle+0x94>
				//ENTER_CRITICAL();
				usart1_last_tx_size = 0;
 800a10a:	4b13      	ldr	r3, [pc, #76]	@ (800a158 <usart1_start_tx_if_idle+0xdc>)
 800a10c:	2200      	movs	r2, #0
 800a10e:	801a      	strh	r2, [r3, #0]
	ATOMIC_BLOCK_CUSTOM(ATOMIC_RESTORESTATE_CUSTOM)
 800a110:	2300      	movs	r3, #0
 800a112:	637b      	str	r3, [r7, #52]	@ 0x34
 800a114:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a116:	2b00      	cmp	r3, #0
 800a118:	d1cf      	bne.n	800a0ba <usart1_start_tx_if_idle+0x3e>
 800a11a:	f107 0308 	add.w	r3, r7, #8
 800a11e:	617b      	str	r3, [r7, #20]
	exit_critical(*sreg);		// restore saved I-bit
 800a120:	697b      	ldr	r3, [r7, #20]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dmb 0xF":::"memory");
 800a126:	f3bf 8f5f 	dmb	sy
}
 800a12a:	bf00      	nop
 800a12c:	693b      	ldr	r3, [r7, #16]
 800a12e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	f383 8810 	msr	PRIMASK, r3
}
 800a136:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800a138:	f3bf 8f4f 	dsb	sy
}
 800a13c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a13e:	f3bf 8f6f 	isb	sy
}
 800a142:	bf00      	nop
}
 800a144:	bf00      	nop
}
 800a146:	bf00      	nop
		else
		{
			//EXIT_CRITICAL();
		}
	}
}
 800a148:	bf00      	nop
 800a14a:	3738      	adds	r7, #56	@ 0x38
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}
 800a150:	2000612c 	.word	0x2000612c
 800a154:	20006084 	.word	0x20006084
 800a158:	200060a4 	.word	0x200060a4

0800a15c <usart1_restart>:
  usart1_dma_last_pos = 0;
}


void usart1_restart(void)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b082      	sub	sp, #8
 800a160:	af00      	add	r7, sp, #0
    // 1. Deinit UART (also unlinks DMA internally)
    HAL_UART_DeInit(&huart1);
 800a162:	481b      	ldr	r0, [pc, #108]	@ (800a1d0 <usart1_restart+0x74>)
 800a164:	f005 f818 	bl	800f198 <HAL_UART_DeInit>

    // 2. Deinit DMA streams manually
    HAL_DMA_DeInit(huart1.hdmarx);
 800a168:	4b19      	ldr	r3, [pc, #100]	@ (800a1d0 <usart1_restart+0x74>)
 800a16a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a16c:	4618      	mov	r0, r3
 800a16e:	f000 fb7b 	bl	800a868 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart1.hdmatx);
 800a172:	4b17      	ldr	r3, [pc, #92]	@ (800a1d0 <usart1_restart+0x74>)
 800a174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a176:	4618      	mov	r0, r3
 800a178:	f000 fb76 	bl	800a868 <HAL_DMA_DeInit>

    // 3. Reset USART1 peripheral
    __HAL_RCC_USART1_FORCE_RESET();
 800a17c:	4b15      	ldr	r3, [pc, #84]	@ (800a1d4 <usart1_restart+0x78>)
 800a17e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a180:	4a14      	ldr	r2, [pc, #80]	@ (800a1d4 <usart1_restart+0x78>)
 800a182:	f043 0310 	orr.w	r3, r3, #16
 800a186:	6253      	str	r3, [r2, #36]	@ 0x24
    __HAL_RCC_USART1_RELEASE_RESET();
 800a188:	4b12      	ldr	r3, [pc, #72]	@ (800a1d4 <usart1_restart+0x78>)
 800a18a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a18c:	4a11      	ldr	r2, [pc, #68]	@ (800a1d4 <usart1_restart+0x78>)
 800a18e:	f023 0310 	bic.w	r3, r3, #16
 800a192:	6253      	str	r3, [r2, #36]	@ 0x24

    // 4. Reinit USART1 and DMA
    MX_USART1_UART_Init();  // Reinitializes UART and links DMA
 800a194:	f7ff fcc8 	bl	8009b28 <MX_USART1_UART_Init>
    //MX_DMA_Init();          // Only needed if you have a custom DMA init function

    // 5. Restart RX DMA if needed
    uint16_t space = ring_buffer_linear_free_space(&usart1_rx_ring_buffer);
 800a198:	480f      	ldr	r0, [pc, #60]	@ (800a1d8 <usart1_restart+0x7c>)
 800a19a:	f7fd fd72 	bl	8007c82 <ring_buffer_linear_free_space>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	80fb      	strh	r3, [r7, #6]
    uint8_t *write_ptr = ring_buffer_write_ptr(&usart1_rx_ring_buffer);
 800a1a2:	480d      	ldr	r0, [pc, #52]	@ (800a1d8 <usart1_restart+0x7c>)
 800a1a4:	f7fd fdaf 	bl	8007d06 <ring_buffer_write_ptr>
 800a1a8:	6038      	str	r0, [r7, #0]
    // usart1_last_rx_len = space;
    // HAL_UART_Receive_DMA(&huart1, write_ptr, space);

      HAL_UART_Receive_DMA(&huart1, usart1_dma_rx, RX_DMA_BUF_SIZE);
 800a1aa:	2280      	movs	r2, #128	@ 0x80
 800a1ac:	490b      	ldr	r1, [pc, #44]	@ (800a1dc <usart1_restart+0x80>)
 800a1ae:	4808      	ldr	r0, [pc, #32]	@ (800a1d0 <usart1_restart+0x74>)
 800a1b0:	f005 f894 	bl	800f2dc <HAL_UART_Receive_DMA>
  usart1_last_rx_len = RX_DMA_BUF_SIZE;
 800a1b4:	4b0a      	ldr	r3, [pc, #40]	@ (800a1e0 <usart1_restart+0x84>)
 800a1b6:	2280      	movs	r2, #128	@ 0x80
 800a1b8:	801a      	strh	r2, [r3, #0]
  usart1_dma_last_pos = 0;
 800a1ba:	4b0a      	ldr	r3, [pc, #40]	@ (800a1e4 <usart1_restart+0x88>)
 800a1bc:	2200      	movs	r2, #0
 800a1be:	801a      	strh	r2, [r3, #0]

    usart1_start_tx_if_idle(1);
 800a1c0:	2001      	movs	r0, #1
 800a1c2:	f7ff ff5b 	bl	800a07c <usart1_start_tx_if_idle>
}
 800a1c6:	bf00      	nop
 800a1c8:	3708      	adds	r7, #8
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}
 800a1ce:	bf00      	nop
 800a1d0:	2000612c 	.word	0x2000612c
 800a1d4:	40023800 	.word	0x40023800
 800a1d8:	20006094 	.word	0x20006094
 800a1dc:	200060a8 	.word	0x200060a8
 800a1e0:	200060a6 	.word	0x200060a6
 800a1e4:	20006128 	.word	0x20006128

0800a1e8 <usart1_send_data>:




size_t usart1_send_data(char* data, size_t len)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b08c      	sub	sp, #48	@ 0x30
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
 800a1f0:	6039      	str	r1, [r7, #0]
    if (data == NULL || len == 0) {
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d002      	beq.n	800a1fe <usart1_send_data+0x16>
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d101      	bne.n	800a202 <usart1_send_data+0x1a>
        return 0;
 800a1fe:	2300      	movs	r3, #0
 800a200:	e040      	b.n	800a284 <usart1_send_data+0x9c>
 800a202:	2300      	movs	r3, #0
 800a204:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a206:	f3ef 8310 	mrs	r3, PRIMASK
 800a20a:	623b      	str	r3, [r7, #32]
  return(result);
 800a20c:	6a3b      	ldr	r3, [r7, #32]
    crit_state_t old = __get_PRIMASK();  // 0 or 1
 800a20e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800a210:	b672      	cpsid	i
}
 800a212:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800a214:	f3bf 8f4f 	dsb	sy
}
 800a218:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a21a:	f3bf 8f6f 	isb	sy
}
 800a21e:	bf00      	nop
    return old;
 800a220:	69fb      	ldr	r3, [r7, #28]
	crit_state_t sreg = enter_critical();   // save interrupt flag state and disable interrupts
 800a222:	61bb      	str	r3, [r7, #24]
    return (type == ATOMIC_FORCEON_CUSTOM) ? PRIMASK_ENABLE_INTERRUPTS : sreg;
 800a224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a226:	2b01      	cmp	r3, #1
 800a228:	d001      	beq.n	800a22e <usart1_send_data+0x46>
 800a22a:	69bb      	ldr	r3, [r7, #24]
 800a22c:	e000      	b.n	800a230 <usart1_send_data+0x48>
 800a22e:	2300      	movs	r3, #0
    }
    size_t bytes_written;
    ATOMIC_BLOCK_CUSTOM(ATOMIC_RESTORESTATE_CUSTOM)
 800a230:	60bb      	str	r3, [r7, #8]
 800a232:	2301      	movs	r3, #1
 800a234:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a236:	e007      	b.n	800a248 <usart1_send_data+0x60>
    {
        // Try to enqueue data
    	bytes_written = ring_buffer_enqueue_arr(&usart1_tx_ring_buffer, (uint8_t*)data, len);
 800a238:	683a      	ldr	r2, [r7, #0]
 800a23a:	6879      	ldr	r1, [r7, #4]
 800a23c:	4813      	ldr	r0, [pc, #76]	@ (800a28c <usart1_send_data+0xa4>)
 800a23e:	f7fd fd80 	bl	8007d42 <ring_buffer_enqueue_arr>
 800a242:	62f8      	str	r0, [r7, #44]	@ 0x2c
    ATOMIC_BLOCK_CUSTOM(ATOMIC_RESTORESTATE_CUSTOM)
 800a244:	2300      	movs	r3, #0
 800a246:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d1f4      	bne.n	800a238 <usart1_send_data+0x50>
 800a24e:	f107 0308 	add.w	r3, r7, #8
 800a252:	617b      	str	r3, [r7, #20]
	exit_critical(*sreg);		// restore saved I-bit
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dmb 0xF":::"memory");
 800a25a:	f3bf 8f5f 	dmb	sy
}
 800a25e:	bf00      	nop
 800a260:	693b      	ldr	r3, [r7, #16]
 800a262:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	f383 8810 	msr	PRIMASK, r3
}
 800a26a:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800a26c:	f3bf 8f4f 	dsb	sy
}
 800a270:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a272:	f3bf 8f6f 	isb	sy
}
 800a276:	bf00      	nop
}
 800a278:	bf00      	nop
}
 800a27a:	bf00      	nop
    }

    usart1_start_tx_if_idle(0);
 800a27c:	2000      	movs	r0, #0
 800a27e:	f7ff fefd 	bl	800a07c <usart1_start_tx_if_idle>

    return bytes_written;
 800a282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800a284:	4618      	mov	r0, r3
 800a286:	3730      	adds	r7, #48	@ 0x30
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}
 800a28c:	20006084 	.word	0x20006084

0800a290 <usart1_recv_data>:

size_t usart1_recv_data(char* out_buf, size_t max_len)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b08c      	sub	sp, #48	@ 0x30
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	6039      	str	r1, [r7, #0]
    if (out_buf == NULL || max_len == 0) {
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d002      	beq.n	800a2a6 <usart1_recv_data+0x16>
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d101      	bne.n	800a2aa <usart1_recv_data+0x1a>
        return 0;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	e03f      	b.n	800a32a <usart1_recv_data+0x9a>
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a2ae:	f3ef 8310 	mrs	r3, PRIMASK
 800a2b2:	623b      	str	r3, [r7, #32]
  return(result);
 800a2b4:	6a3b      	ldr	r3, [r7, #32]
    crit_state_t old = __get_PRIMASK();  // 0 or 1
 800a2b6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800a2b8:	b672      	cpsid	i
}
 800a2ba:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800a2bc:	f3bf 8f4f 	dsb	sy
}
 800a2c0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a2c2:	f3bf 8f6f 	isb	sy
}
 800a2c6:	bf00      	nop
    return old;
 800a2c8:	69fb      	ldr	r3, [r7, #28]
	crit_state_t sreg = enter_critical();   // save interrupt flag state and disable interrupts
 800a2ca:	61bb      	str	r3, [r7, #24]
    return (type == ATOMIC_FORCEON_CUSTOM) ? PRIMASK_ENABLE_INTERRUPTS : sreg;
 800a2cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ce:	2b01      	cmp	r3, #1
 800a2d0:	d001      	beq.n	800a2d6 <usart1_recv_data+0x46>
 800a2d2:	69bb      	ldr	r3, [r7, #24]
 800a2d4:	e000      	b.n	800a2d8 <usart1_recv_data+0x48>
 800a2d6:	2300      	movs	r3, #0
    }
    size_t bytes_read;
    ATOMIC_BLOCK_CUSTOM(ATOMIC_RESTORESTATE_CUSTOM)
 800a2d8:	60bb      	str	r3, [r7, #8]
 800a2da:	2301      	movs	r3, #1
 800a2dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a2de:	e009      	b.n	800a2f4 <usart1_recv_data+0x64>
    {
        usart1_read_dma_buffer();
 800a2e0:	f7ff fe2c 	bl	8009f3c <usart1_read_dma_buffer>
    	bytes_read = ring_buffer_dequeue_arr(&usart1_rx_ring_buffer, (uint8_t*)out_buf, max_len);
 800a2e4:	683a      	ldr	r2, [r7, #0]
 800a2e6:	6879      	ldr	r1, [r7, #4]
 800a2e8:	4812      	ldr	r0, [pc, #72]	@ (800a334 <usart1_recv_data+0xa4>)
 800a2ea:	f7fd fd84 	bl	8007df6 <ring_buffer_dequeue_arr>
 800a2ee:	62f8      	str	r0, [r7, #44]	@ 0x2c
    ATOMIC_BLOCK_CUSTOM(ATOMIC_RESTORESTATE_CUSTOM)
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a2f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d1f2      	bne.n	800a2e0 <usart1_recv_data+0x50>
 800a2fa:	f107 0308 	add.w	r3, r7, #8
 800a2fe:	617b      	str	r3, [r7, #20]
	exit_critical(*sreg);		// restore saved I-bit
 800a300:	697b      	ldr	r3, [r7, #20]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dmb 0xF":::"memory");
 800a306:	f3bf 8f5f 	dmb	sy
}
 800a30a:	bf00      	nop
 800a30c:	693b      	ldr	r3, [r7, #16]
 800a30e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	f383 8810 	msr	PRIMASK, r3
}
 800a316:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800a318:	f3bf 8f4f 	dsb	sy
}
 800a31c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a31e:	f3bf 8f6f 	isb	sy
}
 800a322:	bf00      	nop
}
 800a324:	bf00      	nop
}
 800a326:	bf00      	nop
    }

    return bytes_read;
 800a328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3730      	adds	r7, #48	@ 0x30
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}
 800a332:	bf00      	nop
 800a334:	20006094 	.word	0x20006094

0800a338 <usart1_data_available_for_read>:

size_t usart1_data_available_for_read()
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b08a      	sub	sp, #40	@ 0x28
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	2300      	movs	r3, #0
 800a340:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a342:	f3ef 8310 	mrs	r3, PRIMASK
 800a346:	61bb      	str	r3, [r7, #24]
  return(result);
 800a348:	69bb      	ldr	r3, [r7, #24]
    crit_state_t old = __get_PRIMASK();  // 0 or 1
 800a34a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a34c:	b672      	cpsid	i
}
 800a34e:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800a350:	f3bf 8f4f 	dsb	sy
}
 800a354:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a356:	f3bf 8f6f 	isb	sy
}
 800a35a:	bf00      	nop
    return old;
 800a35c:	697b      	ldr	r3, [r7, #20]
	crit_state_t sreg = enter_critical();   // save interrupt flag state and disable interrupts
 800a35e:	613b      	str	r3, [r7, #16]
    return (type == ATOMIC_FORCEON_CUSTOM) ? PRIMASK_ENABLE_INTERRUPTS : sreg;
 800a360:	69fb      	ldr	r3, [r7, #28]
 800a362:	2b01      	cmp	r3, #1
 800a364:	d001      	beq.n	800a36a <usart1_data_available_for_read+0x32>
 800a366:	693b      	ldr	r3, [r7, #16]
 800a368:	e000      	b.n	800a36c <usart1_data_available_for_read+0x34>
 800a36a:	2300      	movs	r3, #0
	size_t used;

    ATOMIC_BLOCK_CUSTOM(ATOMIC_RESTORESTATE_CUSTOM)
 800a36c:	603b      	str	r3, [r7, #0]
 800a36e:	2301      	movs	r3, #1
 800a370:	623b      	str	r3, [r7, #32]
 800a372:	e007      	b.n	800a384 <usart1_data_available_for_read+0x4c>
    {
        usart1_read_dma_buffer();
 800a374:	f7ff fde2 	bl	8009f3c <usart1_read_dma_buffer>
    	used = ring_buffer_used_space(&usart1_rx_ring_buffer);
 800a378:	4811      	ldr	r0, [pc, #68]	@ (800a3c0 <usart1_data_available_for_read+0x88>)
 800a37a:	f7fd fc69 	bl	8007c50 <ring_buffer_used_space>
 800a37e:	6278      	str	r0, [r7, #36]	@ 0x24
    ATOMIC_BLOCK_CUSTOM(ATOMIC_RESTORESTATE_CUSTOM)
 800a380:	2300      	movs	r3, #0
 800a382:	623b      	str	r3, [r7, #32]
 800a384:	6a3b      	ldr	r3, [r7, #32]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d1f4      	bne.n	800a374 <usart1_data_available_for_read+0x3c>
 800a38a:	463b      	mov	r3, r7
 800a38c:	60fb      	str	r3, [r7, #12]
	exit_critical(*sreg);		// restore saved I-bit
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dmb 0xF":::"memory");
 800a394:	f3bf 8f5f 	dmb	sy
}
 800a398:	bf00      	nop
 800a39a:	68bb      	ldr	r3, [r7, #8]
 800a39c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f383 8810 	msr	PRIMASK, r3
}
 800a3a4:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800a3a6:	f3bf 8f4f 	dsb	sy
}
 800a3aa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a3ac:	f3bf 8f6f 	isb	sy
}
 800a3b0:	bf00      	nop
}
 800a3b2:	bf00      	nop
}
 800a3b4:	bf00      	nop
    }

    return used;
 800a3b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3728      	adds	r7, #40	@ 0x28
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}
 800a3c0:	20006094 	.word	0x20006094

0800a3c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800a3c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800a3fc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800a3c8:	f7ff fa1e 	bl	8009808 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800a3cc:	480c      	ldr	r0, [pc, #48]	@ (800a400 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800a3ce:	490d      	ldr	r1, [pc, #52]	@ (800a404 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800a3d0:	4a0d      	ldr	r2, [pc, #52]	@ (800a408 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800a3d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a3d4:	e002      	b.n	800a3dc <LoopCopyDataInit>

0800a3d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a3d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a3d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a3da:	3304      	adds	r3, #4

0800a3dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a3dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a3de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a3e0:	d3f9      	bcc.n	800a3d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a3e2:	4a0a      	ldr	r2, [pc, #40]	@ (800a40c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800a3e4:	4c0a      	ldr	r4, [pc, #40]	@ (800a410 <LoopFillZerobss+0x22>)
  movs r3, #0
 800a3e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a3e8:	e001      	b.n	800a3ee <LoopFillZerobss>

0800a3ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a3ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a3ec:	3204      	adds	r2, #4

0800a3ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a3ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a3f0:	d3fb      	bcc.n	800a3ea <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800a3f2:	f010 f9a5 	bl	801a740 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a3f6:	f7fe f895 	bl	8008524 <main>
  bx  lr    
 800a3fa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800a3fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800a400:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a404:	2000031c 	.word	0x2000031c
  ldr r2, =_sidata
 800a408:	08020b8c 	.word	0x08020b8c
  ldr r2, =_sbss
 800a40c:	2000031c 	.word	0x2000031c
  ldr r4, =_ebss
 800a410:	2000c950 	.word	0x2000c950

0800a414 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a414:	e7fe      	b.n	800a414 <ADC_IRQHandler>
	...

0800a418 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800a41c:	4b0e      	ldr	r3, [pc, #56]	@ (800a458 <HAL_Init+0x40>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a0d      	ldr	r2, [pc, #52]	@ (800a458 <HAL_Init+0x40>)
 800a422:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a426:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800a428:	4b0b      	ldr	r3, [pc, #44]	@ (800a458 <HAL_Init+0x40>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	4a0a      	ldr	r2, [pc, #40]	@ (800a458 <HAL_Init+0x40>)
 800a42e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a432:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800a434:	4b08      	ldr	r3, [pc, #32]	@ (800a458 <HAL_Init+0x40>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	4a07      	ldr	r2, [pc, #28]	@ (800a458 <HAL_Init+0x40>)
 800a43a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a43e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a440:	2003      	movs	r0, #3
 800a442:	f000 f920 	bl	800a686 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800a446:	200f      	movs	r0, #15
 800a448:	f7ff f850 	bl	80094ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800a44c:	f7ff f822 	bl	8009494 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800a450:	2300      	movs	r3, #0
}
 800a452:	4618      	mov	r0, r3
 800a454:	bd80      	pop	{r7, pc}
 800a456:	bf00      	nop
 800a458:	40023c00 	.word	0x40023c00

0800a45c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a45c:	b480      	push	{r7}
 800a45e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a460:	4b06      	ldr	r3, [pc, #24]	@ (800a47c <HAL_IncTick+0x20>)
 800a462:	781b      	ldrb	r3, [r3, #0]
 800a464:	461a      	mov	r2, r3
 800a466:	4b06      	ldr	r3, [pc, #24]	@ (800a480 <HAL_IncTick+0x24>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	4413      	add	r3, r2
 800a46c:	4a04      	ldr	r2, [pc, #16]	@ (800a480 <HAL_IncTick+0x24>)
 800a46e:	6013      	str	r3, [r2, #0]
}
 800a470:	bf00      	nop
 800a472:	46bd      	mov	sp, r7
 800a474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a478:	4770      	bx	lr
 800a47a:	bf00      	nop
 800a47c:	2000005c 	.word	0x2000005c
 800a480:	20006234 	.word	0x20006234

0800a484 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a484:	b480      	push	{r7}
 800a486:	af00      	add	r7, sp, #0
  return uwTick;
 800a488:	4b03      	ldr	r3, [pc, #12]	@ (800a498 <HAL_GetTick+0x14>)
 800a48a:	681b      	ldr	r3, [r3, #0]
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	46bd      	mov	sp, r7
 800a490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a494:	4770      	bx	lr
 800a496:	bf00      	nop
 800a498:	20006234 	.word	0x20006234

0800a49c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b084      	sub	sp, #16
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a4a4:	f7ff ffee 	bl	800a484 <HAL_GetTick>
 800a4a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4b4:	d005      	beq.n	800a4c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800a4b6:	4b0a      	ldr	r3, [pc, #40]	@ (800a4e0 <HAL_Delay+0x44>)
 800a4b8:	781b      	ldrb	r3, [r3, #0]
 800a4ba:	461a      	mov	r2, r3
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	4413      	add	r3, r2
 800a4c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800a4c2:	bf00      	nop
 800a4c4:	f7ff ffde 	bl	800a484 <HAL_GetTick>
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	68bb      	ldr	r3, [r7, #8]
 800a4cc:	1ad3      	subs	r3, r2, r3
 800a4ce:	68fa      	ldr	r2, [r7, #12]
 800a4d0:	429a      	cmp	r2, r3
 800a4d2:	d8f7      	bhi.n	800a4c4 <HAL_Delay+0x28>
  {
  }
}
 800a4d4:	bf00      	nop
 800a4d6:	bf00      	nop
 800a4d8:	3710      	adds	r7, #16
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	bd80      	pop	{r7, pc}
 800a4de:	bf00      	nop
 800a4e0:	2000005c 	.word	0x2000005c

0800a4e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b085      	sub	sp, #20
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f003 0307 	and.w	r3, r3, #7
 800a4f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a4f4:	4b0c      	ldr	r3, [pc, #48]	@ (800a528 <__NVIC_SetPriorityGrouping+0x44>)
 800a4f6:	68db      	ldr	r3, [r3, #12]
 800a4f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a4fa:	68ba      	ldr	r2, [r7, #8]
 800a4fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a500:	4013      	ands	r3, r2
 800a502:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a50c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a510:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a514:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a516:	4a04      	ldr	r2, [pc, #16]	@ (800a528 <__NVIC_SetPriorityGrouping+0x44>)
 800a518:	68bb      	ldr	r3, [r7, #8]
 800a51a:	60d3      	str	r3, [r2, #12]
}
 800a51c:	bf00      	nop
 800a51e:	3714      	adds	r7, #20
 800a520:	46bd      	mov	sp, r7
 800a522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a526:	4770      	bx	lr
 800a528:	e000ed00 	.word	0xe000ed00

0800a52c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a52c:	b480      	push	{r7}
 800a52e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a530:	4b04      	ldr	r3, [pc, #16]	@ (800a544 <__NVIC_GetPriorityGrouping+0x18>)
 800a532:	68db      	ldr	r3, [r3, #12]
 800a534:	0a1b      	lsrs	r3, r3, #8
 800a536:	f003 0307 	and.w	r3, r3, #7
}
 800a53a:	4618      	mov	r0, r3
 800a53c:	46bd      	mov	sp, r7
 800a53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a542:	4770      	bx	lr
 800a544:	e000ed00 	.word	0xe000ed00

0800a548 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a548:	b480      	push	{r7}
 800a54a:	b083      	sub	sp, #12
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	4603      	mov	r3, r0
 800a550:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a556:	2b00      	cmp	r3, #0
 800a558:	db0b      	blt.n	800a572 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a55a:	79fb      	ldrb	r3, [r7, #7]
 800a55c:	f003 021f 	and.w	r2, r3, #31
 800a560:	4907      	ldr	r1, [pc, #28]	@ (800a580 <__NVIC_EnableIRQ+0x38>)
 800a562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a566:	095b      	lsrs	r3, r3, #5
 800a568:	2001      	movs	r0, #1
 800a56a:	fa00 f202 	lsl.w	r2, r0, r2
 800a56e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a572:	bf00      	nop
 800a574:	370c      	adds	r7, #12
 800a576:	46bd      	mov	sp, r7
 800a578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57c:	4770      	bx	lr
 800a57e:	bf00      	nop
 800a580:	e000e100 	.word	0xe000e100

0800a584 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a584:	b480      	push	{r7}
 800a586:	b083      	sub	sp, #12
 800a588:	af00      	add	r7, sp, #0
 800a58a:	4603      	mov	r3, r0
 800a58c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a58e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a592:	2b00      	cmp	r3, #0
 800a594:	db12      	blt.n	800a5bc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a596:	79fb      	ldrb	r3, [r7, #7]
 800a598:	f003 021f 	and.w	r2, r3, #31
 800a59c:	490a      	ldr	r1, [pc, #40]	@ (800a5c8 <__NVIC_DisableIRQ+0x44>)
 800a59e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5a2:	095b      	lsrs	r3, r3, #5
 800a5a4:	2001      	movs	r0, #1
 800a5a6:	fa00 f202 	lsl.w	r2, r0, r2
 800a5aa:	3320      	adds	r3, #32
 800a5ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800a5b0:	f3bf 8f4f 	dsb	sy
}
 800a5b4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a5b6:	f3bf 8f6f 	isb	sy
}
 800a5ba:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800a5bc:	bf00      	nop
 800a5be:	370c      	adds	r7, #12
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c6:	4770      	bx	lr
 800a5c8:	e000e100 	.word	0xe000e100

0800a5cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b083      	sub	sp, #12
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	6039      	str	r1, [r7, #0]
 800a5d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a5d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	db0a      	blt.n	800a5f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	b2da      	uxtb	r2, r3
 800a5e4:	490c      	ldr	r1, [pc, #48]	@ (800a618 <__NVIC_SetPriority+0x4c>)
 800a5e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5ea:	0112      	lsls	r2, r2, #4
 800a5ec:	b2d2      	uxtb	r2, r2
 800a5ee:	440b      	add	r3, r1
 800a5f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a5f4:	e00a      	b.n	800a60c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	b2da      	uxtb	r2, r3
 800a5fa:	4908      	ldr	r1, [pc, #32]	@ (800a61c <__NVIC_SetPriority+0x50>)
 800a5fc:	79fb      	ldrb	r3, [r7, #7]
 800a5fe:	f003 030f 	and.w	r3, r3, #15
 800a602:	3b04      	subs	r3, #4
 800a604:	0112      	lsls	r2, r2, #4
 800a606:	b2d2      	uxtb	r2, r2
 800a608:	440b      	add	r3, r1
 800a60a:	761a      	strb	r2, [r3, #24]
}
 800a60c:	bf00      	nop
 800a60e:	370c      	adds	r7, #12
 800a610:	46bd      	mov	sp, r7
 800a612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a616:	4770      	bx	lr
 800a618:	e000e100 	.word	0xe000e100
 800a61c:	e000ed00 	.word	0xe000ed00

0800a620 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a620:	b480      	push	{r7}
 800a622:	b089      	sub	sp, #36	@ 0x24
 800a624:	af00      	add	r7, sp, #0
 800a626:	60f8      	str	r0, [r7, #12]
 800a628:	60b9      	str	r1, [r7, #8]
 800a62a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	f003 0307 	and.w	r3, r3, #7
 800a632:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a634:	69fb      	ldr	r3, [r7, #28]
 800a636:	f1c3 0307 	rsb	r3, r3, #7
 800a63a:	2b04      	cmp	r3, #4
 800a63c:	bf28      	it	cs
 800a63e:	2304      	movcs	r3, #4
 800a640:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a642:	69fb      	ldr	r3, [r7, #28]
 800a644:	3304      	adds	r3, #4
 800a646:	2b06      	cmp	r3, #6
 800a648:	d902      	bls.n	800a650 <NVIC_EncodePriority+0x30>
 800a64a:	69fb      	ldr	r3, [r7, #28]
 800a64c:	3b03      	subs	r3, #3
 800a64e:	e000      	b.n	800a652 <NVIC_EncodePriority+0x32>
 800a650:	2300      	movs	r3, #0
 800a652:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a654:	f04f 32ff 	mov.w	r2, #4294967295
 800a658:	69bb      	ldr	r3, [r7, #24]
 800a65a:	fa02 f303 	lsl.w	r3, r2, r3
 800a65e:	43da      	mvns	r2, r3
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	401a      	ands	r2, r3
 800a664:	697b      	ldr	r3, [r7, #20]
 800a666:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a668:	f04f 31ff 	mov.w	r1, #4294967295
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	fa01 f303 	lsl.w	r3, r1, r3
 800a672:	43d9      	mvns	r1, r3
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a678:	4313      	orrs	r3, r2
         );
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	3724      	adds	r7, #36	@ 0x24
 800a67e:	46bd      	mov	sp, r7
 800a680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a684:	4770      	bx	lr

0800a686 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a686:	b580      	push	{r7, lr}
 800a688:	b082      	sub	sp, #8
 800a68a:	af00      	add	r7, sp, #0
 800a68c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f7ff ff28 	bl	800a4e4 <__NVIC_SetPriorityGrouping>
}
 800a694:	bf00      	nop
 800a696:	3708      	adds	r7, #8
 800a698:	46bd      	mov	sp, r7
 800a69a:	bd80      	pop	{r7, pc}

0800a69c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b086      	sub	sp, #24
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	60b9      	str	r1, [r7, #8]
 800a6a6:	607a      	str	r2, [r7, #4]
 800a6a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a6ae:	f7ff ff3d 	bl	800a52c <__NVIC_GetPriorityGrouping>
 800a6b2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a6b4:	687a      	ldr	r2, [r7, #4]
 800a6b6:	68b9      	ldr	r1, [r7, #8]
 800a6b8:	6978      	ldr	r0, [r7, #20]
 800a6ba:	f7ff ffb1 	bl	800a620 <NVIC_EncodePriority>
 800a6be:	4602      	mov	r2, r0
 800a6c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a6c4:	4611      	mov	r1, r2
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	f7ff ff80 	bl	800a5cc <__NVIC_SetPriority>
}
 800a6cc:	bf00      	nop
 800a6ce:	3718      	adds	r7, #24
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}

0800a6d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b082      	sub	sp, #8
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	4603      	mov	r3, r0
 800a6dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a6de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f7ff ff30 	bl	800a548 <__NVIC_EnableIRQ>
}
 800a6e8:	bf00      	nop
 800a6ea:	3708      	adds	r7, #8
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}

0800a6f0 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b082      	sub	sp, #8
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800a6fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a6fe:	4618      	mov	r0, r3
 800a700:	f7ff ff40 	bl	800a584 <__NVIC_DisableIRQ>
}
 800a704:	bf00      	nop
 800a706:	3708      	adds	r7, #8
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b086      	sub	sp, #24
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a714:	2300      	movs	r3, #0
 800a716:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a718:	f7ff feb4 	bl	800a484 <HAL_GetTick>
 800a71c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d101      	bne.n	800a728 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a724:	2301      	movs	r3, #1
 800a726:	e099      	b.n	800a85c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2202      	movs	r2, #2
 800a72c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2200      	movs	r2, #0
 800a734:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	681a      	ldr	r2, [r3, #0]
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f022 0201 	bic.w	r2, r2, #1
 800a746:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a748:	e00f      	b.n	800a76a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a74a:	f7ff fe9b 	bl	800a484 <HAL_GetTick>
 800a74e:	4602      	mov	r2, r0
 800a750:	693b      	ldr	r3, [r7, #16]
 800a752:	1ad3      	subs	r3, r2, r3
 800a754:	2b05      	cmp	r3, #5
 800a756:	d908      	bls.n	800a76a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2220      	movs	r2, #32
 800a75c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2203      	movs	r2, #3
 800a762:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800a766:	2303      	movs	r3, #3
 800a768:	e078      	b.n	800a85c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	f003 0301 	and.w	r3, r3, #1
 800a774:	2b00      	cmp	r3, #0
 800a776:	d1e8      	bne.n	800a74a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a780:	697a      	ldr	r2, [r7, #20]
 800a782:	4b38      	ldr	r3, [pc, #224]	@ (800a864 <HAL_DMA_Init+0x158>)
 800a784:	4013      	ands	r3, r2
 800a786:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	685a      	ldr	r2, [r3, #4]
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	689b      	ldr	r3, [r3, #8]
 800a790:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a796:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	691b      	ldr	r3, [r3, #16]
 800a79c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a7a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	699b      	ldr	r3, [r3, #24]
 800a7a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a7ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	6a1b      	ldr	r3, [r3, #32]
 800a7b4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a7b6:	697a      	ldr	r2, [r7, #20]
 800a7b8:	4313      	orrs	r3, r2
 800a7ba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7c0:	2b04      	cmp	r3, #4
 800a7c2:	d107      	bne.n	800a7d4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7cc:	4313      	orrs	r3, r2
 800a7ce:	697a      	ldr	r2, [r7, #20]
 800a7d0:	4313      	orrs	r3, r2
 800a7d2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	697a      	ldr	r2, [r7, #20]
 800a7da:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	695b      	ldr	r3, [r3, #20]
 800a7e2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a7e4:	697b      	ldr	r3, [r7, #20]
 800a7e6:	f023 0307 	bic.w	r3, r3, #7
 800a7ea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7f0:	697a      	ldr	r2, [r7, #20]
 800a7f2:	4313      	orrs	r3, r2
 800a7f4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7fa:	2b04      	cmp	r3, #4
 800a7fc:	d117      	bne.n	800a82e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a802:	697a      	ldr	r2, [r7, #20]
 800a804:	4313      	orrs	r3, r2
 800a806:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d00e      	beq.n	800a82e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a810:	6878      	ldr	r0, [r7, #4]
 800a812:	f000 fb5f 	bl	800aed4 <DMA_CheckFifoParam>
 800a816:	4603      	mov	r3, r0
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d008      	beq.n	800a82e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2240      	movs	r2, #64	@ 0x40
 800a820:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2201      	movs	r2, #1
 800a826:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800a82a:	2301      	movs	r3, #1
 800a82c:	e016      	b.n	800a85c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	697a      	ldr	r2, [r7, #20]
 800a834:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f000 fb16 	bl	800ae68 <DMA_CalcBaseAndBitshift>
 800a83c:	4603      	mov	r3, r0
 800a83e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a844:	223f      	movs	r2, #63	@ 0x3f
 800a846:	409a      	lsls	r2, r3
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2200      	movs	r2, #0
 800a850:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2201      	movs	r2, #1
 800a856:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800a85a:	2300      	movs	r3, #0
}
 800a85c:	4618      	mov	r0, r3
 800a85e:	3718      	adds	r7, #24
 800a860:	46bd      	mov	sp, r7
 800a862:	bd80      	pop	{r7, pc}
 800a864:	f010803f 	.word	0xf010803f

0800a868 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b084      	sub	sp, #16
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d101      	bne.n	800a87a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800a876:	2301      	movs	r3, #1
 800a878:	e050      	b.n	800a91c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a880:	b2db      	uxtb	r3, r3
 800a882:	2b02      	cmp	r3, #2
 800a884:	d101      	bne.n	800a88a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800a886:	2302      	movs	r3, #2
 800a888:	e048      	b.n	800a91c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	681a      	ldr	r2, [r3, #0]
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	f022 0201 	bic.w	r2, r2, #1
 800a898:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	2200      	movs	r2, #0
 800a8a0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	2200      	movs	r2, #0
 800a8c0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	2221      	movs	r2, #33	@ 0x21
 800a8c8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f000 facc 	bl	800ae68 <DMA_CalcBaseAndBitshift>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2200      	movs	r2, #0
 800a8de:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a8fc:	223f      	movs	r2, #63	@ 0x3f
 800a8fe:	409a      	lsls	r2, r3
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2200      	movs	r2, #0
 800a908:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2200      	movs	r2, #0
 800a90e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2200      	movs	r2, #0
 800a916:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a91a:	2300      	movs	r3, #0
}
 800a91c:	4618      	mov	r0, r3
 800a91e:	3710      	adds	r7, #16
 800a920:	46bd      	mov	sp, r7
 800a922:	bd80      	pop	{r7, pc}

0800a924 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b086      	sub	sp, #24
 800a928:	af00      	add	r7, sp, #0
 800a92a:	60f8      	str	r0, [r7, #12]
 800a92c:	60b9      	str	r1, [r7, #8]
 800a92e:	607a      	str	r2, [r7, #4]
 800a930:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a932:	2300      	movs	r3, #0
 800a934:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a93a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a942:	2b01      	cmp	r3, #1
 800a944:	d101      	bne.n	800a94a <HAL_DMA_Start_IT+0x26>
 800a946:	2302      	movs	r3, #2
 800a948:	e040      	b.n	800a9cc <HAL_DMA_Start_IT+0xa8>
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	2201      	movs	r2, #1
 800a94e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a958:	b2db      	uxtb	r3, r3
 800a95a:	2b01      	cmp	r3, #1
 800a95c:	d12f      	bne.n	800a9be <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	2202      	movs	r2, #2
 800a962:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	2200      	movs	r2, #0
 800a96a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	687a      	ldr	r2, [r7, #4]
 800a970:	68b9      	ldr	r1, [r7, #8]
 800a972:	68f8      	ldr	r0, [r7, #12]
 800a974:	f000 fa4a 	bl	800ae0c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a97c:	223f      	movs	r2, #63	@ 0x3f
 800a97e:	409a      	lsls	r2, r3
 800a980:	693b      	ldr	r3, [r7, #16]
 800a982:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	681a      	ldr	r2, [r3, #0]
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	f042 0216 	orr.w	r2, r2, #22
 800a992:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d007      	beq.n	800a9ac <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	681a      	ldr	r2, [r3, #0]
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f042 0208 	orr.w	r2, r2, #8
 800a9aa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	681a      	ldr	r2, [r3, #0]
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f042 0201 	orr.w	r2, r2, #1
 800a9ba:	601a      	str	r2, [r3, #0]
 800a9bc:	e005      	b.n	800a9ca <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a9c6:	2302      	movs	r3, #2
 800a9c8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800a9ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	3718      	adds	r7, #24
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}

0800a9d4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b084      	sub	sp, #16
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9e0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800a9e2:	f7ff fd4f 	bl	800a484 <HAL_GetTick>
 800a9e6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a9ee:	b2db      	uxtb	r3, r3
 800a9f0:	2b02      	cmp	r3, #2
 800a9f2:	d008      	beq.n	800aa06 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2280      	movs	r2, #128	@ 0x80
 800a9f8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800aa02:	2301      	movs	r3, #1
 800aa04:	e052      	b.n	800aaac <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	681a      	ldr	r2, [r3, #0]
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f022 0216 	bic.w	r2, r2, #22
 800aa14:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	695a      	ldr	r2, [r3, #20]
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800aa24:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d103      	bne.n	800aa36 <HAL_DMA_Abort+0x62>
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d007      	beq.n	800aa46 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	681a      	ldr	r2, [r3, #0]
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	f022 0208 	bic.w	r2, r2, #8
 800aa44:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	681a      	ldr	r2, [r3, #0]
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	f022 0201 	bic.w	r2, r2, #1
 800aa54:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800aa56:	e013      	b.n	800aa80 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800aa58:	f7ff fd14 	bl	800a484 <HAL_GetTick>
 800aa5c:	4602      	mov	r2, r0
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	1ad3      	subs	r3, r2, r3
 800aa62:	2b05      	cmp	r3, #5
 800aa64:	d90c      	bls.n	800aa80 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2220      	movs	r2, #32
 800aa6a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2203      	movs	r2, #3
 800aa70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2200      	movs	r2, #0
 800aa78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800aa7c:	2303      	movs	r3, #3
 800aa7e:	e015      	b.n	800aaac <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	f003 0301 	and.w	r3, r3, #1
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d1e4      	bne.n	800aa58 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa92:	223f      	movs	r2, #63	@ 0x3f
 800aa94:	409a      	lsls	r2, r3
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2201      	movs	r2, #1
 800aa9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800aaaa:	2300      	movs	r3, #0
}
 800aaac:	4618      	mov	r0, r3
 800aaae:	3710      	adds	r7, #16
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b083      	sub	sp, #12
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800aac2:	b2db      	uxtb	r3, r3
 800aac4:	2b02      	cmp	r3, #2
 800aac6:	d004      	beq.n	800aad2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2280      	movs	r2, #128	@ 0x80
 800aacc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800aace:	2301      	movs	r3, #1
 800aad0:	e00c      	b.n	800aaec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	2205      	movs	r2, #5
 800aad6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	681a      	ldr	r2, [r3, #0]
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f022 0201 	bic.w	r2, r2, #1
 800aae8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800aaea:	2300      	movs	r3, #0
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	370c      	adds	r7, #12
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf6:	4770      	bx	lr

0800aaf8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b086      	sub	sp, #24
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800ab00:	2300      	movs	r3, #0
 800ab02:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800ab04:	4b8e      	ldr	r3, [pc, #568]	@ (800ad40 <HAL_DMA_IRQHandler+0x248>)
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	4a8e      	ldr	r2, [pc, #568]	@ (800ad44 <HAL_DMA_IRQHandler+0x24c>)
 800ab0a:	fba2 2303 	umull	r2, r3, r2, r3
 800ab0e:	0a9b      	lsrs	r3, r3, #10
 800ab10:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab16:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800ab18:	693b      	ldr	r3, [r7, #16]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab22:	2208      	movs	r2, #8
 800ab24:	409a      	lsls	r2, r3
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	4013      	ands	r3, r2
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d01a      	beq.n	800ab64 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	f003 0304 	and.w	r3, r3, #4
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d013      	beq.n	800ab64 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	681a      	ldr	r2, [r3, #0]
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f022 0204 	bic.w	r2, r2, #4
 800ab4a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab50:	2208      	movs	r2, #8
 800ab52:	409a      	lsls	r2, r3
 800ab54:	693b      	ldr	r3, [r7, #16]
 800ab56:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab5c:	f043 0201 	orr.w	r2, r3, #1
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab68:	2201      	movs	r2, #1
 800ab6a:	409a      	lsls	r2, r3
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	4013      	ands	r3, r2
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d012      	beq.n	800ab9a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	695b      	ldr	r3, [r3, #20]
 800ab7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d00b      	beq.n	800ab9a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab86:	2201      	movs	r2, #1
 800ab88:	409a      	lsls	r2, r3
 800ab8a:	693b      	ldr	r3, [r7, #16]
 800ab8c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab92:	f043 0202 	orr.w	r2, r3, #2
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab9e:	2204      	movs	r2, #4
 800aba0:	409a      	lsls	r2, r3
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	4013      	ands	r3, r2
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d012      	beq.n	800abd0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f003 0302 	and.w	r3, r3, #2
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d00b      	beq.n	800abd0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800abbc:	2204      	movs	r2, #4
 800abbe:	409a      	lsls	r2, r3
 800abc0:	693b      	ldr	r3, [r7, #16]
 800abc2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abc8:	f043 0204 	orr.w	r2, r3, #4
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800abd4:	2210      	movs	r2, #16
 800abd6:	409a      	lsls	r2, r3
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	4013      	ands	r3, r2
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d043      	beq.n	800ac68 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	f003 0308 	and.w	r3, r3, #8
 800abea:	2b00      	cmp	r3, #0
 800abec:	d03c      	beq.n	800ac68 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800abf2:	2210      	movs	r2, #16
 800abf4:	409a      	lsls	r2, r3
 800abf6:	693b      	ldr	r3, [r7, #16]
 800abf8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d018      	beq.n	800ac3a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d108      	bne.n	800ac28 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d024      	beq.n	800ac68 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac22:	6878      	ldr	r0, [r7, #4]
 800ac24:	4798      	blx	r3
 800ac26:	e01f      	b.n	800ac68 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d01b      	beq.n	800ac68 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	4798      	blx	r3
 800ac38:	e016      	b.n	800ac68 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d107      	bne.n	800ac58 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	681a      	ldr	r2, [r3, #0]
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	f022 0208 	bic.w	r2, r2, #8
 800ac56:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d003      	beq.n	800ac68 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac6c:	2220      	movs	r2, #32
 800ac6e:	409a      	lsls	r2, r3
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	4013      	ands	r3, r2
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	f000 808f 	beq.w	800ad98 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	f003 0310 	and.w	r3, r3, #16
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	f000 8087 	beq.w	800ad98 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac8e:	2220      	movs	r2, #32
 800ac90:	409a      	lsls	r2, r3
 800ac92:	693b      	ldr	r3, [r7, #16]
 800ac94:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800ac9c:	b2db      	uxtb	r3, r3
 800ac9e:	2b05      	cmp	r3, #5
 800aca0:	d136      	bne.n	800ad10 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	681a      	ldr	r2, [r3, #0]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	f022 0216 	bic.w	r2, r2, #22
 800acb0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	695a      	ldr	r2, [r3, #20]
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800acc0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d103      	bne.n	800acd2 <HAL_DMA_IRQHandler+0x1da>
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d007      	beq.n	800ace2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	681a      	ldr	r2, [r3, #0]
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	f022 0208 	bic.w	r2, r2, #8
 800ace0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ace6:	223f      	movs	r2, #63	@ 0x3f
 800ace8:	409a      	lsls	r2, r3
 800acea:	693b      	ldr	r3, [r7, #16]
 800acec:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	2201      	movs	r2, #1
 800acf2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	2200      	movs	r2, #0
 800acfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d07e      	beq.n	800ae04 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	4798      	blx	r3
        }
        return;
 800ad0e:	e079      	b.n	800ae04 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d01d      	beq.n	800ad5a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d10d      	bne.n	800ad48 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d031      	beq.n	800ad98 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad38:	6878      	ldr	r0, [r7, #4]
 800ad3a:	4798      	blx	r3
 800ad3c:	e02c      	b.n	800ad98 <HAL_DMA_IRQHandler+0x2a0>
 800ad3e:	bf00      	nop
 800ad40:	20000054 	.word	0x20000054
 800ad44:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d023      	beq.n	800ad98 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	4798      	blx	r3
 800ad58:	e01e      	b.n	800ad98 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d10f      	bne.n	800ad88 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	681a      	ldr	r2, [r3, #0]
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	f022 0210 	bic.w	r2, r2, #16
 800ad76:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	2201      	movs	r2, #1
 800ad7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2200      	movs	r2, #0
 800ad84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d003      	beq.n	800ad98 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d032      	beq.n	800ae06 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ada4:	f003 0301 	and.w	r3, r3, #1
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d022      	beq.n	800adf2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2205      	movs	r2, #5
 800adb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	681a      	ldr	r2, [r3, #0]
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	f022 0201 	bic.w	r2, r2, #1
 800adc2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	3301      	adds	r3, #1
 800adc8:	60bb      	str	r3, [r7, #8]
 800adca:	697a      	ldr	r2, [r7, #20]
 800adcc:	429a      	cmp	r2, r3
 800adce:	d307      	bcc.n	800ade0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	f003 0301 	and.w	r3, r3, #1
 800adda:	2b00      	cmp	r3, #0
 800addc:	d1f2      	bne.n	800adc4 <HAL_DMA_IRQHandler+0x2cc>
 800adde:	e000      	b.n	800ade2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 800ade0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	2201      	movs	r2, #1
 800ade6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	2200      	movs	r2, #0
 800adee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d005      	beq.n	800ae06 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	4798      	blx	r3
 800ae02:	e000      	b.n	800ae06 <HAL_DMA_IRQHandler+0x30e>
        return;
 800ae04:	bf00      	nop
    }
  }
}
 800ae06:	3718      	adds	r7, #24
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	bd80      	pop	{r7, pc}

0800ae0c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ae0c:	b480      	push	{r7}
 800ae0e:	b085      	sub	sp, #20
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	60f8      	str	r0, [r7, #12]
 800ae14:	60b9      	str	r1, [r7, #8]
 800ae16:	607a      	str	r2, [r7, #4]
 800ae18:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	681a      	ldr	r2, [r3, #0]
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800ae28:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	683a      	ldr	r2, [r7, #0]
 800ae30:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	689b      	ldr	r3, [r3, #8]
 800ae36:	2b40      	cmp	r3, #64	@ 0x40
 800ae38:	d108      	bne.n	800ae4c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	687a      	ldr	r2, [r7, #4]
 800ae40:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	68ba      	ldr	r2, [r7, #8]
 800ae48:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800ae4a:	e007      	b.n	800ae5c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	68ba      	ldr	r2, [r7, #8]
 800ae52:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	687a      	ldr	r2, [r7, #4]
 800ae5a:	60da      	str	r2, [r3, #12]
}
 800ae5c:	bf00      	nop
 800ae5e:	3714      	adds	r7, #20
 800ae60:	46bd      	mov	sp, r7
 800ae62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae66:	4770      	bx	lr

0800ae68 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800ae68:	b480      	push	{r7}
 800ae6a:	b085      	sub	sp, #20
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	b2db      	uxtb	r3, r3
 800ae76:	3b10      	subs	r3, #16
 800ae78:	4a14      	ldr	r2, [pc, #80]	@ (800aecc <DMA_CalcBaseAndBitshift+0x64>)
 800ae7a:	fba2 2303 	umull	r2, r3, r2, r3
 800ae7e:	091b      	lsrs	r3, r3, #4
 800ae80:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800ae82:	4a13      	ldr	r2, [pc, #76]	@ (800aed0 <DMA_CalcBaseAndBitshift+0x68>)
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	4413      	add	r3, r2
 800ae88:	781b      	ldrb	r3, [r3, #0]
 800ae8a:	461a      	mov	r2, r3
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	2b03      	cmp	r3, #3
 800ae94:	d909      	bls.n	800aeaa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800ae9e:	f023 0303 	bic.w	r3, r3, #3
 800aea2:	1d1a      	adds	r2, r3, #4
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	659a      	str	r2, [r3, #88]	@ 0x58
 800aea8:	e007      	b.n	800aeba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800aeb2:	f023 0303 	bic.w	r3, r3, #3
 800aeb6:	687a      	ldr	r2, [r7, #4]
 800aeb8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800aebe:	4618      	mov	r0, r3
 800aec0:	3714      	adds	r7, #20
 800aec2:	46bd      	mov	sp, r7
 800aec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec8:	4770      	bx	lr
 800aeca:	bf00      	nop
 800aecc:	aaaaaaab 	.word	0xaaaaaaab
 800aed0:	08020310 	.word	0x08020310

0800aed4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800aed4:	b480      	push	{r7}
 800aed6:	b085      	sub	sp, #20
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aedc:	2300      	movs	r3, #0
 800aede:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aee4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	699b      	ldr	r3, [r3, #24]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d11f      	bne.n	800af2e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	2b03      	cmp	r3, #3
 800aef2:	d856      	bhi.n	800afa2 <DMA_CheckFifoParam+0xce>
 800aef4:	a201      	add	r2, pc, #4	@ (adr r2, 800aefc <DMA_CheckFifoParam+0x28>)
 800aef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aefa:	bf00      	nop
 800aefc:	0800af0d 	.word	0x0800af0d
 800af00:	0800af1f 	.word	0x0800af1f
 800af04:	0800af0d 	.word	0x0800af0d
 800af08:	0800afa3 	.word	0x0800afa3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800af14:	2b00      	cmp	r3, #0
 800af16:	d046      	beq.n	800afa6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800af18:	2301      	movs	r3, #1
 800af1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800af1c:	e043      	b.n	800afa6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af22:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800af26:	d140      	bne.n	800afaa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800af28:	2301      	movs	r3, #1
 800af2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800af2c:	e03d      	b.n	800afaa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	699b      	ldr	r3, [r3, #24]
 800af32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800af36:	d121      	bne.n	800af7c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800af38:	68bb      	ldr	r3, [r7, #8]
 800af3a:	2b03      	cmp	r3, #3
 800af3c:	d837      	bhi.n	800afae <DMA_CheckFifoParam+0xda>
 800af3e:	a201      	add	r2, pc, #4	@ (adr r2, 800af44 <DMA_CheckFifoParam+0x70>)
 800af40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af44:	0800af55 	.word	0x0800af55
 800af48:	0800af5b 	.word	0x0800af5b
 800af4c:	0800af55 	.word	0x0800af55
 800af50:	0800af6d 	.word	0x0800af6d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800af54:	2301      	movs	r3, #1
 800af56:	73fb      	strb	r3, [r7, #15]
      break;
 800af58:	e030      	b.n	800afbc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af5e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800af62:	2b00      	cmp	r3, #0
 800af64:	d025      	beq.n	800afb2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800af66:	2301      	movs	r3, #1
 800af68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800af6a:	e022      	b.n	800afb2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af70:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800af74:	d11f      	bne.n	800afb6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800af76:	2301      	movs	r3, #1
 800af78:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800af7a:	e01c      	b.n	800afb6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800af7c:	68bb      	ldr	r3, [r7, #8]
 800af7e:	2b02      	cmp	r3, #2
 800af80:	d903      	bls.n	800af8a <DMA_CheckFifoParam+0xb6>
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	2b03      	cmp	r3, #3
 800af86:	d003      	beq.n	800af90 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800af88:	e018      	b.n	800afbc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800af8a:	2301      	movs	r3, #1
 800af8c:	73fb      	strb	r3, [r7, #15]
      break;
 800af8e:	e015      	b.n	800afbc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d00e      	beq.n	800afba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800af9c:	2301      	movs	r3, #1
 800af9e:	73fb      	strb	r3, [r7, #15]
      break;
 800afa0:	e00b      	b.n	800afba <DMA_CheckFifoParam+0xe6>
      break;
 800afa2:	bf00      	nop
 800afa4:	e00a      	b.n	800afbc <DMA_CheckFifoParam+0xe8>
      break;
 800afa6:	bf00      	nop
 800afa8:	e008      	b.n	800afbc <DMA_CheckFifoParam+0xe8>
      break;
 800afaa:	bf00      	nop
 800afac:	e006      	b.n	800afbc <DMA_CheckFifoParam+0xe8>
      break;
 800afae:	bf00      	nop
 800afb0:	e004      	b.n	800afbc <DMA_CheckFifoParam+0xe8>
      break;
 800afb2:	bf00      	nop
 800afb4:	e002      	b.n	800afbc <DMA_CheckFifoParam+0xe8>
      break;   
 800afb6:	bf00      	nop
 800afb8:	e000      	b.n	800afbc <DMA_CheckFifoParam+0xe8>
      break;
 800afba:	bf00      	nop
    }
  } 
  
  return status; 
 800afbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800afbe:	4618      	mov	r0, r3
 800afc0:	3714      	adds	r7, #20
 800afc2:	46bd      	mov	sp, r7
 800afc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc8:	4770      	bx	lr
 800afca:	bf00      	nop

0800afcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800afcc:	b480      	push	{r7}
 800afce:	b089      	sub	sp, #36	@ 0x24
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
 800afd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800afd6:	2300      	movs	r3, #0
 800afd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800afda:	2300      	movs	r3, #0
 800afdc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800afde:	2300      	movs	r3, #0
 800afe0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800afe2:	2300      	movs	r3, #0
 800afe4:	61fb      	str	r3, [r7, #28]
 800afe6:	e16b      	b.n	800b2c0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800afe8:	2201      	movs	r2, #1
 800afea:	69fb      	ldr	r3, [r7, #28]
 800afec:	fa02 f303 	lsl.w	r3, r2, r3
 800aff0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	697a      	ldr	r2, [r7, #20]
 800aff8:	4013      	ands	r3, r2
 800affa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800affc:	693a      	ldr	r2, [r7, #16]
 800affe:	697b      	ldr	r3, [r7, #20]
 800b000:	429a      	cmp	r2, r3
 800b002:	f040 815a 	bne.w	800b2ba <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	685b      	ldr	r3, [r3, #4]
 800b00a:	f003 0303 	and.w	r3, r3, #3
 800b00e:	2b01      	cmp	r3, #1
 800b010:	d005      	beq.n	800b01e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	685b      	ldr	r3, [r3, #4]
 800b016:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800b01a:	2b02      	cmp	r3, #2
 800b01c:	d130      	bne.n	800b080 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	689b      	ldr	r3, [r3, #8]
 800b022:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800b024:	69fb      	ldr	r3, [r7, #28]
 800b026:	005b      	lsls	r3, r3, #1
 800b028:	2203      	movs	r2, #3
 800b02a:	fa02 f303 	lsl.w	r3, r2, r3
 800b02e:	43db      	mvns	r3, r3
 800b030:	69ba      	ldr	r2, [r7, #24]
 800b032:	4013      	ands	r3, r2
 800b034:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	68da      	ldr	r2, [r3, #12]
 800b03a:	69fb      	ldr	r3, [r7, #28]
 800b03c:	005b      	lsls	r3, r3, #1
 800b03e:	fa02 f303 	lsl.w	r3, r2, r3
 800b042:	69ba      	ldr	r2, [r7, #24]
 800b044:	4313      	orrs	r3, r2
 800b046:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	69ba      	ldr	r2, [r7, #24]
 800b04c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	685b      	ldr	r3, [r3, #4]
 800b052:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b054:	2201      	movs	r2, #1
 800b056:	69fb      	ldr	r3, [r7, #28]
 800b058:	fa02 f303 	lsl.w	r3, r2, r3
 800b05c:	43db      	mvns	r3, r3
 800b05e:	69ba      	ldr	r2, [r7, #24]
 800b060:	4013      	ands	r3, r2
 800b062:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	685b      	ldr	r3, [r3, #4]
 800b068:	091b      	lsrs	r3, r3, #4
 800b06a:	f003 0201 	and.w	r2, r3, #1
 800b06e:	69fb      	ldr	r3, [r7, #28]
 800b070:	fa02 f303 	lsl.w	r3, r2, r3
 800b074:	69ba      	ldr	r2, [r7, #24]
 800b076:	4313      	orrs	r3, r2
 800b078:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	69ba      	ldr	r2, [r7, #24]
 800b07e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b080:	683b      	ldr	r3, [r7, #0]
 800b082:	685b      	ldr	r3, [r3, #4]
 800b084:	f003 0303 	and.w	r3, r3, #3
 800b088:	2b03      	cmp	r3, #3
 800b08a:	d017      	beq.n	800b0bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	68db      	ldr	r3, [r3, #12]
 800b090:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800b092:	69fb      	ldr	r3, [r7, #28]
 800b094:	005b      	lsls	r3, r3, #1
 800b096:	2203      	movs	r2, #3
 800b098:	fa02 f303 	lsl.w	r3, r2, r3
 800b09c:	43db      	mvns	r3, r3
 800b09e:	69ba      	ldr	r2, [r7, #24]
 800b0a0:	4013      	ands	r3, r2
 800b0a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	689a      	ldr	r2, [r3, #8]
 800b0a8:	69fb      	ldr	r3, [r7, #28]
 800b0aa:	005b      	lsls	r3, r3, #1
 800b0ac:	fa02 f303 	lsl.w	r3, r2, r3
 800b0b0:	69ba      	ldr	r2, [r7, #24]
 800b0b2:	4313      	orrs	r3, r2
 800b0b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	69ba      	ldr	r2, [r7, #24]
 800b0ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	685b      	ldr	r3, [r3, #4]
 800b0c0:	f003 0303 	and.w	r3, r3, #3
 800b0c4:	2b02      	cmp	r3, #2
 800b0c6:	d123      	bne.n	800b110 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b0c8:	69fb      	ldr	r3, [r7, #28]
 800b0ca:	08da      	lsrs	r2, r3, #3
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	3208      	adds	r2, #8
 800b0d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800b0d6:	69fb      	ldr	r3, [r7, #28]
 800b0d8:	f003 0307 	and.w	r3, r3, #7
 800b0dc:	009b      	lsls	r3, r3, #2
 800b0de:	220f      	movs	r2, #15
 800b0e0:	fa02 f303 	lsl.w	r3, r2, r3
 800b0e4:	43db      	mvns	r3, r3
 800b0e6:	69ba      	ldr	r2, [r7, #24]
 800b0e8:	4013      	ands	r3, r2
 800b0ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	691a      	ldr	r2, [r3, #16]
 800b0f0:	69fb      	ldr	r3, [r7, #28]
 800b0f2:	f003 0307 	and.w	r3, r3, #7
 800b0f6:	009b      	lsls	r3, r3, #2
 800b0f8:	fa02 f303 	lsl.w	r3, r2, r3
 800b0fc:	69ba      	ldr	r2, [r7, #24]
 800b0fe:	4313      	orrs	r3, r2
 800b100:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b102:	69fb      	ldr	r3, [r7, #28]
 800b104:	08da      	lsrs	r2, r3, #3
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	3208      	adds	r2, #8
 800b10a:	69b9      	ldr	r1, [r7, #24]
 800b10c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800b116:	69fb      	ldr	r3, [r7, #28]
 800b118:	005b      	lsls	r3, r3, #1
 800b11a:	2203      	movs	r2, #3
 800b11c:	fa02 f303 	lsl.w	r3, r2, r3
 800b120:	43db      	mvns	r3, r3
 800b122:	69ba      	ldr	r2, [r7, #24]
 800b124:	4013      	ands	r3, r2
 800b126:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	685b      	ldr	r3, [r3, #4]
 800b12c:	f003 0203 	and.w	r2, r3, #3
 800b130:	69fb      	ldr	r3, [r7, #28]
 800b132:	005b      	lsls	r3, r3, #1
 800b134:	fa02 f303 	lsl.w	r3, r2, r3
 800b138:	69ba      	ldr	r2, [r7, #24]
 800b13a:	4313      	orrs	r3, r2
 800b13c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	69ba      	ldr	r2, [r7, #24]
 800b142:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	685b      	ldr	r3, [r3, #4]
 800b148:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	f000 80b4 	beq.w	800b2ba <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b152:	2300      	movs	r3, #0
 800b154:	60fb      	str	r3, [r7, #12]
 800b156:	4b60      	ldr	r3, [pc, #384]	@ (800b2d8 <HAL_GPIO_Init+0x30c>)
 800b158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b15a:	4a5f      	ldr	r2, [pc, #380]	@ (800b2d8 <HAL_GPIO_Init+0x30c>)
 800b15c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b160:	6453      	str	r3, [r2, #68]	@ 0x44
 800b162:	4b5d      	ldr	r3, [pc, #372]	@ (800b2d8 <HAL_GPIO_Init+0x30c>)
 800b164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b166:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b16a:	60fb      	str	r3, [r7, #12]
 800b16c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b16e:	4a5b      	ldr	r2, [pc, #364]	@ (800b2dc <HAL_GPIO_Init+0x310>)
 800b170:	69fb      	ldr	r3, [r7, #28]
 800b172:	089b      	lsrs	r3, r3, #2
 800b174:	3302      	adds	r3, #2
 800b176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b17a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800b17c:	69fb      	ldr	r3, [r7, #28]
 800b17e:	f003 0303 	and.w	r3, r3, #3
 800b182:	009b      	lsls	r3, r3, #2
 800b184:	220f      	movs	r2, #15
 800b186:	fa02 f303 	lsl.w	r3, r2, r3
 800b18a:	43db      	mvns	r3, r3
 800b18c:	69ba      	ldr	r2, [r7, #24]
 800b18e:	4013      	ands	r3, r2
 800b190:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	4a52      	ldr	r2, [pc, #328]	@ (800b2e0 <HAL_GPIO_Init+0x314>)
 800b196:	4293      	cmp	r3, r2
 800b198:	d02b      	beq.n	800b1f2 <HAL_GPIO_Init+0x226>
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	4a51      	ldr	r2, [pc, #324]	@ (800b2e4 <HAL_GPIO_Init+0x318>)
 800b19e:	4293      	cmp	r3, r2
 800b1a0:	d025      	beq.n	800b1ee <HAL_GPIO_Init+0x222>
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	4a50      	ldr	r2, [pc, #320]	@ (800b2e8 <HAL_GPIO_Init+0x31c>)
 800b1a6:	4293      	cmp	r3, r2
 800b1a8:	d01f      	beq.n	800b1ea <HAL_GPIO_Init+0x21e>
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	4a4f      	ldr	r2, [pc, #316]	@ (800b2ec <HAL_GPIO_Init+0x320>)
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	d019      	beq.n	800b1e6 <HAL_GPIO_Init+0x21a>
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	4a4e      	ldr	r2, [pc, #312]	@ (800b2f0 <HAL_GPIO_Init+0x324>)
 800b1b6:	4293      	cmp	r3, r2
 800b1b8:	d013      	beq.n	800b1e2 <HAL_GPIO_Init+0x216>
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	4a4d      	ldr	r2, [pc, #308]	@ (800b2f4 <HAL_GPIO_Init+0x328>)
 800b1be:	4293      	cmp	r3, r2
 800b1c0:	d00d      	beq.n	800b1de <HAL_GPIO_Init+0x212>
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	4a4c      	ldr	r2, [pc, #304]	@ (800b2f8 <HAL_GPIO_Init+0x32c>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d007      	beq.n	800b1da <HAL_GPIO_Init+0x20e>
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	4a4b      	ldr	r2, [pc, #300]	@ (800b2fc <HAL_GPIO_Init+0x330>)
 800b1ce:	4293      	cmp	r3, r2
 800b1d0:	d101      	bne.n	800b1d6 <HAL_GPIO_Init+0x20a>
 800b1d2:	2307      	movs	r3, #7
 800b1d4:	e00e      	b.n	800b1f4 <HAL_GPIO_Init+0x228>
 800b1d6:	2308      	movs	r3, #8
 800b1d8:	e00c      	b.n	800b1f4 <HAL_GPIO_Init+0x228>
 800b1da:	2306      	movs	r3, #6
 800b1dc:	e00a      	b.n	800b1f4 <HAL_GPIO_Init+0x228>
 800b1de:	2305      	movs	r3, #5
 800b1e0:	e008      	b.n	800b1f4 <HAL_GPIO_Init+0x228>
 800b1e2:	2304      	movs	r3, #4
 800b1e4:	e006      	b.n	800b1f4 <HAL_GPIO_Init+0x228>
 800b1e6:	2303      	movs	r3, #3
 800b1e8:	e004      	b.n	800b1f4 <HAL_GPIO_Init+0x228>
 800b1ea:	2302      	movs	r3, #2
 800b1ec:	e002      	b.n	800b1f4 <HAL_GPIO_Init+0x228>
 800b1ee:	2301      	movs	r3, #1
 800b1f0:	e000      	b.n	800b1f4 <HAL_GPIO_Init+0x228>
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	69fa      	ldr	r2, [r7, #28]
 800b1f6:	f002 0203 	and.w	r2, r2, #3
 800b1fa:	0092      	lsls	r2, r2, #2
 800b1fc:	4093      	lsls	r3, r2
 800b1fe:	69ba      	ldr	r2, [r7, #24]
 800b200:	4313      	orrs	r3, r2
 800b202:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b204:	4935      	ldr	r1, [pc, #212]	@ (800b2dc <HAL_GPIO_Init+0x310>)
 800b206:	69fb      	ldr	r3, [r7, #28]
 800b208:	089b      	lsrs	r3, r3, #2
 800b20a:	3302      	adds	r3, #2
 800b20c:	69ba      	ldr	r2, [r7, #24]
 800b20e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800b212:	4b3b      	ldr	r3, [pc, #236]	@ (800b300 <HAL_GPIO_Init+0x334>)
 800b214:	689b      	ldr	r3, [r3, #8]
 800b216:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b218:	693b      	ldr	r3, [r7, #16]
 800b21a:	43db      	mvns	r3, r3
 800b21c:	69ba      	ldr	r2, [r7, #24]
 800b21e:	4013      	ands	r3, r2
 800b220:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	685b      	ldr	r3, [r3, #4]
 800b226:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d003      	beq.n	800b236 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800b22e:	69ba      	ldr	r2, [r7, #24]
 800b230:	693b      	ldr	r3, [r7, #16]
 800b232:	4313      	orrs	r3, r2
 800b234:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800b236:	4a32      	ldr	r2, [pc, #200]	@ (800b300 <HAL_GPIO_Init+0x334>)
 800b238:	69bb      	ldr	r3, [r7, #24]
 800b23a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800b23c:	4b30      	ldr	r3, [pc, #192]	@ (800b300 <HAL_GPIO_Init+0x334>)
 800b23e:	68db      	ldr	r3, [r3, #12]
 800b240:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b242:	693b      	ldr	r3, [r7, #16]
 800b244:	43db      	mvns	r3, r3
 800b246:	69ba      	ldr	r2, [r7, #24]
 800b248:	4013      	ands	r3, r2
 800b24a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	685b      	ldr	r3, [r3, #4]
 800b250:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b254:	2b00      	cmp	r3, #0
 800b256:	d003      	beq.n	800b260 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800b258:	69ba      	ldr	r2, [r7, #24]
 800b25a:	693b      	ldr	r3, [r7, #16]
 800b25c:	4313      	orrs	r3, r2
 800b25e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800b260:	4a27      	ldr	r2, [pc, #156]	@ (800b300 <HAL_GPIO_Init+0x334>)
 800b262:	69bb      	ldr	r3, [r7, #24]
 800b264:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800b266:	4b26      	ldr	r3, [pc, #152]	@ (800b300 <HAL_GPIO_Init+0x334>)
 800b268:	685b      	ldr	r3, [r3, #4]
 800b26a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b26c:	693b      	ldr	r3, [r7, #16]
 800b26e:	43db      	mvns	r3, r3
 800b270:	69ba      	ldr	r2, [r7, #24]
 800b272:	4013      	ands	r3, r2
 800b274:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	685b      	ldr	r3, [r3, #4]
 800b27a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d003      	beq.n	800b28a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800b282:	69ba      	ldr	r2, [r7, #24]
 800b284:	693b      	ldr	r3, [r7, #16]
 800b286:	4313      	orrs	r3, r2
 800b288:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800b28a:	4a1d      	ldr	r2, [pc, #116]	@ (800b300 <HAL_GPIO_Init+0x334>)
 800b28c:	69bb      	ldr	r3, [r7, #24]
 800b28e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800b290:	4b1b      	ldr	r3, [pc, #108]	@ (800b300 <HAL_GPIO_Init+0x334>)
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b296:	693b      	ldr	r3, [r7, #16]
 800b298:	43db      	mvns	r3, r3
 800b29a:	69ba      	ldr	r2, [r7, #24]
 800b29c:	4013      	ands	r3, r2
 800b29e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	685b      	ldr	r3, [r3, #4]
 800b2a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d003      	beq.n	800b2b4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800b2ac:	69ba      	ldr	r2, [r7, #24]
 800b2ae:	693b      	ldr	r3, [r7, #16]
 800b2b0:	4313      	orrs	r3, r2
 800b2b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800b2b4:	4a12      	ldr	r2, [pc, #72]	@ (800b300 <HAL_GPIO_Init+0x334>)
 800b2b6:	69bb      	ldr	r3, [r7, #24]
 800b2b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b2ba:	69fb      	ldr	r3, [r7, #28]
 800b2bc:	3301      	adds	r3, #1
 800b2be:	61fb      	str	r3, [r7, #28]
 800b2c0:	69fb      	ldr	r3, [r7, #28]
 800b2c2:	2b0f      	cmp	r3, #15
 800b2c4:	f67f ae90 	bls.w	800afe8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800b2c8:	bf00      	nop
 800b2ca:	bf00      	nop
 800b2cc:	3724      	adds	r7, #36	@ 0x24
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d4:	4770      	bx	lr
 800b2d6:	bf00      	nop
 800b2d8:	40023800 	.word	0x40023800
 800b2dc:	40013800 	.word	0x40013800
 800b2e0:	40020000 	.word	0x40020000
 800b2e4:	40020400 	.word	0x40020400
 800b2e8:	40020800 	.word	0x40020800
 800b2ec:	40020c00 	.word	0x40020c00
 800b2f0:	40021000 	.word	0x40021000
 800b2f4:	40021400 	.word	0x40021400
 800b2f8:	40021800 	.word	0x40021800
 800b2fc:	40021c00 	.word	0x40021c00
 800b300:	40013c00 	.word	0x40013c00

0800b304 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800b304:	b480      	push	{r7}
 800b306:	b087      	sub	sp, #28
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
 800b30c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800b30e:	2300      	movs	r3, #0
 800b310:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800b312:	2300      	movs	r3, #0
 800b314:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800b316:	2300      	movs	r3, #0
 800b318:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b31a:	2300      	movs	r3, #0
 800b31c:	617b      	str	r3, [r7, #20]
 800b31e:	e0cd      	b.n	800b4bc <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800b320:	2201      	movs	r2, #1
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	fa02 f303 	lsl.w	r3, r2, r3
 800b328:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800b32a:	683a      	ldr	r2, [r7, #0]
 800b32c:	693b      	ldr	r3, [r7, #16]
 800b32e:	4013      	ands	r3, r2
 800b330:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800b332:	68fa      	ldr	r2, [r7, #12]
 800b334:	693b      	ldr	r3, [r7, #16]
 800b336:	429a      	cmp	r2, r3
 800b338:	f040 80bd 	bne.w	800b4b6 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800b33c:	4a65      	ldr	r2, [pc, #404]	@ (800b4d4 <HAL_GPIO_DeInit+0x1d0>)
 800b33e:	697b      	ldr	r3, [r7, #20]
 800b340:	089b      	lsrs	r3, r3, #2
 800b342:	3302      	adds	r3, #2
 800b344:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b348:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800b34a:	697b      	ldr	r3, [r7, #20]
 800b34c:	f003 0303 	and.w	r3, r3, #3
 800b350:	009b      	lsls	r3, r3, #2
 800b352:	220f      	movs	r2, #15
 800b354:	fa02 f303 	lsl.w	r3, r2, r3
 800b358:	68ba      	ldr	r2, [r7, #8]
 800b35a:	4013      	ands	r3, r2
 800b35c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	4a5d      	ldr	r2, [pc, #372]	@ (800b4d8 <HAL_GPIO_DeInit+0x1d4>)
 800b362:	4293      	cmp	r3, r2
 800b364:	d02b      	beq.n	800b3be <HAL_GPIO_DeInit+0xba>
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	4a5c      	ldr	r2, [pc, #368]	@ (800b4dc <HAL_GPIO_DeInit+0x1d8>)
 800b36a:	4293      	cmp	r3, r2
 800b36c:	d025      	beq.n	800b3ba <HAL_GPIO_DeInit+0xb6>
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	4a5b      	ldr	r2, [pc, #364]	@ (800b4e0 <HAL_GPIO_DeInit+0x1dc>)
 800b372:	4293      	cmp	r3, r2
 800b374:	d01f      	beq.n	800b3b6 <HAL_GPIO_DeInit+0xb2>
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	4a5a      	ldr	r2, [pc, #360]	@ (800b4e4 <HAL_GPIO_DeInit+0x1e0>)
 800b37a:	4293      	cmp	r3, r2
 800b37c:	d019      	beq.n	800b3b2 <HAL_GPIO_DeInit+0xae>
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	4a59      	ldr	r2, [pc, #356]	@ (800b4e8 <HAL_GPIO_DeInit+0x1e4>)
 800b382:	4293      	cmp	r3, r2
 800b384:	d013      	beq.n	800b3ae <HAL_GPIO_DeInit+0xaa>
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	4a58      	ldr	r2, [pc, #352]	@ (800b4ec <HAL_GPIO_DeInit+0x1e8>)
 800b38a:	4293      	cmp	r3, r2
 800b38c:	d00d      	beq.n	800b3aa <HAL_GPIO_DeInit+0xa6>
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	4a57      	ldr	r2, [pc, #348]	@ (800b4f0 <HAL_GPIO_DeInit+0x1ec>)
 800b392:	4293      	cmp	r3, r2
 800b394:	d007      	beq.n	800b3a6 <HAL_GPIO_DeInit+0xa2>
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	4a56      	ldr	r2, [pc, #344]	@ (800b4f4 <HAL_GPIO_DeInit+0x1f0>)
 800b39a:	4293      	cmp	r3, r2
 800b39c:	d101      	bne.n	800b3a2 <HAL_GPIO_DeInit+0x9e>
 800b39e:	2307      	movs	r3, #7
 800b3a0:	e00e      	b.n	800b3c0 <HAL_GPIO_DeInit+0xbc>
 800b3a2:	2308      	movs	r3, #8
 800b3a4:	e00c      	b.n	800b3c0 <HAL_GPIO_DeInit+0xbc>
 800b3a6:	2306      	movs	r3, #6
 800b3a8:	e00a      	b.n	800b3c0 <HAL_GPIO_DeInit+0xbc>
 800b3aa:	2305      	movs	r3, #5
 800b3ac:	e008      	b.n	800b3c0 <HAL_GPIO_DeInit+0xbc>
 800b3ae:	2304      	movs	r3, #4
 800b3b0:	e006      	b.n	800b3c0 <HAL_GPIO_DeInit+0xbc>
 800b3b2:	2303      	movs	r3, #3
 800b3b4:	e004      	b.n	800b3c0 <HAL_GPIO_DeInit+0xbc>
 800b3b6:	2302      	movs	r3, #2
 800b3b8:	e002      	b.n	800b3c0 <HAL_GPIO_DeInit+0xbc>
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	e000      	b.n	800b3c0 <HAL_GPIO_DeInit+0xbc>
 800b3be:	2300      	movs	r3, #0
 800b3c0:	697a      	ldr	r2, [r7, #20]
 800b3c2:	f002 0203 	and.w	r2, r2, #3
 800b3c6:	0092      	lsls	r2, r2, #2
 800b3c8:	4093      	lsls	r3, r2
 800b3ca:	68ba      	ldr	r2, [r7, #8]
 800b3cc:	429a      	cmp	r2, r3
 800b3ce:	d132      	bne.n	800b436 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800b3d0:	4b49      	ldr	r3, [pc, #292]	@ (800b4f8 <HAL_GPIO_DeInit+0x1f4>)
 800b3d2:	681a      	ldr	r2, [r3, #0]
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	43db      	mvns	r3, r3
 800b3d8:	4947      	ldr	r1, [pc, #284]	@ (800b4f8 <HAL_GPIO_DeInit+0x1f4>)
 800b3da:	4013      	ands	r3, r2
 800b3dc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800b3de:	4b46      	ldr	r3, [pc, #280]	@ (800b4f8 <HAL_GPIO_DeInit+0x1f4>)
 800b3e0:	685a      	ldr	r2, [r3, #4]
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	43db      	mvns	r3, r3
 800b3e6:	4944      	ldr	r1, [pc, #272]	@ (800b4f8 <HAL_GPIO_DeInit+0x1f4>)
 800b3e8:	4013      	ands	r3, r2
 800b3ea:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800b3ec:	4b42      	ldr	r3, [pc, #264]	@ (800b4f8 <HAL_GPIO_DeInit+0x1f4>)
 800b3ee:	68da      	ldr	r2, [r3, #12]
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	43db      	mvns	r3, r3
 800b3f4:	4940      	ldr	r1, [pc, #256]	@ (800b4f8 <HAL_GPIO_DeInit+0x1f4>)
 800b3f6:	4013      	ands	r3, r2
 800b3f8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800b3fa:	4b3f      	ldr	r3, [pc, #252]	@ (800b4f8 <HAL_GPIO_DeInit+0x1f4>)
 800b3fc:	689a      	ldr	r2, [r3, #8]
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	43db      	mvns	r3, r3
 800b402:	493d      	ldr	r1, [pc, #244]	@ (800b4f8 <HAL_GPIO_DeInit+0x1f4>)
 800b404:	4013      	ands	r3, r2
 800b406:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800b408:	697b      	ldr	r3, [r7, #20]
 800b40a:	f003 0303 	and.w	r3, r3, #3
 800b40e:	009b      	lsls	r3, r3, #2
 800b410:	220f      	movs	r2, #15
 800b412:	fa02 f303 	lsl.w	r3, r2, r3
 800b416:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800b418:	4a2e      	ldr	r2, [pc, #184]	@ (800b4d4 <HAL_GPIO_DeInit+0x1d0>)
 800b41a:	697b      	ldr	r3, [r7, #20]
 800b41c:	089b      	lsrs	r3, r3, #2
 800b41e:	3302      	adds	r3, #2
 800b420:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	43da      	mvns	r2, r3
 800b428:	482a      	ldr	r0, [pc, #168]	@ (800b4d4 <HAL_GPIO_DeInit+0x1d0>)
 800b42a:	697b      	ldr	r3, [r7, #20]
 800b42c:	089b      	lsrs	r3, r3, #2
 800b42e:	400a      	ands	r2, r1
 800b430:	3302      	adds	r3, #2
 800b432:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681a      	ldr	r2, [r3, #0]
 800b43a:	697b      	ldr	r3, [r7, #20]
 800b43c:	005b      	lsls	r3, r3, #1
 800b43e:	2103      	movs	r1, #3
 800b440:	fa01 f303 	lsl.w	r3, r1, r3
 800b444:	43db      	mvns	r3, r3
 800b446:	401a      	ands	r2, r3
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	08da      	lsrs	r2, r3, #3
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	3208      	adds	r2, #8
 800b454:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b458:	697b      	ldr	r3, [r7, #20]
 800b45a:	f003 0307 	and.w	r3, r3, #7
 800b45e:	009b      	lsls	r3, r3, #2
 800b460:	220f      	movs	r2, #15
 800b462:	fa02 f303 	lsl.w	r3, r2, r3
 800b466:	43db      	mvns	r3, r3
 800b468:	697a      	ldr	r2, [r7, #20]
 800b46a:	08d2      	lsrs	r2, r2, #3
 800b46c:	4019      	ands	r1, r3
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	3208      	adds	r2, #8
 800b472:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	68da      	ldr	r2, [r3, #12]
 800b47a:	697b      	ldr	r3, [r7, #20]
 800b47c:	005b      	lsls	r3, r3, #1
 800b47e:	2103      	movs	r1, #3
 800b480:	fa01 f303 	lsl.w	r3, r1, r3
 800b484:	43db      	mvns	r3, r3
 800b486:	401a      	ands	r2, r3
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	685a      	ldr	r2, [r3, #4]
 800b490:	2101      	movs	r1, #1
 800b492:	697b      	ldr	r3, [r7, #20]
 800b494:	fa01 f303 	lsl.w	r3, r1, r3
 800b498:	43db      	mvns	r3, r3
 800b49a:	401a      	ands	r2, r3
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	689a      	ldr	r2, [r3, #8]
 800b4a4:	697b      	ldr	r3, [r7, #20]
 800b4a6:	005b      	lsls	r3, r3, #1
 800b4a8:	2103      	movs	r1, #3
 800b4aa:	fa01 f303 	lsl.w	r3, r1, r3
 800b4ae:	43db      	mvns	r3, r3
 800b4b0:	401a      	ands	r2, r3
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b4b6:	697b      	ldr	r3, [r7, #20]
 800b4b8:	3301      	adds	r3, #1
 800b4ba:	617b      	str	r3, [r7, #20]
 800b4bc:	697b      	ldr	r3, [r7, #20]
 800b4be:	2b0f      	cmp	r3, #15
 800b4c0:	f67f af2e 	bls.w	800b320 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800b4c4:	bf00      	nop
 800b4c6:	bf00      	nop
 800b4c8:	371c      	adds	r7, #28
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d0:	4770      	bx	lr
 800b4d2:	bf00      	nop
 800b4d4:	40013800 	.word	0x40013800
 800b4d8:	40020000 	.word	0x40020000
 800b4dc:	40020400 	.word	0x40020400
 800b4e0:	40020800 	.word	0x40020800
 800b4e4:	40020c00 	.word	0x40020c00
 800b4e8:	40021000 	.word	0x40021000
 800b4ec:	40021400 	.word	0x40021400
 800b4f0:	40021800 	.word	0x40021800
 800b4f4:	40021c00 	.word	0x40021c00
 800b4f8:	40013c00 	.word	0x40013c00

0800b4fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b4fc:	b480      	push	{r7}
 800b4fe:	b083      	sub	sp, #12
 800b500:	af00      	add	r7, sp, #0
 800b502:	6078      	str	r0, [r7, #4]
 800b504:	460b      	mov	r3, r1
 800b506:	807b      	strh	r3, [r7, #2]
 800b508:	4613      	mov	r3, r2
 800b50a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b50c:	787b      	ldrb	r3, [r7, #1]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d003      	beq.n	800b51a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b512:	887a      	ldrh	r2, [r7, #2]
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800b518:	e003      	b.n	800b522 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800b51a:	887b      	ldrh	r3, [r7, #2]
 800b51c:	041a      	lsls	r2, r3, #16
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	619a      	str	r2, [r3, #24]
}
 800b522:	bf00      	nop
 800b524:	370c      	adds	r7, #12
 800b526:	46bd      	mov	sp, r7
 800b528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52c:	4770      	bx	lr

0800b52e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800b52e:	b580      	push	{r7, lr}
 800b530:	b086      	sub	sp, #24
 800b532:	af02      	add	r7, sp, #8
 800b534:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d101      	bne.n	800b540 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800b53c:	2301      	movs	r3, #1
 800b53e:	e101      	b.n	800b744 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800b54c:	b2db      	uxtb	r3, r3
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d106      	bne.n	800b560 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	2200      	movs	r2, #0
 800b556:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800b55a:	6878      	ldr	r0, [r7, #4]
 800b55c:	f00b fe54 	bl	8017208 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	2203      	movs	r2, #3
 800b564:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800b568:	68bb      	ldr	r3, [r7, #8]
 800b56a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b56e:	d102      	bne.n	800b576 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2200      	movs	r2, #0
 800b574:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	4618      	mov	r0, r3
 800b57c:	f005 f8cb 	bl	8010716 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	6818      	ldr	r0, [r3, #0]
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	7c1a      	ldrb	r2, [r3, #16]
 800b588:	f88d 2000 	strb.w	r2, [sp]
 800b58c:	3304      	adds	r3, #4
 800b58e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b590:	f004 ffaa 	bl	80104e8 <USB_CoreInit>
 800b594:	4603      	mov	r3, r0
 800b596:	2b00      	cmp	r3, #0
 800b598:	d005      	beq.n	800b5a6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	2202      	movs	r2, #2
 800b59e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	e0ce      	b.n	800b744 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	2100      	movs	r1, #0
 800b5ac:	4618      	mov	r0, r3
 800b5ae:	f005 f8c3 	bl	8010738 <USB_SetCurrentMode>
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d005      	beq.n	800b5c4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2202      	movs	r2, #2
 800b5bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	e0bf      	b.n	800b744 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	73fb      	strb	r3, [r7, #15]
 800b5c8:	e04a      	b.n	800b660 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800b5ca:	7bfa      	ldrb	r2, [r7, #15]
 800b5cc:	6879      	ldr	r1, [r7, #4]
 800b5ce:	4613      	mov	r3, r2
 800b5d0:	00db      	lsls	r3, r3, #3
 800b5d2:	4413      	add	r3, r2
 800b5d4:	009b      	lsls	r3, r3, #2
 800b5d6:	440b      	add	r3, r1
 800b5d8:	3315      	adds	r3, #21
 800b5da:	2201      	movs	r2, #1
 800b5dc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800b5de:	7bfa      	ldrb	r2, [r7, #15]
 800b5e0:	6879      	ldr	r1, [r7, #4]
 800b5e2:	4613      	mov	r3, r2
 800b5e4:	00db      	lsls	r3, r3, #3
 800b5e6:	4413      	add	r3, r2
 800b5e8:	009b      	lsls	r3, r3, #2
 800b5ea:	440b      	add	r3, r1
 800b5ec:	3314      	adds	r3, #20
 800b5ee:	7bfa      	ldrb	r2, [r7, #15]
 800b5f0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800b5f2:	7bfa      	ldrb	r2, [r7, #15]
 800b5f4:	7bfb      	ldrb	r3, [r7, #15]
 800b5f6:	b298      	uxth	r0, r3
 800b5f8:	6879      	ldr	r1, [r7, #4]
 800b5fa:	4613      	mov	r3, r2
 800b5fc:	00db      	lsls	r3, r3, #3
 800b5fe:	4413      	add	r3, r2
 800b600:	009b      	lsls	r3, r3, #2
 800b602:	440b      	add	r3, r1
 800b604:	332e      	adds	r3, #46	@ 0x2e
 800b606:	4602      	mov	r2, r0
 800b608:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800b60a:	7bfa      	ldrb	r2, [r7, #15]
 800b60c:	6879      	ldr	r1, [r7, #4]
 800b60e:	4613      	mov	r3, r2
 800b610:	00db      	lsls	r3, r3, #3
 800b612:	4413      	add	r3, r2
 800b614:	009b      	lsls	r3, r3, #2
 800b616:	440b      	add	r3, r1
 800b618:	3318      	adds	r3, #24
 800b61a:	2200      	movs	r2, #0
 800b61c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800b61e:	7bfa      	ldrb	r2, [r7, #15]
 800b620:	6879      	ldr	r1, [r7, #4]
 800b622:	4613      	mov	r3, r2
 800b624:	00db      	lsls	r3, r3, #3
 800b626:	4413      	add	r3, r2
 800b628:	009b      	lsls	r3, r3, #2
 800b62a:	440b      	add	r3, r1
 800b62c:	331c      	adds	r3, #28
 800b62e:	2200      	movs	r2, #0
 800b630:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800b632:	7bfa      	ldrb	r2, [r7, #15]
 800b634:	6879      	ldr	r1, [r7, #4]
 800b636:	4613      	mov	r3, r2
 800b638:	00db      	lsls	r3, r3, #3
 800b63a:	4413      	add	r3, r2
 800b63c:	009b      	lsls	r3, r3, #2
 800b63e:	440b      	add	r3, r1
 800b640:	3320      	adds	r3, #32
 800b642:	2200      	movs	r2, #0
 800b644:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800b646:	7bfa      	ldrb	r2, [r7, #15]
 800b648:	6879      	ldr	r1, [r7, #4]
 800b64a:	4613      	mov	r3, r2
 800b64c:	00db      	lsls	r3, r3, #3
 800b64e:	4413      	add	r3, r2
 800b650:	009b      	lsls	r3, r3, #2
 800b652:	440b      	add	r3, r1
 800b654:	3324      	adds	r3, #36	@ 0x24
 800b656:	2200      	movs	r2, #0
 800b658:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b65a:	7bfb      	ldrb	r3, [r7, #15]
 800b65c:	3301      	adds	r3, #1
 800b65e:	73fb      	strb	r3, [r7, #15]
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	791b      	ldrb	r3, [r3, #4]
 800b664:	7bfa      	ldrb	r2, [r7, #15]
 800b666:	429a      	cmp	r2, r3
 800b668:	d3af      	bcc.n	800b5ca <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b66a:	2300      	movs	r3, #0
 800b66c:	73fb      	strb	r3, [r7, #15]
 800b66e:	e044      	b.n	800b6fa <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800b670:	7bfa      	ldrb	r2, [r7, #15]
 800b672:	6879      	ldr	r1, [r7, #4]
 800b674:	4613      	mov	r3, r2
 800b676:	00db      	lsls	r3, r3, #3
 800b678:	4413      	add	r3, r2
 800b67a:	009b      	lsls	r3, r3, #2
 800b67c:	440b      	add	r3, r1
 800b67e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800b682:	2200      	movs	r2, #0
 800b684:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800b686:	7bfa      	ldrb	r2, [r7, #15]
 800b688:	6879      	ldr	r1, [r7, #4]
 800b68a:	4613      	mov	r3, r2
 800b68c:	00db      	lsls	r3, r3, #3
 800b68e:	4413      	add	r3, r2
 800b690:	009b      	lsls	r3, r3, #2
 800b692:	440b      	add	r3, r1
 800b694:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800b698:	7bfa      	ldrb	r2, [r7, #15]
 800b69a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800b69c:	7bfa      	ldrb	r2, [r7, #15]
 800b69e:	6879      	ldr	r1, [r7, #4]
 800b6a0:	4613      	mov	r3, r2
 800b6a2:	00db      	lsls	r3, r3, #3
 800b6a4:	4413      	add	r3, r2
 800b6a6:	009b      	lsls	r3, r3, #2
 800b6a8:	440b      	add	r3, r1
 800b6aa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800b6b2:	7bfa      	ldrb	r2, [r7, #15]
 800b6b4:	6879      	ldr	r1, [r7, #4]
 800b6b6:	4613      	mov	r3, r2
 800b6b8:	00db      	lsls	r3, r3, #3
 800b6ba:	4413      	add	r3, r2
 800b6bc:	009b      	lsls	r3, r3, #2
 800b6be:	440b      	add	r3, r1
 800b6c0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800b6c8:	7bfa      	ldrb	r2, [r7, #15]
 800b6ca:	6879      	ldr	r1, [r7, #4]
 800b6cc:	4613      	mov	r3, r2
 800b6ce:	00db      	lsls	r3, r3, #3
 800b6d0:	4413      	add	r3, r2
 800b6d2:	009b      	lsls	r3, r3, #2
 800b6d4:	440b      	add	r3, r1
 800b6d6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b6da:	2200      	movs	r2, #0
 800b6dc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800b6de:	7bfa      	ldrb	r2, [r7, #15]
 800b6e0:	6879      	ldr	r1, [r7, #4]
 800b6e2:	4613      	mov	r3, r2
 800b6e4:	00db      	lsls	r3, r3, #3
 800b6e6:	4413      	add	r3, r2
 800b6e8:	009b      	lsls	r3, r3, #2
 800b6ea:	440b      	add	r3, r1
 800b6ec:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b6f4:	7bfb      	ldrb	r3, [r7, #15]
 800b6f6:	3301      	adds	r3, #1
 800b6f8:	73fb      	strb	r3, [r7, #15]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	791b      	ldrb	r3, [r3, #4]
 800b6fe:	7bfa      	ldrb	r2, [r7, #15]
 800b700:	429a      	cmp	r2, r3
 800b702:	d3b5      	bcc.n	800b670 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	6818      	ldr	r0, [r3, #0]
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	7c1a      	ldrb	r2, [r3, #16]
 800b70c:	f88d 2000 	strb.w	r2, [sp]
 800b710:	3304      	adds	r3, #4
 800b712:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b714:	f005 f85c 	bl	80107d0 <USB_DevInit>
 800b718:	4603      	mov	r3, r0
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d005      	beq.n	800b72a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	2202      	movs	r2, #2
 800b722:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b726:	2301      	movs	r3, #1
 800b728:	e00c      	b.n	800b744 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2200      	movs	r2, #0
 800b72e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2201      	movs	r2, #1
 800b734:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	4618      	mov	r0, r3
 800b73e:	f006 f8a6 	bl	801188e <USB_DevDisconnect>

  return HAL_OK;
 800b742:	2300      	movs	r3, #0
}
 800b744:	4618      	mov	r0, r3
 800b746:	3710      	adds	r7, #16
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}

0800b74c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b084      	sub	sp, #16
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b760:	2b01      	cmp	r3, #1
 800b762:	d101      	bne.n	800b768 <HAL_PCD_Start+0x1c>
 800b764:	2302      	movs	r3, #2
 800b766:	e022      	b.n	800b7ae <HAL_PCD_Start+0x62>
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	2201      	movs	r2, #1
 800b76c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	68db      	ldr	r3, [r3, #12]
 800b774:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d009      	beq.n	800b790 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800b780:	2b01      	cmp	r3, #1
 800b782:	d105      	bne.n	800b790 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b788:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	4618      	mov	r0, r3
 800b796:	f004 ffad 	bl	80106f4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	4618      	mov	r0, r3
 800b7a0:	f006 f854 	bl	801184c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b7ac:	2300      	movs	r3, #0
}
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	3710      	adds	r7, #16
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bd80      	pop	{r7, pc}

0800b7b6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800b7b6:	b590      	push	{r4, r7, lr}
 800b7b8:	b08d      	sub	sp, #52	@ 0x34
 800b7ba:	af00      	add	r7, sp, #0
 800b7bc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7c4:	6a3b      	ldr	r3, [r7, #32]
 800b7c6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	f006 f912 	bl	80119f6 <USB_GetMode>
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	f040 848c 	bne.w	800c0f2 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f006 f876 	bl	80118d0 <USB_ReadInterrupts>
 800b7e4:	4603      	mov	r3, r0
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	f000 8482 	beq.w	800c0f0 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800b7ec:	69fb      	ldr	r3, [r7, #28]
 800b7ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b7f2:	689b      	ldr	r3, [r3, #8]
 800b7f4:	0a1b      	lsrs	r3, r3, #8
 800b7f6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	4618      	mov	r0, r3
 800b806:	f006 f863 	bl	80118d0 <USB_ReadInterrupts>
 800b80a:	4603      	mov	r3, r0
 800b80c:	f003 0302 	and.w	r3, r3, #2
 800b810:	2b02      	cmp	r3, #2
 800b812:	d107      	bne.n	800b824 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	695a      	ldr	r2, [r3, #20]
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	f002 0202 	and.w	r2, r2, #2
 800b822:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	4618      	mov	r0, r3
 800b82a:	f006 f851 	bl	80118d0 <USB_ReadInterrupts>
 800b82e:	4603      	mov	r3, r0
 800b830:	f003 0310 	and.w	r3, r3, #16
 800b834:	2b10      	cmp	r3, #16
 800b836:	d161      	bne.n	800b8fc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	699a      	ldr	r2, [r3, #24]
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f022 0210 	bic.w	r2, r2, #16
 800b846:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800b848:	6a3b      	ldr	r3, [r7, #32]
 800b84a:	6a1b      	ldr	r3, [r3, #32]
 800b84c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800b84e:	69bb      	ldr	r3, [r7, #24]
 800b850:	f003 020f 	and.w	r2, r3, #15
 800b854:	4613      	mov	r3, r2
 800b856:	00db      	lsls	r3, r3, #3
 800b858:	4413      	add	r3, r2
 800b85a:	009b      	lsls	r3, r3, #2
 800b85c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b860:	687a      	ldr	r2, [r7, #4]
 800b862:	4413      	add	r3, r2
 800b864:	3304      	adds	r3, #4
 800b866:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800b868:	69bb      	ldr	r3, [r7, #24]
 800b86a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800b86e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b872:	d124      	bne.n	800b8be <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800b874:	69ba      	ldr	r2, [r7, #24]
 800b876:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800b87a:	4013      	ands	r3, r2
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d035      	beq.n	800b8ec <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800b880:	697b      	ldr	r3, [r7, #20]
 800b882:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800b884:	69bb      	ldr	r3, [r7, #24]
 800b886:	091b      	lsrs	r3, r3, #4
 800b888:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800b88a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b88e:	b29b      	uxth	r3, r3
 800b890:	461a      	mov	r2, r3
 800b892:	6a38      	ldr	r0, [r7, #32]
 800b894:	f005 fe88 	bl	80115a8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b898:	697b      	ldr	r3, [r7, #20]
 800b89a:	68da      	ldr	r2, [r3, #12]
 800b89c:	69bb      	ldr	r3, [r7, #24]
 800b89e:	091b      	lsrs	r3, r3, #4
 800b8a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b8a4:	441a      	add	r2, r3
 800b8a6:	697b      	ldr	r3, [r7, #20]
 800b8a8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b8aa:	697b      	ldr	r3, [r7, #20]
 800b8ac:	695a      	ldr	r2, [r3, #20]
 800b8ae:	69bb      	ldr	r3, [r7, #24]
 800b8b0:	091b      	lsrs	r3, r3, #4
 800b8b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b8b6:	441a      	add	r2, r3
 800b8b8:	697b      	ldr	r3, [r7, #20]
 800b8ba:	615a      	str	r2, [r3, #20]
 800b8bc:	e016      	b.n	800b8ec <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800b8be:	69bb      	ldr	r3, [r7, #24]
 800b8c0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800b8c4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800b8c8:	d110      	bne.n	800b8ec <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b8d0:	2208      	movs	r2, #8
 800b8d2:	4619      	mov	r1, r3
 800b8d4:	6a38      	ldr	r0, [r7, #32]
 800b8d6:	f005 fe67 	bl	80115a8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b8da:	697b      	ldr	r3, [r7, #20]
 800b8dc:	695a      	ldr	r2, [r3, #20]
 800b8de:	69bb      	ldr	r3, [r7, #24]
 800b8e0:	091b      	lsrs	r3, r3, #4
 800b8e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b8e6:	441a      	add	r2, r3
 800b8e8:	697b      	ldr	r3, [r7, #20]
 800b8ea:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	699a      	ldr	r2, [r3, #24]
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	f042 0210 	orr.w	r2, r2, #16
 800b8fa:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	4618      	mov	r0, r3
 800b902:	f005 ffe5 	bl	80118d0 <USB_ReadInterrupts>
 800b906:	4603      	mov	r3, r0
 800b908:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b90c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b910:	f040 80a7 	bne.w	800ba62 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800b914:	2300      	movs	r3, #0
 800b916:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	4618      	mov	r0, r3
 800b91e:	f005 ffea 	bl	80118f6 <USB_ReadDevAllOutEpInterrupt>
 800b922:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800b924:	e099      	b.n	800ba5a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800b926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b928:	f003 0301 	and.w	r3, r3, #1
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	f000 808e 	beq.w	800ba4e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b938:	b2d2      	uxtb	r2, r2
 800b93a:	4611      	mov	r1, r2
 800b93c:	4618      	mov	r0, r3
 800b93e:	f006 f80e 	bl	801195e <USB_ReadDevOutEPInterrupt>
 800b942:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800b944:	693b      	ldr	r3, [r7, #16]
 800b946:	f003 0301 	and.w	r3, r3, #1
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d00c      	beq.n	800b968 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800b94e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b950:	015a      	lsls	r2, r3, #5
 800b952:	69fb      	ldr	r3, [r7, #28]
 800b954:	4413      	add	r3, r2
 800b956:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b95a:	461a      	mov	r2, r3
 800b95c:	2301      	movs	r3, #1
 800b95e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800b960:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b962:	6878      	ldr	r0, [r7, #4]
 800b964:	f000 fea4 	bl	800c6b0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800b968:	693b      	ldr	r3, [r7, #16]
 800b96a:	f003 0308 	and.w	r3, r3, #8
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d00c      	beq.n	800b98c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800b972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b974:	015a      	lsls	r2, r3, #5
 800b976:	69fb      	ldr	r3, [r7, #28]
 800b978:	4413      	add	r3, r2
 800b97a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b97e:	461a      	mov	r2, r3
 800b980:	2308      	movs	r3, #8
 800b982:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800b984:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b986:	6878      	ldr	r0, [r7, #4]
 800b988:	f000 ff7a 	bl	800c880 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800b98c:	693b      	ldr	r3, [r7, #16]
 800b98e:	f003 0310 	and.w	r3, r3, #16
 800b992:	2b00      	cmp	r3, #0
 800b994:	d008      	beq.n	800b9a8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800b996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b998:	015a      	lsls	r2, r3, #5
 800b99a:	69fb      	ldr	r3, [r7, #28]
 800b99c:	4413      	add	r3, r2
 800b99e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9a2:	461a      	mov	r2, r3
 800b9a4:	2310      	movs	r3, #16
 800b9a6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800b9a8:	693b      	ldr	r3, [r7, #16]
 800b9aa:	f003 0302 	and.w	r3, r3, #2
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d030      	beq.n	800ba14 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800b9b2:	6a3b      	ldr	r3, [r7, #32]
 800b9b4:	695b      	ldr	r3, [r3, #20]
 800b9b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b9ba:	2b80      	cmp	r3, #128	@ 0x80
 800b9bc:	d109      	bne.n	800b9d2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800b9be:	69fb      	ldr	r3, [r7, #28]
 800b9c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9c4:	685b      	ldr	r3, [r3, #4]
 800b9c6:	69fa      	ldr	r2, [r7, #28]
 800b9c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b9cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b9d0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800b9d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9d4:	4613      	mov	r3, r2
 800b9d6:	00db      	lsls	r3, r3, #3
 800b9d8:	4413      	add	r3, r2
 800b9da:	009b      	lsls	r3, r3, #2
 800b9dc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b9e0:	687a      	ldr	r2, [r7, #4]
 800b9e2:	4413      	add	r3, r2
 800b9e4:	3304      	adds	r3, #4
 800b9e6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800b9e8:	697b      	ldr	r3, [r7, #20]
 800b9ea:	78db      	ldrb	r3, [r3, #3]
 800b9ec:	2b01      	cmp	r3, #1
 800b9ee:	d108      	bne.n	800ba02 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800b9f0:	697b      	ldr	r3, [r7, #20]
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800b9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9f8:	b2db      	uxtb	r3, r3
 800b9fa:	4619      	mov	r1, r3
 800b9fc:	6878      	ldr	r0, [r7, #4]
 800b9fe:	f00b fd09 	bl	8017414 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800ba02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba04:	015a      	lsls	r2, r3, #5
 800ba06:	69fb      	ldr	r3, [r7, #28]
 800ba08:	4413      	add	r3, r2
 800ba0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba0e:	461a      	mov	r2, r3
 800ba10:	2302      	movs	r3, #2
 800ba12:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800ba14:	693b      	ldr	r3, [r7, #16]
 800ba16:	f003 0320 	and.w	r3, r3, #32
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d008      	beq.n	800ba30 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ba1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba20:	015a      	lsls	r2, r3, #5
 800ba22:	69fb      	ldr	r3, [r7, #28]
 800ba24:	4413      	add	r3, r2
 800ba26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba2a:	461a      	mov	r2, r3
 800ba2c:	2320      	movs	r3, #32
 800ba2e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800ba30:	693b      	ldr	r3, [r7, #16]
 800ba32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d009      	beq.n	800ba4e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800ba3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba3c:	015a      	lsls	r2, r3, #5
 800ba3e:	69fb      	ldr	r3, [r7, #28]
 800ba40:	4413      	add	r3, r2
 800ba42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba46:	461a      	mov	r2, r3
 800ba48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800ba4c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800ba4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba50:	3301      	adds	r3, #1
 800ba52:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800ba54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba56:	085b      	lsrs	r3, r3, #1
 800ba58:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800ba5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	f47f af62 	bne.w	800b926 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	4618      	mov	r0, r3
 800ba68:	f005 ff32 	bl	80118d0 <USB_ReadInterrupts>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ba72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ba76:	f040 80db 	bne.w	800bc30 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	4618      	mov	r0, r3
 800ba80:	f005 ff53 	bl	801192a <USB_ReadDevAllInEpInterrupt>
 800ba84:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800ba86:	2300      	movs	r3, #0
 800ba88:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800ba8a:	e0cd      	b.n	800bc28 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800ba8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba8e:	f003 0301 	and.w	r3, r3, #1
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	f000 80c2 	beq.w	800bc1c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba9e:	b2d2      	uxtb	r2, r2
 800baa0:	4611      	mov	r1, r2
 800baa2:	4618      	mov	r0, r3
 800baa4:	f005 ff79 	bl	801199a <USB_ReadDevInEPInterrupt>
 800baa8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800baaa:	693b      	ldr	r3, [r7, #16]
 800baac:	f003 0301 	and.w	r3, r3, #1
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d057      	beq.n	800bb64 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800bab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bab6:	f003 030f 	and.w	r3, r3, #15
 800baba:	2201      	movs	r2, #1
 800babc:	fa02 f303 	lsl.w	r3, r2, r3
 800bac0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800bac2:	69fb      	ldr	r3, [r7, #28]
 800bac4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bac8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	43db      	mvns	r3, r3
 800bace:	69f9      	ldr	r1, [r7, #28]
 800bad0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bad4:	4013      	ands	r3, r2
 800bad6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800bad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bada:	015a      	lsls	r2, r3, #5
 800badc:	69fb      	ldr	r3, [r7, #28]
 800bade:	4413      	add	r3, r2
 800bae0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bae4:	461a      	mov	r2, r3
 800bae6:	2301      	movs	r3, #1
 800bae8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	799b      	ldrb	r3, [r3, #6]
 800baee:	2b01      	cmp	r3, #1
 800baf0:	d132      	bne.n	800bb58 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800baf2:	6879      	ldr	r1, [r7, #4]
 800baf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800baf6:	4613      	mov	r3, r2
 800baf8:	00db      	lsls	r3, r3, #3
 800bafa:	4413      	add	r3, r2
 800bafc:	009b      	lsls	r3, r3, #2
 800bafe:	440b      	add	r3, r1
 800bb00:	3320      	adds	r3, #32
 800bb02:	6819      	ldr	r1, [r3, #0]
 800bb04:	6878      	ldr	r0, [r7, #4]
 800bb06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb08:	4613      	mov	r3, r2
 800bb0a:	00db      	lsls	r3, r3, #3
 800bb0c:	4413      	add	r3, r2
 800bb0e:	009b      	lsls	r3, r3, #2
 800bb10:	4403      	add	r3, r0
 800bb12:	331c      	adds	r3, #28
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	4419      	add	r1, r3
 800bb18:	6878      	ldr	r0, [r7, #4]
 800bb1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb1c:	4613      	mov	r3, r2
 800bb1e:	00db      	lsls	r3, r3, #3
 800bb20:	4413      	add	r3, r2
 800bb22:	009b      	lsls	r3, r3, #2
 800bb24:	4403      	add	r3, r0
 800bb26:	3320      	adds	r3, #32
 800bb28:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800bb2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d113      	bne.n	800bb58 <HAL_PCD_IRQHandler+0x3a2>
 800bb30:	6879      	ldr	r1, [r7, #4]
 800bb32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb34:	4613      	mov	r3, r2
 800bb36:	00db      	lsls	r3, r3, #3
 800bb38:	4413      	add	r3, r2
 800bb3a:	009b      	lsls	r3, r3, #2
 800bb3c:	440b      	add	r3, r1
 800bb3e:	3324      	adds	r3, #36	@ 0x24
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d108      	bne.n	800bb58 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	6818      	ldr	r0, [r3, #0]
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bb50:	461a      	mov	r2, r3
 800bb52:	2101      	movs	r1, #1
 800bb54:	f005 ff80 	bl	8011a58 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800bb58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb5a:	b2db      	uxtb	r3, r3
 800bb5c:	4619      	mov	r1, r3
 800bb5e:	6878      	ldr	r0, [r7, #4]
 800bb60:	f00b fbd3 	bl	801730a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800bb64:	693b      	ldr	r3, [r7, #16]
 800bb66:	f003 0308 	and.w	r3, r3, #8
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d008      	beq.n	800bb80 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800bb6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb70:	015a      	lsls	r2, r3, #5
 800bb72:	69fb      	ldr	r3, [r7, #28]
 800bb74:	4413      	add	r3, r2
 800bb76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb7a:	461a      	mov	r2, r3
 800bb7c:	2308      	movs	r3, #8
 800bb7e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800bb80:	693b      	ldr	r3, [r7, #16]
 800bb82:	f003 0310 	and.w	r3, r3, #16
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d008      	beq.n	800bb9c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800bb8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb8c:	015a      	lsls	r2, r3, #5
 800bb8e:	69fb      	ldr	r3, [r7, #28]
 800bb90:	4413      	add	r3, r2
 800bb92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb96:	461a      	mov	r2, r3
 800bb98:	2310      	movs	r3, #16
 800bb9a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800bb9c:	693b      	ldr	r3, [r7, #16]
 800bb9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d008      	beq.n	800bbb8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800bba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba8:	015a      	lsls	r2, r3, #5
 800bbaa:	69fb      	ldr	r3, [r7, #28]
 800bbac:	4413      	add	r3, r2
 800bbae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bbb2:	461a      	mov	r2, r3
 800bbb4:	2340      	movs	r3, #64	@ 0x40
 800bbb6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800bbb8:	693b      	ldr	r3, [r7, #16]
 800bbba:	f003 0302 	and.w	r3, r3, #2
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d023      	beq.n	800bc0a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800bbc2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bbc4:	6a38      	ldr	r0, [r7, #32]
 800bbc6:	f004 ff67 	bl	8010a98 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800bbca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbcc:	4613      	mov	r3, r2
 800bbce:	00db      	lsls	r3, r3, #3
 800bbd0:	4413      	add	r3, r2
 800bbd2:	009b      	lsls	r3, r3, #2
 800bbd4:	3310      	adds	r3, #16
 800bbd6:	687a      	ldr	r2, [r7, #4]
 800bbd8:	4413      	add	r3, r2
 800bbda:	3304      	adds	r3, #4
 800bbdc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800bbde:	697b      	ldr	r3, [r7, #20]
 800bbe0:	78db      	ldrb	r3, [r3, #3]
 800bbe2:	2b01      	cmp	r3, #1
 800bbe4:	d108      	bne.n	800bbf8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800bbe6:	697b      	ldr	r3, [r7, #20]
 800bbe8:	2200      	movs	r2, #0
 800bbea:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800bbec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbee:	b2db      	uxtb	r3, r3
 800bbf0:	4619      	mov	r1, r3
 800bbf2:	6878      	ldr	r0, [r7, #4]
 800bbf4:	f00b fc20 	bl	8017438 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800bbf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbfa:	015a      	lsls	r2, r3, #5
 800bbfc:	69fb      	ldr	r3, [r7, #28]
 800bbfe:	4413      	add	r3, r2
 800bc00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc04:	461a      	mov	r2, r3
 800bc06:	2302      	movs	r3, #2
 800bc08:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800bc0a:	693b      	ldr	r3, [r7, #16]
 800bc0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d003      	beq.n	800bc1c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800bc14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bc16:	6878      	ldr	r0, [r7, #4]
 800bc18:	f000 fcbd 	bl	800c596 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800bc1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc1e:	3301      	adds	r3, #1
 800bc20:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800bc22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc24:	085b      	lsrs	r3, r3, #1
 800bc26:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800bc28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	f47f af2e 	bne.w	800ba8c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	4618      	mov	r0, r3
 800bc36:	f005 fe4b 	bl	80118d0 <USB_ReadInterrupts>
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bc40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bc44:	d122      	bne.n	800bc8c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800bc46:	69fb      	ldr	r3, [r7, #28]
 800bc48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc4c:	685b      	ldr	r3, [r3, #4]
 800bc4e:	69fa      	ldr	r2, [r7, #28]
 800bc50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc54:	f023 0301 	bic.w	r3, r3, #1
 800bc58:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800bc60:	2b01      	cmp	r3, #1
 800bc62:	d108      	bne.n	800bc76 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2200      	movs	r2, #0
 800bc68:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800bc6c:	2100      	movs	r1, #0
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	f000 fea4 	bl	800c9bc <HAL_PCDEx_LPM_Callback>
 800bc74:	e002      	b.n	800bc7c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800bc76:	6878      	ldr	r0, [r7, #4]
 800bc78:	f00b fbbe 	bl	80173f8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	695a      	ldr	r2, [r3, #20]
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800bc8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	4618      	mov	r0, r3
 800bc92:	f005 fe1d 	bl	80118d0 <USB_ReadInterrupts>
 800bc96:	4603      	mov	r3, r0
 800bc98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bc9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bca0:	d112      	bne.n	800bcc8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800bca2:	69fb      	ldr	r3, [r7, #28]
 800bca4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bca8:	689b      	ldr	r3, [r3, #8]
 800bcaa:	f003 0301 	and.w	r3, r3, #1
 800bcae:	2b01      	cmp	r3, #1
 800bcb0:	d102      	bne.n	800bcb8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800bcb2:	6878      	ldr	r0, [r7, #4]
 800bcb4:	f00b fb7a 	bl	80173ac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	695a      	ldr	r2, [r3, #20]
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800bcc6:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	4618      	mov	r0, r3
 800bcce:	f005 fdff 	bl	80118d0 <USB_ReadInterrupts>
 800bcd2:	4603      	mov	r3, r0
 800bcd4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bcd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bcdc:	f040 80b7 	bne.w	800be4e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800bce0:	69fb      	ldr	r3, [r7, #28]
 800bce2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bce6:	685b      	ldr	r3, [r3, #4]
 800bce8:	69fa      	ldr	r2, [r7, #28]
 800bcea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bcee:	f023 0301 	bic.w	r3, r3, #1
 800bcf2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	2110      	movs	r1, #16
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f004 fecc 	bl	8010a98 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bd00:	2300      	movs	r3, #0
 800bd02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bd04:	e046      	b.n	800bd94 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800bd06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd08:	015a      	lsls	r2, r3, #5
 800bd0a:	69fb      	ldr	r3, [r7, #28]
 800bd0c:	4413      	add	r3, r2
 800bd0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd12:	461a      	mov	r2, r3
 800bd14:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bd18:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800bd1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd1c:	015a      	lsls	r2, r3, #5
 800bd1e:	69fb      	ldr	r3, [r7, #28]
 800bd20:	4413      	add	r3, r2
 800bd22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd2a:	0151      	lsls	r1, r2, #5
 800bd2c:	69fa      	ldr	r2, [r7, #28]
 800bd2e:	440a      	add	r2, r1
 800bd30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd34:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bd38:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800bd3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd3c:	015a      	lsls	r2, r3, #5
 800bd3e:	69fb      	ldr	r3, [r7, #28]
 800bd40:	4413      	add	r3, r2
 800bd42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd46:	461a      	mov	r2, r3
 800bd48:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bd4c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800bd4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd50:	015a      	lsls	r2, r3, #5
 800bd52:	69fb      	ldr	r3, [r7, #28]
 800bd54:	4413      	add	r3, r2
 800bd56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd5e:	0151      	lsls	r1, r2, #5
 800bd60:	69fa      	ldr	r2, [r7, #28]
 800bd62:	440a      	add	r2, r1
 800bd64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd68:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bd6c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bd6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd70:	015a      	lsls	r2, r3, #5
 800bd72:	69fb      	ldr	r3, [r7, #28]
 800bd74:	4413      	add	r3, r2
 800bd76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd7e:	0151      	lsls	r1, r2, #5
 800bd80:	69fa      	ldr	r2, [r7, #28]
 800bd82:	440a      	add	r2, r1
 800bd84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd88:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bd8c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bd8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd90:	3301      	adds	r3, #1
 800bd92:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	791b      	ldrb	r3, [r3, #4]
 800bd98:	461a      	mov	r2, r3
 800bd9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd9c:	4293      	cmp	r3, r2
 800bd9e:	d3b2      	bcc.n	800bd06 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800bda0:	69fb      	ldr	r3, [r7, #28]
 800bda2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bda6:	69db      	ldr	r3, [r3, #28]
 800bda8:	69fa      	ldr	r2, [r7, #28]
 800bdaa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bdae:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800bdb2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	7bdb      	ldrb	r3, [r3, #15]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d016      	beq.n	800bdea <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800bdbc:	69fb      	ldr	r3, [r7, #28]
 800bdbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bdc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bdc6:	69fa      	ldr	r2, [r7, #28]
 800bdc8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bdcc:	f043 030b 	orr.w	r3, r3, #11
 800bdd0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800bdd4:	69fb      	ldr	r3, [r7, #28]
 800bdd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bdda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bddc:	69fa      	ldr	r2, [r7, #28]
 800bdde:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bde2:	f043 030b 	orr.w	r3, r3, #11
 800bde6:	6453      	str	r3, [r2, #68]	@ 0x44
 800bde8:	e015      	b.n	800be16 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800bdea:	69fb      	ldr	r3, [r7, #28]
 800bdec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bdf0:	695b      	ldr	r3, [r3, #20]
 800bdf2:	69fa      	ldr	r2, [r7, #28]
 800bdf4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bdf8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800bdfc:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800be00:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800be02:	69fb      	ldr	r3, [r7, #28]
 800be04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be08:	691b      	ldr	r3, [r3, #16]
 800be0a:	69fa      	ldr	r2, [r7, #28]
 800be0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800be10:	f043 030b 	orr.w	r3, r3, #11
 800be14:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800be16:	69fb      	ldr	r3, [r7, #28]
 800be18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	69fa      	ldr	r2, [r7, #28]
 800be20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800be24:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800be28:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	6818      	ldr	r0, [r3, #0]
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800be38:	461a      	mov	r2, r3
 800be3a:	f005 fe0d 	bl	8011a58 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	695a      	ldr	r2, [r3, #20]
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800be4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	4618      	mov	r0, r3
 800be54:	f005 fd3c 	bl	80118d0 <USB_ReadInterrupts>
 800be58:	4603      	mov	r3, r0
 800be5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800be5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be62:	d123      	bne.n	800beac <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	4618      	mov	r0, r3
 800be6a:	f005 fdd2 	bl	8011a12 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	4618      	mov	r0, r3
 800be74:	f004 fe89 	bl	8010b8a <USB_GetDevSpeed>
 800be78:	4603      	mov	r3, r0
 800be7a:	461a      	mov	r2, r3
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681c      	ldr	r4, [r3, #0]
 800be84:	f001 fa0a 	bl	800d29c <HAL_RCC_GetHCLKFreq>
 800be88:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800be8e:	461a      	mov	r2, r3
 800be90:	4620      	mov	r0, r4
 800be92:	f004 fb8d 	bl	80105b0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800be96:	6878      	ldr	r0, [r7, #4]
 800be98:	f00b fa5f 	bl	801735a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	695a      	ldr	r2, [r3, #20]
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800beaa:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	4618      	mov	r0, r3
 800beb2:	f005 fd0d 	bl	80118d0 <USB_ReadInterrupts>
 800beb6:	4603      	mov	r3, r0
 800beb8:	f003 0308 	and.w	r3, r3, #8
 800bebc:	2b08      	cmp	r3, #8
 800bebe:	d10a      	bne.n	800bed6 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f00b fa3c 	bl	801733e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	695a      	ldr	r2, [r3, #20]
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	f002 0208 	and.w	r2, r2, #8
 800bed4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	4618      	mov	r0, r3
 800bedc:	f005 fcf8 	bl	80118d0 <USB_ReadInterrupts>
 800bee0:	4603      	mov	r3, r0
 800bee2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bee6:	2b80      	cmp	r3, #128	@ 0x80
 800bee8:	d123      	bne.n	800bf32 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800beea:	6a3b      	ldr	r3, [r7, #32]
 800beec:	699b      	ldr	r3, [r3, #24]
 800beee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bef2:	6a3b      	ldr	r3, [r7, #32]
 800bef4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bef6:	2301      	movs	r3, #1
 800bef8:	627b      	str	r3, [r7, #36]	@ 0x24
 800befa:	e014      	b.n	800bf26 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800befc:	6879      	ldr	r1, [r7, #4]
 800befe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf00:	4613      	mov	r3, r2
 800bf02:	00db      	lsls	r3, r3, #3
 800bf04:	4413      	add	r3, r2
 800bf06:	009b      	lsls	r3, r3, #2
 800bf08:	440b      	add	r3, r1
 800bf0a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800bf0e:	781b      	ldrb	r3, [r3, #0]
 800bf10:	2b01      	cmp	r3, #1
 800bf12:	d105      	bne.n	800bf20 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800bf14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf16:	b2db      	uxtb	r3, r3
 800bf18:	4619      	mov	r1, r3
 800bf1a:	6878      	ldr	r0, [r7, #4]
 800bf1c:	f000 fb0a 	bl	800c534 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bf20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf22:	3301      	adds	r3, #1
 800bf24:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	791b      	ldrb	r3, [r3, #4]
 800bf2a:	461a      	mov	r2, r3
 800bf2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf2e:	4293      	cmp	r3, r2
 800bf30:	d3e4      	bcc.n	800befc <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	4618      	mov	r0, r3
 800bf38:	f005 fcca 	bl	80118d0 <USB_ReadInterrupts>
 800bf3c:	4603      	mov	r3, r0
 800bf3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bf42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bf46:	d13c      	bne.n	800bfc2 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bf48:	2301      	movs	r3, #1
 800bf4a:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf4c:	e02b      	b.n	800bfa6 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800bf4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf50:	015a      	lsls	r2, r3, #5
 800bf52:	69fb      	ldr	r3, [r7, #28]
 800bf54:	4413      	add	r3, r2
 800bf56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800bf5e:	6879      	ldr	r1, [r7, #4]
 800bf60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf62:	4613      	mov	r3, r2
 800bf64:	00db      	lsls	r3, r3, #3
 800bf66:	4413      	add	r3, r2
 800bf68:	009b      	lsls	r3, r3, #2
 800bf6a:	440b      	add	r3, r1
 800bf6c:	3318      	adds	r3, #24
 800bf6e:	781b      	ldrb	r3, [r3, #0]
 800bf70:	2b01      	cmp	r3, #1
 800bf72:	d115      	bne.n	800bfa0 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800bf74:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	da12      	bge.n	800bfa0 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800bf7a:	6879      	ldr	r1, [r7, #4]
 800bf7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf7e:	4613      	mov	r3, r2
 800bf80:	00db      	lsls	r3, r3, #3
 800bf82:	4413      	add	r3, r2
 800bf84:	009b      	lsls	r3, r3, #2
 800bf86:	440b      	add	r3, r1
 800bf88:	3317      	adds	r3, #23
 800bf8a:	2201      	movs	r2, #1
 800bf8c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800bf8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf90:	b2db      	uxtb	r3, r3
 800bf92:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bf96:	b2db      	uxtb	r3, r3
 800bf98:	4619      	mov	r1, r3
 800bf9a:	6878      	ldr	r0, [r7, #4]
 800bf9c:	f000 faca 	bl	800c534 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bfa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfa2:	3301      	adds	r3, #1
 800bfa4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	791b      	ldrb	r3, [r3, #4]
 800bfaa:	461a      	mov	r2, r3
 800bfac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	d3cd      	bcc.n	800bf4e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	695a      	ldr	r2, [r3, #20]
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800bfc0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f005 fc82 	bl	80118d0 <USB_ReadInterrupts>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bfd2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bfd6:	d156      	bne.n	800c086 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bfd8:	2301      	movs	r3, #1
 800bfda:	627b      	str	r3, [r7, #36]	@ 0x24
 800bfdc:	e045      	b.n	800c06a <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800bfde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfe0:	015a      	lsls	r2, r3, #5
 800bfe2:	69fb      	ldr	r3, [r7, #28]
 800bfe4:	4413      	add	r3, r2
 800bfe6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800bfee:	6879      	ldr	r1, [r7, #4]
 800bff0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bff2:	4613      	mov	r3, r2
 800bff4:	00db      	lsls	r3, r3, #3
 800bff6:	4413      	add	r3, r2
 800bff8:	009b      	lsls	r3, r3, #2
 800bffa:	440b      	add	r3, r1
 800bffc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800c000:	781b      	ldrb	r3, [r3, #0]
 800c002:	2b01      	cmp	r3, #1
 800c004:	d12e      	bne.n	800c064 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c006:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c008:	2b00      	cmp	r3, #0
 800c00a:	da2b      	bge.n	800c064 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800c00c:	69bb      	ldr	r3, [r7, #24]
 800c00e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800c018:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c01c:	429a      	cmp	r2, r3
 800c01e:	d121      	bne.n	800c064 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800c020:	6879      	ldr	r1, [r7, #4]
 800c022:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c024:	4613      	mov	r3, r2
 800c026:	00db      	lsls	r3, r3, #3
 800c028:	4413      	add	r3, r2
 800c02a:	009b      	lsls	r3, r3, #2
 800c02c:	440b      	add	r3, r1
 800c02e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c032:	2201      	movs	r2, #1
 800c034:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800c036:	6a3b      	ldr	r3, [r7, #32]
 800c038:	699b      	ldr	r3, [r3, #24]
 800c03a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c03e:	6a3b      	ldr	r3, [r7, #32]
 800c040:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800c042:	6a3b      	ldr	r3, [r7, #32]
 800c044:	695b      	ldr	r3, [r3, #20]
 800c046:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d10a      	bne.n	800c064 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800c04e:	69fb      	ldr	r3, [r7, #28]
 800c050:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c054:	685b      	ldr	r3, [r3, #4]
 800c056:	69fa      	ldr	r2, [r7, #28]
 800c058:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c05c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c060:	6053      	str	r3, [r2, #4]
            break;
 800c062:	e008      	b.n	800c076 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c066:	3301      	adds	r3, #1
 800c068:	627b      	str	r3, [r7, #36]	@ 0x24
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	791b      	ldrb	r3, [r3, #4]
 800c06e:	461a      	mov	r2, r3
 800c070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c072:	4293      	cmp	r3, r2
 800c074:	d3b3      	bcc.n	800bfde <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	695a      	ldr	r2, [r3, #20]
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800c084:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	4618      	mov	r0, r3
 800c08c:	f005 fc20 	bl	80118d0 <USB_ReadInterrupts>
 800c090:	4603      	mov	r3, r0
 800c092:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c096:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c09a:	d10a      	bne.n	800c0b2 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800c09c:	6878      	ldr	r0, [r7, #4]
 800c09e:	f00b f9dd 	bl	801745c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	695a      	ldr	r2, [r3, #20]
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800c0b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	f005 fc0a 	bl	80118d0 <USB_ReadInterrupts>
 800c0bc:	4603      	mov	r3, r0
 800c0be:	f003 0304 	and.w	r3, r3, #4
 800c0c2:	2b04      	cmp	r3, #4
 800c0c4:	d115      	bne.n	800c0f2 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	685b      	ldr	r3, [r3, #4]
 800c0cc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800c0ce:	69bb      	ldr	r3, [r7, #24]
 800c0d0:	f003 0304 	and.w	r3, r3, #4
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d002      	beq.n	800c0de <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800c0d8:	6878      	ldr	r0, [r7, #4]
 800c0da:	f00b f9cd 	bl	8017478 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	6859      	ldr	r1, [r3, #4]
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	69ba      	ldr	r2, [r7, #24]
 800c0ea:	430a      	orrs	r2, r1
 800c0ec:	605a      	str	r2, [r3, #4]
 800c0ee:	e000      	b.n	800c0f2 <HAL_PCD_IRQHandler+0x93c>
      return;
 800c0f0:	bf00      	nop
    }
  }
}
 800c0f2:	3734      	adds	r7, #52	@ 0x34
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	bd90      	pop	{r4, r7, pc}

0800c0f8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b082      	sub	sp, #8
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
 800c100:	460b      	mov	r3, r1
 800c102:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c10a:	2b01      	cmp	r3, #1
 800c10c:	d101      	bne.n	800c112 <HAL_PCD_SetAddress+0x1a>
 800c10e:	2302      	movs	r3, #2
 800c110:	e012      	b.n	800c138 <HAL_PCD_SetAddress+0x40>
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	2201      	movs	r2, #1
 800c116:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	78fa      	ldrb	r2, [r7, #3]
 800c11e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	78fa      	ldrb	r2, [r7, #3]
 800c126:	4611      	mov	r1, r2
 800c128:	4618      	mov	r0, r3
 800c12a:	f005 fb69 	bl	8011800 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	2200      	movs	r2, #0
 800c132:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c136:	2300      	movs	r3, #0
}
 800c138:	4618      	mov	r0, r3
 800c13a:	3708      	adds	r7, #8
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}

0800c140 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c140:	b580      	push	{r7, lr}
 800c142:	b084      	sub	sp, #16
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]
 800c148:	4608      	mov	r0, r1
 800c14a:	4611      	mov	r1, r2
 800c14c:	461a      	mov	r2, r3
 800c14e:	4603      	mov	r3, r0
 800c150:	70fb      	strb	r3, [r7, #3]
 800c152:	460b      	mov	r3, r1
 800c154:	803b      	strh	r3, [r7, #0]
 800c156:	4613      	mov	r3, r2
 800c158:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800c15a:	2300      	movs	r3, #0
 800c15c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c15e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c162:	2b00      	cmp	r3, #0
 800c164:	da0f      	bge.n	800c186 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c166:	78fb      	ldrb	r3, [r7, #3]
 800c168:	f003 020f 	and.w	r2, r3, #15
 800c16c:	4613      	mov	r3, r2
 800c16e:	00db      	lsls	r3, r3, #3
 800c170:	4413      	add	r3, r2
 800c172:	009b      	lsls	r3, r3, #2
 800c174:	3310      	adds	r3, #16
 800c176:	687a      	ldr	r2, [r7, #4]
 800c178:	4413      	add	r3, r2
 800c17a:	3304      	adds	r3, #4
 800c17c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	2201      	movs	r2, #1
 800c182:	705a      	strb	r2, [r3, #1]
 800c184:	e00f      	b.n	800c1a6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c186:	78fb      	ldrb	r3, [r7, #3]
 800c188:	f003 020f 	and.w	r2, r3, #15
 800c18c:	4613      	mov	r3, r2
 800c18e:	00db      	lsls	r3, r3, #3
 800c190:	4413      	add	r3, r2
 800c192:	009b      	lsls	r3, r3, #2
 800c194:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c198:	687a      	ldr	r2, [r7, #4]
 800c19a:	4413      	add	r3, r2
 800c19c:	3304      	adds	r3, #4
 800c19e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c1a6:	78fb      	ldrb	r3, [r7, #3]
 800c1a8:	f003 030f 	and.w	r3, r3, #15
 800c1ac:	b2da      	uxtb	r2, r3
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800c1b2:	883b      	ldrh	r3, [r7, #0]
 800c1b4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	78ba      	ldrb	r2, [r7, #2]
 800c1c0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	785b      	ldrb	r3, [r3, #1]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d004      	beq.n	800c1d4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	781b      	ldrb	r3, [r3, #0]
 800c1ce:	461a      	mov	r2, r3
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c1d4:	78bb      	ldrb	r3, [r7, #2]
 800c1d6:	2b02      	cmp	r3, #2
 800c1d8:	d102      	bne.n	800c1e0 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	2200      	movs	r2, #0
 800c1de:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c1e6:	2b01      	cmp	r3, #1
 800c1e8:	d101      	bne.n	800c1ee <HAL_PCD_EP_Open+0xae>
 800c1ea:	2302      	movs	r3, #2
 800c1ec:	e00e      	b.n	800c20c <HAL_PCD_EP_Open+0xcc>
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	2201      	movs	r2, #1
 800c1f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	68f9      	ldr	r1, [r7, #12]
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	f004 fce9 	bl	8010bd4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	2200      	movs	r2, #0
 800c206:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800c20a:	7afb      	ldrb	r3, [r7, #11]
}
 800c20c:	4618      	mov	r0, r3
 800c20e:	3710      	adds	r7, #16
 800c210:	46bd      	mov	sp, r7
 800c212:	bd80      	pop	{r7, pc}

0800c214 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b084      	sub	sp, #16
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
 800c21c:	460b      	mov	r3, r1
 800c21e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c220:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c224:	2b00      	cmp	r3, #0
 800c226:	da0f      	bge.n	800c248 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c228:	78fb      	ldrb	r3, [r7, #3]
 800c22a:	f003 020f 	and.w	r2, r3, #15
 800c22e:	4613      	mov	r3, r2
 800c230:	00db      	lsls	r3, r3, #3
 800c232:	4413      	add	r3, r2
 800c234:	009b      	lsls	r3, r3, #2
 800c236:	3310      	adds	r3, #16
 800c238:	687a      	ldr	r2, [r7, #4]
 800c23a:	4413      	add	r3, r2
 800c23c:	3304      	adds	r3, #4
 800c23e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	2201      	movs	r2, #1
 800c244:	705a      	strb	r2, [r3, #1]
 800c246:	e00f      	b.n	800c268 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c248:	78fb      	ldrb	r3, [r7, #3]
 800c24a:	f003 020f 	and.w	r2, r3, #15
 800c24e:	4613      	mov	r3, r2
 800c250:	00db      	lsls	r3, r3, #3
 800c252:	4413      	add	r3, r2
 800c254:	009b      	lsls	r3, r3, #2
 800c256:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c25a:	687a      	ldr	r2, [r7, #4]
 800c25c:	4413      	add	r3, r2
 800c25e:	3304      	adds	r3, #4
 800c260:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	2200      	movs	r2, #0
 800c266:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c268:	78fb      	ldrb	r3, [r7, #3]
 800c26a:	f003 030f 	and.w	r3, r3, #15
 800c26e:	b2da      	uxtb	r2, r3
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c27a:	2b01      	cmp	r3, #1
 800c27c:	d101      	bne.n	800c282 <HAL_PCD_EP_Close+0x6e>
 800c27e:	2302      	movs	r3, #2
 800c280:	e00e      	b.n	800c2a0 <HAL_PCD_EP_Close+0x8c>
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	2201      	movs	r2, #1
 800c286:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	68f9      	ldr	r1, [r7, #12]
 800c290:	4618      	mov	r0, r3
 800c292:	f004 fd27 	bl	8010ce4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	2200      	movs	r2, #0
 800c29a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800c29e:	2300      	movs	r3, #0
}
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	3710      	adds	r7, #16
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	bd80      	pop	{r7, pc}

0800c2a8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b086      	sub	sp, #24
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	60f8      	str	r0, [r7, #12]
 800c2b0:	607a      	str	r2, [r7, #4]
 800c2b2:	603b      	str	r3, [r7, #0]
 800c2b4:	460b      	mov	r3, r1
 800c2b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c2b8:	7afb      	ldrb	r3, [r7, #11]
 800c2ba:	f003 020f 	and.w	r2, r3, #15
 800c2be:	4613      	mov	r3, r2
 800c2c0:	00db      	lsls	r3, r3, #3
 800c2c2:	4413      	add	r3, r2
 800c2c4:	009b      	lsls	r3, r3, #2
 800c2c6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c2ca:	68fa      	ldr	r2, [r7, #12]
 800c2cc:	4413      	add	r3, r2
 800c2ce:	3304      	adds	r3, #4
 800c2d0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c2d2:	697b      	ldr	r3, [r7, #20]
 800c2d4:	687a      	ldr	r2, [r7, #4]
 800c2d6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c2d8:	697b      	ldr	r3, [r7, #20]
 800c2da:	683a      	ldr	r2, [r7, #0]
 800c2dc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c2de:	697b      	ldr	r3, [r7, #20]
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800c2e4:	697b      	ldr	r3, [r7, #20]
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c2ea:	7afb      	ldrb	r3, [r7, #11]
 800c2ec:	f003 030f 	and.w	r3, r3, #15
 800c2f0:	b2da      	uxtb	r2, r3
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	799b      	ldrb	r3, [r3, #6]
 800c2fa:	2b01      	cmp	r3, #1
 800c2fc:	d102      	bne.n	800c304 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c2fe:	687a      	ldr	r2, [r7, #4]
 800c300:	697b      	ldr	r3, [r7, #20]
 800c302:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	6818      	ldr	r0, [r3, #0]
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	799b      	ldrb	r3, [r3, #6]
 800c30c:	461a      	mov	r2, r3
 800c30e:	6979      	ldr	r1, [r7, #20]
 800c310:	f004 fdc4 	bl	8010e9c <USB_EPStartXfer>

  return HAL_OK;
 800c314:	2300      	movs	r3, #0
}
 800c316:	4618      	mov	r0, r3
 800c318:	3718      	adds	r7, #24
 800c31a:	46bd      	mov	sp, r7
 800c31c:	bd80      	pop	{r7, pc}

0800c31e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c31e:	b480      	push	{r7}
 800c320:	b083      	sub	sp, #12
 800c322:	af00      	add	r7, sp, #0
 800c324:	6078      	str	r0, [r7, #4]
 800c326:	460b      	mov	r3, r1
 800c328:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c32a:	78fb      	ldrb	r3, [r7, #3]
 800c32c:	f003 020f 	and.w	r2, r3, #15
 800c330:	6879      	ldr	r1, [r7, #4]
 800c332:	4613      	mov	r3, r2
 800c334:	00db      	lsls	r3, r3, #3
 800c336:	4413      	add	r3, r2
 800c338:	009b      	lsls	r3, r3, #2
 800c33a:	440b      	add	r3, r1
 800c33c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800c340:	681b      	ldr	r3, [r3, #0]
}
 800c342:	4618      	mov	r0, r3
 800c344:	370c      	adds	r7, #12
 800c346:	46bd      	mov	sp, r7
 800c348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34c:	4770      	bx	lr

0800c34e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c34e:	b580      	push	{r7, lr}
 800c350:	b086      	sub	sp, #24
 800c352:	af00      	add	r7, sp, #0
 800c354:	60f8      	str	r0, [r7, #12]
 800c356:	607a      	str	r2, [r7, #4]
 800c358:	603b      	str	r3, [r7, #0]
 800c35a:	460b      	mov	r3, r1
 800c35c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c35e:	7afb      	ldrb	r3, [r7, #11]
 800c360:	f003 020f 	and.w	r2, r3, #15
 800c364:	4613      	mov	r3, r2
 800c366:	00db      	lsls	r3, r3, #3
 800c368:	4413      	add	r3, r2
 800c36a:	009b      	lsls	r3, r3, #2
 800c36c:	3310      	adds	r3, #16
 800c36e:	68fa      	ldr	r2, [r7, #12]
 800c370:	4413      	add	r3, r2
 800c372:	3304      	adds	r3, #4
 800c374:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c376:	697b      	ldr	r3, [r7, #20]
 800c378:	687a      	ldr	r2, [r7, #4]
 800c37a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c37c:	697b      	ldr	r3, [r7, #20]
 800c37e:	683a      	ldr	r2, [r7, #0]
 800c380:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c382:	697b      	ldr	r3, [r7, #20]
 800c384:	2200      	movs	r2, #0
 800c386:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800c388:	697b      	ldr	r3, [r7, #20]
 800c38a:	2201      	movs	r2, #1
 800c38c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c38e:	7afb      	ldrb	r3, [r7, #11]
 800c390:	f003 030f 	and.w	r3, r3, #15
 800c394:	b2da      	uxtb	r2, r3
 800c396:	697b      	ldr	r3, [r7, #20]
 800c398:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	799b      	ldrb	r3, [r3, #6]
 800c39e:	2b01      	cmp	r3, #1
 800c3a0:	d102      	bne.n	800c3a8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c3a2:	687a      	ldr	r2, [r7, #4]
 800c3a4:	697b      	ldr	r3, [r7, #20]
 800c3a6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	6818      	ldr	r0, [r3, #0]
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	799b      	ldrb	r3, [r3, #6]
 800c3b0:	461a      	mov	r2, r3
 800c3b2:	6979      	ldr	r1, [r7, #20]
 800c3b4:	f004 fd72 	bl	8010e9c <USB_EPStartXfer>

  return HAL_OK;
 800c3b8:	2300      	movs	r3, #0
}
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	3718      	adds	r7, #24
 800c3be:	46bd      	mov	sp, r7
 800c3c0:	bd80      	pop	{r7, pc}

0800c3c2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c3c2:	b580      	push	{r7, lr}
 800c3c4:	b084      	sub	sp, #16
 800c3c6:	af00      	add	r7, sp, #0
 800c3c8:	6078      	str	r0, [r7, #4]
 800c3ca:	460b      	mov	r3, r1
 800c3cc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800c3ce:	78fb      	ldrb	r3, [r7, #3]
 800c3d0:	f003 030f 	and.w	r3, r3, #15
 800c3d4:	687a      	ldr	r2, [r7, #4]
 800c3d6:	7912      	ldrb	r2, [r2, #4]
 800c3d8:	4293      	cmp	r3, r2
 800c3da:	d901      	bls.n	800c3e0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800c3dc:	2301      	movs	r3, #1
 800c3de:	e04f      	b.n	800c480 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c3e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	da0f      	bge.n	800c408 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c3e8:	78fb      	ldrb	r3, [r7, #3]
 800c3ea:	f003 020f 	and.w	r2, r3, #15
 800c3ee:	4613      	mov	r3, r2
 800c3f0:	00db      	lsls	r3, r3, #3
 800c3f2:	4413      	add	r3, r2
 800c3f4:	009b      	lsls	r3, r3, #2
 800c3f6:	3310      	adds	r3, #16
 800c3f8:	687a      	ldr	r2, [r7, #4]
 800c3fa:	4413      	add	r3, r2
 800c3fc:	3304      	adds	r3, #4
 800c3fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	2201      	movs	r2, #1
 800c404:	705a      	strb	r2, [r3, #1]
 800c406:	e00d      	b.n	800c424 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c408:	78fa      	ldrb	r2, [r7, #3]
 800c40a:	4613      	mov	r3, r2
 800c40c:	00db      	lsls	r3, r3, #3
 800c40e:	4413      	add	r3, r2
 800c410:	009b      	lsls	r3, r3, #2
 800c412:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c416:	687a      	ldr	r2, [r7, #4]
 800c418:	4413      	add	r3, r2
 800c41a:	3304      	adds	r3, #4
 800c41c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	2200      	movs	r2, #0
 800c422:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	2201      	movs	r2, #1
 800c428:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c42a:	78fb      	ldrb	r3, [r7, #3]
 800c42c:	f003 030f 	and.w	r3, r3, #15
 800c430:	b2da      	uxtb	r2, r3
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c43c:	2b01      	cmp	r3, #1
 800c43e:	d101      	bne.n	800c444 <HAL_PCD_EP_SetStall+0x82>
 800c440:	2302      	movs	r3, #2
 800c442:	e01d      	b.n	800c480 <HAL_PCD_EP_SetStall+0xbe>
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	2201      	movs	r2, #1
 800c448:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	68f9      	ldr	r1, [r7, #12]
 800c452:	4618      	mov	r0, r3
 800c454:	f005 f900 	bl	8011658 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800c458:	78fb      	ldrb	r3, [r7, #3]
 800c45a:	f003 030f 	and.w	r3, r3, #15
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d109      	bne.n	800c476 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	6818      	ldr	r0, [r3, #0]
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	7999      	ldrb	r1, [r3, #6]
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c470:	461a      	mov	r2, r3
 800c472:	f005 faf1 	bl	8011a58 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	2200      	movs	r2, #0
 800c47a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c47e:	2300      	movs	r3, #0
}
 800c480:	4618      	mov	r0, r3
 800c482:	3710      	adds	r7, #16
 800c484:	46bd      	mov	sp, r7
 800c486:	bd80      	pop	{r7, pc}

0800c488 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c488:	b580      	push	{r7, lr}
 800c48a:	b084      	sub	sp, #16
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]
 800c490:	460b      	mov	r3, r1
 800c492:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800c494:	78fb      	ldrb	r3, [r7, #3]
 800c496:	f003 030f 	and.w	r3, r3, #15
 800c49a:	687a      	ldr	r2, [r7, #4]
 800c49c:	7912      	ldrb	r2, [r2, #4]
 800c49e:	4293      	cmp	r3, r2
 800c4a0:	d901      	bls.n	800c4a6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800c4a2:	2301      	movs	r3, #1
 800c4a4:	e042      	b.n	800c52c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c4a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	da0f      	bge.n	800c4ce <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c4ae:	78fb      	ldrb	r3, [r7, #3]
 800c4b0:	f003 020f 	and.w	r2, r3, #15
 800c4b4:	4613      	mov	r3, r2
 800c4b6:	00db      	lsls	r3, r3, #3
 800c4b8:	4413      	add	r3, r2
 800c4ba:	009b      	lsls	r3, r3, #2
 800c4bc:	3310      	adds	r3, #16
 800c4be:	687a      	ldr	r2, [r7, #4]
 800c4c0:	4413      	add	r3, r2
 800c4c2:	3304      	adds	r3, #4
 800c4c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	2201      	movs	r2, #1
 800c4ca:	705a      	strb	r2, [r3, #1]
 800c4cc:	e00f      	b.n	800c4ee <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c4ce:	78fb      	ldrb	r3, [r7, #3]
 800c4d0:	f003 020f 	and.w	r2, r3, #15
 800c4d4:	4613      	mov	r3, r2
 800c4d6:	00db      	lsls	r3, r3, #3
 800c4d8:	4413      	add	r3, r2
 800c4da:	009b      	lsls	r3, r3, #2
 800c4dc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c4e0:	687a      	ldr	r2, [r7, #4]
 800c4e2:	4413      	add	r3, r2
 800c4e4:	3304      	adds	r3, #4
 800c4e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c4f4:	78fb      	ldrb	r3, [r7, #3]
 800c4f6:	f003 030f 	and.w	r3, r3, #15
 800c4fa:	b2da      	uxtb	r2, r3
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c506:	2b01      	cmp	r3, #1
 800c508:	d101      	bne.n	800c50e <HAL_PCD_EP_ClrStall+0x86>
 800c50a:	2302      	movs	r3, #2
 800c50c:	e00e      	b.n	800c52c <HAL_PCD_EP_ClrStall+0xa4>
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	2201      	movs	r2, #1
 800c512:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	68f9      	ldr	r1, [r7, #12]
 800c51c:	4618      	mov	r0, r3
 800c51e:	f005 f909 	bl	8011734 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	2200      	movs	r2, #0
 800c526:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c52a:	2300      	movs	r3, #0
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	3710      	adds	r7, #16
 800c530:	46bd      	mov	sp, r7
 800c532:	bd80      	pop	{r7, pc}

0800c534 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c534:	b580      	push	{r7, lr}
 800c536:	b084      	sub	sp, #16
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
 800c53c:	460b      	mov	r3, r1
 800c53e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800c540:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c544:	2b00      	cmp	r3, #0
 800c546:	da0c      	bge.n	800c562 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c548:	78fb      	ldrb	r3, [r7, #3]
 800c54a:	f003 020f 	and.w	r2, r3, #15
 800c54e:	4613      	mov	r3, r2
 800c550:	00db      	lsls	r3, r3, #3
 800c552:	4413      	add	r3, r2
 800c554:	009b      	lsls	r3, r3, #2
 800c556:	3310      	adds	r3, #16
 800c558:	687a      	ldr	r2, [r7, #4]
 800c55a:	4413      	add	r3, r2
 800c55c:	3304      	adds	r3, #4
 800c55e:	60fb      	str	r3, [r7, #12]
 800c560:	e00c      	b.n	800c57c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c562:	78fb      	ldrb	r3, [r7, #3]
 800c564:	f003 020f 	and.w	r2, r3, #15
 800c568:	4613      	mov	r3, r2
 800c56a:	00db      	lsls	r3, r3, #3
 800c56c:	4413      	add	r3, r2
 800c56e:	009b      	lsls	r3, r3, #2
 800c570:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c574:	687a      	ldr	r2, [r7, #4]
 800c576:	4413      	add	r3, r2
 800c578:	3304      	adds	r3, #4
 800c57a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	68f9      	ldr	r1, [r7, #12]
 800c582:	4618      	mov	r0, r3
 800c584:	f004 ff28 	bl	80113d8 <USB_EPStopXfer>
 800c588:	4603      	mov	r3, r0
 800c58a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800c58c:	7afb      	ldrb	r3, [r7, #11]
}
 800c58e:	4618      	mov	r0, r3
 800c590:	3710      	adds	r7, #16
 800c592:	46bd      	mov	sp, r7
 800c594:	bd80      	pop	{r7, pc}

0800c596 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c596:	b580      	push	{r7, lr}
 800c598:	b08a      	sub	sp, #40	@ 0x28
 800c59a:	af02      	add	r7, sp, #8
 800c59c:	6078      	str	r0, [r7, #4]
 800c59e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5a6:	697b      	ldr	r3, [r7, #20]
 800c5a8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800c5aa:	683a      	ldr	r2, [r7, #0]
 800c5ac:	4613      	mov	r3, r2
 800c5ae:	00db      	lsls	r3, r3, #3
 800c5b0:	4413      	add	r3, r2
 800c5b2:	009b      	lsls	r3, r3, #2
 800c5b4:	3310      	adds	r3, #16
 800c5b6:	687a      	ldr	r2, [r7, #4]
 800c5b8:	4413      	add	r3, r2
 800c5ba:	3304      	adds	r3, #4
 800c5bc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	695a      	ldr	r2, [r3, #20]
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	691b      	ldr	r3, [r3, #16]
 800c5c6:	429a      	cmp	r2, r3
 800c5c8:	d901      	bls.n	800c5ce <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	e06b      	b.n	800c6a6 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	691a      	ldr	r2, [r3, #16]
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	695b      	ldr	r3, [r3, #20]
 800c5d6:	1ad3      	subs	r3, r2, r3
 800c5d8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	689b      	ldr	r3, [r3, #8]
 800c5de:	69fa      	ldr	r2, [r7, #28]
 800c5e0:	429a      	cmp	r2, r3
 800c5e2:	d902      	bls.n	800c5ea <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	689b      	ldr	r3, [r3, #8]
 800c5e8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800c5ea:	69fb      	ldr	r3, [r7, #28]
 800c5ec:	3303      	adds	r3, #3
 800c5ee:	089b      	lsrs	r3, r3, #2
 800c5f0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c5f2:	e02a      	b.n	800c64a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	691a      	ldr	r2, [r3, #16]
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	695b      	ldr	r3, [r3, #20]
 800c5fc:	1ad3      	subs	r3, r2, r3
 800c5fe:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	689b      	ldr	r3, [r3, #8]
 800c604:	69fa      	ldr	r2, [r7, #28]
 800c606:	429a      	cmp	r2, r3
 800c608:	d902      	bls.n	800c610 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	689b      	ldr	r3, [r3, #8]
 800c60e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800c610:	69fb      	ldr	r3, [r7, #28]
 800c612:	3303      	adds	r3, #3
 800c614:	089b      	lsrs	r3, r3, #2
 800c616:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	68d9      	ldr	r1, [r3, #12]
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	b2da      	uxtb	r2, r3
 800c620:	69fb      	ldr	r3, [r7, #28]
 800c622:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800c628:	9300      	str	r3, [sp, #0]
 800c62a:	4603      	mov	r3, r0
 800c62c:	6978      	ldr	r0, [r7, #20]
 800c62e:	f004 ff7d 	bl	801152c <USB_WritePacket>

    ep->xfer_buff  += len;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	68da      	ldr	r2, [r3, #12]
 800c636:	69fb      	ldr	r3, [r7, #28]
 800c638:	441a      	add	r2, r3
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	695a      	ldr	r2, [r3, #20]
 800c642:	69fb      	ldr	r3, [r7, #28]
 800c644:	441a      	add	r2, r3
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c64a:	683b      	ldr	r3, [r7, #0]
 800c64c:	015a      	lsls	r2, r3, #5
 800c64e:	693b      	ldr	r3, [r7, #16]
 800c650:	4413      	add	r3, r2
 800c652:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c656:	699b      	ldr	r3, [r3, #24]
 800c658:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800c65a:	69ba      	ldr	r2, [r7, #24]
 800c65c:	429a      	cmp	r2, r3
 800c65e:	d809      	bhi.n	800c674 <PCD_WriteEmptyTxFifo+0xde>
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	695a      	ldr	r2, [r3, #20]
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c668:	429a      	cmp	r2, r3
 800c66a:	d203      	bcs.n	800c674 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	691b      	ldr	r3, [r3, #16]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d1bf      	bne.n	800c5f4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	691a      	ldr	r2, [r3, #16]
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	695b      	ldr	r3, [r3, #20]
 800c67c:	429a      	cmp	r2, r3
 800c67e:	d811      	bhi.n	800c6a4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	f003 030f 	and.w	r3, r3, #15
 800c686:	2201      	movs	r2, #1
 800c688:	fa02 f303 	lsl.w	r3, r2, r3
 800c68c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c68e:	693b      	ldr	r3, [r7, #16]
 800c690:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c694:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c696:	68bb      	ldr	r3, [r7, #8]
 800c698:	43db      	mvns	r3, r3
 800c69a:	6939      	ldr	r1, [r7, #16]
 800c69c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c6a0:	4013      	ands	r3, r2
 800c6a2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800c6a4:	2300      	movs	r3, #0
}
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	3720      	adds	r7, #32
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	bd80      	pop	{r7, pc}
	...

0800c6b0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b088      	sub	sp, #32
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
 800c6b8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6c0:	69fb      	ldr	r3, [r7, #28]
 800c6c2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c6c4:	69fb      	ldr	r3, [r7, #28]
 800c6c6:	333c      	adds	r3, #60	@ 0x3c
 800c6c8:	3304      	adds	r3, #4
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800c6ce:	683b      	ldr	r3, [r7, #0]
 800c6d0:	015a      	lsls	r2, r3, #5
 800c6d2:	69bb      	ldr	r3, [r7, #24]
 800c6d4:	4413      	add	r3, r2
 800c6d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6da:	689b      	ldr	r3, [r3, #8]
 800c6dc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	799b      	ldrb	r3, [r3, #6]
 800c6e2:	2b01      	cmp	r3, #1
 800c6e4:	d17b      	bne.n	800c7de <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800c6e6:	693b      	ldr	r3, [r7, #16]
 800c6e8:	f003 0308 	and.w	r3, r3, #8
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d015      	beq.n	800c71c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c6f0:	697b      	ldr	r3, [r7, #20]
 800c6f2:	4a61      	ldr	r2, [pc, #388]	@ (800c878 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800c6f4:	4293      	cmp	r3, r2
 800c6f6:	f240 80b9 	bls.w	800c86c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c6fa:	693b      	ldr	r3, [r7, #16]
 800c6fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c700:	2b00      	cmp	r3, #0
 800c702:	f000 80b3 	beq.w	800c86c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c706:	683b      	ldr	r3, [r7, #0]
 800c708:	015a      	lsls	r2, r3, #5
 800c70a:	69bb      	ldr	r3, [r7, #24]
 800c70c:	4413      	add	r3, r2
 800c70e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c712:	461a      	mov	r2, r3
 800c714:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c718:	6093      	str	r3, [r2, #8]
 800c71a:	e0a7      	b.n	800c86c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800c71c:	693b      	ldr	r3, [r7, #16]
 800c71e:	f003 0320 	and.w	r3, r3, #32
 800c722:	2b00      	cmp	r3, #0
 800c724:	d009      	beq.n	800c73a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c726:	683b      	ldr	r3, [r7, #0]
 800c728:	015a      	lsls	r2, r3, #5
 800c72a:	69bb      	ldr	r3, [r7, #24]
 800c72c:	4413      	add	r3, r2
 800c72e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c732:	461a      	mov	r2, r3
 800c734:	2320      	movs	r3, #32
 800c736:	6093      	str	r3, [r2, #8]
 800c738:	e098      	b.n	800c86c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800c73a:	693b      	ldr	r3, [r7, #16]
 800c73c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c740:	2b00      	cmp	r3, #0
 800c742:	f040 8093 	bne.w	800c86c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c746:	697b      	ldr	r3, [r7, #20]
 800c748:	4a4b      	ldr	r2, [pc, #300]	@ (800c878 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800c74a:	4293      	cmp	r3, r2
 800c74c:	d90f      	bls.n	800c76e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c74e:	693b      	ldr	r3, [r7, #16]
 800c750:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c754:	2b00      	cmp	r3, #0
 800c756:	d00a      	beq.n	800c76e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c758:	683b      	ldr	r3, [r7, #0]
 800c75a:	015a      	lsls	r2, r3, #5
 800c75c:	69bb      	ldr	r3, [r7, #24]
 800c75e:	4413      	add	r3, r2
 800c760:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c764:	461a      	mov	r2, r3
 800c766:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c76a:	6093      	str	r3, [r2, #8]
 800c76c:	e07e      	b.n	800c86c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800c76e:	683a      	ldr	r2, [r7, #0]
 800c770:	4613      	mov	r3, r2
 800c772:	00db      	lsls	r3, r3, #3
 800c774:	4413      	add	r3, r2
 800c776:	009b      	lsls	r3, r3, #2
 800c778:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c77c:	687a      	ldr	r2, [r7, #4]
 800c77e:	4413      	add	r3, r2
 800c780:	3304      	adds	r3, #4
 800c782:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	6a1a      	ldr	r2, [r3, #32]
 800c788:	683b      	ldr	r3, [r7, #0]
 800c78a:	0159      	lsls	r1, r3, #5
 800c78c:	69bb      	ldr	r3, [r7, #24]
 800c78e:	440b      	add	r3, r1
 800c790:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c794:	691b      	ldr	r3, [r3, #16]
 800c796:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c79a:	1ad2      	subs	r2, r2, r3
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800c7a0:	683b      	ldr	r3, [r7, #0]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d114      	bne.n	800c7d0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	691b      	ldr	r3, [r3, #16]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d109      	bne.n	800c7c2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	6818      	ldr	r0, [r3, #0]
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c7b8:	461a      	mov	r2, r3
 800c7ba:	2101      	movs	r1, #1
 800c7bc:	f005 f94c 	bl	8011a58 <USB_EP0_OutStart>
 800c7c0:	e006      	b.n	800c7d0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	68da      	ldr	r2, [r3, #12]
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	695b      	ldr	r3, [r3, #20]
 800c7ca:	441a      	add	r2, r3
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	b2db      	uxtb	r3, r3
 800c7d4:	4619      	mov	r1, r3
 800c7d6:	6878      	ldr	r0, [r7, #4]
 800c7d8:	f00a fd7c 	bl	80172d4 <HAL_PCD_DataOutStageCallback>
 800c7dc:	e046      	b.n	800c86c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800c7de:	697b      	ldr	r3, [r7, #20]
 800c7e0:	4a26      	ldr	r2, [pc, #152]	@ (800c87c <PCD_EP_OutXfrComplete_int+0x1cc>)
 800c7e2:	4293      	cmp	r3, r2
 800c7e4:	d124      	bne.n	800c830 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d00a      	beq.n	800c806 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	015a      	lsls	r2, r3, #5
 800c7f4:	69bb      	ldr	r3, [r7, #24]
 800c7f6:	4413      	add	r3, r2
 800c7f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7fc:	461a      	mov	r2, r3
 800c7fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c802:	6093      	str	r3, [r2, #8]
 800c804:	e032      	b.n	800c86c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c806:	693b      	ldr	r3, [r7, #16]
 800c808:	f003 0320 	and.w	r3, r3, #32
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d008      	beq.n	800c822 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	015a      	lsls	r2, r3, #5
 800c814:	69bb      	ldr	r3, [r7, #24]
 800c816:	4413      	add	r3, r2
 800c818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c81c:	461a      	mov	r2, r3
 800c81e:	2320      	movs	r3, #32
 800c820:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800c822:	683b      	ldr	r3, [r7, #0]
 800c824:	b2db      	uxtb	r3, r3
 800c826:	4619      	mov	r1, r3
 800c828:	6878      	ldr	r0, [r7, #4]
 800c82a:	f00a fd53 	bl	80172d4 <HAL_PCD_DataOutStageCallback>
 800c82e:	e01d      	b.n	800c86c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d114      	bne.n	800c860 <PCD_EP_OutXfrComplete_int+0x1b0>
 800c836:	6879      	ldr	r1, [r7, #4]
 800c838:	683a      	ldr	r2, [r7, #0]
 800c83a:	4613      	mov	r3, r2
 800c83c:	00db      	lsls	r3, r3, #3
 800c83e:	4413      	add	r3, r2
 800c840:	009b      	lsls	r3, r3, #2
 800c842:	440b      	add	r3, r1
 800c844:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d108      	bne.n	800c860 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	6818      	ldr	r0, [r3, #0]
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c858:	461a      	mov	r2, r3
 800c85a:	2100      	movs	r1, #0
 800c85c:	f005 f8fc 	bl	8011a58 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	b2db      	uxtb	r3, r3
 800c864:	4619      	mov	r1, r3
 800c866:	6878      	ldr	r0, [r7, #4]
 800c868:	f00a fd34 	bl	80172d4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800c86c:	2300      	movs	r3, #0
}
 800c86e:	4618      	mov	r0, r3
 800c870:	3720      	adds	r7, #32
 800c872:	46bd      	mov	sp, r7
 800c874:	bd80      	pop	{r7, pc}
 800c876:	bf00      	nop
 800c878:	4f54300a 	.word	0x4f54300a
 800c87c:	4f54310a 	.word	0x4f54310a

0800c880 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c880:	b580      	push	{r7, lr}
 800c882:	b086      	sub	sp, #24
 800c884:	af00      	add	r7, sp, #0
 800c886:	6078      	str	r0, [r7, #4]
 800c888:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c890:	697b      	ldr	r3, [r7, #20]
 800c892:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c894:	697b      	ldr	r3, [r7, #20]
 800c896:	333c      	adds	r3, #60	@ 0x3c
 800c898:	3304      	adds	r3, #4
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	015a      	lsls	r2, r3, #5
 800c8a2:	693b      	ldr	r3, [r7, #16]
 800c8a4:	4413      	add	r3, r2
 800c8a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8aa:	689b      	ldr	r3, [r3, #8]
 800c8ac:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	4a15      	ldr	r2, [pc, #84]	@ (800c908 <PCD_EP_OutSetupPacket_int+0x88>)
 800c8b2:	4293      	cmp	r3, r2
 800c8b4:	d90e      	bls.n	800c8d4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c8b6:	68bb      	ldr	r3, [r7, #8]
 800c8b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d009      	beq.n	800c8d4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c8c0:	683b      	ldr	r3, [r7, #0]
 800c8c2:	015a      	lsls	r2, r3, #5
 800c8c4:	693b      	ldr	r3, [r7, #16]
 800c8c6:	4413      	add	r3, r2
 800c8c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8cc:	461a      	mov	r2, r3
 800c8ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c8d2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800c8d4:	6878      	ldr	r0, [r7, #4]
 800c8d6:	f00a fceb 	bl	80172b0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	4a0a      	ldr	r2, [pc, #40]	@ (800c908 <PCD_EP_OutSetupPacket_int+0x88>)
 800c8de:	4293      	cmp	r3, r2
 800c8e0:	d90c      	bls.n	800c8fc <PCD_EP_OutSetupPacket_int+0x7c>
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	799b      	ldrb	r3, [r3, #6]
 800c8e6:	2b01      	cmp	r3, #1
 800c8e8:	d108      	bne.n	800c8fc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	6818      	ldr	r0, [r3, #0]
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c8f4:	461a      	mov	r2, r3
 800c8f6:	2101      	movs	r1, #1
 800c8f8:	f005 f8ae 	bl	8011a58 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800c8fc:	2300      	movs	r3, #0
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	3718      	adds	r7, #24
 800c902:	46bd      	mov	sp, r7
 800c904:	bd80      	pop	{r7, pc}
 800c906:	bf00      	nop
 800c908:	4f54300a 	.word	0x4f54300a

0800c90c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800c90c:	b480      	push	{r7}
 800c90e:	b085      	sub	sp, #20
 800c910:	af00      	add	r7, sp, #0
 800c912:	6078      	str	r0, [r7, #4]
 800c914:	460b      	mov	r3, r1
 800c916:	70fb      	strb	r3, [r7, #3]
 800c918:	4613      	mov	r3, r2
 800c91a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c922:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800c924:	78fb      	ldrb	r3, [r7, #3]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d107      	bne.n	800c93a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800c92a:	883b      	ldrh	r3, [r7, #0]
 800c92c:	0419      	lsls	r1, r3, #16
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	68ba      	ldr	r2, [r7, #8]
 800c934:	430a      	orrs	r2, r1
 800c936:	629a      	str	r2, [r3, #40]	@ 0x28
 800c938:	e028      	b.n	800c98c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c940:	0c1b      	lsrs	r3, r3, #16
 800c942:	68ba      	ldr	r2, [r7, #8]
 800c944:	4413      	add	r3, r2
 800c946:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800c948:	2300      	movs	r3, #0
 800c94a:	73fb      	strb	r3, [r7, #15]
 800c94c:	e00d      	b.n	800c96a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	681a      	ldr	r2, [r3, #0]
 800c952:	7bfb      	ldrb	r3, [r7, #15]
 800c954:	3340      	adds	r3, #64	@ 0x40
 800c956:	009b      	lsls	r3, r3, #2
 800c958:	4413      	add	r3, r2
 800c95a:	685b      	ldr	r3, [r3, #4]
 800c95c:	0c1b      	lsrs	r3, r3, #16
 800c95e:	68ba      	ldr	r2, [r7, #8]
 800c960:	4413      	add	r3, r2
 800c962:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800c964:	7bfb      	ldrb	r3, [r7, #15]
 800c966:	3301      	adds	r3, #1
 800c968:	73fb      	strb	r3, [r7, #15]
 800c96a:	7bfa      	ldrb	r2, [r7, #15]
 800c96c:	78fb      	ldrb	r3, [r7, #3]
 800c96e:	3b01      	subs	r3, #1
 800c970:	429a      	cmp	r2, r3
 800c972:	d3ec      	bcc.n	800c94e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800c974:	883b      	ldrh	r3, [r7, #0]
 800c976:	0418      	lsls	r0, r3, #16
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	6819      	ldr	r1, [r3, #0]
 800c97c:	78fb      	ldrb	r3, [r7, #3]
 800c97e:	3b01      	subs	r3, #1
 800c980:	68ba      	ldr	r2, [r7, #8]
 800c982:	4302      	orrs	r2, r0
 800c984:	3340      	adds	r3, #64	@ 0x40
 800c986:	009b      	lsls	r3, r3, #2
 800c988:	440b      	add	r3, r1
 800c98a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800c98c:	2300      	movs	r3, #0
}
 800c98e:	4618      	mov	r0, r3
 800c990:	3714      	adds	r7, #20
 800c992:	46bd      	mov	sp, r7
 800c994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c998:	4770      	bx	lr

0800c99a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800c99a:	b480      	push	{r7}
 800c99c:	b083      	sub	sp, #12
 800c99e:	af00      	add	r7, sp, #0
 800c9a0:	6078      	str	r0, [r7, #4]
 800c9a2:	460b      	mov	r3, r1
 800c9a4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	887a      	ldrh	r2, [r7, #2]
 800c9ac:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800c9ae:	2300      	movs	r3, #0
}
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	370c      	adds	r7, #12
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ba:	4770      	bx	lr

0800c9bc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800c9bc:	b480      	push	{r7}
 800c9be:	b083      	sub	sp, #12
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	6078      	str	r0, [r7, #4]
 800c9c4:	460b      	mov	r3, r1
 800c9c6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800c9c8:	bf00      	nop
 800c9ca:	370c      	adds	r7, #12
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d2:	4770      	bx	lr

0800c9d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b086      	sub	sp, #24
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d101      	bne.n	800c9e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	e267      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	f003 0301 	and.w	r3, r3, #1
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d075      	beq.n	800cade <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800c9f2:	4b88      	ldr	r3, [pc, #544]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800c9f4:	689b      	ldr	r3, [r3, #8]
 800c9f6:	f003 030c 	and.w	r3, r3, #12
 800c9fa:	2b04      	cmp	r3, #4
 800c9fc:	d00c      	beq.n	800ca18 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c9fe:	4b85      	ldr	r3, [pc, #532]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800ca00:	689b      	ldr	r3, [r3, #8]
 800ca02:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800ca06:	2b08      	cmp	r3, #8
 800ca08:	d112      	bne.n	800ca30 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ca0a:	4b82      	ldr	r3, [pc, #520]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800ca0c:	685b      	ldr	r3, [r3, #4]
 800ca0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ca12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ca16:	d10b      	bne.n	800ca30 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ca18:	4b7e      	ldr	r3, [pc, #504]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d05b      	beq.n	800cadc <HAL_RCC_OscConfig+0x108>
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	685b      	ldr	r3, [r3, #4]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d157      	bne.n	800cadc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800ca2c:	2301      	movs	r3, #1
 800ca2e:	e242      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	685b      	ldr	r3, [r3, #4]
 800ca34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ca38:	d106      	bne.n	800ca48 <HAL_RCC_OscConfig+0x74>
 800ca3a:	4b76      	ldr	r3, [pc, #472]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	4a75      	ldr	r2, [pc, #468]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800ca40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ca44:	6013      	str	r3, [r2, #0]
 800ca46:	e01d      	b.n	800ca84 <HAL_RCC_OscConfig+0xb0>
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	685b      	ldr	r3, [r3, #4]
 800ca4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ca50:	d10c      	bne.n	800ca6c <HAL_RCC_OscConfig+0x98>
 800ca52:	4b70      	ldr	r3, [pc, #448]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	4a6f      	ldr	r2, [pc, #444]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800ca58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ca5c:	6013      	str	r3, [r2, #0]
 800ca5e:	4b6d      	ldr	r3, [pc, #436]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	4a6c      	ldr	r2, [pc, #432]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800ca64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ca68:	6013      	str	r3, [r2, #0]
 800ca6a:	e00b      	b.n	800ca84 <HAL_RCC_OscConfig+0xb0>
 800ca6c:	4b69      	ldr	r3, [pc, #420]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	4a68      	ldr	r2, [pc, #416]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800ca72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ca76:	6013      	str	r3, [r2, #0]
 800ca78:	4b66      	ldr	r3, [pc, #408]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	4a65      	ldr	r2, [pc, #404]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800ca7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ca82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	685b      	ldr	r3, [r3, #4]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d013      	beq.n	800cab4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ca8c:	f7fd fcfa 	bl	800a484 <HAL_GetTick>
 800ca90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ca92:	e008      	b.n	800caa6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ca94:	f7fd fcf6 	bl	800a484 <HAL_GetTick>
 800ca98:	4602      	mov	r2, r0
 800ca9a:	693b      	ldr	r3, [r7, #16]
 800ca9c:	1ad3      	subs	r3, r2, r3
 800ca9e:	2b64      	cmp	r3, #100	@ 0x64
 800caa0:	d901      	bls.n	800caa6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800caa2:	2303      	movs	r3, #3
 800caa4:	e207      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800caa6:	4b5b      	ldr	r3, [pc, #364]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d0f0      	beq.n	800ca94 <HAL_RCC_OscConfig+0xc0>
 800cab2:	e014      	b.n	800cade <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cab4:	f7fd fce6 	bl	800a484 <HAL_GetTick>
 800cab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800caba:	e008      	b.n	800cace <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cabc:	f7fd fce2 	bl	800a484 <HAL_GetTick>
 800cac0:	4602      	mov	r2, r0
 800cac2:	693b      	ldr	r3, [r7, #16]
 800cac4:	1ad3      	subs	r3, r2, r3
 800cac6:	2b64      	cmp	r3, #100	@ 0x64
 800cac8:	d901      	bls.n	800cace <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800caca:	2303      	movs	r3, #3
 800cacc:	e1f3      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800cace:	4b51      	ldr	r3, [pc, #324]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d1f0      	bne.n	800cabc <HAL_RCC_OscConfig+0xe8>
 800cada:	e000      	b.n	800cade <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cadc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	f003 0302 	and.w	r3, r3, #2
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d063      	beq.n	800cbb2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800caea:	4b4a      	ldr	r3, [pc, #296]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800caec:	689b      	ldr	r3, [r3, #8]
 800caee:	f003 030c 	and.w	r3, r3, #12
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d00b      	beq.n	800cb0e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800caf6:	4b47      	ldr	r3, [pc, #284]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800caf8:	689b      	ldr	r3, [r3, #8]
 800cafa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800cafe:	2b08      	cmp	r3, #8
 800cb00:	d11c      	bne.n	800cb3c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800cb02:	4b44      	ldr	r3, [pc, #272]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800cb04:	685b      	ldr	r3, [r3, #4]
 800cb06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d116      	bne.n	800cb3c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cb0e:	4b41      	ldr	r3, [pc, #260]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	f003 0302 	and.w	r3, r3, #2
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d005      	beq.n	800cb26 <HAL_RCC_OscConfig+0x152>
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	68db      	ldr	r3, [r3, #12]
 800cb1e:	2b01      	cmp	r3, #1
 800cb20:	d001      	beq.n	800cb26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800cb22:	2301      	movs	r3, #1
 800cb24:	e1c7      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cb26:	4b3b      	ldr	r3, [pc, #236]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	691b      	ldr	r3, [r3, #16]
 800cb32:	00db      	lsls	r3, r3, #3
 800cb34:	4937      	ldr	r1, [pc, #220]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800cb36:	4313      	orrs	r3, r2
 800cb38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cb3a:	e03a      	b.n	800cbb2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	68db      	ldr	r3, [r3, #12]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d020      	beq.n	800cb86 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cb44:	4b34      	ldr	r3, [pc, #208]	@ (800cc18 <HAL_RCC_OscConfig+0x244>)
 800cb46:	2201      	movs	r2, #1
 800cb48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb4a:	f7fd fc9b 	bl	800a484 <HAL_GetTick>
 800cb4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cb50:	e008      	b.n	800cb64 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cb52:	f7fd fc97 	bl	800a484 <HAL_GetTick>
 800cb56:	4602      	mov	r2, r0
 800cb58:	693b      	ldr	r3, [r7, #16]
 800cb5a:	1ad3      	subs	r3, r2, r3
 800cb5c:	2b02      	cmp	r3, #2
 800cb5e:	d901      	bls.n	800cb64 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800cb60:	2303      	movs	r3, #3
 800cb62:	e1a8      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cb64:	4b2b      	ldr	r3, [pc, #172]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	f003 0302 	and.w	r3, r3, #2
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d0f0      	beq.n	800cb52 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cb70:	4b28      	ldr	r3, [pc, #160]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	691b      	ldr	r3, [r3, #16]
 800cb7c:	00db      	lsls	r3, r3, #3
 800cb7e:	4925      	ldr	r1, [pc, #148]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800cb80:	4313      	orrs	r3, r2
 800cb82:	600b      	str	r3, [r1, #0]
 800cb84:	e015      	b.n	800cbb2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cb86:	4b24      	ldr	r3, [pc, #144]	@ (800cc18 <HAL_RCC_OscConfig+0x244>)
 800cb88:	2200      	movs	r2, #0
 800cb8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb8c:	f7fd fc7a 	bl	800a484 <HAL_GetTick>
 800cb90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cb92:	e008      	b.n	800cba6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cb94:	f7fd fc76 	bl	800a484 <HAL_GetTick>
 800cb98:	4602      	mov	r2, r0
 800cb9a:	693b      	ldr	r3, [r7, #16]
 800cb9c:	1ad3      	subs	r3, r2, r3
 800cb9e:	2b02      	cmp	r3, #2
 800cba0:	d901      	bls.n	800cba6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800cba2:	2303      	movs	r3, #3
 800cba4:	e187      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cba6:	4b1b      	ldr	r3, [pc, #108]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	f003 0302 	and.w	r3, r3, #2
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d1f0      	bne.n	800cb94 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	f003 0308 	and.w	r3, r3, #8
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d036      	beq.n	800cc2c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	695b      	ldr	r3, [r3, #20]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d016      	beq.n	800cbf4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800cbc6:	4b15      	ldr	r3, [pc, #84]	@ (800cc1c <HAL_RCC_OscConfig+0x248>)
 800cbc8:	2201      	movs	r2, #1
 800cbca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cbcc:	f7fd fc5a 	bl	800a484 <HAL_GetTick>
 800cbd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cbd2:	e008      	b.n	800cbe6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cbd4:	f7fd fc56 	bl	800a484 <HAL_GetTick>
 800cbd8:	4602      	mov	r2, r0
 800cbda:	693b      	ldr	r3, [r7, #16]
 800cbdc:	1ad3      	subs	r3, r2, r3
 800cbde:	2b02      	cmp	r3, #2
 800cbe0:	d901      	bls.n	800cbe6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800cbe2:	2303      	movs	r3, #3
 800cbe4:	e167      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cbe6:	4b0b      	ldr	r3, [pc, #44]	@ (800cc14 <HAL_RCC_OscConfig+0x240>)
 800cbe8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cbea:	f003 0302 	and.w	r3, r3, #2
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d0f0      	beq.n	800cbd4 <HAL_RCC_OscConfig+0x200>
 800cbf2:	e01b      	b.n	800cc2c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800cbf4:	4b09      	ldr	r3, [pc, #36]	@ (800cc1c <HAL_RCC_OscConfig+0x248>)
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800cbfa:	f7fd fc43 	bl	800a484 <HAL_GetTick>
 800cbfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cc00:	e00e      	b.n	800cc20 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cc02:	f7fd fc3f 	bl	800a484 <HAL_GetTick>
 800cc06:	4602      	mov	r2, r0
 800cc08:	693b      	ldr	r3, [r7, #16]
 800cc0a:	1ad3      	subs	r3, r2, r3
 800cc0c:	2b02      	cmp	r3, #2
 800cc0e:	d907      	bls.n	800cc20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800cc10:	2303      	movs	r3, #3
 800cc12:	e150      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
 800cc14:	40023800 	.word	0x40023800
 800cc18:	42470000 	.word	0x42470000
 800cc1c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cc20:	4b88      	ldr	r3, [pc, #544]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cc22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc24:	f003 0302 	and.w	r3, r3, #2
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d1ea      	bne.n	800cc02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	f003 0304 	and.w	r3, r3, #4
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	f000 8097 	beq.w	800cd68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cc3e:	4b81      	ldr	r3, [pc, #516]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cc40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d10f      	bne.n	800cc6a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	60bb      	str	r3, [r7, #8]
 800cc4e:	4b7d      	ldr	r3, [pc, #500]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cc50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc52:	4a7c      	ldr	r2, [pc, #496]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cc54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cc58:	6413      	str	r3, [r2, #64]	@ 0x40
 800cc5a:	4b7a      	ldr	r3, [pc, #488]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cc5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cc62:	60bb      	str	r3, [r7, #8]
 800cc64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800cc66:	2301      	movs	r3, #1
 800cc68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cc6a:	4b77      	ldr	r3, [pc, #476]	@ (800ce48 <HAL_RCC_OscConfig+0x474>)
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d118      	bne.n	800cca8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800cc76:	4b74      	ldr	r3, [pc, #464]	@ (800ce48 <HAL_RCC_OscConfig+0x474>)
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	4a73      	ldr	r2, [pc, #460]	@ (800ce48 <HAL_RCC_OscConfig+0x474>)
 800cc7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cc80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cc82:	f7fd fbff 	bl	800a484 <HAL_GetTick>
 800cc86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cc88:	e008      	b.n	800cc9c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cc8a:	f7fd fbfb 	bl	800a484 <HAL_GetTick>
 800cc8e:	4602      	mov	r2, r0
 800cc90:	693b      	ldr	r3, [r7, #16]
 800cc92:	1ad3      	subs	r3, r2, r3
 800cc94:	2b02      	cmp	r3, #2
 800cc96:	d901      	bls.n	800cc9c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800cc98:	2303      	movs	r3, #3
 800cc9a:	e10c      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cc9c:	4b6a      	ldr	r3, [pc, #424]	@ (800ce48 <HAL_RCC_OscConfig+0x474>)
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d0f0      	beq.n	800cc8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	689b      	ldr	r3, [r3, #8]
 800ccac:	2b01      	cmp	r3, #1
 800ccae:	d106      	bne.n	800ccbe <HAL_RCC_OscConfig+0x2ea>
 800ccb0:	4b64      	ldr	r3, [pc, #400]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800ccb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ccb4:	4a63      	ldr	r2, [pc, #396]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800ccb6:	f043 0301 	orr.w	r3, r3, #1
 800ccba:	6713      	str	r3, [r2, #112]	@ 0x70
 800ccbc:	e01c      	b.n	800ccf8 <HAL_RCC_OscConfig+0x324>
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	689b      	ldr	r3, [r3, #8]
 800ccc2:	2b05      	cmp	r3, #5
 800ccc4:	d10c      	bne.n	800cce0 <HAL_RCC_OscConfig+0x30c>
 800ccc6:	4b5f      	ldr	r3, [pc, #380]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800ccc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ccca:	4a5e      	ldr	r2, [pc, #376]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cccc:	f043 0304 	orr.w	r3, r3, #4
 800ccd0:	6713      	str	r3, [r2, #112]	@ 0x70
 800ccd2:	4b5c      	ldr	r3, [pc, #368]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800ccd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ccd6:	4a5b      	ldr	r2, [pc, #364]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800ccd8:	f043 0301 	orr.w	r3, r3, #1
 800ccdc:	6713      	str	r3, [r2, #112]	@ 0x70
 800ccde:	e00b      	b.n	800ccf8 <HAL_RCC_OscConfig+0x324>
 800cce0:	4b58      	ldr	r3, [pc, #352]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cce2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cce4:	4a57      	ldr	r2, [pc, #348]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cce6:	f023 0301 	bic.w	r3, r3, #1
 800ccea:	6713      	str	r3, [r2, #112]	@ 0x70
 800ccec:	4b55      	ldr	r3, [pc, #340]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800ccee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ccf0:	4a54      	ldr	r2, [pc, #336]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800ccf2:	f023 0304 	bic.w	r3, r3, #4
 800ccf6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	689b      	ldr	r3, [r3, #8]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d015      	beq.n	800cd2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cd00:	f7fd fbc0 	bl	800a484 <HAL_GetTick>
 800cd04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cd06:	e00a      	b.n	800cd1e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cd08:	f7fd fbbc 	bl	800a484 <HAL_GetTick>
 800cd0c:	4602      	mov	r2, r0
 800cd0e:	693b      	ldr	r3, [r7, #16]
 800cd10:	1ad3      	subs	r3, r2, r3
 800cd12:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cd16:	4293      	cmp	r3, r2
 800cd18:	d901      	bls.n	800cd1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800cd1a:	2303      	movs	r3, #3
 800cd1c:	e0cb      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cd1e:	4b49      	ldr	r3, [pc, #292]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cd20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cd22:	f003 0302 	and.w	r3, r3, #2
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d0ee      	beq.n	800cd08 <HAL_RCC_OscConfig+0x334>
 800cd2a:	e014      	b.n	800cd56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800cd2c:	f7fd fbaa 	bl	800a484 <HAL_GetTick>
 800cd30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cd32:	e00a      	b.n	800cd4a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cd34:	f7fd fba6 	bl	800a484 <HAL_GetTick>
 800cd38:	4602      	mov	r2, r0
 800cd3a:	693b      	ldr	r3, [r7, #16]
 800cd3c:	1ad3      	subs	r3, r2, r3
 800cd3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cd42:	4293      	cmp	r3, r2
 800cd44:	d901      	bls.n	800cd4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800cd46:	2303      	movs	r3, #3
 800cd48:	e0b5      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cd4a:	4b3e      	ldr	r3, [pc, #248]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cd4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cd4e:	f003 0302 	and.w	r3, r3, #2
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d1ee      	bne.n	800cd34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800cd56:	7dfb      	ldrb	r3, [r7, #23]
 800cd58:	2b01      	cmp	r3, #1
 800cd5a:	d105      	bne.n	800cd68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cd5c:	4b39      	ldr	r3, [pc, #228]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cd5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd60:	4a38      	ldr	r2, [pc, #224]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cd62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cd66:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	699b      	ldr	r3, [r3, #24]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	f000 80a1 	beq.w	800ceb4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800cd72:	4b34      	ldr	r3, [pc, #208]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cd74:	689b      	ldr	r3, [r3, #8]
 800cd76:	f003 030c 	and.w	r3, r3, #12
 800cd7a:	2b08      	cmp	r3, #8
 800cd7c:	d05c      	beq.n	800ce38 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	699b      	ldr	r3, [r3, #24]
 800cd82:	2b02      	cmp	r3, #2
 800cd84:	d141      	bne.n	800ce0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cd86:	4b31      	ldr	r3, [pc, #196]	@ (800ce4c <HAL_RCC_OscConfig+0x478>)
 800cd88:	2200      	movs	r2, #0
 800cd8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cd8c:	f7fd fb7a 	bl	800a484 <HAL_GetTick>
 800cd90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cd92:	e008      	b.n	800cda6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cd94:	f7fd fb76 	bl	800a484 <HAL_GetTick>
 800cd98:	4602      	mov	r2, r0
 800cd9a:	693b      	ldr	r3, [r7, #16]
 800cd9c:	1ad3      	subs	r3, r2, r3
 800cd9e:	2b02      	cmp	r3, #2
 800cda0:	d901      	bls.n	800cda6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800cda2:	2303      	movs	r3, #3
 800cda4:	e087      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cda6:	4b27      	ldr	r3, [pc, #156]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d1f0      	bne.n	800cd94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	69da      	ldr	r2, [r3, #28]
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	6a1b      	ldr	r3, [r3, #32]
 800cdba:	431a      	orrs	r2, r3
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdc0:	019b      	lsls	r3, r3, #6
 800cdc2:	431a      	orrs	r2, r3
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdc8:	085b      	lsrs	r3, r3, #1
 800cdca:	3b01      	subs	r3, #1
 800cdcc:	041b      	lsls	r3, r3, #16
 800cdce:	431a      	orrs	r2, r3
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdd4:	061b      	lsls	r3, r3, #24
 800cdd6:	491b      	ldr	r1, [pc, #108]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cdd8:	4313      	orrs	r3, r2
 800cdda:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cddc:	4b1b      	ldr	r3, [pc, #108]	@ (800ce4c <HAL_RCC_OscConfig+0x478>)
 800cdde:	2201      	movs	r2, #1
 800cde0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cde2:	f7fd fb4f 	bl	800a484 <HAL_GetTick>
 800cde6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cde8:	e008      	b.n	800cdfc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cdea:	f7fd fb4b 	bl	800a484 <HAL_GetTick>
 800cdee:	4602      	mov	r2, r0
 800cdf0:	693b      	ldr	r3, [r7, #16]
 800cdf2:	1ad3      	subs	r3, r2, r3
 800cdf4:	2b02      	cmp	r3, #2
 800cdf6:	d901      	bls.n	800cdfc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800cdf8:	2303      	movs	r3, #3
 800cdfa:	e05c      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cdfc:	4b11      	ldr	r3, [pc, #68]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d0f0      	beq.n	800cdea <HAL_RCC_OscConfig+0x416>
 800ce08:	e054      	b.n	800ceb4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ce0a:	4b10      	ldr	r3, [pc, #64]	@ (800ce4c <HAL_RCC_OscConfig+0x478>)
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ce10:	f7fd fb38 	bl	800a484 <HAL_GetTick>
 800ce14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ce16:	e008      	b.n	800ce2a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ce18:	f7fd fb34 	bl	800a484 <HAL_GetTick>
 800ce1c:	4602      	mov	r2, r0
 800ce1e:	693b      	ldr	r3, [r7, #16]
 800ce20:	1ad3      	subs	r3, r2, r3
 800ce22:	2b02      	cmp	r3, #2
 800ce24:	d901      	bls.n	800ce2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800ce26:	2303      	movs	r3, #3
 800ce28:	e045      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ce2a:	4b06      	ldr	r3, [pc, #24]	@ (800ce44 <HAL_RCC_OscConfig+0x470>)
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d1f0      	bne.n	800ce18 <HAL_RCC_OscConfig+0x444>
 800ce36:	e03d      	b.n	800ceb4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	699b      	ldr	r3, [r3, #24]
 800ce3c:	2b01      	cmp	r3, #1
 800ce3e:	d107      	bne.n	800ce50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800ce40:	2301      	movs	r3, #1
 800ce42:	e038      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
 800ce44:	40023800 	.word	0x40023800
 800ce48:	40007000 	.word	0x40007000
 800ce4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800ce50:	4b1b      	ldr	r3, [pc, #108]	@ (800cec0 <HAL_RCC_OscConfig+0x4ec>)
 800ce52:	685b      	ldr	r3, [r3, #4]
 800ce54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	699b      	ldr	r3, [r3, #24]
 800ce5a:	2b01      	cmp	r3, #1
 800ce5c:	d028      	beq.n	800ceb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ce68:	429a      	cmp	r2, r3
 800ce6a:	d121      	bne.n	800ceb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ce76:	429a      	cmp	r2, r3
 800ce78:	d11a      	bne.n	800ceb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ce7a:	68fa      	ldr	r2, [r7, #12]
 800ce7c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800ce80:	4013      	ands	r3, r2
 800ce82:	687a      	ldr	r2, [r7, #4]
 800ce84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ce86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ce88:	4293      	cmp	r3, r2
 800ce8a:	d111      	bne.n	800ceb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce96:	085b      	lsrs	r3, r3, #1
 800ce98:	3b01      	subs	r3, #1
 800ce9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ce9c:	429a      	cmp	r2, r3
 800ce9e:	d107      	bne.n	800ceb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ceaa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ceac:	429a      	cmp	r2, r3
 800ceae:	d001      	beq.n	800ceb4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800ceb0:	2301      	movs	r3, #1
 800ceb2:	e000      	b.n	800ceb6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800ceb4:	2300      	movs	r3, #0
}
 800ceb6:	4618      	mov	r0, r3
 800ceb8:	3718      	adds	r7, #24
 800ceba:	46bd      	mov	sp, r7
 800cebc:	bd80      	pop	{r7, pc}
 800cebe:	bf00      	nop
 800cec0:	40023800 	.word	0x40023800

0800cec4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800cec4:	b580      	push	{r7, lr}
 800cec6:	b084      	sub	sp, #16
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	6078      	str	r0, [r7, #4]
 800cecc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d101      	bne.n	800ced8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ced4:	2301      	movs	r3, #1
 800ced6:	e0cc      	b.n	800d072 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ced8:	4b68      	ldr	r3, [pc, #416]	@ (800d07c <HAL_RCC_ClockConfig+0x1b8>)
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	f003 0307 	and.w	r3, r3, #7
 800cee0:	683a      	ldr	r2, [r7, #0]
 800cee2:	429a      	cmp	r2, r3
 800cee4:	d90c      	bls.n	800cf00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cee6:	4b65      	ldr	r3, [pc, #404]	@ (800d07c <HAL_RCC_ClockConfig+0x1b8>)
 800cee8:	683a      	ldr	r2, [r7, #0]
 800ceea:	b2d2      	uxtb	r2, r2
 800ceec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ceee:	4b63      	ldr	r3, [pc, #396]	@ (800d07c <HAL_RCC_ClockConfig+0x1b8>)
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	f003 0307 	and.w	r3, r3, #7
 800cef6:	683a      	ldr	r2, [r7, #0]
 800cef8:	429a      	cmp	r2, r3
 800cefa:	d001      	beq.n	800cf00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800cefc:	2301      	movs	r3, #1
 800cefe:	e0b8      	b.n	800d072 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	f003 0302 	and.w	r3, r3, #2
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d020      	beq.n	800cf4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	f003 0304 	and.w	r3, r3, #4
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d005      	beq.n	800cf24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800cf18:	4b59      	ldr	r3, [pc, #356]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800cf1a:	689b      	ldr	r3, [r3, #8]
 800cf1c:	4a58      	ldr	r2, [pc, #352]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800cf1e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800cf22:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	f003 0308 	and.w	r3, r3, #8
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d005      	beq.n	800cf3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800cf30:	4b53      	ldr	r3, [pc, #332]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800cf32:	689b      	ldr	r3, [r3, #8]
 800cf34:	4a52      	ldr	r2, [pc, #328]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800cf36:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800cf3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cf3c:	4b50      	ldr	r3, [pc, #320]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800cf3e:	689b      	ldr	r3, [r3, #8]
 800cf40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	689b      	ldr	r3, [r3, #8]
 800cf48:	494d      	ldr	r1, [pc, #308]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800cf4a:	4313      	orrs	r3, r2
 800cf4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	f003 0301 	and.w	r3, r3, #1
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d044      	beq.n	800cfe4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	685b      	ldr	r3, [r3, #4]
 800cf5e:	2b01      	cmp	r3, #1
 800cf60:	d107      	bne.n	800cf72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cf62:	4b47      	ldr	r3, [pc, #284]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d119      	bne.n	800cfa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800cf6e:	2301      	movs	r3, #1
 800cf70:	e07f      	b.n	800d072 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	685b      	ldr	r3, [r3, #4]
 800cf76:	2b02      	cmp	r3, #2
 800cf78:	d003      	beq.n	800cf82 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800cf7e:	2b03      	cmp	r3, #3
 800cf80:	d107      	bne.n	800cf92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cf82:	4b3f      	ldr	r3, [pc, #252]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d109      	bne.n	800cfa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800cf8e:	2301      	movs	r3, #1
 800cf90:	e06f      	b.n	800d072 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cf92:	4b3b      	ldr	r3, [pc, #236]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	f003 0302 	and.w	r3, r3, #2
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d101      	bne.n	800cfa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800cf9e:	2301      	movs	r3, #1
 800cfa0:	e067      	b.n	800d072 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800cfa2:	4b37      	ldr	r3, [pc, #220]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800cfa4:	689b      	ldr	r3, [r3, #8]
 800cfa6:	f023 0203 	bic.w	r2, r3, #3
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	685b      	ldr	r3, [r3, #4]
 800cfae:	4934      	ldr	r1, [pc, #208]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800cfb0:	4313      	orrs	r3, r2
 800cfb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800cfb4:	f7fd fa66 	bl	800a484 <HAL_GetTick>
 800cfb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cfba:	e00a      	b.n	800cfd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cfbc:	f7fd fa62 	bl	800a484 <HAL_GetTick>
 800cfc0:	4602      	mov	r2, r0
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	1ad3      	subs	r3, r2, r3
 800cfc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cfca:	4293      	cmp	r3, r2
 800cfcc:	d901      	bls.n	800cfd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800cfce:	2303      	movs	r3, #3
 800cfd0:	e04f      	b.n	800d072 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cfd2:	4b2b      	ldr	r3, [pc, #172]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800cfd4:	689b      	ldr	r3, [r3, #8]
 800cfd6:	f003 020c 	and.w	r2, r3, #12
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	685b      	ldr	r3, [r3, #4]
 800cfde:	009b      	lsls	r3, r3, #2
 800cfe0:	429a      	cmp	r2, r3
 800cfe2:	d1eb      	bne.n	800cfbc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800cfe4:	4b25      	ldr	r3, [pc, #148]	@ (800d07c <HAL_RCC_ClockConfig+0x1b8>)
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	f003 0307 	and.w	r3, r3, #7
 800cfec:	683a      	ldr	r2, [r7, #0]
 800cfee:	429a      	cmp	r2, r3
 800cff0:	d20c      	bcs.n	800d00c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cff2:	4b22      	ldr	r3, [pc, #136]	@ (800d07c <HAL_RCC_ClockConfig+0x1b8>)
 800cff4:	683a      	ldr	r2, [r7, #0]
 800cff6:	b2d2      	uxtb	r2, r2
 800cff8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cffa:	4b20      	ldr	r3, [pc, #128]	@ (800d07c <HAL_RCC_ClockConfig+0x1b8>)
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	f003 0307 	and.w	r3, r3, #7
 800d002:	683a      	ldr	r2, [r7, #0]
 800d004:	429a      	cmp	r2, r3
 800d006:	d001      	beq.n	800d00c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800d008:	2301      	movs	r3, #1
 800d00a:	e032      	b.n	800d072 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	f003 0304 	and.w	r3, r3, #4
 800d014:	2b00      	cmp	r3, #0
 800d016:	d008      	beq.n	800d02a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d018:	4b19      	ldr	r3, [pc, #100]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800d01a:	689b      	ldr	r3, [r3, #8]
 800d01c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	68db      	ldr	r3, [r3, #12]
 800d024:	4916      	ldr	r1, [pc, #88]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800d026:	4313      	orrs	r3, r2
 800d028:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	f003 0308 	and.w	r3, r3, #8
 800d032:	2b00      	cmp	r3, #0
 800d034:	d009      	beq.n	800d04a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d036:	4b12      	ldr	r3, [pc, #72]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800d038:	689b      	ldr	r3, [r3, #8]
 800d03a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	691b      	ldr	r3, [r3, #16]
 800d042:	00db      	lsls	r3, r3, #3
 800d044:	490e      	ldr	r1, [pc, #56]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800d046:	4313      	orrs	r3, r2
 800d048:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800d04a:	f000 f821 	bl	800d090 <HAL_RCC_GetSysClockFreq>
 800d04e:	4602      	mov	r2, r0
 800d050:	4b0b      	ldr	r3, [pc, #44]	@ (800d080 <HAL_RCC_ClockConfig+0x1bc>)
 800d052:	689b      	ldr	r3, [r3, #8]
 800d054:	091b      	lsrs	r3, r3, #4
 800d056:	f003 030f 	and.w	r3, r3, #15
 800d05a:	490a      	ldr	r1, [pc, #40]	@ (800d084 <HAL_RCC_ClockConfig+0x1c0>)
 800d05c:	5ccb      	ldrb	r3, [r1, r3]
 800d05e:	fa22 f303 	lsr.w	r3, r2, r3
 800d062:	4a09      	ldr	r2, [pc, #36]	@ (800d088 <HAL_RCC_ClockConfig+0x1c4>)
 800d064:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800d066:	4b09      	ldr	r3, [pc, #36]	@ (800d08c <HAL_RCC_ClockConfig+0x1c8>)
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	4618      	mov	r0, r3
 800d06c:	f7fc fa3e 	bl	80094ec <HAL_InitTick>

  return HAL_OK;
 800d070:	2300      	movs	r3, #0
}
 800d072:	4618      	mov	r0, r3
 800d074:	3710      	adds	r7, #16
 800d076:	46bd      	mov	sp, r7
 800d078:	bd80      	pop	{r7, pc}
 800d07a:	bf00      	nop
 800d07c:	40023c00 	.word	0x40023c00
 800d080:	40023800 	.word	0x40023800
 800d084:	080202f8 	.word	0x080202f8
 800d088:	20000054 	.word	0x20000054
 800d08c:	20000058 	.word	0x20000058

0800d090 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d090:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d094:	b094      	sub	sp, #80	@ 0x50
 800d096:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800d098:	2300      	movs	r3, #0
 800d09a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800d09c:	2300      	movs	r3, #0
 800d09e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d0a8:	4b79      	ldr	r3, [pc, #484]	@ (800d290 <HAL_RCC_GetSysClockFreq+0x200>)
 800d0aa:	689b      	ldr	r3, [r3, #8]
 800d0ac:	f003 030c 	and.w	r3, r3, #12
 800d0b0:	2b08      	cmp	r3, #8
 800d0b2:	d00d      	beq.n	800d0d0 <HAL_RCC_GetSysClockFreq+0x40>
 800d0b4:	2b08      	cmp	r3, #8
 800d0b6:	f200 80e1 	bhi.w	800d27c <HAL_RCC_GetSysClockFreq+0x1ec>
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d002      	beq.n	800d0c4 <HAL_RCC_GetSysClockFreq+0x34>
 800d0be:	2b04      	cmp	r3, #4
 800d0c0:	d003      	beq.n	800d0ca <HAL_RCC_GetSysClockFreq+0x3a>
 800d0c2:	e0db      	b.n	800d27c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800d0c4:	4b73      	ldr	r3, [pc, #460]	@ (800d294 <HAL_RCC_GetSysClockFreq+0x204>)
 800d0c6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800d0c8:	e0db      	b.n	800d282 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800d0ca:	4b73      	ldr	r3, [pc, #460]	@ (800d298 <HAL_RCC_GetSysClockFreq+0x208>)
 800d0cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800d0ce:	e0d8      	b.n	800d282 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d0d0:	4b6f      	ldr	r3, [pc, #444]	@ (800d290 <HAL_RCC_GetSysClockFreq+0x200>)
 800d0d2:	685b      	ldr	r3, [r3, #4]
 800d0d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d0d8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800d0da:	4b6d      	ldr	r3, [pc, #436]	@ (800d290 <HAL_RCC_GetSysClockFreq+0x200>)
 800d0dc:	685b      	ldr	r3, [r3, #4]
 800d0de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d063      	beq.n	800d1ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d0e6:	4b6a      	ldr	r3, [pc, #424]	@ (800d290 <HAL_RCC_GetSysClockFreq+0x200>)
 800d0e8:	685b      	ldr	r3, [r3, #4]
 800d0ea:	099b      	lsrs	r3, r3, #6
 800d0ec:	2200      	movs	r2, #0
 800d0ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d0f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800d0f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d0f8:	633b      	str	r3, [r7, #48]	@ 0x30
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	637b      	str	r3, [r7, #52]	@ 0x34
 800d0fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800d102:	4622      	mov	r2, r4
 800d104:	462b      	mov	r3, r5
 800d106:	f04f 0000 	mov.w	r0, #0
 800d10a:	f04f 0100 	mov.w	r1, #0
 800d10e:	0159      	lsls	r1, r3, #5
 800d110:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800d114:	0150      	lsls	r0, r2, #5
 800d116:	4602      	mov	r2, r0
 800d118:	460b      	mov	r3, r1
 800d11a:	4621      	mov	r1, r4
 800d11c:	1a51      	subs	r1, r2, r1
 800d11e:	6139      	str	r1, [r7, #16]
 800d120:	4629      	mov	r1, r5
 800d122:	eb63 0301 	sbc.w	r3, r3, r1
 800d126:	617b      	str	r3, [r7, #20]
 800d128:	f04f 0200 	mov.w	r2, #0
 800d12c:	f04f 0300 	mov.w	r3, #0
 800d130:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800d134:	4659      	mov	r1, fp
 800d136:	018b      	lsls	r3, r1, #6
 800d138:	4651      	mov	r1, sl
 800d13a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800d13e:	4651      	mov	r1, sl
 800d140:	018a      	lsls	r2, r1, #6
 800d142:	4651      	mov	r1, sl
 800d144:	ebb2 0801 	subs.w	r8, r2, r1
 800d148:	4659      	mov	r1, fp
 800d14a:	eb63 0901 	sbc.w	r9, r3, r1
 800d14e:	f04f 0200 	mov.w	r2, #0
 800d152:	f04f 0300 	mov.w	r3, #0
 800d156:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d15a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d15e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d162:	4690      	mov	r8, r2
 800d164:	4699      	mov	r9, r3
 800d166:	4623      	mov	r3, r4
 800d168:	eb18 0303 	adds.w	r3, r8, r3
 800d16c:	60bb      	str	r3, [r7, #8]
 800d16e:	462b      	mov	r3, r5
 800d170:	eb49 0303 	adc.w	r3, r9, r3
 800d174:	60fb      	str	r3, [r7, #12]
 800d176:	f04f 0200 	mov.w	r2, #0
 800d17a:	f04f 0300 	mov.w	r3, #0
 800d17e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800d182:	4629      	mov	r1, r5
 800d184:	024b      	lsls	r3, r1, #9
 800d186:	4621      	mov	r1, r4
 800d188:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800d18c:	4621      	mov	r1, r4
 800d18e:	024a      	lsls	r2, r1, #9
 800d190:	4610      	mov	r0, r2
 800d192:	4619      	mov	r1, r3
 800d194:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d196:	2200      	movs	r2, #0
 800d198:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d19a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d19c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d1a0:	f7f3 fd72 	bl	8000c88 <__aeabi_uldivmod>
 800d1a4:	4602      	mov	r2, r0
 800d1a6:	460b      	mov	r3, r1
 800d1a8:	4613      	mov	r3, r2
 800d1aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d1ac:	e058      	b.n	800d260 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d1ae:	4b38      	ldr	r3, [pc, #224]	@ (800d290 <HAL_RCC_GetSysClockFreq+0x200>)
 800d1b0:	685b      	ldr	r3, [r3, #4]
 800d1b2:	099b      	lsrs	r3, r3, #6
 800d1b4:	2200      	movs	r2, #0
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	4611      	mov	r1, r2
 800d1ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800d1be:	623b      	str	r3, [r7, #32]
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d1c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800d1c8:	4642      	mov	r2, r8
 800d1ca:	464b      	mov	r3, r9
 800d1cc:	f04f 0000 	mov.w	r0, #0
 800d1d0:	f04f 0100 	mov.w	r1, #0
 800d1d4:	0159      	lsls	r1, r3, #5
 800d1d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800d1da:	0150      	lsls	r0, r2, #5
 800d1dc:	4602      	mov	r2, r0
 800d1de:	460b      	mov	r3, r1
 800d1e0:	4641      	mov	r1, r8
 800d1e2:	ebb2 0a01 	subs.w	sl, r2, r1
 800d1e6:	4649      	mov	r1, r9
 800d1e8:	eb63 0b01 	sbc.w	fp, r3, r1
 800d1ec:	f04f 0200 	mov.w	r2, #0
 800d1f0:	f04f 0300 	mov.w	r3, #0
 800d1f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800d1f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800d1fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800d200:	ebb2 040a 	subs.w	r4, r2, sl
 800d204:	eb63 050b 	sbc.w	r5, r3, fp
 800d208:	f04f 0200 	mov.w	r2, #0
 800d20c:	f04f 0300 	mov.w	r3, #0
 800d210:	00eb      	lsls	r3, r5, #3
 800d212:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d216:	00e2      	lsls	r2, r4, #3
 800d218:	4614      	mov	r4, r2
 800d21a:	461d      	mov	r5, r3
 800d21c:	4643      	mov	r3, r8
 800d21e:	18e3      	adds	r3, r4, r3
 800d220:	603b      	str	r3, [r7, #0]
 800d222:	464b      	mov	r3, r9
 800d224:	eb45 0303 	adc.w	r3, r5, r3
 800d228:	607b      	str	r3, [r7, #4]
 800d22a:	f04f 0200 	mov.w	r2, #0
 800d22e:	f04f 0300 	mov.w	r3, #0
 800d232:	e9d7 4500 	ldrd	r4, r5, [r7]
 800d236:	4629      	mov	r1, r5
 800d238:	028b      	lsls	r3, r1, #10
 800d23a:	4621      	mov	r1, r4
 800d23c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800d240:	4621      	mov	r1, r4
 800d242:	028a      	lsls	r2, r1, #10
 800d244:	4610      	mov	r0, r2
 800d246:	4619      	mov	r1, r3
 800d248:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d24a:	2200      	movs	r2, #0
 800d24c:	61bb      	str	r3, [r7, #24]
 800d24e:	61fa      	str	r2, [r7, #28]
 800d250:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d254:	f7f3 fd18 	bl	8000c88 <__aeabi_uldivmod>
 800d258:	4602      	mov	r2, r0
 800d25a:	460b      	mov	r3, r1
 800d25c:	4613      	mov	r3, r2
 800d25e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800d260:	4b0b      	ldr	r3, [pc, #44]	@ (800d290 <HAL_RCC_GetSysClockFreq+0x200>)
 800d262:	685b      	ldr	r3, [r3, #4]
 800d264:	0c1b      	lsrs	r3, r3, #16
 800d266:	f003 0303 	and.w	r3, r3, #3
 800d26a:	3301      	adds	r3, #1
 800d26c:	005b      	lsls	r3, r3, #1
 800d26e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800d270:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d272:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d274:	fbb2 f3f3 	udiv	r3, r2, r3
 800d278:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800d27a:	e002      	b.n	800d282 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800d27c:	4b05      	ldr	r3, [pc, #20]	@ (800d294 <HAL_RCC_GetSysClockFreq+0x204>)
 800d27e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800d280:	bf00      	nop
    }
  }
  return sysclockfreq;
 800d282:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800d284:	4618      	mov	r0, r3
 800d286:	3750      	adds	r7, #80	@ 0x50
 800d288:	46bd      	mov	sp, r7
 800d28a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d28e:	bf00      	nop
 800d290:	40023800 	.word	0x40023800
 800d294:	00f42400 	.word	0x00f42400
 800d298:	007a1200 	.word	0x007a1200

0800d29c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d29c:	b480      	push	{r7}
 800d29e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d2a0:	4b03      	ldr	r3, [pc, #12]	@ (800d2b0 <HAL_RCC_GetHCLKFreq+0x14>)
 800d2a2:	681b      	ldr	r3, [r3, #0]
}
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ac:	4770      	bx	lr
 800d2ae:	bf00      	nop
 800d2b0:	20000054 	.word	0x20000054

0800d2b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800d2b8:	f7ff fff0 	bl	800d29c <HAL_RCC_GetHCLKFreq>
 800d2bc:	4602      	mov	r2, r0
 800d2be:	4b05      	ldr	r3, [pc, #20]	@ (800d2d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800d2c0:	689b      	ldr	r3, [r3, #8]
 800d2c2:	0a9b      	lsrs	r3, r3, #10
 800d2c4:	f003 0307 	and.w	r3, r3, #7
 800d2c8:	4903      	ldr	r1, [pc, #12]	@ (800d2d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d2ca:	5ccb      	ldrb	r3, [r1, r3]
 800d2cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	bd80      	pop	{r7, pc}
 800d2d4:	40023800 	.word	0x40023800
 800d2d8:	08020308 	.word	0x08020308

0800d2dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d2dc:	b580      	push	{r7, lr}
 800d2de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800d2e0:	f7ff ffdc 	bl	800d29c <HAL_RCC_GetHCLKFreq>
 800d2e4:	4602      	mov	r2, r0
 800d2e6:	4b05      	ldr	r3, [pc, #20]	@ (800d2fc <HAL_RCC_GetPCLK2Freq+0x20>)
 800d2e8:	689b      	ldr	r3, [r3, #8]
 800d2ea:	0b5b      	lsrs	r3, r3, #13
 800d2ec:	f003 0307 	and.w	r3, r3, #7
 800d2f0:	4903      	ldr	r1, [pc, #12]	@ (800d300 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d2f2:	5ccb      	ldrb	r3, [r1, r3]
 800d2f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	bd80      	pop	{r7, pc}
 800d2fc:	40023800 	.word	0x40023800
 800d300:	08020308 	.word	0x08020308

0800d304 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800d304:	b480      	push	{r7}
 800d306:	b083      	sub	sp, #12
 800d308:	af00      	add	r7, sp, #0
 800d30a:	6078      	str	r0, [r7, #4]
 800d30c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	220f      	movs	r2, #15
 800d312:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800d314:	4b12      	ldr	r3, [pc, #72]	@ (800d360 <HAL_RCC_GetClockConfig+0x5c>)
 800d316:	689b      	ldr	r3, [r3, #8]
 800d318:	f003 0203 	and.w	r2, r3, #3
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800d320:	4b0f      	ldr	r3, [pc, #60]	@ (800d360 <HAL_RCC_GetClockConfig+0x5c>)
 800d322:	689b      	ldr	r3, [r3, #8]
 800d324:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800d32c:	4b0c      	ldr	r3, [pc, #48]	@ (800d360 <HAL_RCC_GetClockConfig+0x5c>)
 800d32e:	689b      	ldr	r3, [r3, #8]
 800d330:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800d338:	4b09      	ldr	r3, [pc, #36]	@ (800d360 <HAL_RCC_GetClockConfig+0x5c>)
 800d33a:	689b      	ldr	r3, [r3, #8]
 800d33c:	08db      	lsrs	r3, r3, #3
 800d33e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800d346:	4b07      	ldr	r3, [pc, #28]	@ (800d364 <HAL_RCC_GetClockConfig+0x60>)
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	f003 0207 	and.w	r2, r3, #7
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	601a      	str	r2, [r3, #0]
}
 800d352:	bf00      	nop
 800d354:	370c      	adds	r7, #12
 800d356:	46bd      	mov	sp, r7
 800d358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35c:	4770      	bx	lr
 800d35e:	bf00      	nop
 800d360:	40023800 	.word	0x40023800
 800d364:	40023c00 	.word	0x40023c00

0800d368 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d368:	b580      	push	{r7, lr}
 800d36a:	b082      	sub	sp, #8
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	2b00      	cmp	r3, #0
 800d374:	d101      	bne.n	800d37a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d376:	2301      	movs	r3, #1
 800d378:	e07b      	b.n	800d472 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d108      	bne.n	800d394 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	685b      	ldr	r3, [r3, #4]
 800d386:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d38a:	d009      	beq.n	800d3a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	2200      	movs	r2, #0
 800d390:	61da      	str	r2, [r3, #28]
 800d392:	e005      	b.n	800d3a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2200      	movs	r2, #0
 800d398:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	2200      	movs	r2, #0
 800d39e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d3ac:	b2db      	uxtb	r3, r3
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d106      	bne.n	800d3c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d3ba:	6878      	ldr	r0, [r7, #4]
 800d3bc:	f7fc f822 	bl	8009404 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2202      	movs	r2, #2
 800d3c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	681a      	ldr	r2, [r3, #0]
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d3d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	685b      	ldr	r3, [r3, #4]
 800d3dc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	689b      	ldr	r3, [r3, #8]
 800d3e4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800d3e8:	431a      	orrs	r2, r3
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	68db      	ldr	r3, [r3, #12]
 800d3ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d3f2:	431a      	orrs	r2, r3
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	691b      	ldr	r3, [r3, #16]
 800d3f8:	f003 0302 	and.w	r3, r3, #2
 800d3fc:	431a      	orrs	r2, r3
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	695b      	ldr	r3, [r3, #20]
 800d402:	f003 0301 	and.w	r3, r3, #1
 800d406:	431a      	orrs	r2, r3
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	699b      	ldr	r3, [r3, #24]
 800d40c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d410:	431a      	orrs	r2, r3
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	69db      	ldr	r3, [r3, #28]
 800d416:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d41a:	431a      	orrs	r2, r3
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	6a1b      	ldr	r3, [r3, #32]
 800d420:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d424:	ea42 0103 	orr.w	r1, r2, r3
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d42c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	430a      	orrs	r2, r1
 800d436:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	699b      	ldr	r3, [r3, #24]
 800d43c:	0c1b      	lsrs	r3, r3, #16
 800d43e:	f003 0104 	and.w	r1, r3, #4
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d446:	f003 0210 	and.w	r2, r3, #16
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	430a      	orrs	r2, r1
 800d450:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	69da      	ldr	r2, [r3, #28]
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d460:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	2200      	movs	r2, #0
 800d466:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	2201      	movs	r2, #1
 800d46c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800d470:	2300      	movs	r3, #0
}
 800d472:	4618      	mov	r0, r3
 800d474:	3708      	adds	r7, #8
 800d476:	46bd      	mov	sp, r7
 800d478:	bd80      	pop	{r7, pc}

0800d47a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d47a:	b580      	push	{r7, lr}
 800d47c:	b088      	sub	sp, #32
 800d47e:	af00      	add	r7, sp, #0
 800d480:	60f8      	str	r0, [r7, #12]
 800d482:	60b9      	str	r1, [r7, #8]
 800d484:	603b      	str	r3, [r7, #0]
 800d486:	4613      	mov	r3, r2
 800d488:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d48a:	f7fc fffb 	bl	800a484 <HAL_GetTick>
 800d48e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800d490:	88fb      	ldrh	r3, [r7, #6]
 800d492:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d49a:	b2db      	uxtb	r3, r3
 800d49c:	2b01      	cmp	r3, #1
 800d49e:	d001      	beq.n	800d4a4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800d4a0:	2302      	movs	r3, #2
 800d4a2:	e12a      	b.n	800d6fa <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800d4a4:	68bb      	ldr	r3, [r7, #8]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d002      	beq.n	800d4b0 <HAL_SPI_Transmit+0x36>
 800d4aa:	88fb      	ldrh	r3, [r7, #6]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d101      	bne.n	800d4b4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800d4b0:	2301      	movs	r3, #1
 800d4b2:	e122      	b.n	800d6fa <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800d4ba:	2b01      	cmp	r3, #1
 800d4bc:	d101      	bne.n	800d4c2 <HAL_SPI_Transmit+0x48>
 800d4be:	2302      	movs	r3, #2
 800d4c0:	e11b      	b.n	800d6fa <HAL_SPI_Transmit+0x280>
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	2201      	movs	r2, #1
 800d4c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	2203      	movs	r2, #3
 800d4ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	68ba      	ldr	r2, [r7, #8]
 800d4dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	88fa      	ldrh	r2, [r7, #6]
 800d4e2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	88fa      	ldrh	r2, [r7, #6]
 800d4e8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	2200      	movs	r2, #0
 800d4ee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	2200      	movs	r2, #0
 800d4fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	2200      	movs	r2, #0
 800d500:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	2200      	movs	r2, #0
 800d506:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	689b      	ldr	r3, [r3, #8]
 800d50c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d510:	d10f      	bne.n	800d532 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	681a      	ldr	r2, [r3, #0]
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d520:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	681a      	ldr	r2, [r3, #0]
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d530:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d53c:	2b40      	cmp	r3, #64	@ 0x40
 800d53e:	d007      	beq.n	800d550 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	681a      	ldr	r2, [r3, #0]
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d54e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	68db      	ldr	r3, [r3, #12]
 800d554:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d558:	d152      	bne.n	800d600 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	685b      	ldr	r3, [r3, #4]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d002      	beq.n	800d568 <HAL_SPI_Transmit+0xee>
 800d562:	8b7b      	ldrh	r3, [r7, #26]
 800d564:	2b01      	cmp	r3, #1
 800d566:	d145      	bne.n	800d5f4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d56c:	881a      	ldrh	r2, [r3, #0]
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d578:	1c9a      	adds	r2, r3, #2
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d582:	b29b      	uxth	r3, r3
 800d584:	3b01      	subs	r3, #1
 800d586:	b29a      	uxth	r2, r3
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800d58c:	e032      	b.n	800d5f4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	689b      	ldr	r3, [r3, #8]
 800d594:	f003 0302 	and.w	r3, r3, #2
 800d598:	2b02      	cmp	r3, #2
 800d59a:	d112      	bne.n	800d5c2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5a0:	881a      	ldrh	r2, [r3, #0]
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5ac:	1c9a      	adds	r2, r3, #2
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d5b6:	b29b      	uxth	r3, r3
 800d5b8:	3b01      	subs	r3, #1
 800d5ba:	b29a      	uxth	r2, r3
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	86da      	strh	r2, [r3, #54]	@ 0x36
 800d5c0:	e018      	b.n	800d5f4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d5c2:	f7fc ff5f 	bl	800a484 <HAL_GetTick>
 800d5c6:	4602      	mov	r2, r0
 800d5c8:	69fb      	ldr	r3, [r7, #28]
 800d5ca:	1ad3      	subs	r3, r2, r3
 800d5cc:	683a      	ldr	r2, [r7, #0]
 800d5ce:	429a      	cmp	r2, r3
 800d5d0:	d803      	bhi.n	800d5da <HAL_SPI_Transmit+0x160>
 800d5d2:	683b      	ldr	r3, [r7, #0]
 800d5d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5d8:	d102      	bne.n	800d5e0 <HAL_SPI_Transmit+0x166>
 800d5da:	683b      	ldr	r3, [r7, #0]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d109      	bne.n	800d5f4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	2201      	movs	r2, #1
 800d5e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800d5f0:	2303      	movs	r3, #3
 800d5f2:	e082      	b.n	800d6fa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d5f8:	b29b      	uxth	r3, r3
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d1c7      	bne.n	800d58e <HAL_SPI_Transmit+0x114>
 800d5fe:	e053      	b.n	800d6a8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	685b      	ldr	r3, [r3, #4]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d002      	beq.n	800d60e <HAL_SPI_Transmit+0x194>
 800d608:	8b7b      	ldrh	r3, [r7, #26]
 800d60a:	2b01      	cmp	r3, #1
 800d60c:	d147      	bne.n	800d69e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	330c      	adds	r3, #12
 800d618:	7812      	ldrb	r2, [r2, #0]
 800d61a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d620:	1c5a      	adds	r2, r3, #1
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d62a:	b29b      	uxth	r3, r3
 800d62c:	3b01      	subs	r3, #1
 800d62e:	b29a      	uxth	r2, r3
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800d634:	e033      	b.n	800d69e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	689b      	ldr	r3, [r3, #8]
 800d63c:	f003 0302 	and.w	r3, r3, #2
 800d640:	2b02      	cmp	r3, #2
 800d642:	d113      	bne.n	800d66c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	330c      	adds	r3, #12
 800d64e:	7812      	ldrb	r2, [r2, #0]
 800d650:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d656:	1c5a      	adds	r2, r3, #1
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d660:	b29b      	uxth	r3, r3
 800d662:	3b01      	subs	r3, #1
 800d664:	b29a      	uxth	r2, r3
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	86da      	strh	r2, [r3, #54]	@ 0x36
 800d66a:	e018      	b.n	800d69e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d66c:	f7fc ff0a 	bl	800a484 <HAL_GetTick>
 800d670:	4602      	mov	r2, r0
 800d672:	69fb      	ldr	r3, [r7, #28]
 800d674:	1ad3      	subs	r3, r2, r3
 800d676:	683a      	ldr	r2, [r7, #0]
 800d678:	429a      	cmp	r2, r3
 800d67a:	d803      	bhi.n	800d684 <HAL_SPI_Transmit+0x20a>
 800d67c:	683b      	ldr	r3, [r7, #0]
 800d67e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d682:	d102      	bne.n	800d68a <HAL_SPI_Transmit+0x210>
 800d684:	683b      	ldr	r3, [r7, #0]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d109      	bne.n	800d69e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	2201      	movs	r2, #1
 800d68e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	2200      	movs	r2, #0
 800d696:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800d69a:	2303      	movs	r3, #3
 800d69c:	e02d      	b.n	800d6fa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d6a2:	b29b      	uxth	r3, r3
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d1c6      	bne.n	800d636 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d6a8:	69fa      	ldr	r2, [r7, #28]
 800d6aa:	6839      	ldr	r1, [r7, #0]
 800d6ac:	68f8      	ldr	r0, [r7, #12]
 800d6ae:	f000 fbd9 	bl	800de64 <SPI_EndRxTxTransaction>
 800d6b2:	4603      	mov	r3, r0
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d002      	beq.n	800d6be <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	2220      	movs	r2, #32
 800d6bc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	689b      	ldr	r3, [r3, #8]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d10a      	bne.n	800d6dc <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	617b      	str	r3, [r7, #20]
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	68db      	ldr	r3, [r3, #12]
 800d6d0:	617b      	str	r3, [r7, #20]
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	689b      	ldr	r3, [r3, #8]
 800d6d8:	617b      	str	r3, [r7, #20]
 800d6da:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	2201      	movs	r2, #1
 800d6e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	2200      	movs	r2, #0
 800d6e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d001      	beq.n	800d6f8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800d6f4:	2301      	movs	r3, #1
 800d6f6:	e000      	b.n	800d6fa <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800d6f8:	2300      	movs	r3, #0
  }
}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	3720      	adds	r7, #32
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}

0800d702 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d702:	b580      	push	{r7, lr}
 800d704:	b088      	sub	sp, #32
 800d706:	af02      	add	r7, sp, #8
 800d708:	60f8      	str	r0, [r7, #12]
 800d70a:	60b9      	str	r1, [r7, #8]
 800d70c:	603b      	str	r3, [r7, #0]
 800d70e:	4613      	mov	r3, r2
 800d710:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d718:	b2db      	uxtb	r3, r3
 800d71a:	2b01      	cmp	r3, #1
 800d71c:	d001      	beq.n	800d722 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800d71e:	2302      	movs	r3, #2
 800d720:	e104      	b.n	800d92c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	685b      	ldr	r3, [r3, #4]
 800d726:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d72a:	d112      	bne.n	800d752 <HAL_SPI_Receive+0x50>
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	689b      	ldr	r3, [r3, #8]
 800d730:	2b00      	cmp	r3, #0
 800d732:	d10e      	bne.n	800d752 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	2204      	movs	r2, #4
 800d738:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800d73c:	88fa      	ldrh	r2, [r7, #6]
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	9300      	str	r3, [sp, #0]
 800d742:	4613      	mov	r3, r2
 800d744:	68ba      	ldr	r2, [r7, #8]
 800d746:	68b9      	ldr	r1, [r7, #8]
 800d748:	68f8      	ldr	r0, [r7, #12]
 800d74a:	f000 f8f3 	bl	800d934 <HAL_SPI_TransmitReceive>
 800d74e:	4603      	mov	r3, r0
 800d750:	e0ec      	b.n	800d92c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d752:	f7fc fe97 	bl	800a484 <HAL_GetTick>
 800d756:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800d758:	68bb      	ldr	r3, [r7, #8]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d002      	beq.n	800d764 <HAL_SPI_Receive+0x62>
 800d75e:	88fb      	ldrh	r3, [r7, #6]
 800d760:	2b00      	cmp	r3, #0
 800d762:	d101      	bne.n	800d768 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800d764:	2301      	movs	r3, #1
 800d766:	e0e1      	b.n	800d92c <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800d76e:	2b01      	cmp	r3, #1
 800d770:	d101      	bne.n	800d776 <HAL_SPI_Receive+0x74>
 800d772:	2302      	movs	r3, #2
 800d774:	e0da      	b.n	800d92c <HAL_SPI_Receive+0x22a>
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	2201      	movs	r2, #1
 800d77a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	2204      	movs	r2, #4
 800d782:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	2200      	movs	r2, #0
 800d78a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	68ba      	ldr	r2, [r7, #8]
 800d790:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	88fa      	ldrh	r2, [r7, #6]
 800d796:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	88fa      	ldrh	r2, [r7, #6]
 800d79c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	2200      	movs	r2, #0
 800d7a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	2200      	movs	r2, #0
 800d7ae:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	2200      	movs	r2, #0
 800d7b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	689b      	ldr	r3, [r3, #8]
 800d7c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d7c4:	d10f      	bne.n	800d7e6 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	681a      	ldr	r2, [r3, #0]
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d7d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	681a      	ldr	r2, [r3, #0]
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800d7e4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d7f0:	2b40      	cmp	r3, #64	@ 0x40
 800d7f2:	d007      	beq.n	800d804 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	681a      	ldr	r2, [r3, #0]
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d802:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	68db      	ldr	r3, [r3, #12]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d170      	bne.n	800d8ee <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800d80c:	e035      	b.n	800d87a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	689b      	ldr	r3, [r3, #8]
 800d814:	f003 0301 	and.w	r3, r3, #1
 800d818:	2b01      	cmp	r3, #1
 800d81a:	d115      	bne.n	800d848 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	f103 020c 	add.w	r2, r3, #12
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d828:	7812      	ldrb	r2, [r2, #0]
 800d82a:	b2d2      	uxtb	r2, r2
 800d82c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d832:	1c5a      	adds	r2, r3, #1
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d83c:	b29b      	uxth	r3, r3
 800d83e:	3b01      	subs	r3, #1
 800d840:	b29a      	uxth	r2, r3
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d846:	e018      	b.n	800d87a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d848:	f7fc fe1c 	bl	800a484 <HAL_GetTick>
 800d84c:	4602      	mov	r2, r0
 800d84e:	697b      	ldr	r3, [r7, #20]
 800d850:	1ad3      	subs	r3, r2, r3
 800d852:	683a      	ldr	r2, [r7, #0]
 800d854:	429a      	cmp	r2, r3
 800d856:	d803      	bhi.n	800d860 <HAL_SPI_Receive+0x15e>
 800d858:	683b      	ldr	r3, [r7, #0]
 800d85a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d85e:	d102      	bne.n	800d866 <HAL_SPI_Receive+0x164>
 800d860:	683b      	ldr	r3, [r7, #0]
 800d862:	2b00      	cmp	r3, #0
 800d864:	d109      	bne.n	800d87a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	2201      	movs	r2, #1
 800d86a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	2200      	movs	r2, #0
 800d872:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800d876:	2303      	movs	r3, #3
 800d878:	e058      	b.n	800d92c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d87e:	b29b      	uxth	r3, r3
 800d880:	2b00      	cmp	r3, #0
 800d882:	d1c4      	bne.n	800d80e <HAL_SPI_Receive+0x10c>
 800d884:	e038      	b.n	800d8f8 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	689b      	ldr	r3, [r3, #8]
 800d88c:	f003 0301 	and.w	r3, r3, #1
 800d890:	2b01      	cmp	r3, #1
 800d892:	d113      	bne.n	800d8bc <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	68da      	ldr	r2, [r3, #12]
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d89e:	b292      	uxth	r2, r2
 800d8a0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8a6:	1c9a      	adds	r2, r3, #2
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d8b0:	b29b      	uxth	r3, r3
 800d8b2:	3b01      	subs	r3, #1
 800d8b4:	b29a      	uxth	r2, r3
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d8ba:	e018      	b.n	800d8ee <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d8bc:	f7fc fde2 	bl	800a484 <HAL_GetTick>
 800d8c0:	4602      	mov	r2, r0
 800d8c2:	697b      	ldr	r3, [r7, #20]
 800d8c4:	1ad3      	subs	r3, r2, r3
 800d8c6:	683a      	ldr	r2, [r7, #0]
 800d8c8:	429a      	cmp	r2, r3
 800d8ca:	d803      	bhi.n	800d8d4 <HAL_SPI_Receive+0x1d2>
 800d8cc:	683b      	ldr	r3, [r7, #0]
 800d8ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8d2:	d102      	bne.n	800d8da <HAL_SPI_Receive+0x1d8>
 800d8d4:	683b      	ldr	r3, [r7, #0]
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d109      	bne.n	800d8ee <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	2201      	movs	r2, #1
 800d8de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800d8ea:	2303      	movs	r3, #3
 800d8ec:	e01e      	b.n	800d92c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d8f2:	b29b      	uxth	r3, r3
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d1c6      	bne.n	800d886 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d8f8:	697a      	ldr	r2, [r7, #20]
 800d8fa:	6839      	ldr	r1, [r7, #0]
 800d8fc:	68f8      	ldr	r0, [r7, #12]
 800d8fe:	f000 fa4b 	bl	800dd98 <SPI_EndRxTransaction>
 800d902:	4603      	mov	r3, r0
 800d904:	2b00      	cmp	r3, #0
 800d906:	d002      	beq.n	800d90e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	2220      	movs	r2, #32
 800d90c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	2201      	movs	r2, #1
 800d912:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	2200      	movs	r2, #0
 800d91a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d922:	2b00      	cmp	r3, #0
 800d924:	d001      	beq.n	800d92a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800d926:	2301      	movs	r3, #1
 800d928:	e000      	b.n	800d92c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800d92a:	2300      	movs	r3, #0
  }
}
 800d92c:	4618      	mov	r0, r3
 800d92e:	3718      	adds	r7, #24
 800d930:	46bd      	mov	sp, r7
 800d932:	bd80      	pop	{r7, pc}

0800d934 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800d934:	b580      	push	{r7, lr}
 800d936:	b08a      	sub	sp, #40	@ 0x28
 800d938:	af00      	add	r7, sp, #0
 800d93a:	60f8      	str	r0, [r7, #12]
 800d93c:	60b9      	str	r1, [r7, #8]
 800d93e:	607a      	str	r2, [r7, #4]
 800d940:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800d942:	2301      	movs	r3, #1
 800d944:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d946:	f7fc fd9d 	bl	800a484 <HAL_GetTick>
 800d94a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d952:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	685b      	ldr	r3, [r3, #4]
 800d958:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800d95a:	887b      	ldrh	r3, [r7, #2]
 800d95c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800d95e:	7ffb      	ldrb	r3, [r7, #31]
 800d960:	2b01      	cmp	r3, #1
 800d962:	d00c      	beq.n	800d97e <HAL_SPI_TransmitReceive+0x4a>
 800d964:	69bb      	ldr	r3, [r7, #24]
 800d966:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d96a:	d106      	bne.n	800d97a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	689b      	ldr	r3, [r3, #8]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d102      	bne.n	800d97a <HAL_SPI_TransmitReceive+0x46>
 800d974:	7ffb      	ldrb	r3, [r7, #31]
 800d976:	2b04      	cmp	r3, #4
 800d978:	d001      	beq.n	800d97e <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800d97a:	2302      	movs	r3, #2
 800d97c:	e17f      	b.n	800dc7e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800d97e:	68bb      	ldr	r3, [r7, #8]
 800d980:	2b00      	cmp	r3, #0
 800d982:	d005      	beq.n	800d990 <HAL_SPI_TransmitReceive+0x5c>
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	2b00      	cmp	r3, #0
 800d988:	d002      	beq.n	800d990 <HAL_SPI_TransmitReceive+0x5c>
 800d98a:	887b      	ldrh	r3, [r7, #2]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d101      	bne.n	800d994 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800d990:	2301      	movs	r3, #1
 800d992:	e174      	b.n	800dc7e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800d99a:	2b01      	cmp	r3, #1
 800d99c:	d101      	bne.n	800d9a2 <HAL_SPI_TransmitReceive+0x6e>
 800d99e:	2302      	movs	r3, #2
 800d9a0:	e16d      	b.n	800dc7e <HAL_SPI_TransmitReceive+0x34a>
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	2201      	movs	r2, #1
 800d9a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d9b0:	b2db      	uxtb	r3, r3
 800d9b2:	2b04      	cmp	r3, #4
 800d9b4:	d003      	beq.n	800d9be <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	2205      	movs	r2, #5
 800d9ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	687a      	ldr	r2, [r7, #4]
 800d9c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	887a      	ldrh	r2, [r7, #2]
 800d9ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	887a      	ldrh	r2, [r7, #2]
 800d9d4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	68ba      	ldr	r2, [r7, #8]
 800d9da:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	887a      	ldrh	r2, [r7, #2]
 800d9e0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	887a      	ldrh	r2, [r7, #2]
 800d9e6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	2200      	movs	r2, #0
 800d9ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	2200      	movs	r2, #0
 800d9f2:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d9fe:	2b40      	cmp	r3, #64	@ 0x40
 800da00:	d007      	beq.n	800da12 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	681a      	ldr	r2, [r3, #0]
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800da10:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	68db      	ldr	r3, [r3, #12]
 800da16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800da1a:	d17e      	bne.n	800db1a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	685b      	ldr	r3, [r3, #4]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d002      	beq.n	800da2a <HAL_SPI_TransmitReceive+0xf6>
 800da24:	8afb      	ldrh	r3, [r7, #22]
 800da26:	2b01      	cmp	r3, #1
 800da28:	d16c      	bne.n	800db04 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da2e:	881a      	ldrh	r2, [r3, #0]
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da3a:	1c9a      	adds	r2, r3, #2
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800da44:	b29b      	uxth	r3, r3
 800da46:	3b01      	subs	r3, #1
 800da48:	b29a      	uxth	r2, r3
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800da4e:	e059      	b.n	800db04 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	689b      	ldr	r3, [r3, #8]
 800da56:	f003 0302 	and.w	r3, r3, #2
 800da5a:	2b02      	cmp	r3, #2
 800da5c:	d11b      	bne.n	800da96 <HAL_SPI_TransmitReceive+0x162>
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800da62:	b29b      	uxth	r3, r3
 800da64:	2b00      	cmp	r3, #0
 800da66:	d016      	beq.n	800da96 <HAL_SPI_TransmitReceive+0x162>
 800da68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da6a:	2b01      	cmp	r3, #1
 800da6c:	d113      	bne.n	800da96 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da72:	881a      	ldrh	r2, [r3, #0]
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da7e:	1c9a      	adds	r2, r3, #2
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800da88:	b29b      	uxth	r3, r3
 800da8a:	3b01      	subs	r3, #1
 800da8c:	b29a      	uxth	r2, r3
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800da92:	2300      	movs	r3, #0
 800da94:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	689b      	ldr	r3, [r3, #8]
 800da9c:	f003 0301 	and.w	r3, r3, #1
 800daa0:	2b01      	cmp	r3, #1
 800daa2:	d119      	bne.n	800dad8 <HAL_SPI_TransmitReceive+0x1a4>
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800daa8:	b29b      	uxth	r3, r3
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d014      	beq.n	800dad8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	68da      	ldr	r2, [r3, #12]
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dab8:	b292      	uxth	r2, r2
 800daba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dac0:	1c9a      	adds	r2, r3, #2
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800daca:	b29b      	uxth	r3, r3
 800dacc:	3b01      	subs	r3, #1
 800dace:	b29a      	uxth	r2, r3
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800dad4:	2301      	movs	r3, #1
 800dad6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800dad8:	f7fc fcd4 	bl	800a484 <HAL_GetTick>
 800dadc:	4602      	mov	r2, r0
 800dade:	6a3b      	ldr	r3, [r7, #32]
 800dae0:	1ad3      	subs	r3, r2, r3
 800dae2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dae4:	429a      	cmp	r2, r3
 800dae6:	d80d      	bhi.n	800db04 <HAL_SPI_TransmitReceive+0x1d0>
 800dae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800daee:	d009      	beq.n	800db04 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	2201      	movs	r2, #1
 800daf4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	2200      	movs	r2, #0
 800dafc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800db00:	2303      	movs	r3, #3
 800db02:	e0bc      	b.n	800dc7e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800db08:	b29b      	uxth	r3, r3
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d1a0      	bne.n	800da50 <HAL_SPI_TransmitReceive+0x11c>
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800db12:	b29b      	uxth	r3, r3
 800db14:	2b00      	cmp	r3, #0
 800db16:	d19b      	bne.n	800da50 <HAL_SPI_TransmitReceive+0x11c>
 800db18:	e082      	b.n	800dc20 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	685b      	ldr	r3, [r3, #4]
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d002      	beq.n	800db28 <HAL_SPI_TransmitReceive+0x1f4>
 800db22:	8afb      	ldrh	r3, [r7, #22]
 800db24:	2b01      	cmp	r3, #1
 800db26:	d171      	bne.n	800dc0c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	330c      	adds	r3, #12
 800db32:	7812      	ldrb	r2, [r2, #0]
 800db34:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db3a:	1c5a      	adds	r2, r3, #1
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800db44:	b29b      	uxth	r3, r3
 800db46:	3b01      	subs	r3, #1
 800db48:	b29a      	uxth	r2, r3
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800db4e:	e05d      	b.n	800dc0c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	689b      	ldr	r3, [r3, #8]
 800db56:	f003 0302 	and.w	r3, r3, #2
 800db5a:	2b02      	cmp	r3, #2
 800db5c:	d11c      	bne.n	800db98 <HAL_SPI_TransmitReceive+0x264>
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800db62:	b29b      	uxth	r3, r3
 800db64:	2b00      	cmp	r3, #0
 800db66:	d017      	beq.n	800db98 <HAL_SPI_TransmitReceive+0x264>
 800db68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db6a:	2b01      	cmp	r3, #1
 800db6c:	d114      	bne.n	800db98 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	330c      	adds	r3, #12
 800db78:	7812      	ldrb	r2, [r2, #0]
 800db7a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db80:	1c5a      	adds	r2, r3, #1
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800db8a:	b29b      	uxth	r3, r3
 800db8c:	3b01      	subs	r3, #1
 800db8e:	b29a      	uxth	r2, r3
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800db94:	2300      	movs	r3, #0
 800db96:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	689b      	ldr	r3, [r3, #8]
 800db9e:	f003 0301 	and.w	r3, r3, #1
 800dba2:	2b01      	cmp	r3, #1
 800dba4:	d119      	bne.n	800dbda <HAL_SPI_TransmitReceive+0x2a6>
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dbaa:	b29b      	uxth	r3, r3
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d014      	beq.n	800dbda <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	68da      	ldr	r2, [r3, #12]
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbba:	b2d2      	uxtb	r2, r2
 800dbbc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbc2:	1c5a      	adds	r2, r3, #1
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dbcc:	b29b      	uxth	r3, r3
 800dbce:	3b01      	subs	r3, #1
 800dbd0:	b29a      	uxth	r2, r3
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800dbd6:	2301      	movs	r3, #1
 800dbd8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800dbda:	f7fc fc53 	bl	800a484 <HAL_GetTick>
 800dbde:	4602      	mov	r2, r0
 800dbe0:	6a3b      	ldr	r3, [r7, #32]
 800dbe2:	1ad3      	subs	r3, r2, r3
 800dbe4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dbe6:	429a      	cmp	r2, r3
 800dbe8:	d803      	bhi.n	800dbf2 <HAL_SPI_TransmitReceive+0x2be>
 800dbea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbf0:	d102      	bne.n	800dbf8 <HAL_SPI_TransmitReceive+0x2c4>
 800dbf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d109      	bne.n	800dc0c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	2201      	movs	r2, #1
 800dbfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	2200      	movs	r2, #0
 800dc04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800dc08:	2303      	movs	r3, #3
 800dc0a:	e038      	b.n	800dc7e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800dc10:	b29b      	uxth	r3, r3
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d19c      	bne.n	800db50 <HAL_SPI_TransmitReceive+0x21c>
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dc1a:	b29b      	uxth	r3, r3
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d197      	bne.n	800db50 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dc20:	6a3a      	ldr	r2, [r7, #32]
 800dc22:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800dc24:	68f8      	ldr	r0, [r7, #12]
 800dc26:	f000 f91d 	bl	800de64 <SPI_EndRxTxTransaction>
 800dc2a:	4603      	mov	r3, r0
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d008      	beq.n	800dc42 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	2220      	movs	r2, #32
 800dc34:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	2200      	movs	r2, #0
 800dc3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800dc3e:	2301      	movs	r3, #1
 800dc40:	e01d      	b.n	800dc7e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	689b      	ldr	r3, [r3, #8]
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d10a      	bne.n	800dc60 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	613b      	str	r3, [r7, #16]
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	68db      	ldr	r3, [r3, #12]
 800dc54:	613b      	str	r3, [r7, #16]
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	689b      	ldr	r3, [r3, #8]
 800dc5c:	613b      	str	r3, [r7, #16]
 800dc5e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	2201      	movs	r2, #1
 800dc64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	2200      	movs	r2, #0
 800dc6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d001      	beq.n	800dc7c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800dc78:	2301      	movs	r3, #1
 800dc7a:	e000      	b.n	800dc7e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800dc7c:	2300      	movs	r3, #0
  }
}
 800dc7e:	4618      	mov	r0, r3
 800dc80:	3728      	adds	r7, #40	@ 0x28
 800dc82:	46bd      	mov	sp, r7
 800dc84:	bd80      	pop	{r7, pc}
	...

0800dc88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800dc88:	b580      	push	{r7, lr}
 800dc8a:	b088      	sub	sp, #32
 800dc8c:	af00      	add	r7, sp, #0
 800dc8e:	60f8      	str	r0, [r7, #12]
 800dc90:	60b9      	str	r1, [r7, #8]
 800dc92:	603b      	str	r3, [r7, #0]
 800dc94:	4613      	mov	r3, r2
 800dc96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800dc98:	f7fc fbf4 	bl	800a484 <HAL_GetTick>
 800dc9c:	4602      	mov	r2, r0
 800dc9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dca0:	1a9b      	subs	r3, r3, r2
 800dca2:	683a      	ldr	r2, [r7, #0]
 800dca4:	4413      	add	r3, r2
 800dca6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800dca8:	f7fc fbec 	bl	800a484 <HAL_GetTick>
 800dcac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800dcae:	4b39      	ldr	r3, [pc, #228]	@ (800dd94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	015b      	lsls	r3, r3, #5
 800dcb4:	0d1b      	lsrs	r3, r3, #20
 800dcb6:	69fa      	ldr	r2, [r7, #28]
 800dcb8:	fb02 f303 	mul.w	r3, r2, r3
 800dcbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800dcbe:	e054      	b.n	800dd6a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800dcc0:	683b      	ldr	r3, [r7, #0]
 800dcc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcc6:	d050      	beq.n	800dd6a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800dcc8:	f7fc fbdc 	bl	800a484 <HAL_GetTick>
 800dccc:	4602      	mov	r2, r0
 800dcce:	69bb      	ldr	r3, [r7, #24]
 800dcd0:	1ad3      	subs	r3, r2, r3
 800dcd2:	69fa      	ldr	r2, [r7, #28]
 800dcd4:	429a      	cmp	r2, r3
 800dcd6:	d902      	bls.n	800dcde <SPI_WaitFlagStateUntilTimeout+0x56>
 800dcd8:	69fb      	ldr	r3, [r7, #28]
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d13d      	bne.n	800dd5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	685a      	ldr	r2, [r3, #4]
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800dcec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	685b      	ldr	r3, [r3, #4]
 800dcf2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dcf6:	d111      	bne.n	800dd1c <SPI_WaitFlagStateUntilTimeout+0x94>
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	689b      	ldr	r3, [r3, #8]
 800dcfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dd00:	d004      	beq.n	800dd0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	689b      	ldr	r3, [r3, #8]
 800dd06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dd0a:	d107      	bne.n	800dd1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	681a      	ldr	r2, [r3, #0]
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dd1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dd24:	d10f      	bne.n	800dd46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	681a      	ldr	r2, [r3, #0]
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800dd34:	601a      	str	r2, [r3, #0]
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	681a      	ldr	r2, [r3, #0]
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800dd44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	2201      	movs	r2, #1
 800dd4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	2200      	movs	r2, #0
 800dd52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800dd56:	2303      	movs	r3, #3
 800dd58:	e017      	b.n	800dd8a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800dd5a:	697b      	ldr	r3, [r7, #20]
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d101      	bne.n	800dd64 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800dd60:	2300      	movs	r3, #0
 800dd62:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800dd64:	697b      	ldr	r3, [r7, #20]
 800dd66:	3b01      	subs	r3, #1
 800dd68:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	689a      	ldr	r2, [r3, #8]
 800dd70:	68bb      	ldr	r3, [r7, #8]
 800dd72:	4013      	ands	r3, r2
 800dd74:	68ba      	ldr	r2, [r7, #8]
 800dd76:	429a      	cmp	r2, r3
 800dd78:	bf0c      	ite	eq
 800dd7a:	2301      	moveq	r3, #1
 800dd7c:	2300      	movne	r3, #0
 800dd7e:	b2db      	uxtb	r3, r3
 800dd80:	461a      	mov	r2, r3
 800dd82:	79fb      	ldrb	r3, [r7, #7]
 800dd84:	429a      	cmp	r2, r3
 800dd86:	d19b      	bne.n	800dcc0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800dd88:	2300      	movs	r3, #0
}
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	3720      	adds	r7, #32
 800dd8e:	46bd      	mov	sp, r7
 800dd90:	bd80      	pop	{r7, pc}
 800dd92:	bf00      	nop
 800dd94:	20000054 	.word	0x20000054

0800dd98 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	b086      	sub	sp, #24
 800dd9c:	af02      	add	r7, sp, #8
 800dd9e:	60f8      	str	r0, [r7, #12]
 800dda0:	60b9      	str	r1, [r7, #8]
 800dda2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	685b      	ldr	r3, [r3, #4]
 800dda8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ddac:	d111      	bne.n	800ddd2 <SPI_EndRxTransaction+0x3a>
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	689b      	ldr	r3, [r3, #8]
 800ddb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ddb6:	d004      	beq.n	800ddc2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	689b      	ldr	r3, [r3, #8]
 800ddbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ddc0:	d107      	bne.n	800ddd2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	681a      	ldr	r2, [r3, #0]
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ddd0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	685b      	ldr	r3, [r3, #4]
 800ddd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ddda:	d12a      	bne.n	800de32 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	689b      	ldr	r3, [r3, #8]
 800dde0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dde4:	d012      	beq.n	800de0c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	9300      	str	r3, [sp, #0]
 800ddea:	68bb      	ldr	r3, [r7, #8]
 800ddec:	2200      	movs	r2, #0
 800ddee:	2180      	movs	r1, #128	@ 0x80
 800ddf0:	68f8      	ldr	r0, [r7, #12]
 800ddf2:	f7ff ff49 	bl	800dc88 <SPI_WaitFlagStateUntilTimeout>
 800ddf6:	4603      	mov	r3, r0
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d02d      	beq.n	800de58 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de00:	f043 0220 	orr.w	r2, r3, #32
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800de08:	2303      	movs	r3, #3
 800de0a:	e026      	b.n	800de5a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	9300      	str	r3, [sp, #0]
 800de10:	68bb      	ldr	r3, [r7, #8]
 800de12:	2200      	movs	r2, #0
 800de14:	2101      	movs	r1, #1
 800de16:	68f8      	ldr	r0, [r7, #12]
 800de18:	f7ff ff36 	bl	800dc88 <SPI_WaitFlagStateUntilTimeout>
 800de1c:	4603      	mov	r3, r0
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d01a      	beq.n	800de58 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de26:	f043 0220 	orr.w	r2, r3, #32
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800de2e:	2303      	movs	r3, #3
 800de30:	e013      	b.n	800de5a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	9300      	str	r3, [sp, #0]
 800de36:	68bb      	ldr	r3, [r7, #8]
 800de38:	2200      	movs	r2, #0
 800de3a:	2101      	movs	r1, #1
 800de3c:	68f8      	ldr	r0, [r7, #12]
 800de3e:	f7ff ff23 	bl	800dc88 <SPI_WaitFlagStateUntilTimeout>
 800de42:	4603      	mov	r3, r0
 800de44:	2b00      	cmp	r3, #0
 800de46:	d007      	beq.n	800de58 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de4c:	f043 0220 	orr.w	r2, r3, #32
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800de54:	2303      	movs	r3, #3
 800de56:	e000      	b.n	800de5a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800de58:	2300      	movs	r3, #0
}
 800de5a:	4618      	mov	r0, r3
 800de5c:	3710      	adds	r7, #16
 800de5e:	46bd      	mov	sp, r7
 800de60:	bd80      	pop	{r7, pc}
	...

0800de64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800de64:	b580      	push	{r7, lr}
 800de66:	b088      	sub	sp, #32
 800de68:	af02      	add	r7, sp, #8
 800de6a:	60f8      	str	r0, [r7, #12]
 800de6c:	60b9      	str	r1, [r7, #8]
 800de6e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	9300      	str	r3, [sp, #0]
 800de74:	68bb      	ldr	r3, [r7, #8]
 800de76:	2201      	movs	r2, #1
 800de78:	2102      	movs	r1, #2
 800de7a:	68f8      	ldr	r0, [r7, #12]
 800de7c:	f7ff ff04 	bl	800dc88 <SPI_WaitFlagStateUntilTimeout>
 800de80:	4603      	mov	r3, r0
 800de82:	2b00      	cmp	r3, #0
 800de84:	d007      	beq.n	800de96 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de8a:	f043 0220 	orr.w	r2, r3, #32
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800de92:	2303      	movs	r3, #3
 800de94:	e032      	b.n	800defc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800de96:	4b1b      	ldr	r3, [pc, #108]	@ (800df04 <SPI_EndRxTxTransaction+0xa0>)
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	4a1b      	ldr	r2, [pc, #108]	@ (800df08 <SPI_EndRxTxTransaction+0xa4>)
 800de9c:	fba2 2303 	umull	r2, r3, r2, r3
 800dea0:	0d5b      	lsrs	r3, r3, #21
 800dea2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800dea6:	fb02 f303 	mul.w	r3, r2, r3
 800deaa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	685b      	ldr	r3, [r3, #4]
 800deb0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800deb4:	d112      	bne.n	800dedc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	9300      	str	r3, [sp, #0]
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	2200      	movs	r2, #0
 800debe:	2180      	movs	r1, #128	@ 0x80
 800dec0:	68f8      	ldr	r0, [r7, #12]
 800dec2:	f7ff fee1 	bl	800dc88 <SPI_WaitFlagStateUntilTimeout>
 800dec6:	4603      	mov	r3, r0
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d016      	beq.n	800defa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ded0:	f043 0220 	orr.w	r2, r3, #32
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800ded8:	2303      	movs	r3, #3
 800deda:	e00f      	b.n	800defc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800dedc:	697b      	ldr	r3, [r7, #20]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d00a      	beq.n	800def8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800dee2:	697b      	ldr	r3, [r7, #20]
 800dee4:	3b01      	subs	r3, #1
 800dee6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	689b      	ldr	r3, [r3, #8]
 800deee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800def2:	2b80      	cmp	r3, #128	@ 0x80
 800def4:	d0f2      	beq.n	800dedc <SPI_EndRxTxTransaction+0x78>
 800def6:	e000      	b.n	800defa <SPI_EndRxTxTransaction+0x96>
        break;
 800def8:	bf00      	nop
  }

  return HAL_OK;
 800defa:	2300      	movs	r3, #0
}
 800defc:	4618      	mov	r0, r3
 800defe:	3718      	adds	r7, #24
 800df00:	46bd      	mov	sp, r7
 800df02:	bd80      	pop	{r7, pc}
 800df04:	20000054 	.word	0x20000054
 800df08:	165e9f81 	.word	0x165e9f81

0800df0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800df0c:	b580      	push	{r7, lr}
 800df0e:	b082      	sub	sp, #8
 800df10:	af00      	add	r7, sp, #0
 800df12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	2b00      	cmp	r3, #0
 800df18:	d101      	bne.n	800df1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800df1a:	2301      	movs	r3, #1
 800df1c:	e041      	b.n	800dfa2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800df24:	b2db      	uxtb	r3, r3
 800df26:	2b00      	cmp	r3, #0
 800df28:	d106      	bne.n	800df38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	2200      	movs	r2, #0
 800df2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800df32:	6878      	ldr	r0, [r7, #4]
 800df34:	f7fb fd64 	bl	8009a00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	2202      	movs	r2, #2
 800df3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	681a      	ldr	r2, [r3, #0]
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	3304      	adds	r3, #4
 800df48:	4619      	mov	r1, r3
 800df4a:	4610      	mov	r0, r2
 800df4c:	f000 fd28 	bl	800e9a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	2201      	movs	r2, #1
 800df54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	2201      	movs	r2, #1
 800df5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	2201      	movs	r2, #1
 800df64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	2201      	movs	r2, #1
 800df6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	2201      	movs	r2, #1
 800df74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	2201      	movs	r2, #1
 800df7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	2201      	movs	r2, #1
 800df84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	2201      	movs	r2, #1
 800df8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	2201      	movs	r2, #1
 800df94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	2201      	movs	r2, #1
 800df9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800dfa0:	2300      	movs	r3, #0
}
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	3708      	adds	r7, #8
 800dfa6:	46bd      	mov	sp, r7
 800dfa8:	bd80      	pop	{r7, pc}
	...

0800dfac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800dfac:	b480      	push	{r7}
 800dfae:	b085      	sub	sp, #20
 800dfb0:	af00      	add	r7, sp, #0
 800dfb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dfba:	b2db      	uxtb	r3, r3
 800dfbc:	2b01      	cmp	r3, #1
 800dfbe:	d001      	beq.n	800dfc4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800dfc0:	2301      	movs	r3, #1
 800dfc2:	e046      	b.n	800e052 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2202      	movs	r2, #2
 800dfc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	4a23      	ldr	r2, [pc, #140]	@ (800e060 <HAL_TIM_Base_Start+0xb4>)
 800dfd2:	4293      	cmp	r3, r2
 800dfd4:	d022      	beq.n	800e01c <HAL_TIM_Base_Start+0x70>
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfde:	d01d      	beq.n	800e01c <HAL_TIM_Base_Start+0x70>
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	4a1f      	ldr	r2, [pc, #124]	@ (800e064 <HAL_TIM_Base_Start+0xb8>)
 800dfe6:	4293      	cmp	r3, r2
 800dfe8:	d018      	beq.n	800e01c <HAL_TIM_Base_Start+0x70>
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	4a1e      	ldr	r2, [pc, #120]	@ (800e068 <HAL_TIM_Base_Start+0xbc>)
 800dff0:	4293      	cmp	r3, r2
 800dff2:	d013      	beq.n	800e01c <HAL_TIM_Base_Start+0x70>
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	4a1c      	ldr	r2, [pc, #112]	@ (800e06c <HAL_TIM_Base_Start+0xc0>)
 800dffa:	4293      	cmp	r3, r2
 800dffc:	d00e      	beq.n	800e01c <HAL_TIM_Base_Start+0x70>
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	4a1b      	ldr	r2, [pc, #108]	@ (800e070 <HAL_TIM_Base_Start+0xc4>)
 800e004:	4293      	cmp	r3, r2
 800e006:	d009      	beq.n	800e01c <HAL_TIM_Base_Start+0x70>
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	4a19      	ldr	r2, [pc, #100]	@ (800e074 <HAL_TIM_Base_Start+0xc8>)
 800e00e:	4293      	cmp	r3, r2
 800e010:	d004      	beq.n	800e01c <HAL_TIM_Base_Start+0x70>
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	4a18      	ldr	r2, [pc, #96]	@ (800e078 <HAL_TIM_Base_Start+0xcc>)
 800e018:	4293      	cmp	r3, r2
 800e01a:	d111      	bne.n	800e040 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	689b      	ldr	r3, [r3, #8]
 800e022:	f003 0307 	and.w	r3, r3, #7
 800e026:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	2b06      	cmp	r3, #6
 800e02c:	d010      	beq.n	800e050 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	681a      	ldr	r2, [r3, #0]
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	f042 0201 	orr.w	r2, r2, #1
 800e03c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e03e:	e007      	b.n	800e050 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	681a      	ldr	r2, [r3, #0]
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	f042 0201 	orr.w	r2, r2, #1
 800e04e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e050:	2300      	movs	r3, #0
}
 800e052:	4618      	mov	r0, r3
 800e054:	3714      	adds	r7, #20
 800e056:	46bd      	mov	sp, r7
 800e058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e05c:	4770      	bx	lr
 800e05e:	bf00      	nop
 800e060:	40010000 	.word	0x40010000
 800e064:	40000400 	.word	0x40000400
 800e068:	40000800 	.word	0x40000800
 800e06c:	40000c00 	.word	0x40000c00
 800e070:	40010400 	.word	0x40010400
 800e074:	40014000 	.word	0x40014000
 800e078:	40001800 	.word	0x40001800

0800e07c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e07c:	b480      	push	{r7}
 800e07e:	b085      	sub	sp, #20
 800e080:	af00      	add	r7, sp, #0
 800e082:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e08a:	b2db      	uxtb	r3, r3
 800e08c:	2b01      	cmp	r3, #1
 800e08e:	d001      	beq.n	800e094 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e090:	2301      	movs	r3, #1
 800e092:	e04e      	b.n	800e132 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	2202      	movs	r2, #2
 800e098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	68da      	ldr	r2, [r3, #12]
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	f042 0201 	orr.w	r2, r2, #1
 800e0aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	4a23      	ldr	r2, [pc, #140]	@ (800e140 <HAL_TIM_Base_Start_IT+0xc4>)
 800e0b2:	4293      	cmp	r3, r2
 800e0b4:	d022      	beq.n	800e0fc <HAL_TIM_Base_Start_IT+0x80>
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e0be:	d01d      	beq.n	800e0fc <HAL_TIM_Base_Start_IT+0x80>
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	4a1f      	ldr	r2, [pc, #124]	@ (800e144 <HAL_TIM_Base_Start_IT+0xc8>)
 800e0c6:	4293      	cmp	r3, r2
 800e0c8:	d018      	beq.n	800e0fc <HAL_TIM_Base_Start_IT+0x80>
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	4a1e      	ldr	r2, [pc, #120]	@ (800e148 <HAL_TIM_Base_Start_IT+0xcc>)
 800e0d0:	4293      	cmp	r3, r2
 800e0d2:	d013      	beq.n	800e0fc <HAL_TIM_Base_Start_IT+0x80>
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	4a1c      	ldr	r2, [pc, #112]	@ (800e14c <HAL_TIM_Base_Start_IT+0xd0>)
 800e0da:	4293      	cmp	r3, r2
 800e0dc:	d00e      	beq.n	800e0fc <HAL_TIM_Base_Start_IT+0x80>
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	4a1b      	ldr	r2, [pc, #108]	@ (800e150 <HAL_TIM_Base_Start_IT+0xd4>)
 800e0e4:	4293      	cmp	r3, r2
 800e0e6:	d009      	beq.n	800e0fc <HAL_TIM_Base_Start_IT+0x80>
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	4a19      	ldr	r2, [pc, #100]	@ (800e154 <HAL_TIM_Base_Start_IT+0xd8>)
 800e0ee:	4293      	cmp	r3, r2
 800e0f0:	d004      	beq.n	800e0fc <HAL_TIM_Base_Start_IT+0x80>
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	4a18      	ldr	r2, [pc, #96]	@ (800e158 <HAL_TIM_Base_Start_IT+0xdc>)
 800e0f8:	4293      	cmp	r3, r2
 800e0fa:	d111      	bne.n	800e120 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	689b      	ldr	r3, [r3, #8]
 800e102:	f003 0307 	and.w	r3, r3, #7
 800e106:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	2b06      	cmp	r3, #6
 800e10c:	d010      	beq.n	800e130 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	681a      	ldr	r2, [r3, #0]
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	f042 0201 	orr.w	r2, r2, #1
 800e11c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e11e:	e007      	b.n	800e130 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	681a      	ldr	r2, [r3, #0]
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	f042 0201 	orr.w	r2, r2, #1
 800e12e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e130:	2300      	movs	r3, #0
}
 800e132:	4618      	mov	r0, r3
 800e134:	3714      	adds	r7, #20
 800e136:	46bd      	mov	sp, r7
 800e138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13c:	4770      	bx	lr
 800e13e:	bf00      	nop
 800e140:	40010000 	.word	0x40010000
 800e144:	40000400 	.word	0x40000400
 800e148:	40000800 	.word	0x40000800
 800e14c:	40000c00 	.word	0x40000c00
 800e150:	40010400 	.word	0x40010400
 800e154:	40014000 	.word	0x40014000
 800e158:	40001800 	.word	0x40001800

0800e15c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b082      	sub	sp, #8
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	2b00      	cmp	r3, #0
 800e168:	d101      	bne.n	800e16e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e16a:	2301      	movs	r3, #1
 800e16c:	e041      	b.n	800e1f2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e174:	b2db      	uxtb	r3, r3
 800e176:	2b00      	cmp	r3, #0
 800e178:	d106      	bne.n	800e188 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	2200      	movs	r2, #0
 800e17e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e182:	6878      	ldr	r0, [r7, #4]
 800e184:	f000 f88d 	bl	800e2a2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	2202      	movs	r2, #2
 800e18c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681a      	ldr	r2, [r3, #0]
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	3304      	adds	r3, #4
 800e198:	4619      	mov	r1, r3
 800e19a:	4610      	mov	r0, r2
 800e19c:	f000 fc00 	bl	800e9a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	2201      	movs	r2, #1
 800e1a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	2201      	movs	r2, #1
 800e1ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	2201      	movs	r2, #1
 800e1b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	2201      	movs	r2, #1
 800e1bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	2201      	movs	r2, #1
 800e1c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	2201      	movs	r2, #1
 800e1cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	2201      	movs	r2, #1
 800e1d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	2201      	movs	r2, #1
 800e1dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	2201      	movs	r2, #1
 800e1e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	2201      	movs	r2, #1
 800e1ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e1f0:	2300      	movs	r3, #0
}
 800e1f2:	4618      	mov	r0, r3
 800e1f4:	3708      	adds	r7, #8
 800e1f6:	46bd      	mov	sp, r7
 800e1f8:	bd80      	pop	{r7, pc}

0800e1fa <HAL_TIM_PWM_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
{
 800e1fa:	b580      	push	{r7, lr}
 800e1fc:	b082      	sub	sp, #8
 800e1fe:	af00      	add	r7, sp, #0
 800e200:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	2202      	movs	r2, #2
 800e206:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	6a1a      	ldr	r2, [r3, #32]
 800e210:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e214:	4013      	ands	r3, r2
 800e216:	2b00      	cmp	r3, #0
 800e218:	d10f      	bne.n	800e23a <HAL_TIM_PWM_DeInit+0x40>
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	6a1a      	ldr	r2, [r3, #32]
 800e220:	f240 4344 	movw	r3, #1092	@ 0x444
 800e224:	4013      	ands	r3, r2
 800e226:	2b00      	cmp	r3, #0
 800e228:	d107      	bne.n	800e23a <HAL_TIM_PWM_DeInit+0x40>
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	681a      	ldr	r2, [r3, #0]
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	f022 0201 	bic.w	r2, r2, #1
 800e238:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->PWM_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_PWM_MspDeInit(htim);
 800e23a:	6878      	ldr	r0, [r7, #4]
 800e23c:	f000 f83b 	bl	800e2b6 <HAL_TIM_PWM_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	2200      	movs	r2, #0
 800e244:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	2200      	movs	r2, #0
 800e24c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	2200      	movs	r2, #0
 800e254:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	2200      	movs	r2, #0
 800e25c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	2200      	movs	r2, #0
 800e264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	2200      	movs	r2, #0
 800e26c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	2200      	movs	r2, #0
 800e274:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	2200      	movs	r2, #0
 800e27c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	2200      	movs	r2, #0
 800e284:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	2200      	movs	r2, #0
 800e28c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	2200      	movs	r2, #0
 800e294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e298:	2300      	movs	r3, #0
}
 800e29a:	4618      	mov	r0, r3
 800e29c:	3708      	adds	r7, #8
 800e29e:	46bd      	mov	sp, r7
 800e2a0:	bd80      	pop	{r7, pc}

0800e2a2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800e2a2:	b480      	push	{r7}
 800e2a4:	b083      	sub	sp, #12
 800e2a6:	af00      	add	r7, sp, #0
 800e2a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800e2aa:	bf00      	nop
 800e2ac:	370c      	adds	r7, #12
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b4:	4770      	bx	lr

0800e2b6 <HAL_TIM_PWM_MspDeInit>:
  * @brief  DeInitializes TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
{
 800e2b6:	b480      	push	{r7}
 800e2b8:	b083      	sub	sp, #12
 800e2ba:	af00      	add	r7, sp, #0
 800e2bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
   */
}
 800e2be:	bf00      	nop
 800e2c0:	370c      	adds	r7, #12
 800e2c2:	46bd      	mov	sp, r7
 800e2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2c8:	4770      	bx	lr
	...

0800e2cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e2cc:	b580      	push	{r7, lr}
 800e2ce:	b084      	sub	sp, #16
 800e2d0:	af00      	add	r7, sp, #0
 800e2d2:	6078      	str	r0, [r7, #4]
 800e2d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d109      	bne.n	800e2f0 <HAL_TIM_PWM_Start+0x24>
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e2e2:	b2db      	uxtb	r3, r3
 800e2e4:	2b01      	cmp	r3, #1
 800e2e6:	bf14      	ite	ne
 800e2e8:	2301      	movne	r3, #1
 800e2ea:	2300      	moveq	r3, #0
 800e2ec:	b2db      	uxtb	r3, r3
 800e2ee:	e022      	b.n	800e336 <HAL_TIM_PWM_Start+0x6a>
 800e2f0:	683b      	ldr	r3, [r7, #0]
 800e2f2:	2b04      	cmp	r3, #4
 800e2f4:	d109      	bne.n	800e30a <HAL_TIM_PWM_Start+0x3e>
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e2fc:	b2db      	uxtb	r3, r3
 800e2fe:	2b01      	cmp	r3, #1
 800e300:	bf14      	ite	ne
 800e302:	2301      	movne	r3, #1
 800e304:	2300      	moveq	r3, #0
 800e306:	b2db      	uxtb	r3, r3
 800e308:	e015      	b.n	800e336 <HAL_TIM_PWM_Start+0x6a>
 800e30a:	683b      	ldr	r3, [r7, #0]
 800e30c:	2b08      	cmp	r3, #8
 800e30e:	d109      	bne.n	800e324 <HAL_TIM_PWM_Start+0x58>
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e316:	b2db      	uxtb	r3, r3
 800e318:	2b01      	cmp	r3, #1
 800e31a:	bf14      	ite	ne
 800e31c:	2301      	movne	r3, #1
 800e31e:	2300      	moveq	r3, #0
 800e320:	b2db      	uxtb	r3, r3
 800e322:	e008      	b.n	800e336 <HAL_TIM_PWM_Start+0x6a>
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e32a:	b2db      	uxtb	r3, r3
 800e32c:	2b01      	cmp	r3, #1
 800e32e:	bf14      	ite	ne
 800e330:	2301      	movne	r3, #1
 800e332:	2300      	moveq	r3, #0
 800e334:	b2db      	uxtb	r3, r3
 800e336:	2b00      	cmp	r3, #0
 800e338:	d001      	beq.n	800e33e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800e33a:	2301      	movs	r3, #1
 800e33c:	e07c      	b.n	800e438 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e33e:	683b      	ldr	r3, [r7, #0]
 800e340:	2b00      	cmp	r3, #0
 800e342:	d104      	bne.n	800e34e <HAL_TIM_PWM_Start+0x82>
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	2202      	movs	r2, #2
 800e348:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e34c:	e013      	b.n	800e376 <HAL_TIM_PWM_Start+0xaa>
 800e34e:	683b      	ldr	r3, [r7, #0]
 800e350:	2b04      	cmp	r3, #4
 800e352:	d104      	bne.n	800e35e <HAL_TIM_PWM_Start+0x92>
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	2202      	movs	r2, #2
 800e358:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e35c:	e00b      	b.n	800e376 <HAL_TIM_PWM_Start+0xaa>
 800e35e:	683b      	ldr	r3, [r7, #0]
 800e360:	2b08      	cmp	r3, #8
 800e362:	d104      	bne.n	800e36e <HAL_TIM_PWM_Start+0xa2>
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	2202      	movs	r2, #2
 800e368:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e36c:	e003      	b.n	800e376 <HAL_TIM_PWM_Start+0xaa>
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	2202      	movs	r2, #2
 800e372:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	2201      	movs	r2, #1
 800e37c:	6839      	ldr	r1, [r7, #0]
 800e37e:	4618      	mov	r0, r3
 800e380:	f000 fe04 	bl	800ef8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	4a2d      	ldr	r2, [pc, #180]	@ (800e440 <HAL_TIM_PWM_Start+0x174>)
 800e38a:	4293      	cmp	r3, r2
 800e38c:	d004      	beq.n	800e398 <HAL_TIM_PWM_Start+0xcc>
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	4a2c      	ldr	r2, [pc, #176]	@ (800e444 <HAL_TIM_PWM_Start+0x178>)
 800e394:	4293      	cmp	r3, r2
 800e396:	d101      	bne.n	800e39c <HAL_TIM_PWM_Start+0xd0>
 800e398:	2301      	movs	r3, #1
 800e39a:	e000      	b.n	800e39e <HAL_TIM_PWM_Start+0xd2>
 800e39c:	2300      	movs	r3, #0
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d007      	beq.n	800e3b2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e3b0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	4a22      	ldr	r2, [pc, #136]	@ (800e440 <HAL_TIM_PWM_Start+0x174>)
 800e3b8:	4293      	cmp	r3, r2
 800e3ba:	d022      	beq.n	800e402 <HAL_TIM_PWM_Start+0x136>
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e3c4:	d01d      	beq.n	800e402 <HAL_TIM_PWM_Start+0x136>
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	4a1f      	ldr	r2, [pc, #124]	@ (800e448 <HAL_TIM_PWM_Start+0x17c>)
 800e3cc:	4293      	cmp	r3, r2
 800e3ce:	d018      	beq.n	800e402 <HAL_TIM_PWM_Start+0x136>
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	4a1d      	ldr	r2, [pc, #116]	@ (800e44c <HAL_TIM_PWM_Start+0x180>)
 800e3d6:	4293      	cmp	r3, r2
 800e3d8:	d013      	beq.n	800e402 <HAL_TIM_PWM_Start+0x136>
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	4a1c      	ldr	r2, [pc, #112]	@ (800e450 <HAL_TIM_PWM_Start+0x184>)
 800e3e0:	4293      	cmp	r3, r2
 800e3e2:	d00e      	beq.n	800e402 <HAL_TIM_PWM_Start+0x136>
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	4a16      	ldr	r2, [pc, #88]	@ (800e444 <HAL_TIM_PWM_Start+0x178>)
 800e3ea:	4293      	cmp	r3, r2
 800e3ec:	d009      	beq.n	800e402 <HAL_TIM_PWM_Start+0x136>
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	4a18      	ldr	r2, [pc, #96]	@ (800e454 <HAL_TIM_PWM_Start+0x188>)
 800e3f4:	4293      	cmp	r3, r2
 800e3f6:	d004      	beq.n	800e402 <HAL_TIM_PWM_Start+0x136>
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	4a16      	ldr	r2, [pc, #88]	@ (800e458 <HAL_TIM_PWM_Start+0x18c>)
 800e3fe:	4293      	cmp	r3, r2
 800e400:	d111      	bne.n	800e426 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	689b      	ldr	r3, [r3, #8]
 800e408:	f003 0307 	and.w	r3, r3, #7
 800e40c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	2b06      	cmp	r3, #6
 800e412:	d010      	beq.n	800e436 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	681a      	ldr	r2, [r3, #0]
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	f042 0201 	orr.w	r2, r2, #1
 800e422:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e424:	e007      	b.n	800e436 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	681a      	ldr	r2, [r3, #0]
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	f042 0201 	orr.w	r2, r2, #1
 800e434:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e436:	2300      	movs	r3, #0
}
 800e438:	4618      	mov	r0, r3
 800e43a:	3710      	adds	r7, #16
 800e43c:	46bd      	mov	sp, r7
 800e43e:	bd80      	pop	{r7, pc}
 800e440:	40010000 	.word	0x40010000
 800e444:	40010400 	.word	0x40010400
 800e448:	40000400 	.word	0x40000400
 800e44c:	40000800 	.word	0x40000800
 800e450:	40000c00 	.word	0x40000c00
 800e454:	40014000 	.word	0x40014000
 800e458:	40001800 	.word	0x40001800

0800e45c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e45c:	b580      	push	{r7, lr}
 800e45e:	b084      	sub	sp, #16
 800e460:	af00      	add	r7, sp, #0
 800e462:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	68db      	ldr	r3, [r3, #12]
 800e46a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	691b      	ldr	r3, [r3, #16]
 800e472:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e474:	68bb      	ldr	r3, [r7, #8]
 800e476:	f003 0302 	and.w	r3, r3, #2
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d020      	beq.n	800e4c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	f003 0302 	and.w	r3, r3, #2
 800e484:	2b00      	cmp	r3, #0
 800e486:	d01b      	beq.n	800e4c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	f06f 0202 	mvn.w	r2, #2
 800e490:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	2201      	movs	r2, #1
 800e496:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	699b      	ldr	r3, [r3, #24]
 800e49e:	f003 0303 	and.w	r3, r3, #3
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d003      	beq.n	800e4ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e4a6:	6878      	ldr	r0, [r7, #4]
 800e4a8:	f000 fa5b 	bl	800e962 <HAL_TIM_IC_CaptureCallback>
 800e4ac:	e005      	b.n	800e4ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e4ae:	6878      	ldr	r0, [r7, #4]
 800e4b0:	f000 fa4d 	bl	800e94e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e4b4:	6878      	ldr	r0, [r7, #4]
 800e4b6:	f000 fa5e 	bl	800e976 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	2200      	movs	r2, #0
 800e4be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e4c0:	68bb      	ldr	r3, [r7, #8]
 800e4c2:	f003 0304 	and.w	r3, r3, #4
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d020      	beq.n	800e50c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	f003 0304 	and.w	r3, r3, #4
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d01b      	beq.n	800e50c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	f06f 0204 	mvn.w	r2, #4
 800e4dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	2202      	movs	r2, #2
 800e4e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	699b      	ldr	r3, [r3, #24]
 800e4ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d003      	beq.n	800e4fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e4f2:	6878      	ldr	r0, [r7, #4]
 800e4f4:	f000 fa35 	bl	800e962 <HAL_TIM_IC_CaptureCallback>
 800e4f8:	e005      	b.n	800e506 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e4fa:	6878      	ldr	r0, [r7, #4]
 800e4fc:	f000 fa27 	bl	800e94e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e500:	6878      	ldr	r0, [r7, #4]
 800e502:	f000 fa38 	bl	800e976 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	2200      	movs	r2, #0
 800e50a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e50c:	68bb      	ldr	r3, [r7, #8]
 800e50e:	f003 0308 	and.w	r3, r3, #8
 800e512:	2b00      	cmp	r3, #0
 800e514:	d020      	beq.n	800e558 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	f003 0308 	and.w	r3, r3, #8
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d01b      	beq.n	800e558 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	f06f 0208 	mvn.w	r2, #8
 800e528:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	2204      	movs	r2, #4
 800e52e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	69db      	ldr	r3, [r3, #28]
 800e536:	f003 0303 	and.w	r3, r3, #3
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d003      	beq.n	800e546 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e53e:	6878      	ldr	r0, [r7, #4]
 800e540:	f000 fa0f 	bl	800e962 <HAL_TIM_IC_CaptureCallback>
 800e544:	e005      	b.n	800e552 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e546:	6878      	ldr	r0, [r7, #4]
 800e548:	f000 fa01 	bl	800e94e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e54c:	6878      	ldr	r0, [r7, #4]
 800e54e:	f000 fa12 	bl	800e976 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	2200      	movs	r2, #0
 800e556:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e558:	68bb      	ldr	r3, [r7, #8]
 800e55a:	f003 0310 	and.w	r3, r3, #16
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d020      	beq.n	800e5a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	f003 0310 	and.w	r3, r3, #16
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d01b      	beq.n	800e5a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	f06f 0210 	mvn.w	r2, #16
 800e574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	2208      	movs	r2, #8
 800e57a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	69db      	ldr	r3, [r3, #28]
 800e582:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e586:	2b00      	cmp	r3, #0
 800e588:	d003      	beq.n	800e592 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e58a:	6878      	ldr	r0, [r7, #4]
 800e58c:	f000 f9e9 	bl	800e962 <HAL_TIM_IC_CaptureCallback>
 800e590:	e005      	b.n	800e59e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e592:	6878      	ldr	r0, [r7, #4]
 800e594:	f000 f9db 	bl	800e94e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e598:	6878      	ldr	r0, [r7, #4]
 800e59a:	f000 f9ec 	bl	800e976 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	2200      	movs	r2, #0
 800e5a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e5a4:	68bb      	ldr	r3, [r7, #8]
 800e5a6:	f003 0301 	and.w	r3, r3, #1
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d00c      	beq.n	800e5c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	f003 0301 	and.w	r3, r3, #1
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d007      	beq.n	800e5c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	f06f 0201 	mvn.w	r2, #1
 800e5c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e5c2:	6878      	ldr	r0, [r7, #4]
 800e5c4:	f7fa f836 	bl	8008634 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800e5c8:	68bb      	ldr	r3, [r7, #8]
 800e5ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d00c      	beq.n	800e5ec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d007      	beq.n	800e5ec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800e5e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e5e6:	6878      	ldr	r0, [r7, #4]
 800e5e8:	f000 fd7c 	bl	800f0e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e5ec:	68bb      	ldr	r3, [r7, #8]
 800e5ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d00c      	beq.n	800e610 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d007      	beq.n	800e610 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e60a:	6878      	ldr	r0, [r7, #4]
 800e60c:	f000 f9bd 	bl	800e98a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e610:	68bb      	ldr	r3, [r7, #8]
 800e612:	f003 0320 	and.w	r3, r3, #32
 800e616:	2b00      	cmp	r3, #0
 800e618:	d00c      	beq.n	800e634 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	f003 0320 	and.w	r3, r3, #32
 800e620:	2b00      	cmp	r3, #0
 800e622:	d007      	beq.n	800e634 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	f06f 0220 	mvn.w	r2, #32
 800e62c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e62e:	6878      	ldr	r0, [r7, #4]
 800e630:	f000 fd4e 	bl	800f0d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e634:	bf00      	nop
 800e636:	3710      	adds	r7, #16
 800e638:	46bd      	mov	sp, r7
 800e63a:	bd80      	pop	{r7, pc}

0800e63c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e63c:	b580      	push	{r7, lr}
 800e63e:	b086      	sub	sp, #24
 800e640:	af00      	add	r7, sp, #0
 800e642:	60f8      	str	r0, [r7, #12]
 800e644:	60b9      	str	r1, [r7, #8]
 800e646:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e648:	2300      	movs	r3, #0
 800e64a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e652:	2b01      	cmp	r3, #1
 800e654:	d101      	bne.n	800e65a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e656:	2302      	movs	r3, #2
 800e658:	e0ae      	b.n	800e7b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	2201      	movs	r2, #1
 800e65e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	2b0c      	cmp	r3, #12
 800e666:	f200 809f 	bhi.w	800e7a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800e66a:	a201      	add	r2, pc, #4	@ (adr r2, 800e670 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e66c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e670:	0800e6a5 	.word	0x0800e6a5
 800e674:	0800e7a9 	.word	0x0800e7a9
 800e678:	0800e7a9 	.word	0x0800e7a9
 800e67c:	0800e7a9 	.word	0x0800e7a9
 800e680:	0800e6e5 	.word	0x0800e6e5
 800e684:	0800e7a9 	.word	0x0800e7a9
 800e688:	0800e7a9 	.word	0x0800e7a9
 800e68c:	0800e7a9 	.word	0x0800e7a9
 800e690:	0800e727 	.word	0x0800e727
 800e694:	0800e7a9 	.word	0x0800e7a9
 800e698:	0800e7a9 	.word	0x0800e7a9
 800e69c:	0800e7a9 	.word	0x0800e7a9
 800e6a0:	0800e767 	.word	0x0800e767
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	68b9      	ldr	r1, [r7, #8]
 800e6aa:	4618      	mov	r0, r3
 800e6ac:	f000 fa24 	bl	800eaf8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	699a      	ldr	r2, [r3, #24]
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	f042 0208 	orr.w	r2, r2, #8
 800e6be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	699a      	ldr	r2, [r3, #24]
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	f022 0204 	bic.w	r2, r2, #4
 800e6ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	6999      	ldr	r1, [r3, #24]
 800e6d6:	68bb      	ldr	r3, [r7, #8]
 800e6d8:	691a      	ldr	r2, [r3, #16]
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	430a      	orrs	r2, r1
 800e6e0:	619a      	str	r2, [r3, #24]
      break;
 800e6e2:	e064      	b.n	800e7ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	68b9      	ldr	r1, [r7, #8]
 800e6ea:	4618      	mov	r0, r3
 800e6ec:	f000 fa74 	bl	800ebd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	699a      	ldr	r2, [r3, #24]
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e6fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	699a      	ldr	r2, [r3, #24]
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	681b      	ldr	r3, [r3, #0]
 800e70a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e70e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	6999      	ldr	r1, [r3, #24]
 800e716:	68bb      	ldr	r3, [r7, #8]
 800e718:	691b      	ldr	r3, [r3, #16]
 800e71a:	021a      	lsls	r2, r3, #8
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	430a      	orrs	r2, r1
 800e722:	619a      	str	r2, [r3, #24]
      break;
 800e724:	e043      	b.n	800e7ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	68b9      	ldr	r1, [r7, #8]
 800e72c:	4618      	mov	r0, r3
 800e72e:	f000 fac9 	bl	800ecc4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	69da      	ldr	r2, [r3, #28]
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	f042 0208 	orr.w	r2, r2, #8
 800e740:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	69da      	ldr	r2, [r3, #28]
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	f022 0204 	bic.w	r2, r2, #4
 800e750:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	69d9      	ldr	r1, [r3, #28]
 800e758:	68bb      	ldr	r3, [r7, #8]
 800e75a:	691a      	ldr	r2, [r3, #16]
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	430a      	orrs	r2, r1
 800e762:	61da      	str	r2, [r3, #28]
      break;
 800e764:	e023      	b.n	800e7ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	68b9      	ldr	r1, [r7, #8]
 800e76c:	4618      	mov	r0, r3
 800e76e:	f000 fb1d 	bl	800edac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	69da      	ldr	r2, [r3, #28]
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e780:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	69da      	ldr	r2, [r3, #28]
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e790:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	69d9      	ldr	r1, [r3, #28]
 800e798:	68bb      	ldr	r3, [r7, #8]
 800e79a:	691b      	ldr	r3, [r3, #16]
 800e79c:	021a      	lsls	r2, r3, #8
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	430a      	orrs	r2, r1
 800e7a4:	61da      	str	r2, [r3, #28]
      break;
 800e7a6:	e002      	b.n	800e7ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800e7a8:	2301      	movs	r3, #1
 800e7aa:	75fb      	strb	r3, [r7, #23]
      break;
 800e7ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	2200      	movs	r2, #0
 800e7b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e7b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	3718      	adds	r7, #24
 800e7bc:	46bd      	mov	sp, r7
 800e7be:	bd80      	pop	{r7, pc}

0800e7c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b084      	sub	sp, #16
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	6078      	str	r0, [r7, #4]
 800e7c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e7d4:	2b01      	cmp	r3, #1
 800e7d6:	d101      	bne.n	800e7dc <HAL_TIM_ConfigClockSource+0x1c>
 800e7d8:	2302      	movs	r3, #2
 800e7da:	e0b4      	b.n	800e946 <HAL_TIM_ConfigClockSource+0x186>
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	2201      	movs	r2, #1
 800e7e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	2202      	movs	r2, #2
 800e7e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	689b      	ldr	r3, [r3, #8]
 800e7f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e7f4:	68bb      	ldr	r3, [r7, #8]
 800e7f6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800e7fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e7fc:	68bb      	ldr	r3, [r7, #8]
 800e7fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e802:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	68ba      	ldr	r2, [r7, #8]
 800e80a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e80c:	683b      	ldr	r3, [r7, #0]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e814:	d03e      	beq.n	800e894 <HAL_TIM_ConfigClockSource+0xd4>
 800e816:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e81a:	f200 8087 	bhi.w	800e92c <HAL_TIM_ConfigClockSource+0x16c>
 800e81e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e822:	f000 8086 	beq.w	800e932 <HAL_TIM_ConfigClockSource+0x172>
 800e826:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e82a:	d87f      	bhi.n	800e92c <HAL_TIM_ConfigClockSource+0x16c>
 800e82c:	2b70      	cmp	r3, #112	@ 0x70
 800e82e:	d01a      	beq.n	800e866 <HAL_TIM_ConfigClockSource+0xa6>
 800e830:	2b70      	cmp	r3, #112	@ 0x70
 800e832:	d87b      	bhi.n	800e92c <HAL_TIM_ConfigClockSource+0x16c>
 800e834:	2b60      	cmp	r3, #96	@ 0x60
 800e836:	d050      	beq.n	800e8da <HAL_TIM_ConfigClockSource+0x11a>
 800e838:	2b60      	cmp	r3, #96	@ 0x60
 800e83a:	d877      	bhi.n	800e92c <HAL_TIM_ConfigClockSource+0x16c>
 800e83c:	2b50      	cmp	r3, #80	@ 0x50
 800e83e:	d03c      	beq.n	800e8ba <HAL_TIM_ConfigClockSource+0xfa>
 800e840:	2b50      	cmp	r3, #80	@ 0x50
 800e842:	d873      	bhi.n	800e92c <HAL_TIM_ConfigClockSource+0x16c>
 800e844:	2b40      	cmp	r3, #64	@ 0x40
 800e846:	d058      	beq.n	800e8fa <HAL_TIM_ConfigClockSource+0x13a>
 800e848:	2b40      	cmp	r3, #64	@ 0x40
 800e84a:	d86f      	bhi.n	800e92c <HAL_TIM_ConfigClockSource+0x16c>
 800e84c:	2b30      	cmp	r3, #48	@ 0x30
 800e84e:	d064      	beq.n	800e91a <HAL_TIM_ConfigClockSource+0x15a>
 800e850:	2b30      	cmp	r3, #48	@ 0x30
 800e852:	d86b      	bhi.n	800e92c <HAL_TIM_ConfigClockSource+0x16c>
 800e854:	2b20      	cmp	r3, #32
 800e856:	d060      	beq.n	800e91a <HAL_TIM_ConfigClockSource+0x15a>
 800e858:	2b20      	cmp	r3, #32
 800e85a:	d867      	bhi.n	800e92c <HAL_TIM_ConfigClockSource+0x16c>
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d05c      	beq.n	800e91a <HAL_TIM_ConfigClockSource+0x15a>
 800e860:	2b10      	cmp	r3, #16
 800e862:	d05a      	beq.n	800e91a <HAL_TIM_ConfigClockSource+0x15a>
 800e864:	e062      	b.n	800e92c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e86a:	683b      	ldr	r3, [r7, #0]
 800e86c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e86e:	683b      	ldr	r3, [r7, #0]
 800e870:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e872:	683b      	ldr	r3, [r7, #0]
 800e874:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e876:	f000 fb69 	bl	800ef4c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	689b      	ldr	r3, [r3, #8]
 800e880:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e882:	68bb      	ldr	r3, [r7, #8]
 800e884:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e888:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	68ba      	ldr	r2, [r7, #8]
 800e890:	609a      	str	r2, [r3, #8]
      break;
 800e892:	e04f      	b.n	800e934 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e898:	683b      	ldr	r3, [r7, #0]
 800e89a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e89c:	683b      	ldr	r3, [r7, #0]
 800e89e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e8a0:	683b      	ldr	r3, [r7, #0]
 800e8a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e8a4:	f000 fb52 	bl	800ef4c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	689a      	ldr	r2, [r3, #8]
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e8b6:	609a      	str	r2, [r3, #8]
      break;
 800e8b8:	e03c      	b.n	800e934 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e8be:	683b      	ldr	r3, [r7, #0]
 800e8c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e8c2:	683b      	ldr	r3, [r7, #0]
 800e8c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e8c6:	461a      	mov	r2, r3
 800e8c8:	f000 fac6 	bl	800ee58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	2150      	movs	r1, #80	@ 0x50
 800e8d2:	4618      	mov	r0, r3
 800e8d4:	f000 fb1f 	bl	800ef16 <TIM_ITRx_SetConfig>
      break;
 800e8d8:	e02c      	b.n	800e934 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e8de:	683b      	ldr	r3, [r7, #0]
 800e8e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e8e2:	683b      	ldr	r3, [r7, #0]
 800e8e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e8e6:	461a      	mov	r2, r3
 800e8e8:	f000 fae5 	bl	800eeb6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	2160      	movs	r1, #96	@ 0x60
 800e8f2:	4618      	mov	r0, r3
 800e8f4:	f000 fb0f 	bl	800ef16 <TIM_ITRx_SetConfig>
      break;
 800e8f8:	e01c      	b.n	800e934 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e8fe:	683b      	ldr	r3, [r7, #0]
 800e900:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e906:	461a      	mov	r2, r3
 800e908:	f000 faa6 	bl	800ee58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	2140      	movs	r1, #64	@ 0x40
 800e912:	4618      	mov	r0, r3
 800e914:	f000 faff 	bl	800ef16 <TIM_ITRx_SetConfig>
      break;
 800e918:	e00c      	b.n	800e934 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	681a      	ldr	r2, [r3, #0]
 800e91e:	683b      	ldr	r3, [r7, #0]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	4619      	mov	r1, r3
 800e924:	4610      	mov	r0, r2
 800e926:	f000 faf6 	bl	800ef16 <TIM_ITRx_SetConfig>
      break;
 800e92a:	e003      	b.n	800e934 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800e92c:	2301      	movs	r3, #1
 800e92e:	73fb      	strb	r3, [r7, #15]
      break;
 800e930:	e000      	b.n	800e934 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800e932:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	2201      	movs	r2, #1
 800e938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	2200      	movs	r2, #0
 800e940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e944:	7bfb      	ldrb	r3, [r7, #15]
}
 800e946:	4618      	mov	r0, r3
 800e948:	3710      	adds	r7, #16
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bd80      	pop	{r7, pc}

0800e94e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e94e:	b480      	push	{r7}
 800e950:	b083      	sub	sp, #12
 800e952:	af00      	add	r7, sp, #0
 800e954:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e956:	bf00      	nop
 800e958:	370c      	adds	r7, #12
 800e95a:	46bd      	mov	sp, r7
 800e95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e960:	4770      	bx	lr

0800e962 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e962:	b480      	push	{r7}
 800e964:	b083      	sub	sp, #12
 800e966:	af00      	add	r7, sp, #0
 800e968:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e96a:	bf00      	nop
 800e96c:	370c      	adds	r7, #12
 800e96e:	46bd      	mov	sp, r7
 800e970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e974:	4770      	bx	lr

0800e976 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e976:	b480      	push	{r7}
 800e978:	b083      	sub	sp, #12
 800e97a:	af00      	add	r7, sp, #0
 800e97c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e97e:	bf00      	nop
 800e980:	370c      	adds	r7, #12
 800e982:	46bd      	mov	sp, r7
 800e984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e988:	4770      	bx	lr

0800e98a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e98a:	b480      	push	{r7}
 800e98c:	b083      	sub	sp, #12
 800e98e:	af00      	add	r7, sp, #0
 800e990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e992:	bf00      	nop
 800e994:	370c      	adds	r7, #12
 800e996:	46bd      	mov	sp, r7
 800e998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99c:	4770      	bx	lr
	...

0800e9a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e9a0:	b480      	push	{r7}
 800e9a2:	b085      	sub	sp, #20
 800e9a4:	af00      	add	r7, sp, #0
 800e9a6:	6078      	str	r0, [r7, #4]
 800e9a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	4a46      	ldr	r2, [pc, #280]	@ (800eacc <TIM_Base_SetConfig+0x12c>)
 800e9b4:	4293      	cmp	r3, r2
 800e9b6:	d013      	beq.n	800e9e0 <TIM_Base_SetConfig+0x40>
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e9be:	d00f      	beq.n	800e9e0 <TIM_Base_SetConfig+0x40>
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	4a43      	ldr	r2, [pc, #268]	@ (800ead0 <TIM_Base_SetConfig+0x130>)
 800e9c4:	4293      	cmp	r3, r2
 800e9c6:	d00b      	beq.n	800e9e0 <TIM_Base_SetConfig+0x40>
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	4a42      	ldr	r2, [pc, #264]	@ (800ead4 <TIM_Base_SetConfig+0x134>)
 800e9cc:	4293      	cmp	r3, r2
 800e9ce:	d007      	beq.n	800e9e0 <TIM_Base_SetConfig+0x40>
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	4a41      	ldr	r2, [pc, #260]	@ (800ead8 <TIM_Base_SetConfig+0x138>)
 800e9d4:	4293      	cmp	r3, r2
 800e9d6:	d003      	beq.n	800e9e0 <TIM_Base_SetConfig+0x40>
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	4a40      	ldr	r2, [pc, #256]	@ (800eadc <TIM_Base_SetConfig+0x13c>)
 800e9dc:	4293      	cmp	r3, r2
 800e9de:	d108      	bne.n	800e9f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e9e8:	683b      	ldr	r3, [r7, #0]
 800e9ea:	685b      	ldr	r3, [r3, #4]
 800e9ec:	68fa      	ldr	r2, [r7, #12]
 800e9ee:	4313      	orrs	r3, r2
 800e9f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	4a35      	ldr	r2, [pc, #212]	@ (800eacc <TIM_Base_SetConfig+0x12c>)
 800e9f6:	4293      	cmp	r3, r2
 800e9f8:	d02b      	beq.n	800ea52 <TIM_Base_SetConfig+0xb2>
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea00:	d027      	beq.n	800ea52 <TIM_Base_SetConfig+0xb2>
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	4a32      	ldr	r2, [pc, #200]	@ (800ead0 <TIM_Base_SetConfig+0x130>)
 800ea06:	4293      	cmp	r3, r2
 800ea08:	d023      	beq.n	800ea52 <TIM_Base_SetConfig+0xb2>
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	4a31      	ldr	r2, [pc, #196]	@ (800ead4 <TIM_Base_SetConfig+0x134>)
 800ea0e:	4293      	cmp	r3, r2
 800ea10:	d01f      	beq.n	800ea52 <TIM_Base_SetConfig+0xb2>
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	4a30      	ldr	r2, [pc, #192]	@ (800ead8 <TIM_Base_SetConfig+0x138>)
 800ea16:	4293      	cmp	r3, r2
 800ea18:	d01b      	beq.n	800ea52 <TIM_Base_SetConfig+0xb2>
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	4a2f      	ldr	r2, [pc, #188]	@ (800eadc <TIM_Base_SetConfig+0x13c>)
 800ea1e:	4293      	cmp	r3, r2
 800ea20:	d017      	beq.n	800ea52 <TIM_Base_SetConfig+0xb2>
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	4a2e      	ldr	r2, [pc, #184]	@ (800eae0 <TIM_Base_SetConfig+0x140>)
 800ea26:	4293      	cmp	r3, r2
 800ea28:	d013      	beq.n	800ea52 <TIM_Base_SetConfig+0xb2>
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	4a2d      	ldr	r2, [pc, #180]	@ (800eae4 <TIM_Base_SetConfig+0x144>)
 800ea2e:	4293      	cmp	r3, r2
 800ea30:	d00f      	beq.n	800ea52 <TIM_Base_SetConfig+0xb2>
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	4a2c      	ldr	r2, [pc, #176]	@ (800eae8 <TIM_Base_SetConfig+0x148>)
 800ea36:	4293      	cmp	r3, r2
 800ea38:	d00b      	beq.n	800ea52 <TIM_Base_SetConfig+0xb2>
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	4a2b      	ldr	r2, [pc, #172]	@ (800eaec <TIM_Base_SetConfig+0x14c>)
 800ea3e:	4293      	cmp	r3, r2
 800ea40:	d007      	beq.n	800ea52 <TIM_Base_SetConfig+0xb2>
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	4a2a      	ldr	r2, [pc, #168]	@ (800eaf0 <TIM_Base_SetConfig+0x150>)
 800ea46:	4293      	cmp	r3, r2
 800ea48:	d003      	beq.n	800ea52 <TIM_Base_SetConfig+0xb2>
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	4a29      	ldr	r2, [pc, #164]	@ (800eaf4 <TIM_Base_SetConfig+0x154>)
 800ea4e:	4293      	cmp	r3, r2
 800ea50:	d108      	bne.n	800ea64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ea58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ea5a:	683b      	ldr	r3, [r7, #0]
 800ea5c:	68db      	ldr	r3, [r3, #12]
 800ea5e:	68fa      	ldr	r2, [r7, #12]
 800ea60:	4313      	orrs	r3, r2
 800ea62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ea6a:	683b      	ldr	r3, [r7, #0]
 800ea6c:	695b      	ldr	r3, [r3, #20]
 800ea6e:	4313      	orrs	r3, r2
 800ea70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	68fa      	ldr	r2, [r7, #12]
 800ea76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ea78:	683b      	ldr	r3, [r7, #0]
 800ea7a:	689a      	ldr	r2, [r3, #8]
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ea80:	683b      	ldr	r3, [r7, #0]
 800ea82:	681a      	ldr	r2, [r3, #0]
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	4a10      	ldr	r2, [pc, #64]	@ (800eacc <TIM_Base_SetConfig+0x12c>)
 800ea8c:	4293      	cmp	r3, r2
 800ea8e:	d003      	beq.n	800ea98 <TIM_Base_SetConfig+0xf8>
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	4a12      	ldr	r2, [pc, #72]	@ (800eadc <TIM_Base_SetConfig+0x13c>)
 800ea94:	4293      	cmp	r3, r2
 800ea96:	d103      	bne.n	800eaa0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ea98:	683b      	ldr	r3, [r7, #0]
 800ea9a:	691a      	ldr	r2, [r3, #16]
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	2201      	movs	r2, #1
 800eaa4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	691b      	ldr	r3, [r3, #16]
 800eaaa:	f003 0301 	and.w	r3, r3, #1
 800eaae:	2b01      	cmp	r3, #1
 800eab0:	d105      	bne.n	800eabe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	691b      	ldr	r3, [r3, #16]
 800eab6:	f023 0201 	bic.w	r2, r3, #1
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	611a      	str	r2, [r3, #16]
  }
}
 800eabe:	bf00      	nop
 800eac0:	3714      	adds	r7, #20
 800eac2:	46bd      	mov	sp, r7
 800eac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eac8:	4770      	bx	lr
 800eaca:	bf00      	nop
 800eacc:	40010000 	.word	0x40010000
 800ead0:	40000400 	.word	0x40000400
 800ead4:	40000800 	.word	0x40000800
 800ead8:	40000c00 	.word	0x40000c00
 800eadc:	40010400 	.word	0x40010400
 800eae0:	40014000 	.word	0x40014000
 800eae4:	40014400 	.word	0x40014400
 800eae8:	40014800 	.word	0x40014800
 800eaec:	40001800 	.word	0x40001800
 800eaf0:	40001c00 	.word	0x40001c00
 800eaf4:	40002000 	.word	0x40002000

0800eaf8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800eaf8:	b480      	push	{r7}
 800eafa:	b087      	sub	sp, #28
 800eafc:	af00      	add	r7, sp, #0
 800eafe:	6078      	str	r0, [r7, #4]
 800eb00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	6a1b      	ldr	r3, [r3, #32]
 800eb06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	6a1b      	ldr	r3, [r3, #32]
 800eb0c:	f023 0201 	bic.w	r2, r3, #1
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	685b      	ldr	r3, [r3, #4]
 800eb18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	699b      	ldr	r3, [r3, #24]
 800eb1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	f023 0303 	bic.w	r3, r3, #3
 800eb2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	68fa      	ldr	r2, [r7, #12]
 800eb36:	4313      	orrs	r3, r2
 800eb38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800eb3a:	697b      	ldr	r3, [r7, #20]
 800eb3c:	f023 0302 	bic.w	r3, r3, #2
 800eb40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800eb42:	683b      	ldr	r3, [r7, #0]
 800eb44:	689b      	ldr	r3, [r3, #8]
 800eb46:	697a      	ldr	r2, [r7, #20]
 800eb48:	4313      	orrs	r3, r2
 800eb4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	4a20      	ldr	r2, [pc, #128]	@ (800ebd0 <TIM_OC1_SetConfig+0xd8>)
 800eb50:	4293      	cmp	r3, r2
 800eb52:	d003      	beq.n	800eb5c <TIM_OC1_SetConfig+0x64>
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	4a1f      	ldr	r2, [pc, #124]	@ (800ebd4 <TIM_OC1_SetConfig+0xdc>)
 800eb58:	4293      	cmp	r3, r2
 800eb5a:	d10c      	bne.n	800eb76 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800eb5c:	697b      	ldr	r3, [r7, #20]
 800eb5e:	f023 0308 	bic.w	r3, r3, #8
 800eb62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800eb64:	683b      	ldr	r3, [r7, #0]
 800eb66:	68db      	ldr	r3, [r3, #12]
 800eb68:	697a      	ldr	r2, [r7, #20]
 800eb6a:	4313      	orrs	r3, r2
 800eb6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800eb6e:	697b      	ldr	r3, [r7, #20]
 800eb70:	f023 0304 	bic.w	r3, r3, #4
 800eb74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	4a15      	ldr	r2, [pc, #84]	@ (800ebd0 <TIM_OC1_SetConfig+0xd8>)
 800eb7a:	4293      	cmp	r3, r2
 800eb7c:	d003      	beq.n	800eb86 <TIM_OC1_SetConfig+0x8e>
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	4a14      	ldr	r2, [pc, #80]	@ (800ebd4 <TIM_OC1_SetConfig+0xdc>)
 800eb82:	4293      	cmp	r3, r2
 800eb84:	d111      	bne.n	800ebaa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800eb86:	693b      	ldr	r3, [r7, #16]
 800eb88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800eb8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800eb8e:	693b      	ldr	r3, [r7, #16]
 800eb90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800eb94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800eb96:	683b      	ldr	r3, [r7, #0]
 800eb98:	695b      	ldr	r3, [r3, #20]
 800eb9a:	693a      	ldr	r2, [r7, #16]
 800eb9c:	4313      	orrs	r3, r2
 800eb9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800eba0:	683b      	ldr	r3, [r7, #0]
 800eba2:	699b      	ldr	r3, [r3, #24]
 800eba4:	693a      	ldr	r2, [r7, #16]
 800eba6:	4313      	orrs	r3, r2
 800eba8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	693a      	ldr	r2, [r7, #16]
 800ebae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	68fa      	ldr	r2, [r7, #12]
 800ebb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ebb6:	683b      	ldr	r3, [r7, #0]
 800ebb8:	685a      	ldr	r2, [r3, #4]
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	697a      	ldr	r2, [r7, #20]
 800ebc2:	621a      	str	r2, [r3, #32]
}
 800ebc4:	bf00      	nop
 800ebc6:	371c      	adds	r7, #28
 800ebc8:	46bd      	mov	sp, r7
 800ebca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebce:	4770      	bx	lr
 800ebd0:	40010000 	.word	0x40010000
 800ebd4:	40010400 	.word	0x40010400

0800ebd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ebd8:	b480      	push	{r7}
 800ebda:	b087      	sub	sp, #28
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	6078      	str	r0, [r7, #4]
 800ebe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	6a1b      	ldr	r3, [r3, #32]
 800ebe6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	6a1b      	ldr	r3, [r3, #32]
 800ebec:	f023 0210 	bic.w	r2, r3, #16
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	685b      	ldr	r3, [r3, #4]
 800ebf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	699b      	ldr	r3, [r3, #24]
 800ebfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ec06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ec0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ec10:	683b      	ldr	r3, [r7, #0]
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	021b      	lsls	r3, r3, #8
 800ec16:	68fa      	ldr	r2, [r7, #12]
 800ec18:	4313      	orrs	r3, r2
 800ec1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ec1c:	697b      	ldr	r3, [r7, #20]
 800ec1e:	f023 0320 	bic.w	r3, r3, #32
 800ec22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ec24:	683b      	ldr	r3, [r7, #0]
 800ec26:	689b      	ldr	r3, [r3, #8]
 800ec28:	011b      	lsls	r3, r3, #4
 800ec2a:	697a      	ldr	r2, [r7, #20]
 800ec2c:	4313      	orrs	r3, r2
 800ec2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	4a22      	ldr	r2, [pc, #136]	@ (800ecbc <TIM_OC2_SetConfig+0xe4>)
 800ec34:	4293      	cmp	r3, r2
 800ec36:	d003      	beq.n	800ec40 <TIM_OC2_SetConfig+0x68>
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	4a21      	ldr	r2, [pc, #132]	@ (800ecc0 <TIM_OC2_SetConfig+0xe8>)
 800ec3c:	4293      	cmp	r3, r2
 800ec3e:	d10d      	bne.n	800ec5c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ec40:	697b      	ldr	r3, [r7, #20]
 800ec42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ec46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ec48:	683b      	ldr	r3, [r7, #0]
 800ec4a:	68db      	ldr	r3, [r3, #12]
 800ec4c:	011b      	lsls	r3, r3, #4
 800ec4e:	697a      	ldr	r2, [r7, #20]
 800ec50:	4313      	orrs	r3, r2
 800ec52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ec54:	697b      	ldr	r3, [r7, #20]
 800ec56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ec5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	4a17      	ldr	r2, [pc, #92]	@ (800ecbc <TIM_OC2_SetConfig+0xe4>)
 800ec60:	4293      	cmp	r3, r2
 800ec62:	d003      	beq.n	800ec6c <TIM_OC2_SetConfig+0x94>
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	4a16      	ldr	r2, [pc, #88]	@ (800ecc0 <TIM_OC2_SetConfig+0xe8>)
 800ec68:	4293      	cmp	r3, r2
 800ec6a:	d113      	bne.n	800ec94 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ec6c:	693b      	ldr	r3, [r7, #16]
 800ec6e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ec72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ec74:	693b      	ldr	r3, [r7, #16]
 800ec76:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ec7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ec7c:	683b      	ldr	r3, [r7, #0]
 800ec7e:	695b      	ldr	r3, [r3, #20]
 800ec80:	009b      	lsls	r3, r3, #2
 800ec82:	693a      	ldr	r2, [r7, #16]
 800ec84:	4313      	orrs	r3, r2
 800ec86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ec88:	683b      	ldr	r3, [r7, #0]
 800ec8a:	699b      	ldr	r3, [r3, #24]
 800ec8c:	009b      	lsls	r3, r3, #2
 800ec8e:	693a      	ldr	r2, [r7, #16]
 800ec90:	4313      	orrs	r3, r2
 800ec92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	693a      	ldr	r2, [r7, #16]
 800ec98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	68fa      	ldr	r2, [r7, #12]
 800ec9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800eca0:	683b      	ldr	r3, [r7, #0]
 800eca2:	685a      	ldr	r2, [r3, #4]
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	697a      	ldr	r2, [r7, #20]
 800ecac:	621a      	str	r2, [r3, #32]
}
 800ecae:	bf00      	nop
 800ecb0:	371c      	adds	r7, #28
 800ecb2:	46bd      	mov	sp, r7
 800ecb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb8:	4770      	bx	lr
 800ecba:	bf00      	nop
 800ecbc:	40010000 	.word	0x40010000
 800ecc0:	40010400 	.word	0x40010400

0800ecc4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ecc4:	b480      	push	{r7}
 800ecc6:	b087      	sub	sp, #28
 800ecc8:	af00      	add	r7, sp, #0
 800ecca:	6078      	str	r0, [r7, #4]
 800eccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	6a1b      	ldr	r3, [r3, #32]
 800ecd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	6a1b      	ldr	r3, [r3, #32]
 800ecd8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	685b      	ldr	r3, [r3, #4]
 800ece4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	69db      	ldr	r3, [r3, #28]
 800ecea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ecf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	f023 0303 	bic.w	r3, r3, #3
 800ecfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ecfc:	683b      	ldr	r3, [r7, #0]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	68fa      	ldr	r2, [r7, #12]
 800ed02:	4313      	orrs	r3, r2
 800ed04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ed06:	697b      	ldr	r3, [r7, #20]
 800ed08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ed0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ed0e:	683b      	ldr	r3, [r7, #0]
 800ed10:	689b      	ldr	r3, [r3, #8]
 800ed12:	021b      	lsls	r3, r3, #8
 800ed14:	697a      	ldr	r2, [r7, #20]
 800ed16:	4313      	orrs	r3, r2
 800ed18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	4a21      	ldr	r2, [pc, #132]	@ (800eda4 <TIM_OC3_SetConfig+0xe0>)
 800ed1e:	4293      	cmp	r3, r2
 800ed20:	d003      	beq.n	800ed2a <TIM_OC3_SetConfig+0x66>
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	4a20      	ldr	r2, [pc, #128]	@ (800eda8 <TIM_OC3_SetConfig+0xe4>)
 800ed26:	4293      	cmp	r3, r2
 800ed28:	d10d      	bne.n	800ed46 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ed2a:	697b      	ldr	r3, [r7, #20]
 800ed2c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ed30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ed32:	683b      	ldr	r3, [r7, #0]
 800ed34:	68db      	ldr	r3, [r3, #12]
 800ed36:	021b      	lsls	r3, r3, #8
 800ed38:	697a      	ldr	r2, [r7, #20]
 800ed3a:	4313      	orrs	r3, r2
 800ed3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ed3e:	697b      	ldr	r3, [r7, #20]
 800ed40:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ed44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	4a16      	ldr	r2, [pc, #88]	@ (800eda4 <TIM_OC3_SetConfig+0xe0>)
 800ed4a:	4293      	cmp	r3, r2
 800ed4c:	d003      	beq.n	800ed56 <TIM_OC3_SetConfig+0x92>
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	4a15      	ldr	r2, [pc, #84]	@ (800eda8 <TIM_OC3_SetConfig+0xe4>)
 800ed52:	4293      	cmp	r3, r2
 800ed54:	d113      	bne.n	800ed7e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ed56:	693b      	ldr	r3, [r7, #16]
 800ed58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ed5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ed5e:	693b      	ldr	r3, [r7, #16]
 800ed60:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ed64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ed66:	683b      	ldr	r3, [r7, #0]
 800ed68:	695b      	ldr	r3, [r3, #20]
 800ed6a:	011b      	lsls	r3, r3, #4
 800ed6c:	693a      	ldr	r2, [r7, #16]
 800ed6e:	4313      	orrs	r3, r2
 800ed70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ed72:	683b      	ldr	r3, [r7, #0]
 800ed74:	699b      	ldr	r3, [r3, #24]
 800ed76:	011b      	lsls	r3, r3, #4
 800ed78:	693a      	ldr	r2, [r7, #16]
 800ed7a:	4313      	orrs	r3, r2
 800ed7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	693a      	ldr	r2, [r7, #16]
 800ed82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	68fa      	ldr	r2, [r7, #12]
 800ed88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ed8a:	683b      	ldr	r3, [r7, #0]
 800ed8c:	685a      	ldr	r2, [r3, #4]
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	697a      	ldr	r2, [r7, #20]
 800ed96:	621a      	str	r2, [r3, #32]
}
 800ed98:	bf00      	nop
 800ed9a:	371c      	adds	r7, #28
 800ed9c:	46bd      	mov	sp, r7
 800ed9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eda2:	4770      	bx	lr
 800eda4:	40010000 	.word	0x40010000
 800eda8:	40010400 	.word	0x40010400

0800edac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800edac:	b480      	push	{r7}
 800edae:	b087      	sub	sp, #28
 800edb0:	af00      	add	r7, sp, #0
 800edb2:	6078      	str	r0, [r7, #4]
 800edb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	6a1b      	ldr	r3, [r3, #32]
 800edba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	6a1b      	ldr	r3, [r3, #32]
 800edc0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	685b      	ldr	r3, [r3, #4]
 800edcc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	69db      	ldr	r3, [r3, #28]
 800edd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800edda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ede2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ede4:	683b      	ldr	r3, [r7, #0]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	021b      	lsls	r3, r3, #8
 800edea:	68fa      	ldr	r2, [r7, #12]
 800edec:	4313      	orrs	r3, r2
 800edee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800edf0:	693b      	ldr	r3, [r7, #16]
 800edf2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800edf6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800edf8:	683b      	ldr	r3, [r7, #0]
 800edfa:	689b      	ldr	r3, [r3, #8]
 800edfc:	031b      	lsls	r3, r3, #12
 800edfe:	693a      	ldr	r2, [r7, #16]
 800ee00:	4313      	orrs	r3, r2
 800ee02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	4a12      	ldr	r2, [pc, #72]	@ (800ee50 <TIM_OC4_SetConfig+0xa4>)
 800ee08:	4293      	cmp	r3, r2
 800ee0a:	d003      	beq.n	800ee14 <TIM_OC4_SetConfig+0x68>
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	4a11      	ldr	r2, [pc, #68]	@ (800ee54 <TIM_OC4_SetConfig+0xa8>)
 800ee10:	4293      	cmp	r3, r2
 800ee12:	d109      	bne.n	800ee28 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ee14:	697b      	ldr	r3, [r7, #20]
 800ee16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ee1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ee1c:	683b      	ldr	r3, [r7, #0]
 800ee1e:	695b      	ldr	r3, [r3, #20]
 800ee20:	019b      	lsls	r3, r3, #6
 800ee22:	697a      	ldr	r2, [r7, #20]
 800ee24:	4313      	orrs	r3, r2
 800ee26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	697a      	ldr	r2, [r7, #20]
 800ee2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	68fa      	ldr	r2, [r7, #12]
 800ee32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ee34:	683b      	ldr	r3, [r7, #0]
 800ee36:	685a      	ldr	r2, [r3, #4]
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	693a      	ldr	r2, [r7, #16]
 800ee40:	621a      	str	r2, [r3, #32]
}
 800ee42:	bf00      	nop
 800ee44:	371c      	adds	r7, #28
 800ee46:	46bd      	mov	sp, r7
 800ee48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee4c:	4770      	bx	lr
 800ee4e:	bf00      	nop
 800ee50:	40010000 	.word	0x40010000
 800ee54:	40010400 	.word	0x40010400

0800ee58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ee58:	b480      	push	{r7}
 800ee5a:	b087      	sub	sp, #28
 800ee5c:	af00      	add	r7, sp, #0
 800ee5e:	60f8      	str	r0, [r7, #12]
 800ee60:	60b9      	str	r1, [r7, #8]
 800ee62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	6a1b      	ldr	r3, [r3, #32]
 800ee68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	6a1b      	ldr	r3, [r3, #32]
 800ee6e:	f023 0201 	bic.w	r2, r3, #1
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	699b      	ldr	r3, [r3, #24]
 800ee7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ee7c:	693b      	ldr	r3, [r7, #16]
 800ee7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ee82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	011b      	lsls	r3, r3, #4
 800ee88:	693a      	ldr	r2, [r7, #16]
 800ee8a:	4313      	orrs	r3, r2
 800ee8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ee8e:	697b      	ldr	r3, [r7, #20]
 800ee90:	f023 030a 	bic.w	r3, r3, #10
 800ee94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ee96:	697a      	ldr	r2, [r7, #20]
 800ee98:	68bb      	ldr	r3, [r7, #8]
 800ee9a:	4313      	orrs	r3, r2
 800ee9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	693a      	ldr	r2, [r7, #16]
 800eea2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	697a      	ldr	r2, [r7, #20]
 800eea8:	621a      	str	r2, [r3, #32]
}
 800eeaa:	bf00      	nop
 800eeac:	371c      	adds	r7, #28
 800eeae:	46bd      	mov	sp, r7
 800eeb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb4:	4770      	bx	lr

0800eeb6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eeb6:	b480      	push	{r7}
 800eeb8:	b087      	sub	sp, #28
 800eeba:	af00      	add	r7, sp, #0
 800eebc:	60f8      	str	r0, [r7, #12]
 800eebe:	60b9      	str	r1, [r7, #8]
 800eec0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	6a1b      	ldr	r3, [r3, #32]
 800eec6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eec8:	68fb      	ldr	r3, [r7, #12]
 800eeca:	6a1b      	ldr	r3, [r3, #32]
 800eecc:	f023 0210 	bic.w	r2, r3, #16
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	699b      	ldr	r3, [r3, #24]
 800eed8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800eeda:	693b      	ldr	r3, [r7, #16]
 800eedc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800eee0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	031b      	lsls	r3, r3, #12
 800eee6:	693a      	ldr	r2, [r7, #16]
 800eee8:	4313      	orrs	r3, r2
 800eeea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800eeec:	697b      	ldr	r3, [r7, #20]
 800eeee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800eef2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800eef4:	68bb      	ldr	r3, [r7, #8]
 800eef6:	011b      	lsls	r3, r3, #4
 800eef8:	697a      	ldr	r2, [r7, #20]
 800eefa:	4313      	orrs	r3, r2
 800eefc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	693a      	ldr	r2, [r7, #16]
 800ef02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	697a      	ldr	r2, [r7, #20]
 800ef08:	621a      	str	r2, [r3, #32]
}
 800ef0a:	bf00      	nop
 800ef0c:	371c      	adds	r7, #28
 800ef0e:	46bd      	mov	sp, r7
 800ef10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef14:	4770      	bx	lr

0800ef16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ef16:	b480      	push	{r7}
 800ef18:	b085      	sub	sp, #20
 800ef1a:	af00      	add	r7, sp, #0
 800ef1c:	6078      	str	r0, [r7, #4]
 800ef1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	689b      	ldr	r3, [r3, #8]
 800ef24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ef2e:	683a      	ldr	r2, [r7, #0]
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	4313      	orrs	r3, r2
 800ef34:	f043 0307 	orr.w	r3, r3, #7
 800ef38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	68fa      	ldr	r2, [r7, #12]
 800ef3e:	609a      	str	r2, [r3, #8]
}
 800ef40:	bf00      	nop
 800ef42:	3714      	adds	r7, #20
 800ef44:	46bd      	mov	sp, r7
 800ef46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef4a:	4770      	bx	lr

0800ef4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ef4c:	b480      	push	{r7}
 800ef4e:	b087      	sub	sp, #28
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	60f8      	str	r0, [r7, #12]
 800ef54:	60b9      	str	r1, [r7, #8]
 800ef56:	607a      	str	r2, [r7, #4]
 800ef58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ef5a:	68fb      	ldr	r3, [r7, #12]
 800ef5c:	689b      	ldr	r3, [r3, #8]
 800ef5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ef60:	697b      	ldr	r3, [r7, #20]
 800ef62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ef66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ef68:	683b      	ldr	r3, [r7, #0]
 800ef6a:	021a      	lsls	r2, r3, #8
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	431a      	orrs	r2, r3
 800ef70:	68bb      	ldr	r3, [r7, #8]
 800ef72:	4313      	orrs	r3, r2
 800ef74:	697a      	ldr	r2, [r7, #20]
 800ef76:	4313      	orrs	r3, r2
 800ef78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	697a      	ldr	r2, [r7, #20]
 800ef7e:	609a      	str	r2, [r3, #8]
}
 800ef80:	bf00      	nop
 800ef82:	371c      	adds	r7, #28
 800ef84:	46bd      	mov	sp, r7
 800ef86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef8a:	4770      	bx	lr

0800ef8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ef8c:	b480      	push	{r7}
 800ef8e:	b087      	sub	sp, #28
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	60f8      	str	r0, [r7, #12]
 800ef94:	60b9      	str	r1, [r7, #8]
 800ef96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ef98:	68bb      	ldr	r3, [r7, #8]
 800ef9a:	f003 031f 	and.w	r3, r3, #31
 800ef9e:	2201      	movs	r2, #1
 800efa0:	fa02 f303 	lsl.w	r3, r2, r3
 800efa4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	6a1a      	ldr	r2, [r3, #32]
 800efaa:	697b      	ldr	r3, [r7, #20]
 800efac:	43db      	mvns	r3, r3
 800efae:	401a      	ands	r2, r3
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	6a1a      	ldr	r2, [r3, #32]
 800efb8:	68bb      	ldr	r3, [r7, #8]
 800efba:	f003 031f 	and.w	r3, r3, #31
 800efbe:	6879      	ldr	r1, [r7, #4]
 800efc0:	fa01 f303 	lsl.w	r3, r1, r3
 800efc4:	431a      	orrs	r2, r3
 800efc6:	68fb      	ldr	r3, [r7, #12]
 800efc8:	621a      	str	r2, [r3, #32]
}
 800efca:	bf00      	nop
 800efcc:	371c      	adds	r7, #28
 800efce:	46bd      	mov	sp, r7
 800efd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efd4:	4770      	bx	lr
	...

0800efd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800efd8:	b480      	push	{r7}
 800efda:	b085      	sub	sp, #20
 800efdc:	af00      	add	r7, sp, #0
 800efde:	6078      	str	r0, [r7, #4]
 800efe0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800efe8:	2b01      	cmp	r3, #1
 800efea:	d101      	bne.n	800eff0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800efec:	2302      	movs	r3, #2
 800efee:	e05a      	b.n	800f0a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	2201      	movs	r2, #1
 800eff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	2202      	movs	r2, #2
 800effc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	685b      	ldr	r3, [r3, #4]
 800f006:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	689b      	ldr	r3, [r3, #8]
 800f00e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f016:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f018:	683b      	ldr	r3, [r7, #0]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	68fa      	ldr	r2, [r7, #12]
 800f01e:	4313      	orrs	r3, r2
 800f020:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	68fa      	ldr	r2, [r7, #12]
 800f028:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	4a21      	ldr	r2, [pc, #132]	@ (800f0b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800f030:	4293      	cmp	r3, r2
 800f032:	d022      	beq.n	800f07a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f03c:	d01d      	beq.n	800f07a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	4a1d      	ldr	r2, [pc, #116]	@ (800f0b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800f044:	4293      	cmp	r3, r2
 800f046:	d018      	beq.n	800f07a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	681b      	ldr	r3, [r3, #0]
 800f04c:	4a1b      	ldr	r2, [pc, #108]	@ (800f0bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800f04e:	4293      	cmp	r3, r2
 800f050:	d013      	beq.n	800f07a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	4a1a      	ldr	r2, [pc, #104]	@ (800f0c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800f058:	4293      	cmp	r3, r2
 800f05a:	d00e      	beq.n	800f07a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	4a18      	ldr	r2, [pc, #96]	@ (800f0c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800f062:	4293      	cmp	r3, r2
 800f064:	d009      	beq.n	800f07a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	4a17      	ldr	r2, [pc, #92]	@ (800f0c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800f06c:	4293      	cmp	r3, r2
 800f06e:	d004      	beq.n	800f07a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	4a15      	ldr	r2, [pc, #84]	@ (800f0cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800f076:	4293      	cmp	r3, r2
 800f078:	d10c      	bne.n	800f094 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f07a:	68bb      	ldr	r3, [r7, #8]
 800f07c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f080:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f082:	683b      	ldr	r3, [r7, #0]
 800f084:	685b      	ldr	r3, [r3, #4]
 800f086:	68ba      	ldr	r2, [r7, #8]
 800f088:	4313      	orrs	r3, r2
 800f08a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	68ba      	ldr	r2, [r7, #8]
 800f092:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	2201      	movs	r2, #1
 800f098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	2200      	movs	r2, #0
 800f0a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f0a4:	2300      	movs	r3, #0
}
 800f0a6:	4618      	mov	r0, r3
 800f0a8:	3714      	adds	r7, #20
 800f0aa:	46bd      	mov	sp, r7
 800f0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0b0:	4770      	bx	lr
 800f0b2:	bf00      	nop
 800f0b4:	40010000 	.word	0x40010000
 800f0b8:	40000400 	.word	0x40000400
 800f0bc:	40000800 	.word	0x40000800
 800f0c0:	40000c00 	.word	0x40000c00
 800f0c4:	40010400 	.word	0x40010400
 800f0c8:	40014000 	.word	0x40014000
 800f0cc:	40001800 	.word	0x40001800

0800f0d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f0d0:	b480      	push	{r7}
 800f0d2:	b083      	sub	sp, #12
 800f0d4:	af00      	add	r7, sp, #0
 800f0d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f0d8:	bf00      	nop
 800f0da:	370c      	adds	r7, #12
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0e2:	4770      	bx	lr

0800f0e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f0e4:	b480      	push	{r7}
 800f0e6:	b083      	sub	sp, #12
 800f0e8:	af00      	add	r7, sp, #0
 800f0ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f0ec:	bf00      	nop
 800f0ee:	370c      	adds	r7, #12
 800f0f0:	46bd      	mov	sp, r7
 800f0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f6:	4770      	bx	lr

0800f0f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f0f8:	b580      	push	{r7, lr}
 800f0fa:	b082      	sub	sp, #8
 800f0fc:	af00      	add	r7, sp, #0
 800f0fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	2b00      	cmp	r3, #0
 800f104:	d101      	bne.n	800f10a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f106:	2301      	movs	r3, #1
 800f108:	e042      	b.n	800f190 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f110:	b2db      	uxtb	r3, r3
 800f112:	2b00      	cmp	r3, #0
 800f114:	d106      	bne.n	800f124 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	2200      	movs	r2, #0
 800f11a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f11e:	6878      	ldr	r0, [r7, #4]
 800f120:	f7fa fd6e 	bl	8009c00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	2224      	movs	r2, #36	@ 0x24
 800f128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	68da      	ldr	r2, [r3, #12]
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f13a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800f13c:	6878      	ldr	r0, [r7, #4]
 800f13e:	f000 ff5f 	bl	8010000 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	681b      	ldr	r3, [r3, #0]
 800f146:	691a      	ldr	r2, [r3, #16]
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f150:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	695a      	ldr	r2, [r3, #20]
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f160:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	68da      	ldr	r2, [r3, #12]
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f170:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	2200      	movs	r2, #0
 800f176:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	2220      	movs	r2, #32
 800f17c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	2220      	movs	r2, #32
 800f184:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	2200      	movs	r2, #0
 800f18c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800f18e:	2300      	movs	r3, #0
}
 800f190:	4618      	mov	r0, r3
 800f192:	3708      	adds	r7, #8
 800f194:	46bd      	mov	sp, r7
 800f196:	bd80      	pop	{r7, pc}

0800f198 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800f198:	b580      	push	{r7, lr}
 800f19a:	b082      	sub	sp, #8
 800f19c:	af00      	add	r7, sp, #0
 800f19e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d101      	bne.n	800f1aa <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800f1a6:	2301      	movs	r3, #1
 800f1a8:	e024      	b.n	800f1f4 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	2224      	movs	r2, #36	@ 0x24
 800f1ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	68da      	ldr	r2, [r3, #12]
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f1c0:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800f1c2:	6878      	ldr	r0, [r7, #4]
 800f1c4:	f7fa fdd2 	bl	8009d6c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	2200      	movs	r2, #0
 800f1cc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	2200      	movs	r2, #0
 800f1d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	2200      	movs	r2, #0
 800f1da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	2200      	movs	r2, #0
 800f1e2:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	2200      	movs	r2, #0
 800f1e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	2200      	movs	r2, #0
 800f1ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800f1f2:	2300      	movs	r3, #0
}
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	3708      	adds	r7, #8
 800f1f8:	46bd      	mov	sp, r7
 800f1fa:	bd80      	pop	{r7, pc}

0800f1fc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800f1fc:	b580      	push	{r7, lr}
 800f1fe:	b08c      	sub	sp, #48	@ 0x30
 800f200:	af00      	add	r7, sp, #0
 800f202:	60f8      	str	r0, [r7, #12]
 800f204:	60b9      	str	r1, [r7, #8]
 800f206:	4613      	mov	r3, r2
 800f208:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f210:	b2db      	uxtb	r3, r3
 800f212:	2b20      	cmp	r3, #32
 800f214:	d156      	bne.n	800f2c4 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800f216:	68bb      	ldr	r3, [r7, #8]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d002      	beq.n	800f222 <HAL_UART_Transmit_DMA+0x26>
 800f21c:	88fb      	ldrh	r3, [r7, #6]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d101      	bne.n	800f226 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800f222:	2301      	movs	r3, #1
 800f224:	e04f      	b.n	800f2c6 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800f226:	68ba      	ldr	r2, [r7, #8]
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	88fa      	ldrh	r2, [r7, #6]
 800f230:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	88fa      	ldrh	r2, [r7, #6]
 800f236:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	2200      	movs	r2, #0
 800f23c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	2221      	movs	r2, #33	@ 0x21
 800f242:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f24a:	4a21      	ldr	r2, [pc, #132]	@ (800f2d0 <HAL_UART_Transmit_DMA+0xd4>)
 800f24c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f252:	4a20      	ldr	r2, [pc, #128]	@ (800f2d4 <HAL_UART_Transmit_DMA+0xd8>)
 800f254:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f25a:	4a1f      	ldr	r2, [pc, #124]	@ (800f2d8 <HAL_UART_Transmit_DMA+0xdc>)
 800f25c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f262:	2200      	movs	r2, #0
 800f264:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800f266:	f107 0308 	add.w	r3, r7, #8
 800f26a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800f270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f272:	6819      	ldr	r1, [r3, #0]
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	3304      	adds	r3, #4
 800f27a:	461a      	mov	r2, r3
 800f27c:	88fb      	ldrh	r3, [r7, #6]
 800f27e:	f7fb fb51 	bl	800a924 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f28a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	681b      	ldr	r3, [r3, #0]
 800f290:	3314      	adds	r3, #20
 800f292:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f294:	69bb      	ldr	r3, [r7, #24]
 800f296:	e853 3f00 	ldrex	r3, [r3]
 800f29a:	617b      	str	r3, [r7, #20]
   return(result);
 800f29c:	697b      	ldr	r3, [r7, #20]
 800f29e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f2a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	3314      	adds	r3, #20
 800f2aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f2ac:	627a      	str	r2, [r7, #36]	@ 0x24
 800f2ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2b0:	6a39      	ldr	r1, [r7, #32]
 800f2b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f2b4:	e841 2300 	strex	r3, r2, [r1]
 800f2b8:	61fb      	str	r3, [r7, #28]
   return(result);
 800f2ba:	69fb      	ldr	r3, [r7, #28]
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d1e5      	bne.n	800f28c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800f2c0:	2300      	movs	r3, #0
 800f2c2:	e000      	b.n	800f2c6 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 800f2c4:	2302      	movs	r3, #2
  }
}
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	3730      	adds	r7, #48	@ 0x30
 800f2ca:	46bd      	mov	sp, r7
 800f2cc:	bd80      	pop	{r7, pc}
 800f2ce:	bf00      	nop
 800f2d0:	0800f88d 	.word	0x0800f88d
 800f2d4:	0800f927 	.word	0x0800f927
 800f2d8:	0800faab 	.word	0x0800faab

0800f2dc <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f2dc:	b580      	push	{r7, lr}
 800f2de:	b084      	sub	sp, #16
 800f2e0:	af00      	add	r7, sp, #0
 800f2e2:	60f8      	str	r0, [r7, #12]
 800f2e4:	60b9      	str	r1, [r7, #8]
 800f2e6:	4613      	mov	r3, r2
 800f2e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f2f0:	b2db      	uxtb	r3, r3
 800f2f2:	2b20      	cmp	r3, #32
 800f2f4:	d112      	bne.n	800f31c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800f2f6:	68bb      	ldr	r3, [r7, #8]
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d002      	beq.n	800f302 <HAL_UART_Receive_DMA+0x26>
 800f2fc:	88fb      	ldrh	r3, [r7, #6]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d101      	bne.n	800f306 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800f302:	2301      	movs	r3, #1
 800f304:	e00b      	b.n	800f31e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	2200      	movs	r2, #0
 800f30a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800f30c:	88fb      	ldrh	r3, [r7, #6]
 800f30e:	461a      	mov	r2, r3
 800f310:	68b9      	ldr	r1, [r7, #8]
 800f312:	68f8      	ldr	r0, [r7, #12]
 800f314:	f000 fc14 	bl	800fb40 <UART_Start_Receive_DMA>
 800f318:	4603      	mov	r3, r0
 800f31a:	e000      	b.n	800f31e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800f31c:	2302      	movs	r3, #2
  }
}
 800f31e:	4618      	mov	r0, r3
 800f320:	3710      	adds	r7, #16
 800f322:	46bd      	mov	sp, r7
 800f324:	bd80      	pop	{r7, pc}
	...

0800f328 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f328:	b580      	push	{r7, lr}
 800f32a:	b0ba      	sub	sp, #232	@ 0xe8
 800f32c:	af00      	add	r7, sp, #0
 800f32e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	68db      	ldr	r3, [r3, #12]
 800f340:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	695b      	ldr	r3, [r3, #20]
 800f34a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800f34e:	2300      	movs	r3, #0
 800f350:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800f354:	2300      	movs	r3, #0
 800f356:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800f35a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f35e:	f003 030f 	and.w	r3, r3, #15
 800f362:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800f366:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d10f      	bne.n	800f38e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f36e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f372:	f003 0320 	and.w	r3, r3, #32
 800f376:	2b00      	cmp	r3, #0
 800f378:	d009      	beq.n	800f38e <HAL_UART_IRQHandler+0x66>
 800f37a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f37e:	f003 0320 	and.w	r3, r3, #32
 800f382:	2b00      	cmp	r3, #0
 800f384:	d003      	beq.n	800f38e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800f386:	6878      	ldr	r0, [r7, #4]
 800f388:	f000 fd7b 	bl	800fe82 <UART_Receive_IT>
      return;
 800f38c:	e25b      	b.n	800f846 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800f38e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f392:	2b00      	cmp	r3, #0
 800f394:	f000 80de 	beq.w	800f554 <HAL_UART_IRQHandler+0x22c>
 800f398:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f39c:	f003 0301 	and.w	r3, r3, #1
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d106      	bne.n	800f3b2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800f3a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3a8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	f000 80d1 	beq.w	800f554 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800f3b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3b6:	f003 0301 	and.w	r3, r3, #1
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d00b      	beq.n	800f3d6 <HAL_UART_IRQHandler+0xae>
 800f3be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d005      	beq.n	800f3d6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f3ce:	f043 0201 	orr.w	r2, r3, #1
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f3d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3da:	f003 0304 	and.w	r3, r3, #4
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d00b      	beq.n	800f3fa <HAL_UART_IRQHandler+0xd2>
 800f3e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f3e6:	f003 0301 	and.w	r3, r3, #1
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d005      	beq.n	800f3fa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f3f2:	f043 0202 	orr.w	r2, r3, #2
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f3fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3fe:	f003 0302 	and.w	r3, r3, #2
 800f402:	2b00      	cmp	r3, #0
 800f404:	d00b      	beq.n	800f41e <HAL_UART_IRQHandler+0xf6>
 800f406:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f40a:	f003 0301 	and.w	r3, r3, #1
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d005      	beq.n	800f41e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f416:	f043 0204 	orr.w	r2, r3, #4
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800f41e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f422:	f003 0308 	and.w	r3, r3, #8
 800f426:	2b00      	cmp	r3, #0
 800f428:	d011      	beq.n	800f44e <HAL_UART_IRQHandler+0x126>
 800f42a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f42e:	f003 0320 	and.w	r3, r3, #32
 800f432:	2b00      	cmp	r3, #0
 800f434:	d105      	bne.n	800f442 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800f436:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f43a:	f003 0301 	and.w	r3, r3, #1
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d005      	beq.n	800f44e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f446:	f043 0208 	orr.w	r2, r3, #8
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f452:	2b00      	cmp	r3, #0
 800f454:	f000 81f2 	beq.w	800f83c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f458:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f45c:	f003 0320 	and.w	r3, r3, #32
 800f460:	2b00      	cmp	r3, #0
 800f462:	d008      	beq.n	800f476 <HAL_UART_IRQHandler+0x14e>
 800f464:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f468:	f003 0320 	and.w	r3, r3, #32
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d002      	beq.n	800f476 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800f470:	6878      	ldr	r0, [r7, #4]
 800f472:	f000 fd06 	bl	800fe82 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	695b      	ldr	r3, [r3, #20]
 800f47c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f480:	2b40      	cmp	r3, #64	@ 0x40
 800f482:	bf0c      	ite	eq
 800f484:	2301      	moveq	r3, #1
 800f486:	2300      	movne	r3, #0
 800f488:	b2db      	uxtb	r3, r3
 800f48a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f492:	f003 0308 	and.w	r3, r3, #8
 800f496:	2b00      	cmp	r3, #0
 800f498:	d103      	bne.n	800f4a2 <HAL_UART_IRQHandler+0x17a>
 800f49a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d04f      	beq.n	800f542 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f4a2:	6878      	ldr	r0, [r7, #4]
 800f4a4:	f000 fc0e 	bl	800fcc4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	695b      	ldr	r3, [r3, #20]
 800f4ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f4b2:	2b40      	cmp	r3, #64	@ 0x40
 800f4b4:	d141      	bne.n	800f53a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	3314      	adds	r3, #20
 800f4bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f4c4:	e853 3f00 	ldrex	r3, [r3]
 800f4c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f4cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f4d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f4d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	3314      	adds	r3, #20
 800f4de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f4e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f4e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f4ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f4f2:	e841 2300 	strex	r3, r2, [r1]
 800f4f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f4fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d1d9      	bne.n	800f4b6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f506:	2b00      	cmp	r3, #0
 800f508:	d013      	beq.n	800f532 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f50e:	4a7e      	ldr	r2, [pc, #504]	@ (800f708 <HAL_UART_IRQHandler+0x3e0>)
 800f510:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f516:	4618      	mov	r0, r3
 800f518:	f7fb facc 	bl	800aab4 <HAL_DMA_Abort_IT>
 800f51c:	4603      	mov	r3, r0
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d016      	beq.n	800f550 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f526:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f528:	687a      	ldr	r2, [r7, #4]
 800f52a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800f52c:	4610      	mov	r0, r2
 800f52e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f530:	e00e      	b.n	800f550 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f532:	6878      	ldr	r0, [r7, #4]
 800f534:	f7fa fd90 	bl	800a058 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f538:	e00a      	b.n	800f550 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f53a:	6878      	ldr	r0, [r7, #4]
 800f53c:	f7fa fd8c 	bl	800a058 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f540:	e006      	b.n	800f550 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f542:	6878      	ldr	r0, [r7, #4]
 800f544:	f7fa fd88 	bl	800a058 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	2200      	movs	r2, #0
 800f54c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800f54e:	e175      	b.n	800f83c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f550:	bf00      	nop
    return;
 800f552:	e173      	b.n	800f83c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f558:	2b01      	cmp	r3, #1
 800f55a:	f040 814f 	bne.w	800f7fc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800f55e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f562:	f003 0310 	and.w	r3, r3, #16
 800f566:	2b00      	cmp	r3, #0
 800f568:	f000 8148 	beq.w	800f7fc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800f56c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f570:	f003 0310 	and.w	r3, r3, #16
 800f574:	2b00      	cmp	r3, #0
 800f576:	f000 8141 	beq.w	800f7fc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800f57a:	2300      	movs	r3, #0
 800f57c:	60bb      	str	r3, [r7, #8]
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	60bb      	str	r3, [r7, #8]
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	685b      	ldr	r3, [r3, #4]
 800f58c:	60bb      	str	r3, [r7, #8]
 800f58e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	695b      	ldr	r3, [r3, #20]
 800f596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f59a:	2b40      	cmp	r3, #64	@ 0x40
 800f59c:	f040 80b6 	bne.w	800f70c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	685b      	ldr	r3, [r3, #4]
 800f5a8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f5ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	f000 8145 	beq.w	800f840 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800f5ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f5be:	429a      	cmp	r2, r3
 800f5c0:	f080 813e 	bcs.w	800f840 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f5ca:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f5d0:	69db      	ldr	r3, [r3, #28]
 800f5d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f5d6:	f000 8088 	beq.w	800f6ea <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	330c      	adds	r3, #12
 800f5e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f5e8:	e853 3f00 	ldrex	r3, [r3]
 800f5ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f5f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f5f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f5f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	330c      	adds	r3, #12
 800f602:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800f606:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800f60a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f60e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f612:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f616:	e841 2300 	strex	r3, r2, [r1]
 800f61a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f61e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f622:	2b00      	cmp	r3, #0
 800f624:	d1d9      	bne.n	800f5da <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	3314      	adds	r3, #20
 800f62c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f62e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f630:	e853 3f00 	ldrex	r3, [r3]
 800f634:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f636:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f638:	f023 0301 	bic.w	r3, r3, #1
 800f63c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	3314      	adds	r3, #20
 800f646:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f64a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f64e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f650:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f652:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f656:	e841 2300 	strex	r3, r2, [r1]
 800f65a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f65c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d1e1      	bne.n	800f626 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	3314      	adds	r3, #20
 800f668:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f66a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f66c:	e853 3f00 	ldrex	r3, [r3]
 800f670:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f672:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f674:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f678:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	3314      	adds	r3, #20
 800f682:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f686:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f688:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f68a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f68c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f68e:	e841 2300 	strex	r3, r2, [r1]
 800f692:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f694:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f696:	2b00      	cmp	r3, #0
 800f698:	d1e3      	bne.n	800f662 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	2220      	movs	r2, #32
 800f69e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	330c      	adds	r3, #12
 800f6ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6b2:	e853 3f00 	ldrex	r3, [r3]
 800f6b6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f6b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f6ba:	f023 0310 	bic.w	r3, r3, #16
 800f6be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	330c      	adds	r3, #12
 800f6c8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800f6cc:	65ba      	str	r2, [r7, #88]	@ 0x58
 800f6ce:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6d0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f6d2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f6d4:	e841 2300 	strex	r3, r2, [r1]
 800f6d8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f6da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d1e3      	bne.n	800f6a8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6e4:	4618      	mov	r0, r3
 800f6e6:	f7fb f975 	bl	800a9d4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	2202      	movs	r2, #2
 800f6ee:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800f6f8:	b29b      	uxth	r3, r3
 800f6fa:	1ad3      	subs	r3, r2, r3
 800f6fc:	b29b      	uxth	r3, r3
 800f6fe:	4619      	mov	r1, r3
 800f700:	6878      	ldr	r0, [r7, #4]
 800f702:	f000 f8b7 	bl	800f874 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800f706:	e09b      	b.n	800f840 <HAL_UART_IRQHandler+0x518>
 800f708:	0800fd8b 	.word	0x0800fd8b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800f714:	b29b      	uxth	r3, r3
 800f716:	1ad3      	subs	r3, r2, r3
 800f718:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800f720:	b29b      	uxth	r3, r3
 800f722:	2b00      	cmp	r3, #0
 800f724:	f000 808e 	beq.w	800f844 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800f728:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	f000 8089 	beq.w	800f844 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	330c      	adds	r3, #12
 800f738:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f73a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f73c:	e853 3f00 	ldrex	r3, [r3]
 800f740:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f744:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f748:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	330c      	adds	r3, #12
 800f752:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800f756:	647a      	str	r2, [r7, #68]	@ 0x44
 800f758:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f75a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f75c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f75e:	e841 2300 	strex	r3, r2, [r1]
 800f762:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f764:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f766:	2b00      	cmp	r3, #0
 800f768:	d1e3      	bne.n	800f732 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	3314      	adds	r3, #20
 800f770:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f774:	e853 3f00 	ldrex	r3, [r3]
 800f778:	623b      	str	r3, [r7, #32]
   return(result);
 800f77a:	6a3b      	ldr	r3, [r7, #32]
 800f77c:	f023 0301 	bic.w	r3, r3, #1
 800f780:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	3314      	adds	r3, #20
 800f78a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f78e:	633a      	str	r2, [r7, #48]	@ 0x30
 800f790:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f792:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f794:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f796:	e841 2300 	strex	r3, r2, [r1]
 800f79a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f79c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d1e3      	bne.n	800f76a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	2220      	movs	r2, #32
 800f7a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	2200      	movs	r2, #0
 800f7ae:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	330c      	adds	r3, #12
 800f7b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7b8:	693b      	ldr	r3, [r7, #16]
 800f7ba:	e853 3f00 	ldrex	r3, [r3]
 800f7be:	60fb      	str	r3, [r7, #12]
   return(result);
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	f023 0310 	bic.w	r3, r3, #16
 800f7c6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	330c      	adds	r3, #12
 800f7d0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800f7d4:	61fa      	str	r2, [r7, #28]
 800f7d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7d8:	69b9      	ldr	r1, [r7, #24]
 800f7da:	69fa      	ldr	r2, [r7, #28]
 800f7dc:	e841 2300 	strex	r3, r2, [r1]
 800f7e0:	617b      	str	r3, [r7, #20]
   return(result);
 800f7e2:	697b      	ldr	r3, [r7, #20]
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d1e3      	bne.n	800f7b0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	2202      	movs	r2, #2
 800f7ec:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f7ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f7f2:	4619      	mov	r1, r3
 800f7f4:	6878      	ldr	r0, [r7, #4]
 800f7f6:	f000 f83d 	bl	800f874 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800f7fa:	e023      	b.n	800f844 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800f7fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f800:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f804:	2b00      	cmp	r3, #0
 800f806:	d009      	beq.n	800f81c <HAL_UART_IRQHandler+0x4f4>
 800f808:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f80c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f810:	2b00      	cmp	r3, #0
 800f812:	d003      	beq.n	800f81c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800f814:	6878      	ldr	r0, [r7, #4]
 800f816:	f000 facc 	bl	800fdb2 <UART_Transmit_IT>
    return;
 800f81a:	e014      	b.n	800f846 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800f81c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f824:	2b00      	cmp	r3, #0
 800f826:	d00e      	beq.n	800f846 <HAL_UART_IRQHandler+0x51e>
 800f828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f82c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f830:	2b00      	cmp	r3, #0
 800f832:	d008      	beq.n	800f846 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800f834:	6878      	ldr	r0, [r7, #4]
 800f836:	f000 fb0c 	bl	800fe52 <UART_EndTransmit_IT>
    return;
 800f83a:	e004      	b.n	800f846 <HAL_UART_IRQHandler+0x51e>
    return;
 800f83c:	bf00      	nop
 800f83e:	e002      	b.n	800f846 <HAL_UART_IRQHandler+0x51e>
      return;
 800f840:	bf00      	nop
 800f842:	e000      	b.n	800f846 <HAL_UART_IRQHandler+0x51e>
      return;
 800f844:	bf00      	nop
  }
}
 800f846:	37e8      	adds	r7, #232	@ 0xe8
 800f848:	46bd      	mov	sp, r7
 800f84a:	bd80      	pop	{r7, pc}

0800f84c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f84c:	b480      	push	{r7}
 800f84e:	b083      	sub	sp, #12
 800f850:	af00      	add	r7, sp, #0
 800f852:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800f854:	bf00      	nop
 800f856:	370c      	adds	r7, #12
 800f858:	46bd      	mov	sp, r7
 800f85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f85e:	4770      	bx	lr

0800f860 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f860:	b480      	push	{r7}
 800f862:	b083      	sub	sp, #12
 800f864:	af00      	add	r7, sp, #0
 800f866:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800f868:	bf00      	nop
 800f86a:	370c      	adds	r7, #12
 800f86c:	46bd      	mov	sp, r7
 800f86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f872:	4770      	bx	lr

0800f874 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f874:	b480      	push	{r7}
 800f876:	b083      	sub	sp, #12
 800f878:	af00      	add	r7, sp, #0
 800f87a:	6078      	str	r0, [r7, #4]
 800f87c:	460b      	mov	r3, r1
 800f87e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f880:	bf00      	nop
 800f882:	370c      	adds	r7, #12
 800f884:	46bd      	mov	sp, r7
 800f886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f88a:	4770      	bx	lr

0800f88c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800f88c:	b580      	push	{r7, lr}
 800f88e:	b090      	sub	sp, #64	@ 0x40
 800f890:	af00      	add	r7, sp, #0
 800f892:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f898:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d137      	bne.n	800f918 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800f8a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8aa:	2200      	movs	r2, #0
 800f8ac:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f8ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	3314      	adds	r3, #20
 800f8b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8b8:	e853 3f00 	ldrex	r3, [r3]
 800f8bc:	623b      	str	r3, [r7, #32]
   return(result);
 800f8be:	6a3b      	ldr	r3, [r7, #32]
 800f8c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f8c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f8c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	3314      	adds	r3, #20
 800f8cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f8ce:	633a      	str	r2, [r7, #48]	@ 0x30
 800f8d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f8d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f8d6:	e841 2300 	strex	r3, r2, [r1]
 800f8da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f8dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d1e5      	bne.n	800f8ae <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f8e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8e4:	681b      	ldr	r3, [r3, #0]
 800f8e6:	330c      	adds	r3, #12
 800f8e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8ea:	693b      	ldr	r3, [r7, #16]
 800f8ec:	e853 3f00 	ldrex	r3, [r3]
 800f8f0:	60fb      	str	r3, [r7, #12]
   return(result);
 800f8f2:	68fb      	ldr	r3, [r7, #12]
 800f8f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f8fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	330c      	adds	r3, #12
 800f900:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f902:	61fa      	str	r2, [r7, #28]
 800f904:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f906:	69b9      	ldr	r1, [r7, #24]
 800f908:	69fa      	ldr	r2, [r7, #28]
 800f90a:	e841 2300 	strex	r3, r2, [r1]
 800f90e:	617b      	str	r3, [r7, #20]
   return(result);
 800f910:	697b      	ldr	r3, [r7, #20]
 800f912:	2b00      	cmp	r3, #0
 800f914:	d1e5      	bne.n	800f8e2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f916:	e002      	b.n	800f91e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800f918:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800f91a:	f7fa fa67 	bl	8009dec <HAL_UART_TxCpltCallback>
}
 800f91e:	bf00      	nop
 800f920:	3740      	adds	r7, #64	@ 0x40
 800f922:	46bd      	mov	sp, r7
 800f924:	bd80      	pop	{r7, pc}

0800f926 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f926:	b580      	push	{r7, lr}
 800f928:	b084      	sub	sp, #16
 800f92a:	af00      	add	r7, sp, #0
 800f92c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f932:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800f934:	68f8      	ldr	r0, [r7, #12]
 800f936:	f7ff ff89 	bl	800f84c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f93a:	bf00      	nop
 800f93c:	3710      	adds	r7, #16
 800f93e:	46bd      	mov	sp, r7
 800f940:	bd80      	pop	{r7, pc}

0800f942 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800f942:	b580      	push	{r7, lr}
 800f944:	b09c      	sub	sp, #112	@ 0x70
 800f946:	af00      	add	r7, sp, #0
 800f948:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f94e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	681b      	ldr	r3, [r3, #0]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d172      	bne.n	800fa44 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800f95e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f960:	2200      	movs	r2, #0
 800f962:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f964:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	330c      	adds	r3, #12
 800f96a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f96c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f96e:	e853 3f00 	ldrex	r3, [r3]
 800f972:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f974:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f976:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f97a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f97c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	330c      	adds	r3, #12
 800f982:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800f984:	65ba      	str	r2, [r7, #88]	@ 0x58
 800f986:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f988:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f98a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f98c:	e841 2300 	strex	r3, r2, [r1]
 800f990:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f992:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f994:	2b00      	cmp	r3, #0
 800f996:	d1e5      	bne.n	800f964 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f998:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	3314      	adds	r3, #20
 800f99e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9a2:	e853 3f00 	ldrex	r3, [r3]
 800f9a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f9a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f9aa:	f023 0301 	bic.w	r3, r3, #1
 800f9ae:	667b      	str	r3, [r7, #100]	@ 0x64
 800f9b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	3314      	adds	r3, #20
 800f9b6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f9b8:	647a      	str	r2, [r7, #68]	@ 0x44
 800f9ba:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f9be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f9c0:	e841 2300 	strex	r3, r2, [r1]
 800f9c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f9c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d1e5      	bne.n	800f998 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f9cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	3314      	adds	r3, #20
 800f9d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9d6:	e853 3f00 	ldrex	r3, [r3]
 800f9da:	623b      	str	r3, [r7, #32]
   return(result);
 800f9dc:	6a3b      	ldr	r3, [r7, #32]
 800f9de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f9e2:	663b      	str	r3, [r7, #96]	@ 0x60
 800f9e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f9e6:	681b      	ldr	r3, [r3, #0]
 800f9e8:	3314      	adds	r3, #20
 800f9ea:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f9ec:	633a      	str	r2, [r7, #48]	@ 0x30
 800f9ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f9f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f9f4:	e841 2300 	strex	r3, r2, [r1]
 800f9f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f9fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d1e5      	bne.n	800f9cc <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800fa00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fa02:	2220      	movs	r2, #32
 800fa04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fa08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fa0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fa0c:	2b01      	cmp	r3, #1
 800fa0e:	d119      	bne.n	800fa44 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fa10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	330c      	adds	r3, #12
 800fa16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa18:	693b      	ldr	r3, [r7, #16]
 800fa1a:	e853 3f00 	ldrex	r3, [r3]
 800fa1e:	60fb      	str	r3, [r7, #12]
   return(result);
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	f023 0310 	bic.w	r3, r3, #16
 800fa26:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fa28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	330c      	adds	r3, #12
 800fa2e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800fa30:	61fa      	str	r2, [r7, #28]
 800fa32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa34:	69b9      	ldr	r1, [r7, #24]
 800fa36:	69fa      	ldr	r2, [r7, #28]
 800fa38:	e841 2300 	strex	r3, r2, [r1]
 800fa3c:	617b      	str	r3, [r7, #20]
   return(result);
 800fa3e:	697b      	ldr	r3, [r7, #20]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d1e5      	bne.n	800fa10 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fa44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fa46:	2200      	movs	r2, #0
 800fa48:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fa4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fa4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fa4e:	2b01      	cmp	r3, #1
 800fa50:	d106      	bne.n	800fa60 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fa52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fa54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800fa56:	4619      	mov	r1, r3
 800fa58:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fa5a:	f7ff ff0b 	bl	800f874 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fa5e:	e002      	b.n	800fa66 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800fa60:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fa62:	f7fa fa05 	bl	8009e70 <HAL_UART_RxCpltCallback>
}
 800fa66:	bf00      	nop
 800fa68:	3770      	adds	r7, #112	@ 0x70
 800fa6a:	46bd      	mov	sp, r7
 800fa6c:	bd80      	pop	{r7, pc}

0800fa6e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fa6e:	b580      	push	{r7, lr}
 800fa70:	b084      	sub	sp, #16
 800fa72:	af00      	add	r7, sp, #0
 800fa74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa7a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	2201      	movs	r2, #1
 800fa80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fa86:	2b01      	cmp	r3, #1
 800fa88:	d108      	bne.n	800fa9c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800fa8e:	085b      	lsrs	r3, r3, #1
 800fa90:	b29b      	uxth	r3, r3
 800fa92:	4619      	mov	r1, r3
 800fa94:	68f8      	ldr	r0, [r7, #12]
 800fa96:	f7ff feed 	bl	800f874 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fa9a:	e002      	b.n	800faa2 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800fa9c:	68f8      	ldr	r0, [r7, #12]
 800fa9e:	f7ff fedf 	bl	800f860 <HAL_UART_RxHalfCpltCallback>
}
 800faa2:	bf00      	nop
 800faa4:	3710      	adds	r7, #16
 800faa6:	46bd      	mov	sp, r7
 800faa8:	bd80      	pop	{r7, pc}

0800faaa <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800faaa:	b580      	push	{r7, lr}
 800faac:	b084      	sub	sp, #16
 800faae:	af00      	add	r7, sp, #0
 800fab0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800fab2:	2300      	movs	r3, #0
 800fab4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800faba:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800fabc:	68bb      	ldr	r3, [r7, #8]
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	695b      	ldr	r3, [r3, #20]
 800fac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fac6:	2b80      	cmp	r3, #128	@ 0x80
 800fac8:	bf0c      	ite	eq
 800faca:	2301      	moveq	r3, #1
 800facc:	2300      	movne	r3, #0
 800face:	b2db      	uxtb	r3, r3
 800fad0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800fad2:	68bb      	ldr	r3, [r7, #8]
 800fad4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fad8:	b2db      	uxtb	r3, r3
 800fada:	2b21      	cmp	r3, #33	@ 0x21
 800fadc:	d108      	bne.n	800faf0 <UART_DMAError+0x46>
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d005      	beq.n	800faf0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800fae4:	68bb      	ldr	r3, [r7, #8]
 800fae6:	2200      	movs	r2, #0
 800fae8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800faea:	68b8      	ldr	r0, [r7, #8]
 800faec:	f000 f8c2 	bl	800fc74 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800faf0:	68bb      	ldr	r3, [r7, #8]
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	695b      	ldr	r3, [r3, #20]
 800faf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fafa:	2b40      	cmp	r3, #64	@ 0x40
 800fafc:	bf0c      	ite	eq
 800fafe:	2301      	moveq	r3, #1
 800fb00:	2300      	movne	r3, #0
 800fb02:	b2db      	uxtb	r3, r3
 800fb04:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800fb06:	68bb      	ldr	r3, [r7, #8]
 800fb08:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800fb0c:	b2db      	uxtb	r3, r3
 800fb0e:	2b22      	cmp	r3, #34	@ 0x22
 800fb10:	d108      	bne.n	800fb24 <UART_DMAError+0x7a>
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	2b00      	cmp	r3, #0
 800fb16:	d005      	beq.n	800fb24 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800fb18:	68bb      	ldr	r3, [r7, #8]
 800fb1a:	2200      	movs	r2, #0
 800fb1c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800fb1e:	68b8      	ldr	r0, [r7, #8]
 800fb20:	f000 f8d0 	bl	800fcc4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800fb24:	68bb      	ldr	r3, [r7, #8]
 800fb26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fb28:	f043 0210 	orr.w	r2, r3, #16
 800fb2c:	68bb      	ldr	r3, [r7, #8]
 800fb2e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fb30:	68b8      	ldr	r0, [r7, #8]
 800fb32:	f7fa fa91 	bl	800a058 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fb36:	bf00      	nop
 800fb38:	3710      	adds	r7, #16
 800fb3a:	46bd      	mov	sp, r7
 800fb3c:	bd80      	pop	{r7, pc}
	...

0800fb40 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fb40:	b580      	push	{r7, lr}
 800fb42:	b098      	sub	sp, #96	@ 0x60
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	60f8      	str	r0, [r7, #12]
 800fb48:	60b9      	str	r1, [r7, #8]
 800fb4a:	4613      	mov	r3, r2
 800fb4c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800fb4e:	68ba      	ldr	r2, [r7, #8]
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	88fa      	ldrh	r2, [r7, #6]
 800fb58:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	2200      	movs	r2, #0
 800fb5e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	2222      	movs	r2, #34	@ 0x22
 800fb64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb6c:	4a3e      	ldr	r2, [pc, #248]	@ (800fc68 <UART_Start_Receive_DMA+0x128>)
 800fb6e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800fb70:	68fb      	ldr	r3, [r7, #12]
 800fb72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb74:	4a3d      	ldr	r2, [pc, #244]	@ (800fc6c <UART_Start_Receive_DMA+0x12c>)
 800fb76:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb7c:	4a3c      	ldr	r2, [pc, #240]	@ (800fc70 <UART_Start_Receive_DMA+0x130>)
 800fb7e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb84:	2200      	movs	r2, #0
 800fb86:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800fb88:	f107 0308 	add.w	r3, r7, #8
 800fb8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	3304      	adds	r3, #4
 800fb98:	4619      	mov	r1, r3
 800fb9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fb9c:	681a      	ldr	r2, [r3, #0]
 800fb9e:	88fb      	ldrh	r3, [r7, #6]
 800fba0:	f7fa fec0 	bl	800a924 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800fba4:	2300      	movs	r3, #0
 800fba6:	613b      	str	r3, [r7, #16]
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	613b      	str	r3, [r7, #16]
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	685b      	ldr	r3, [r3, #4]
 800fbb6:	613b      	str	r3, [r7, #16]
 800fbb8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	691b      	ldr	r3, [r3, #16]
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d019      	beq.n	800fbf6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	330c      	adds	r3, #12
 800fbc8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fbcc:	e853 3f00 	ldrex	r3, [r3]
 800fbd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fbd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fbd8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	330c      	adds	r3, #12
 800fbe0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fbe2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800fbe4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbe6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800fbe8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800fbea:	e841 2300 	strex	r3, r2, [r1]
 800fbee:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800fbf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d1e5      	bne.n	800fbc2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	3314      	adds	r3, #20
 800fbfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc00:	e853 3f00 	ldrex	r3, [r3]
 800fc04:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fc06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc08:	f043 0301 	orr.w	r3, r3, #1
 800fc0c:	657b      	str	r3, [r7, #84]	@ 0x54
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	3314      	adds	r3, #20
 800fc14:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fc16:	63ba      	str	r2, [r7, #56]	@ 0x38
 800fc18:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc1a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800fc1c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fc1e:	e841 2300 	strex	r3, r2, [r1]
 800fc22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fc24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d1e5      	bne.n	800fbf6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	681b      	ldr	r3, [r3, #0]
 800fc2e:	3314      	adds	r3, #20
 800fc30:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc32:	69bb      	ldr	r3, [r7, #24]
 800fc34:	e853 3f00 	ldrex	r3, [r3]
 800fc38:	617b      	str	r3, [r7, #20]
   return(result);
 800fc3a:	697b      	ldr	r3, [r7, #20]
 800fc3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc40:	653b      	str	r3, [r7, #80]	@ 0x50
 800fc42:	68fb      	ldr	r3, [r7, #12]
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	3314      	adds	r3, #20
 800fc48:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800fc4a:	627a      	str	r2, [r7, #36]	@ 0x24
 800fc4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc4e:	6a39      	ldr	r1, [r7, #32]
 800fc50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fc52:	e841 2300 	strex	r3, r2, [r1]
 800fc56:	61fb      	str	r3, [r7, #28]
   return(result);
 800fc58:	69fb      	ldr	r3, [r7, #28]
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d1e5      	bne.n	800fc2a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800fc5e:	2300      	movs	r3, #0
}
 800fc60:	4618      	mov	r0, r3
 800fc62:	3760      	adds	r7, #96	@ 0x60
 800fc64:	46bd      	mov	sp, r7
 800fc66:	bd80      	pop	{r7, pc}
 800fc68:	0800f943 	.word	0x0800f943
 800fc6c:	0800fa6f 	.word	0x0800fa6f
 800fc70:	0800faab 	.word	0x0800faab

0800fc74 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800fc74:	b480      	push	{r7}
 800fc76:	b089      	sub	sp, #36	@ 0x24
 800fc78:	af00      	add	r7, sp, #0
 800fc7a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	330c      	adds	r3, #12
 800fc82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	e853 3f00 	ldrex	r3, [r3]
 800fc8a:	60bb      	str	r3, [r7, #8]
   return(result);
 800fc8c:	68bb      	ldr	r3, [r7, #8]
 800fc8e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800fc92:	61fb      	str	r3, [r7, #28]
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	330c      	adds	r3, #12
 800fc9a:	69fa      	ldr	r2, [r7, #28]
 800fc9c:	61ba      	str	r2, [r7, #24]
 800fc9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fca0:	6979      	ldr	r1, [r7, #20]
 800fca2:	69ba      	ldr	r2, [r7, #24]
 800fca4:	e841 2300 	strex	r3, r2, [r1]
 800fca8:	613b      	str	r3, [r7, #16]
   return(result);
 800fcaa:	693b      	ldr	r3, [r7, #16]
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d1e5      	bne.n	800fc7c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	2220      	movs	r2, #32
 800fcb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800fcb8:	bf00      	nop
 800fcba:	3724      	adds	r7, #36	@ 0x24
 800fcbc:	46bd      	mov	sp, r7
 800fcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc2:	4770      	bx	lr

0800fcc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fcc4:	b480      	push	{r7}
 800fcc6:	b095      	sub	sp, #84	@ 0x54
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	330c      	adds	r3, #12
 800fcd2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fcd6:	e853 3f00 	ldrex	r3, [r3]
 800fcda:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fcdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fce2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	681b      	ldr	r3, [r3, #0]
 800fce8:	330c      	adds	r3, #12
 800fcea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800fcec:	643a      	str	r2, [r7, #64]	@ 0x40
 800fcee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcf0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fcf2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fcf4:	e841 2300 	strex	r3, r2, [r1]
 800fcf8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fcfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d1e5      	bne.n	800fccc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	3314      	adds	r3, #20
 800fd06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd08:	6a3b      	ldr	r3, [r7, #32]
 800fd0a:	e853 3f00 	ldrex	r3, [r3]
 800fd0e:	61fb      	str	r3, [r7, #28]
   return(result);
 800fd10:	69fb      	ldr	r3, [r7, #28]
 800fd12:	f023 0301 	bic.w	r3, r3, #1
 800fd16:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	3314      	adds	r3, #20
 800fd1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fd20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fd22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fd26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fd28:	e841 2300 	strex	r3, r2, [r1]
 800fd2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fd2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d1e5      	bne.n	800fd00 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd38:	2b01      	cmp	r3, #1
 800fd3a:	d119      	bne.n	800fd70 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	330c      	adds	r3, #12
 800fd42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd44:	68fb      	ldr	r3, [r7, #12]
 800fd46:	e853 3f00 	ldrex	r3, [r3]
 800fd4a:	60bb      	str	r3, [r7, #8]
   return(result);
 800fd4c:	68bb      	ldr	r3, [r7, #8]
 800fd4e:	f023 0310 	bic.w	r3, r3, #16
 800fd52:	647b      	str	r3, [r7, #68]	@ 0x44
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	330c      	adds	r3, #12
 800fd5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fd5c:	61ba      	str	r2, [r7, #24]
 800fd5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd60:	6979      	ldr	r1, [r7, #20]
 800fd62:	69ba      	ldr	r2, [r7, #24]
 800fd64:	e841 2300 	strex	r3, r2, [r1]
 800fd68:	613b      	str	r3, [r7, #16]
   return(result);
 800fd6a:	693b      	ldr	r3, [r7, #16]
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d1e5      	bne.n	800fd3c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	2220      	movs	r2, #32
 800fd74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	2200      	movs	r2, #0
 800fd7c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800fd7e:	bf00      	nop
 800fd80:	3754      	adds	r7, #84	@ 0x54
 800fd82:	46bd      	mov	sp, r7
 800fd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd88:	4770      	bx	lr

0800fd8a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fd8a:	b580      	push	{r7, lr}
 800fd8c:	b084      	sub	sp, #16
 800fd8e:	af00      	add	r7, sp, #0
 800fd90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd96:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800fd98:	68fb      	ldr	r3, [r7, #12]
 800fd9a:	2200      	movs	r2, #0
 800fd9c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	2200      	movs	r2, #0
 800fda2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fda4:	68f8      	ldr	r0, [r7, #12]
 800fda6:	f7fa f957 	bl	800a058 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fdaa:	bf00      	nop
 800fdac:	3710      	adds	r7, #16
 800fdae:	46bd      	mov	sp, r7
 800fdb0:	bd80      	pop	{r7, pc}

0800fdb2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800fdb2:	b480      	push	{r7}
 800fdb4:	b085      	sub	sp, #20
 800fdb6:	af00      	add	r7, sp, #0
 800fdb8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fdc0:	b2db      	uxtb	r3, r3
 800fdc2:	2b21      	cmp	r3, #33	@ 0x21
 800fdc4:	d13e      	bne.n	800fe44 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	689b      	ldr	r3, [r3, #8]
 800fdca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fdce:	d114      	bne.n	800fdfa <UART_Transmit_IT+0x48>
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	691b      	ldr	r3, [r3, #16]
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d110      	bne.n	800fdfa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	6a1b      	ldr	r3, [r3, #32]
 800fddc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800fdde:	68fb      	ldr	r3, [r7, #12]
 800fde0:	881b      	ldrh	r3, [r3, #0]
 800fde2:	461a      	mov	r2, r3
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fdec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	6a1b      	ldr	r3, [r3, #32]
 800fdf2:	1c9a      	adds	r2, r3, #2
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	621a      	str	r2, [r3, #32]
 800fdf8:	e008      	b.n	800fe0c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	6a1b      	ldr	r3, [r3, #32]
 800fdfe:	1c59      	adds	r1, r3, #1
 800fe00:	687a      	ldr	r2, [r7, #4]
 800fe02:	6211      	str	r1, [r2, #32]
 800fe04:	781a      	ldrb	r2, [r3, #0]
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800fe10:	b29b      	uxth	r3, r3
 800fe12:	3b01      	subs	r3, #1
 800fe14:	b29b      	uxth	r3, r3
 800fe16:	687a      	ldr	r2, [r7, #4]
 800fe18:	4619      	mov	r1, r3
 800fe1a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d10f      	bne.n	800fe40 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	68da      	ldr	r2, [r3, #12]
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800fe2e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	681b      	ldr	r3, [r3, #0]
 800fe34:	68da      	ldr	r2, [r3, #12]
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	681b      	ldr	r3, [r3, #0]
 800fe3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fe3e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800fe40:	2300      	movs	r3, #0
 800fe42:	e000      	b.n	800fe46 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800fe44:	2302      	movs	r3, #2
  }
}
 800fe46:	4618      	mov	r0, r3
 800fe48:	3714      	adds	r7, #20
 800fe4a:	46bd      	mov	sp, r7
 800fe4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe50:	4770      	bx	lr

0800fe52 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800fe52:	b580      	push	{r7, lr}
 800fe54:	b082      	sub	sp, #8
 800fe56:	af00      	add	r7, sp, #0
 800fe58:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	68da      	ldr	r2, [r3, #12]
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800fe68:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	2220      	movs	r2, #32
 800fe6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800fe72:	6878      	ldr	r0, [r7, #4]
 800fe74:	f7f9 ffba 	bl	8009dec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800fe78:	2300      	movs	r3, #0
}
 800fe7a:	4618      	mov	r0, r3
 800fe7c:	3708      	adds	r7, #8
 800fe7e:	46bd      	mov	sp, r7
 800fe80:	bd80      	pop	{r7, pc}

0800fe82 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800fe82:	b580      	push	{r7, lr}
 800fe84:	b08c      	sub	sp, #48	@ 0x30
 800fe86:	af00      	add	r7, sp, #0
 800fe88:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800fe90:	b2db      	uxtb	r3, r3
 800fe92:	2b22      	cmp	r3, #34	@ 0x22
 800fe94:	f040 80ae 	bne.w	800fff4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	689b      	ldr	r3, [r3, #8]
 800fe9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fea0:	d117      	bne.n	800fed2 <UART_Receive_IT+0x50>
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	691b      	ldr	r3, [r3, #16]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d113      	bne.n	800fed2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800feaa:	2300      	movs	r3, #0
 800feac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800feb2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	685b      	ldr	r3, [r3, #4]
 800feba:	b29b      	uxth	r3, r3
 800febc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fec0:	b29a      	uxth	r2, r3
 800fec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fec4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800feca:	1c9a      	adds	r2, r3, #2
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	629a      	str	r2, [r3, #40]	@ 0x28
 800fed0:	e026      	b.n	800ff20 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800fed8:	2300      	movs	r3, #0
 800feda:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	689b      	ldr	r3, [r3, #8]
 800fee0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fee4:	d007      	beq.n	800fef6 <UART_Receive_IT+0x74>
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	689b      	ldr	r3, [r3, #8]
 800feea:	2b00      	cmp	r3, #0
 800feec:	d10a      	bne.n	800ff04 <UART_Receive_IT+0x82>
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	691b      	ldr	r3, [r3, #16]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d106      	bne.n	800ff04 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	685b      	ldr	r3, [r3, #4]
 800fefc:	b2da      	uxtb	r2, r3
 800fefe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff00:	701a      	strb	r2, [r3, #0]
 800ff02:	e008      	b.n	800ff16 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	685b      	ldr	r3, [r3, #4]
 800ff0a:	b2db      	uxtb	r3, r3
 800ff0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ff10:	b2da      	uxtb	r2, r3
 800ff12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff14:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff1a:	1c5a      	adds	r2, r3, #1
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ff24:	b29b      	uxth	r3, r3
 800ff26:	3b01      	subs	r3, #1
 800ff28:	b29b      	uxth	r3, r3
 800ff2a:	687a      	ldr	r2, [r7, #4]
 800ff2c:	4619      	mov	r1, r3
 800ff2e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d15d      	bne.n	800fff0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	68da      	ldr	r2, [r3, #12]
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	f022 0220 	bic.w	r2, r2, #32
 800ff42:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	68da      	ldr	r2, [r3, #12]
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ff52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	695a      	ldr	r2, [r3, #20]
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	f022 0201 	bic.w	r2, r2, #1
 800ff62:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	2220      	movs	r2, #32
 800ff68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	2200      	movs	r2, #0
 800ff70:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ff76:	2b01      	cmp	r3, #1
 800ff78:	d135      	bne.n	800ffe6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	2200      	movs	r2, #0
 800ff7e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	330c      	adds	r3, #12
 800ff86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff88:	697b      	ldr	r3, [r7, #20]
 800ff8a:	e853 3f00 	ldrex	r3, [r3]
 800ff8e:	613b      	str	r3, [r7, #16]
   return(result);
 800ff90:	693b      	ldr	r3, [r7, #16]
 800ff92:	f023 0310 	bic.w	r3, r3, #16
 800ff96:	627b      	str	r3, [r7, #36]	@ 0x24
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	330c      	adds	r3, #12
 800ff9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ffa0:	623a      	str	r2, [r7, #32]
 800ffa2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffa4:	69f9      	ldr	r1, [r7, #28]
 800ffa6:	6a3a      	ldr	r2, [r7, #32]
 800ffa8:	e841 2300 	strex	r3, r2, [r1]
 800ffac:	61bb      	str	r3, [r7, #24]
   return(result);
 800ffae:	69bb      	ldr	r3, [r7, #24]
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d1e5      	bne.n	800ff80 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	f003 0310 	and.w	r3, r3, #16
 800ffbe:	2b10      	cmp	r3, #16
 800ffc0:	d10a      	bne.n	800ffd8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	60fb      	str	r3, [r7, #12]
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	60fb      	str	r3, [r7, #12]
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	685b      	ldr	r3, [r3, #4]
 800ffd4:	60fb      	str	r3, [r7, #12]
 800ffd6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ffdc:	4619      	mov	r1, r3
 800ffde:	6878      	ldr	r0, [r7, #4]
 800ffe0:	f7ff fc48 	bl	800f874 <HAL_UARTEx_RxEventCallback>
 800ffe4:	e002      	b.n	800ffec <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ffe6:	6878      	ldr	r0, [r7, #4]
 800ffe8:	f7f9 ff42 	bl	8009e70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ffec:	2300      	movs	r3, #0
 800ffee:	e002      	b.n	800fff6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800fff0:	2300      	movs	r3, #0
 800fff2:	e000      	b.n	800fff6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800fff4:	2302      	movs	r3, #2
  }
}
 800fff6:	4618      	mov	r0, r3
 800fff8:	3730      	adds	r7, #48	@ 0x30
 800fffa:	46bd      	mov	sp, r7
 800fffc:	bd80      	pop	{r7, pc}
	...

08010000 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010000:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010004:	b0c0      	sub	sp, #256	@ 0x100
 8010006:	af00      	add	r7, sp, #0
 8010008:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801000c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	691b      	ldr	r3, [r3, #16]
 8010014:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8010018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801001c:	68d9      	ldr	r1, [r3, #12]
 801001e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010022:	681a      	ldr	r2, [r3, #0]
 8010024:	ea40 0301 	orr.w	r3, r0, r1
 8010028:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 801002a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801002e:	689a      	ldr	r2, [r3, #8]
 8010030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010034:	691b      	ldr	r3, [r3, #16]
 8010036:	431a      	orrs	r2, r3
 8010038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801003c:	695b      	ldr	r3, [r3, #20]
 801003e:	431a      	orrs	r2, r3
 8010040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010044:	69db      	ldr	r3, [r3, #28]
 8010046:	4313      	orrs	r3, r2
 8010048:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 801004c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	68db      	ldr	r3, [r3, #12]
 8010054:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8010058:	f021 010c 	bic.w	r1, r1, #12
 801005c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010060:	681a      	ldr	r2, [r3, #0]
 8010062:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8010066:	430b      	orrs	r3, r1
 8010068:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801006a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	695b      	ldr	r3, [r3, #20]
 8010072:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8010076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801007a:	6999      	ldr	r1, [r3, #24]
 801007c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010080:	681a      	ldr	r2, [r3, #0]
 8010082:	ea40 0301 	orr.w	r3, r0, r1
 8010086:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801008c:	681a      	ldr	r2, [r3, #0]
 801008e:	4b8f      	ldr	r3, [pc, #572]	@ (80102cc <UART_SetConfig+0x2cc>)
 8010090:	429a      	cmp	r2, r3
 8010092:	d005      	beq.n	80100a0 <UART_SetConfig+0xa0>
 8010094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010098:	681a      	ldr	r2, [r3, #0]
 801009a:	4b8d      	ldr	r3, [pc, #564]	@ (80102d0 <UART_SetConfig+0x2d0>)
 801009c:	429a      	cmp	r2, r3
 801009e:	d104      	bne.n	80100aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80100a0:	f7fd f91c 	bl	800d2dc <HAL_RCC_GetPCLK2Freq>
 80100a4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80100a8:	e003      	b.n	80100b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80100aa:	f7fd f903 	bl	800d2b4 <HAL_RCC_GetPCLK1Freq>
 80100ae:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80100b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80100b6:	69db      	ldr	r3, [r3, #28]
 80100b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80100bc:	f040 810c 	bne.w	80102d8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80100c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80100c4:	2200      	movs	r2, #0
 80100c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80100ca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80100ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80100d2:	4622      	mov	r2, r4
 80100d4:	462b      	mov	r3, r5
 80100d6:	1891      	adds	r1, r2, r2
 80100d8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80100da:	415b      	adcs	r3, r3
 80100dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80100de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80100e2:	4621      	mov	r1, r4
 80100e4:	eb12 0801 	adds.w	r8, r2, r1
 80100e8:	4629      	mov	r1, r5
 80100ea:	eb43 0901 	adc.w	r9, r3, r1
 80100ee:	f04f 0200 	mov.w	r2, #0
 80100f2:	f04f 0300 	mov.w	r3, #0
 80100f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80100fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80100fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8010102:	4690      	mov	r8, r2
 8010104:	4699      	mov	r9, r3
 8010106:	4623      	mov	r3, r4
 8010108:	eb18 0303 	adds.w	r3, r8, r3
 801010c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8010110:	462b      	mov	r3, r5
 8010112:	eb49 0303 	adc.w	r3, r9, r3
 8010116:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801011a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801011e:	685b      	ldr	r3, [r3, #4]
 8010120:	2200      	movs	r2, #0
 8010122:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8010126:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 801012a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 801012e:	460b      	mov	r3, r1
 8010130:	18db      	adds	r3, r3, r3
 8010132:	653b      	str	r3, [r7, #80]	@ 0x50
 8010134:	4613      	mov	r3, r2
 8010136:	eb42 0303 	adc.w	r3, r2, r3
 801013a:	657b      	str	r3, [r7, #84]	@ 0x54
 801013c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8010140:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8010144:	f7f0 fda0 	bl	8000c88 <__aeabi_uldivmod>
 8010148:	4602      	mov	r2, r0
 801014a:	460b      	mov	r3, r1
 801014c:	4b61      	ldr	r3, [pc, #388]	@ (80102d4 <UART_SetConfig+0x2d4>)
 801014e:	fba3 2302 	umull	r2, r3, r3, r2
 8010152:	095b      	lsrs	r3, r3, #5
 8010154:	011c      	lsls	r4, r3, #4
 8010156:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801015a:	2200      	movs	r2, #0
 801015c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010160:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8010164:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8010168:	4642      	mov	r2, r8
 801016a:	464b      	mov	r3, r9
 801016c:	1891      	adds	r1, r2, r2
 801016e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8010170:	415b      	adcs	r3, r3
 8010172:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010174:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8010178:	4641      	mov	r1, r8
 801017a:	eb12 0a01 	adds.w	sl, r2, r1
 801017e:	4649      	mov	r1, r9
 8010180:	eb43 0b01 	adc.w	fp, r3, r1
 8010184:	f04f 0200 	mov.w	r2, #0
 8010188:	f04f 0300 	mov.w	r3, #0
 801018c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8010190:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8010194:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010198:	4692      	mov	sl, r2
 801019a:	469b      	mov	fp, r3
 801019c:	4643      	mov	r3, r8
 801019e:	eb1a 0303 	adds.w	r3, sl, r3
 80101a2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80101a6:	464b      	mov	r3, r9
 80101a8:	eb4b 0303 	adc.w	r3, fp, r3
 80101ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80101b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80101b4:	685b      	ldr	r3, [r3, #4]
 80101b6:	2200      	movs	r2, #0
 80101b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80101bc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80101c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80101c4:	460b      	mov	r3, r1
 80101c6:	18db      	adds	r3, r3, r3
 80101c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80101ca:	4613      	mov	r3, r2
 80101cc:	eb42 0303 	adc.w	r3, r2, r3
 80101d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80101d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80101d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80101da:	f7f0 fd55 	bl	8000c88 <__aeabi_uldivmod>
 80101de:	4602      	mov	r2, r0
 80101e0:	460b      	mov	r3, r1
 80101e2:	4611      	mov	r1, r2
 80101e4:	4b3b      	ldr	r3, [pc, #236]	@ (80102d4 <UART_SetConfig+0x2d4>)
 80101e6:	fba3 2301 	umull	r2, r3, r3, r1
 80101ea:	095b      	lsrs	r3, r3, #5
 80101ec:	2264      	movs	r2, #100	@ 0x64
 80101ee:	fb02 f303 	mul.w	r3, r2, r3
 80101f2:	1acb      	subs	r3, r1, r3
 80101f4:	00db      	lsls	r3, r3, #3
 80101f6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80101fa:	4b36      	ldr	r3, [pc, #216]	@ (80102d4 <UART_SetConfig+0x2d4>)
 80101fc:	fba3 2302 	umull	r2, r3, r3, r2
 8010200:	095b      	lsrs	r3, r3, #5
 8010202:	005b      	lsls	r3, r3, #1
 8010204:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8010208:	441c      	add	r4, r3
 801020a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801020e:	2200      	movs	r2, #0
 8010210:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010214:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8010218:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 801021c:	4642      	mov	r2, r8
 801021e:	464b      	mov	r3, r9
 8010220:	1891      	adds	r1, r2, r2
 8010222:	63b9      	str	r1, [r7, #56]	@ 0x38
 8010224:	415b      	adcs	r3, r3
 8010226:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010228:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 801022c:	4641      	mov	r1, r8
 801022e:	1851      	adds	r1, r2, r1
 8010230:	6339      	str	r1, [r7, #48]	@ 0x30
 8010232:	4649      	mov	r1, r9
 8010234:	414b      	adcs	r3, r1
 8010236:	637b      	str	r3, [r7, #52]	@ 0x34
 8010238:	f04f 0200 	mov.w	r2, #0
 801023c:	f04f 0300 	mov.w	r3, #0
 8010240:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8010244:	4659      	mov	r1, fp
 8010246:	00cb      	lsls	r3, r1, #3
 8010248:	4651      	mov	r1, sl
 801024a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801024e:	4651      	mov	r1, sl
 8010250:	00ca      	lsls	r2, r1, #3
 8010252:	4610      	mov	r0, r2
 8010254:	4619      	mov	r1, r3
 8010256:	4603      	mov	r3, r0
 8010258:	4642      	mov	r2, r8
 801025a:	189b      	adds	r3, r3, r2
 801025c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010260:	464b      	mov	r3, r9
 8010262:	460a      	mov	r2, r1
 8010264:	eb42 0303 	adc.w	r3, r2, r3
 8010268:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801026c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010270:	685b      	ldr	r3, [r3, #4]
 8010272:	2200      	movs	r2, #0
 8010274:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010278:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 801027c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8010280:	460b      	mov	r3, r1
 8010282:	18db      	adds	r3, r3, r3
 8010284:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010286:	4613      	mov	r3, r2
 8010288:	eb42 0303 	adc.w	r3, r2, r3
 801028c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801028e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8010292:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8010296:	f7f0 fcf7 	bl	8000c88 <__aeabi_uldivmod>
 801029a:	4602      	mov	r2, r0
 801029c:	460b      	mov	r3, r1
 801029e:	4b0d      	ldr	r3, [pc, #52]	@ (80102d4 <UART_SetConfig+0x2d4>)
 80102a0:	fba3 1302 	umull	r1, r3, r3, r2
 80102a4:	095b      	lsrs	r3, r3, #5
 80102a6:	2164      	movs	r1, #100	@ 0x64
 80102a8:	fb01 f303 	mul.w	r3, r1, r3
 80102ac:	1ad3      	subs	r3, r2, r3
 80102ae:	00db      	lsls	r3, r3, #3
 80102b0:	3332      	adds	r3, #50	@ 0x32
 80102b2:	4a08      	ldr	r2, [pc, #32]	@ (80102d4 <UART_SetConfig+0x2d4>)
 80102b4:	fba2 2303 	umull	r2, r3, r2, r3
 80102b8:	095b      	lsrs	r3, r3, #5
 80102ba:	f003 0207 	and.w	r2, r3, #7
 80102be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	4422      	add	r2, r4
 80102c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80102c8:	e106      	b.n	80104d8 <UART_SetConfig+0x4d8>
 80102ca:	bf00      	nop
 80102cc:	40011000 	.word	0x40011000
 80102d0:	40011400 	.word	0x40011400
 80102d4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80102d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80102dc:	2200      	movs	r2, #0
 80102de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80102e2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80102e6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80102ea:	4642      	mov	r2, r8
 80102ec:	464b      	mov	r3, r9
 80102ee:	1891      	adds	r1, r2, r2
 80102f0:	6239      	str	r1, [r7, #32]
 80102f2:	415b      	adcs	r3, r3
 80102f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80102f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80102fa:	4641      	mov	r1, r8
 80102fc:	1854      	adds	r4, r2, r1
 80102fe:	4649      	mov	r1, r9
 8010300:	eb43 0501 	adc.w	r5, r3, r1
 8010304:	f04f 0200 	mov.w	r2, #0
 8010308:	f04f 0300 	mov.w	r3, #0
 801030c:	00eb      	lsls	r3, r5, #3
 801030e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8010312:	00e2      	lsls	r2, r4, #3
 8010314:	4614      	mov	r4, r2
 8010316:	461d      	mov	r5, r3
 8010318:	4643      	mov	r3, r8
 801031a:	18e3      	adds	r3, r4, r3
 801031c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010320:	464b      	mov	r3, r9
 8010322:	eb45 0303 	adc.w	r3, r5, r3
 8010326:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801032a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801032e:	685b      	ldr	r3, [r3, #4]
 8010330:	2200      	movs	r2, #0
 8010332:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010336:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 801033a:	f04f 0200 	mov.w	r2, #0
 801033e:	f04f 0300 	mov.w	r3, #0
 8010342:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8010346:	4629      	mov	r1, r5
 8010348:	008b      	lsls	r3, r1, #2
 801034a:	4621      	mov	r1, r4
 801034c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010350:	4621      	mov	r1, r4
 8010352:	008a      	lsls	r2, r1, #2
 8010354:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8010358:	f7f0 fc96 	bl	8000c88 <__aeabi_uldivmod>
 801035c:	4602      	mov	r2, r0
 801035e:	460b      	mov	r3, r1
 8010360:	4b60      	ldr	r3, [pc, #384]	@ (80104e4 <UART_SetConfig+0x4e4>)
 8010362:	fba3 2302 	umull	r2, r3, r3, r2
 8010366:	095b      	lsrs	r3, r3, #5
 8010368:	011c      	lsls	r4, r3, #4
 801036a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801036e:	2200      	movs	r2, #0
 8010370:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010374:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8010378:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 801037c:	4642      	mov	r2, r8
 801037e:	464b      	mov	r3, r9
 8010380:	1891      	adds	r1, r2, r2
 8010382:	61b9      	str	r1, [r7, #24]
 8010384:	415b      	adcs	r3, r3
 8010386:	61fb      	str	r3, [r7, #28]
 8010388:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801038c:	4641      	mov	r1, r8
 801038e:	1851      	adds	r1, r2, r1
 8010390:	6139      	str	r1, [r7, #16]
 8010392:	4649      	mov	r1, r9
 8010394:	414b      	adcs	r3, r1
 8010396:	617b      	str	r3, [r7, #20]
 8010398:	f04f 0200 	mov.w	r2, #0
 801039c:	f04f 0300 	mov.w	r3, #0
 80103a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80103a4:	4659      	mov	r1, fp
 80103a6:	00cb      	lsls	r3, r1, #3
 80103a8:	4651      	mov	r1, sl
 80103aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80103ae:	4651      	mov	r1, sl
 80103b0:	00ca      	lsls	r2, r1, #3
 80103b2:	4610      	mov	r0, r2
 80103b4:	4619      	mov	r1, r3
 80103b6:	4603      	mov	r3, r0
 80103b8:	4642      	mov	r2, r8
 80103ba:	189b      	adds	r3, r3, r2
 80103bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80103c0:	464b      	mov	r3, r9
 80103c2:	460a      	mov	r2, r1
 80103c4:	eb42 0303 	adc.w	r3, r2, r3
 80103c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80103cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80103d0:	685b      	ldr	r3, [r3, #4]
 80103d2:	2200      	movs	r2, #0
 80103d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80103d6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80103d8:	f04f 0200 	mov.w	r2, #0
 80103dc:	f04f 0300 	mov.w	r3, #0
 80103e0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80103e4:	4649      	mov	r1, r9
 80103e6:	008b      	lsls	r3, r1, #2
 80103e8:	4641      	mov	r1, r8
 80103ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80103ee:	4641      	mov	r1, r8
 80103f0:	008a      	lsls	r2, r1, #2
 80103f2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80103f6:	f7f0 fc47 	bl	8000c88 <__aeabi_uldivmod>
 80103fa:	4602      	mov	r2, r0
 80103fc:	460b      	mov	r3, r1
 80103fe:	4611      	mov	r1, r2
 8010400:	4b38      	ldr	r3, [pc, #224]	@ (80104e4 <UART_SetConfig+0x4e4>)
 8010402:	fba3 2301 	umull	r2, r3, r3, r1
 8010406:	095b      	lsrs	r3, r3, #5
 8010408:	2264      	movs	r2, #100	@ 0x64
 801040a:	fb02 f303 	mul.w	r3, r2, r3
 801040e:	1acb      	subs	r3, r1, r3
 8010410:	011b      	lsls	r3, r3, #4
 8010412:	3332      	adds	r3, #50	@ 0x32
 8010414:	4a33      	ldr	r2, [pc, #204]	@ (80104e4 <UART_SetConfig+0x4e4>)
 8010416:	fba2 2303 	umull	r2, r3, r2, r3
 801041a:	095b      	lsrs	r3, r3, #5
 801041c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010420:	441c      	add	r4, r3
 8010422:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010426:	2200      	movs	r2, #0
 8010428:	673b      	str	r3, [r7, #112]	@ 0x70
 801042a:	677a      	str	r2, [r7, #116]	@ 0x74
 801042c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8010430:	4642      	mov	r2, r8
 8010432:	464b      	mov	r3, r9
 8010434:	1891      	adds	r1, r2, r2
 8010436:	60b9      	str	r1, [r7, #8]
 8010438:	415b      	adcs	r3, r3
 801043a:	60fb      	str	r3, [r7, #12]
 801043c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8010440:	4641      	mov	r1, r8
 8010442:	1851      	adds	r1, r2, r1
 8010444:	6039      	str	r1, [r7, #0]
 8010446:	4649      	mov	r1, r9
 8010448:	414b      	adcs	r3, r1
 801044a:	607b      	str	r3, [r7, #4]
 801044c:	f04f 0200 	mov.w	r2, #0
 8010450:	f04f 0300 	mov.w	r3, #0
 8010454:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8010458:	4659      	mov	r1, fp
 801045a:	00cb      	lsls	r3, r1, #3
 801045c:	4651      	mov	r1, sl
 801045e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010462:	4651      	mov	r1, sl
 8010464:	00ca      	lsls	r2, r1, #3
 8010466:	4610      	mov	r0, r2
 8010468:	4619      	mov	r1, r3
 801046a:	4603      	mov	r3, r0
 801046c:	4642      	mov	r2, r8
 801046e:	189b      	adds	r3, r3, r2
 8010470:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010472:	464b      	mov	r3, r9
 8010474:	460a      	mov	r2, r1
 8010476:	eb42 0303 	adc.w	r3, r2, r3
 801047a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801047c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010480:	685b      	ldr	r3, [r3, #4]
 8010482:	2200      	movs	r2, #0
 8010484:	663b      	str	r3, [r7, #96]	@ 0x60
 8010486:	667a      	str	r2, [r7, #100]	@ 0x64
 8010488:	f04f 0200 	mov.w	r2, #0
 801048c:	f04f 0300 	mov.w	r3, #0
 8010490:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8010494:	4649      	mov	r1, r9
 8010496:	008b      	lsls	r3, r1, #2
 8010498:	4641      	mov	r1, r8
 801049a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801049e:	4641      	mov	r1, r8
 80104a0:	008a      	lsls	r2, r1, #2
 80104a2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80104a6:	f7f0 fbef 	bl	8000c88 <__aeabi_uldivmod>
 80104aa:	4602      	mov	r2, r0
 80104ac:	460b      	mov	r3, r1
 80104ae:	4b0d      	ldr	r3, [pc, #52]	@ (80104e4 <UART_SetConfig+0x4e4>)
 80104b0:	fba3 1302 	umull	r1, r3, r3, r2
 80104b4:	095b      	lsrs	r3, r3, #5
 80104b6:	2164      	movs	r1, #100	@ 0x64
 80104b8:	fb01 f303 	mul.w	r3, r1, r3
 80104bc:	1ad3      	subs	r3, r2, r3
 80104be:	011b      	lsls	r3, r3, #4
 80104c0:	3332      	adds	r3, #50	@ 0x32
 80104c2:	4a08      	ldr	r2, [pc, #32]	@ (80104e4 <UART_SetConfig+0x4e4>)
 80104c4:	fba2 2303 	umull	r2, r3, r2, r3
 80104c8:	095b      	lsrs	r3, r3, #5
 80104ca:	f003 020f 	and.w	r2, r3, #15
 80104ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	4422      	add	r2, r4
 80104d6:	609a      	str	r2, [r3, #8]
}
 80104d8:	bf00      	nop
 80104da:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80104de:	46bd      	mov	sp, r7
 80104e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80104e4:	51eb851f 	.word	0x51eb851f

080104e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80104e8:	b084      	sub	sp, #16
 80104ea:	b580      	push	{r7, lr}
 80104ec:	b084      	sub	sp, #16
 80104ee:	af00      	add	r7, sp, #0
 80104f0:	6078      	str	r0, [r7, #4]
 80104f2:	f107 001c 	add.w	r0, r7, #28
 80104f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80104fa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80104fe:	2b01      	cmp	r3, #1
 8010500:	d123      	bne.n	801054a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010506:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	68db      	ldr	r3, [r3, #12]
 8010512:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8010516:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801051a:	687a      	ldr	r2, [r7, #4]
 801051c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	68db      	ldr	r3, [r3, #12]
 8010522:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 801052a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801052e:	2b01      	cmp	r3, #1
 8010530:	d105      	bne.n	801053e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	68db      	ldr	r3, [r3, #12]
 8010536:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801053e:	6878      	ldr	r0, [r7, #4]
 8010540:	f001 fae8 	bl	8011b14 <USB_CoreReset>
 8010544:	4603      	mov	r3, r0
 8010546:	73fb      	strb	r3, [r7, #15]
 8010548:	e01b      	b.n	8010582 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	68db      	ldr	r3, [r3, #12]
 801054e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8010556:	6878      	ldr	r0, [r7, #4]
 8010558:	f001 fadc 	bl	8011b14 <USB_CoreReset>
 801055c:	4603      	mov	r3, r0
 801055e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8010560:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8010564:	2b00      	cmp	r3, #0
 8010566:	d106      	bne.n	8010576 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801056c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	639a      	str	r2, [r3, #56]	@ 0x38
 8010574:	e005      	b.n	8010582 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801057a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8010582:	7fbb      	ldrb	r3, [r7, #30]
 8010584:	2b01      	cmp	r3, #1
 8010586:	d10b      	bne.n	80105a0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	689b      	ldr	r3, [r3, #8]
 801058c:	f043 0206 	orr.w	r2, r3, #6
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	689b      	ldr	r3, [r3, #8]
 8010598:	f043 0220 	orr.w	r2, r3, #32
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80105a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80105a2:	4618      	mov	r0, r3
 80105a4:	3710      	adds	r7, #16
 80105a6:	46bd      	mov	sp, r7
 80105a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80105ac:	b004      	add	sp, #16
 80105ae:	4770      	bx	lr

080105b0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80105b0:	b480      	push	{r7}
 80105b2:	b087      	sub	sp, #28
 80105b4:	af00      	add	r7, sp, #0
 80105b6:	60f8      	str	r0, [r7, #12]
 80105b8:	60b9      	str	r1, [r7, #8]
 80105ba:	4613      	mov	r3, r2
 80105bc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80105be:	79fb      	ldrb	r3, [r7, #7]
 80105c0:	2b02      	cmp	r3, #2
 80105c2:	d165      	bne.n	8010690 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80105c4:	68bb      	ldr	r3, [r7, #8]
 80105c6:	4a41      	ldr	r2, [pc, #260]	@ (80106cc <USB_SetTurnaroundTime+0x11c>)
 80105c8:	4293      	cmp	r3, r2
 80105ca:	d906      	bls.n	80105da <USB_SetTurnaroundTime+0x2a>
 80105cc:	68bb      	ldr	r3, [r7, #8]
 80105ce:	4a40      	ldr	r2, [pc, #256]	@ (80106d0 <USB_SetTurnaroundTime+0x120>)
 80105d0:	4293      	cmp	r3, r2
 80105d2:	d202      	bcs.n	80105da <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80105d4:	230f      	movs	r3, #15
 80105d6:	617b      	str	r3, [r7, #20]
 80105d8:	e062      	b.n	80106a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80105da:	68bb      	ldr	r3, [r7, #8]
 80105dc:	4a3c      	ldr	r2, [pc, #240]	@ (80106d0 <USB_SetTurnaroundTime+0x120>)
 80105de:	4293      	cmp	r3, r2
 80105e0:	d306      	bcc.n	80105f0 <USB_SetTurnaroundTime+0x40>
 80105e2:	68bb      	ldr	r3, [r7, #8]
 80105e4:	4a3b      	ldr	r2, [pc, #236]	@ (80106d4 <USB_SetTurnaroundTime+0x124>)
 80105e6:	4293      	cmp	r3, r2
 80105e8:	d202      	bcs.n	80105f0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80105ea:	230e      	movs	r3, #14
 80105ec:	617b      	str	r3, [r7, #20]
 80105ee:	e057      	b.n	80106a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80105f0:	68bb      	ldr	r3, [r7, #8]
 80105f2:	4a38      	ldr	r2, [pc, #224]	@ (80106d4 <USB_SetTurnaroundTime+0x124>)
 80105f4:	4293      	cmp	r3, r2
 80105f6:	d306      	bcc.n	8010606 <USB_SetTurnaroundTime+0x56>
 80105f8:	68bb      	ldr	r3, [r7, #8]
 80105fa:	4a37      	ldr	r2, [pc, #220]	@ (80106d8 <USB_SetTurnaroundTime+0x128>)
 80105fc:	4293      	cmp	r3, r2
 80105fe:	d202      	bcs.n	8010606 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8010600:	230d      	movs	r3, #13
 8010602:	617b      	str	r3, [r7, #20]
 8010604:	e04c      	b.n	80106a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8010606:	68bb      	ldr	r3, [r7, #8]
 8010608:	4a33      	ldr	r2, [pc, #204]	@ (80106d8 <USB_SetTurnaroundTime+0x128>)
 801060a:	4293      	cmp	r3, r2
 801060c:	d306      	bcc.n	801061c <USB_SetTurnaroundTime+0x6c>
 801060e:	68bb      	ldr	r3, [r7, #8]
 8010610:	4a32      	ldr	r2, [pc, #200]	@ (80106dc <USB_SetTurnaroundTime+0x12c>)
 8010612:	4293      	cmp	r3, r2
 8010614:	d802      	bhi.n	801061c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8010616:	230c      	movs	r3, #12
 8010618:	617b      	str	r3, [r7, #20]
 801061a:	e041      	b.n	80106a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 801061c:	68bb      	ldr	r3, [r7, #8]
 801061e:	4a2f      	ldr	r2, [pc, #188]	@ (80106dc <USB_SetTurnaroundTime+0x12c>)
 8010620:	4293      	cmp	r3, r2
 8010622:	d906      	bls.n	8010632 <USB_SetTurnaroundTime+0x82>
 8010624:	68bb      	ldr	r3, [r7, #8]
 8010626:	4a2e      	ldr	r2, [pc, #184]	@ (80106e0 <USB_SetTurnaroundTime+0x130>)
 8010628:	4293      	cmp	r3, r2
 801062a:	d802      	bhi.n	8010632 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 801062c:	230b      	movs	r3, #11
 801062e:	617b      	str	r3, [r7, #20]
 8010630:	e036      	b.n	80106a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8010632:	68bb      	ldr	r3, [r7, #8]
 8010634:	4a2a      	ldr	r2, [pc, #168]	@ (80106e0 <USB_SetTurnaroundTime+0x130>)
 8010636:	4293      	cmp	r3, r2
 8010638:	d906      	bls.n	8010648 <USB_SetTurnaroundTime+0x98>
 801063a:	68bb      	ldr	r3, [r7, #8]
 801063c:	4a29      	ldr	r2, [pc, #164]	@ (80106e4 <USB_SetTurnaroundTime+0x134>)
 801063e:	4293      	cmp	r3, r2
 8010640:	d802      	bhi.n	8010648 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8010642:	230a      	movs	r3, #10
 8010644:	617b      	str	r3, [r7, #20]
 8010646:	e02b      	b.n	80106a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8010648:	68bb      	ldr	r3, [r7, #8]
 801064a:	4a26      	ldr	r2, [pc, #152]	@ (80106e4 <USB_SetTurnaroundTime+0x134>)
 801064c:	4293      	cmp	r3, r2
 801064e:	d906      	bls.n	801065e <USB_SetTurnaroundTime+0xae>
 8010650:	68bb      	ldr	r3, [r7, #8]
 8010652:	4a25      	ldr	r2, [pc, #148]	@ (80106e8 <USB_SetTurnaroundTime+0x138>)
 8010654:	4293      	cmp	r3, r2
 8010656:	d202      	bcs.n	801065e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8010658:	2309      	movs	r3, #9
 801065a:	617b      	str	r3, [r7, #20]
 801065c:	e020      	b.n	80106a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 801065e:	68bb      	ldr	r3, [r7, #8]
 8010660:	4a21      	ldr	r2, [pc, #132]	@ (80106e8 <USB_SetTurnaroundTime+0x138>)
 8010662:	4293      	cmp	r3, r2
 8010664:	d306      	bcc.n	8010674 <USB_SetTurnaroundTime+0xc4>
 8010666:	68bb      	ldr	r3, [r7, #8]
 8010668:	4a20      	ldr	r2, [pc, #128]	@ (80106ec <USB_SetTurnaroundTime+0x13c>)
 801066a:	4293      	cmp	r3, r2
 801066c:	d802      	bhi.n	8010674 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 801066e:	2308      	movs	r3, #8
 8010670:	617b      	str	r3, [r7, #20]
 8010672:	e015      	b.n	80106a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8010674:	68bb      	ldr	r3, [r7, #8]
 8010676:	4a1d      	ldr	r2, [pc, #116]	@ (80106ec <USB_SetTurnaroundTime+0x13c>)
 8010678:	4293      	cmp	r3, r2
 801067a:	d906      	bls.n	801068a <USB_SetTurnaroundTime+0xda>
 801067c:	68bb      	ldr	r3, [r7, #8]
 801067e:	4a1c      	ldr	r2, [pc, #112]	@ (80106f0 <USB_SetTurnaroundTime+0x140>)
 8010680:	4293      	cmp	r3, r2
 8010682:	d202      	bcs.n	801068a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8010684:	2307      	movs	r3, #7
 8010686:	617b      	str	r3, [r7, #20]
 8010688:	e00a      	b.n	80106a0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 801068a:	2306      	movs	r3, #6
 801068c:	617b      	str	r3, [r7, #20]
 801068e:	e007      	b.n	80106a0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8010690:	79fb      	ldrb	r3, [r7, #7]
 8010692:	2b00      	cmp	r3, #0
 8010694:	d102      	bne.n	801069c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8010696:	2309      	movs	r3, #9
 8010698:	617b      	str	r3, [r7, #20]
 801069a:	e001      	b.n	80106a0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 801069c:	2309      	movs	r3, #9
 801069e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80106a0:	68fb      	ldr	r3, [r7, #12]
 80106a2:	68db      	ldr	r3, [r3, #12]
 80106a4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	68da      	ldr	r2, [r3, #12]
 80106b0:	697b      	ldr	r3, [r7, #20]
 80106b2:	029b      	lsls	r3, r3, #10
 80106b4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80106b8:	431a      	orrs	r2, r3
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80106be:	2300      	movs	r3, #0
}
 80106c0:	4618      	mov	r0, r3
 80106c2:	371c      	adds	r7, #28
 80106c4:	46bd      	mov	sp, r7
 80106c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ca:	4770      	bx	lr
 80106cc:	00d8acbf 	.word	0x00d8acbf
 80106d0:	00e4e1c0 	.word	0x00e4e1c0
 80106d4:	00f42400 	.word	0x00f42400
 80106d8:	01067380 	.word	0x01067380
 80106dc:	011a499f 	.word	0x011a499f
 80106e0:	01312cff 	.word	0x01312cff
 80106e4:	014ca43f 	.word	0x014ca43f
 80106e8:	016e3600 	.word	0x016e3600
 80106ec:	01a6ab1f 	.word	0x01a6ab1f
 80106f0:	01e84800 	.word	0x01e84800

080106f4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80106f4:	b480      	push	{r7}
 80106f6:	b083      	sub	sp, #12
 80106f8:	af00      	add	r7, sp, #0
 80106fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	689b      	ldr	r3, [r3, #8]
 8010700:	f043 0201 	orr.w	r2, r3, #1
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8010708:	2300      	movs	r3, #0
}
 801070a:	4618      	mov	r0, r3
 801070c:	370c      	adds	r7, #12
 801070e:	46bd      	mov	sp, r7
 8010710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010714:	4770      	bx	lr

08010716 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8010716:	b480      	push	{r7}
 8010718:	b083      	sub	sp, #12
 801071a:	af00      	add	r7, sp, #0
 801071c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	689b      	ldr	r3, [r3, #8]
 8010722:	f023 0201 	bic.w	r2, r3, #1
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801072a:	2300      	movs	r3, #0
}
 801072c:	4618      	mov	r0, r3
 801072e:	370c      	adds	r7, #12
 8010730:	46bd      	mov	sp, r7
 8010732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010736:	4770      	bx	lr

08010738 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8010738:	b580      	push	{r7, lr}
 801073a:	b084      	sub	sp, #16
 801073c:	af00      	add	r7, sp, #0
 801073e:	6078      	str	r0, [r7, #4]
 8010740:	460b      	mov	r3, r1
 8010742:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8010744:	2300      	movs	r3, #0
 8010746:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	68db      	ldr	r3, [r3, #12]
 801074c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8010754:	78fb      	ldrb	r3, [r7, #3]
 8010756:	2b01      	cmp	r3, #1
 8010758:	d115      	bne.n	8010786 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	68db      	ldr	r3, [r3, #12]
 801075e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8010766:	200a      	movs	r0, #10
 8010768:	f7f9 fe98 	bl	800a49c <HAL_Delay>
      ms += 10U;
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	330a      	adds	r3, #10
 8010770:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8010772:	6878      	ldr	r0, [r7, #4]
 8010774:	f001 f93f 	bl	80119f6 <USB_GetMode>
 8010778:	4603      	mov	r3, r0
 801077a:	2b01      	cmp	r3, #1
 801077c:	d01e      	beq.n	80107bc <USB_SetCurrentMode+0x84>
 801077e:	68fb      	ldr	r3, [r7, #12]
 8010780:	2bc7      	cmp	r3, #199	@ 0xc7
 8010782:	d9f0      	bls.n	8010766 <USB_SetCurrentMode+0x2e>
 8010784:	e01a      	b.n	80107bc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8010786:	78fb      	ldrb	r3, [r7, #3]
 8010788:	2b00      	cmp	r3, #0
 801078a:	d115      	bne.n	80107b8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	68db      	ldr	r3, [r3, #12]
 8010790:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8010798:	200a      	movs	r0, #10
 801079a:	f7f9 fe7f 	bl	800a49c <HAL_Delay>
      ms += 10U;
 801079e:	68fb      	ldr	r3, [r7, #12]
 80107a0:	330a      	adds	r3, #10
 80107a2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80107a4:	6878      	ldr	r0, [r7, #4]
 80107a6:	f001 f926 	bl	80119f6 <USB_GetMode>
 80107aa:	4603      	mov	r3, r0
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d005      	beq.n	80107bc <USB_SetCurrentMode+0x84>
 80107b0:	68fb      	ldr	r3, [r7, #12]
 80107b2:	2bc7      	cmp	r3, #199	@ 0xc7
 80107b4:	d9f0      	bls.n	8010798 <USB_SetCurrentMode+0x60>
 80107b6:	e001      	b.n	80107bc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80107b8:	2301      	movs	r3, #1
 80107ba:	e005      	b.n	80107c8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	2bc8      	cmp	r3, #200	@ 0xc8
 80107c0:	d101      	bne.n	80107c6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80107c2:	2301      	movs	r3, #1
 80107c4:	e000      	b.n	80107c8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80107c6:	2300      	movs	r3, #0
}
 80107c8:	4618      	mov	r0, r3
 80107ca:	3710      	adds	r7, #16
 80107cc:	46bd      	mov	sp, r7
 80107ce:	bd80      	pop	{r7, pc}

080107d0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80107d0:	b084      	sub	sp, #16
 80107d2:	b580      	push	{r7, lr}
 80107d4:	b086      	sub	sp, #24
 80107d6:	af00      	add	r7, sp, #0
 80107d8:	6078      	str	r0, [r7, #4]
 80107da:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80107de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80107e2:	2300      	movs	r3, #0
 80107e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80107ea:	2300      	movs	r3, #0
 80107ec:	613b      	str	r3, [r7, #16]
 80107ee:	e009      	b.n	8010804 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80107f0:	687a      	ldr	r2, [r7, #4]
 80107f2:	693b      	ldr	r3, [r7, #16]
 80107f4:	3340      	adds	r3, #64	@ 0x40
 80107f6:	009b      	lsls	r3, r3, #2
 80107f8:	4413      	add	r3, r2
 80107fa:	2200      	movs	r2, #0
 80107fc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80107fe:	693b      	ldr	r3, [r7, #16]
 8010800:	3301      	adds	r3, #1
 8010802:	613b      	str	r3, [r7, #16]
 8010804:	693b      	ldr	r3, [r7, #16]
 8010806:	2b0e      	cmp	r3, #14
 8010808:	d9f2      	bls.n	80107f0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801080a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801080e:	2b00      	cmp	r3, #0
 8010810:	d11c      	bne.n	801084c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010812:	68fb      	ldr	r3, [r7, #12]
 8010814:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010818:	685b      	ldr	r3, [r3, #4]
 801081a:	68fa      	ldr	r2, [r7, #12]
 801081c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010820:	f043 0302 	orr.w	r3, r3, #2
 8010824:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801082a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010836:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010842:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	639a      	str	r2, [r3, #56]	@ 0x38
 801084a:	e00b      	b.n	8010864 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010850:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801085c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8010864:	68fb      	ldr	r3, [r7, #12]
 8010866:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801086a:	461a      	mov	r2, r3
 801086c:	2300      	movs	r3, #0
 801086e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010870:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8010874:	2b01      	cmp	r3, #1
 8010876:	d10d      	bne.n	8010894 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8010878:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801087c:	2b00      	cmp	r3, #0
 801087e:	d104      	bne.n	801088a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8010880:	2100      	movs	r1, #0
 8010882:	6878      	ldr	r0, [r7, #4]
 8010884:	f000 f968 	bl	8010b58 <USB_SetDevSpeed>
 8010888:	e008      	b.n	801089c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 801088a:	2101      	movs	r1, #1
 801088c:	6878      	ldr	r0, [r7, #4]
 801088e:	f000 f963 	bl	8010b58 <USB_SetDevSpeed>
 8010892:	e003      	b.n	801089c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8010894:	2103      	movs	r1, #3
 8010896:	6878      	ldr	r0, [r7, #4]
 8010898:	f000 f95e 	bl	8010b58 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801089c:	2110      	movs	r1, #16
 801089e:	6878      	ldr	r0, [r7, #4]
 80108a0:	f000 f8fa 	bl	8010a98 <USB_FlushTxFifo>
 80108a4:	4603      	mov	r3, r0
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d001      	beq.n	80108ae <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80108aa:	2301      	movs	r3, #1
 80108ac:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80108ae:	6878      	ldr	r0, [r7, #4]
 80108b0:	f000 f924 	bl	8010afc <USB_FlushRxFifo>
 80108b4:	4603      	mov	r3, r0
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d001      	beq.n	80108be <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80108ba:	2301      	movs	r3, #1
 80108bc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80108c4:	461a      	mov	r2, r3
 80108c6:	2300      	movs	r3, #0
 80108c8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80108ca:	68fb      	ldr	r3, [r7, #12]
 80108cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80108d0:	461a      	mov	r2, r3
 80108d2:	2300      	movs	r3, #0
 80108d4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80108dc:	461a      	mov	r2, r3
 80108de:	2300      	movs	r3, #0
 80108e0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80108e2:	2300      	movs	r3, #0
 80108e4:	613b      	str	r3, [r7, #16]
 80108e6:	e043      	b.n	8010970 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80108e8:	693b      	ldr	r3, [r7, #16]
 80108ea:	015a      	lsls	r2, r3, #5
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	4413      	add	r3, r2
 80108f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80108f4:	681b      	ldr	r3, [r3, #0]
 80108f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80108fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80108fe:	d118      	bne.n	8010932 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8010900:	693b      	ldr	r3, [r7, #16]
 8010902:	2b00      	cmp	r3, #0
 8010904:	d10a      	bne.n	801091c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8010906:	693b      	ldr	r3, [r7, #16]
 8010908:	015a      	lsls	r2, r3, #5
 801090a:	68fb      	ldr	r3, [r7, #12]
 801090c:	4413      	add	r3, r2
 801090e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010912:	461a      	mov	r2, r3
 8010914:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010918:	6013      	str	r3, [r2, #0]
 801091a:	e013      	b.n	8010944 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 801091c:	693b      	ldr	r3, [r7, #16]
 801091e:	015a      	lsls	r2, r3, #5
 8010920:	68fb      	ldr	r3, [r7, #12]
 8010922:	4413      	add	r3, r2
 8010924:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010928:	461a      	mov	r2, r3
 801092a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801092e:	6013      	str	r3, [r2, #0]
 8010930:	e008      	b.n	8010944 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8010932:	693b      	ldr	r3, [r7, #16]
 8010934:	015a      	lsls	r2, r3, #5
 8010936:	68fb      	ldr	r3, [r7, #12]
 8010938:	4413      	add	r3, r2
 801093a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801093e:	461a      	mov	r2, r3
 8010940:	2300      	movs	r3, #0
 8010942:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8010944:	693b      	ldr	r3, [r7, #16]
 8010946:	015a      	lsls	r2, r3, #5
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	4413      	add	r3, r2
 801094c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010950:	461a      	mov	r2, r3
 8010952:	2300      	movs	r3, #0
 8010954:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8010956:	693b      	ldr	r3, [r7, #16]
 8010958:	015a      	lsls	r2, r3, #5
 801095a:	68fb      	ldr	r3, [r7, #12]
 801095c:	4413      	add	r3, r2
 801095e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010962:	461a      	mov	r2, r3
 8010964:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8010968:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801096a:	693b      	ldr	r3, [r7, #16]
 801096c:	3301      	adds	r3, #1
 801096e:	613b      	str	r3, [r7, #16]
 8010970:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010974:	461a      	mov	r2, r3
 8010976:	693b      	ldr	r3, [r7, #16]
 8010978:	4293      	cmp	r3, r2
 801097a:	d3b5      	bcc.n	80108e8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801097c:	2300      	movs	r3, #0
 801097e:	613b      	str	r3, [r7, #16]
 8010980:	e043      	b.n	8010a0a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010982:	693b      	ldr	r3, [r7, #16]
 8010984:	015a      	lsls	r2, r3, #5
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	4413      	add	r3, r2
 801098a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801098e:	681b      	ldr	r3, [r3, #0]
 8010990:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010994:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010998:	d118      	bne.n	80109cc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 801099a:	693b      	ldr	r3, [r7, #16]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d10a      	bne.n	80109b6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80109a0:	693b      	ldr	r3, [r7, #16]
 80109a2:	015a      	lsls	r2, r3, #5
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	4413      	add	r3, r2
 80109a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80109ac:	461a      	mov	r2, r3
 80109ae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80109b2:	6013      	str	r3, [r2, #0]
 80109b4:	e013      	b.n	80109de <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80109b6:	693b      	ldr	r3, [r7, #16]
 80109b8:	015a      	lsls	r2, r3, #5
 80109ba:	68fb      	ldr	r3, [r7, #12]
 80109bc:	4413      	add	r3, r2
 80109be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80109c2:	461a      	mov	r2, r3
 80109c4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80109c8:	6013      	str	r3, [r2, #0]
 80109ca:	e008      	b.n	80109de <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80109cc:	693b      	ldr	r3, [r7, #16]
 80109ce:	015a      	lsls	r2, r3, #5
 80109d0:	68fb      	ldr	r3, [r7, #12]
 80109d2:	4413      	add	r3, r2
 80109d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80109d8:	461a      	mov	r2, r3
 80109da:	2300      	movs	r3, #0
 80109dc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80109de:	693b      	ldr	r3, [r7, #16]
 80109e0:	015a      	lsls	r2, r3, #5
 80109e2:	68fb      	ldr	r3, [r7, #12]
 80109e4:	4413      	add	r3, r2
 80109e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80109ea:	461a      	mov	r2, r3
 80109ec:	2300      	movs	r3, #0
 80109ee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80109f0:	693b      	ldr	r3, [r7, #16]
 80109f2:	015a      	lsls	r2, r3, #5
 80109f4:	68fb      	ldr	r3, [r7, #12]
 80109f6:	4413      	add	r3, r2
 80109f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80109fc:	461a      	mov	r2, r3
 80109fe:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8010a02:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010a04:	693b      	ldr	r3, [r7, #16]
 8010a06:	3301      	adds	r3, #1
 8010a08:	613b      	str	r3, [r7, #16]
 8010a0a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010a0e:	461a      	mov	r2, r3
 8010a10:	693b      	ldr	r3, [r7, #16]
 8010a12:	4293      	cmp	r3, r2
 8010a14:	d3b5      	bcc.n	8010982 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8010a16:	68fb      	ldr	r3, [r7, #12]
 8010a18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010a1c:	691b      	ldr	r3, [r3, #16]
 8010a1e:	68fa      	ldr	r2, [r7, #12]
 8010a20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010a24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010a28:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	2200      	movs	r2, #0
 8010a2e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8010a36:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8010a38:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d105      	bne.n	8010a4c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	699b      	ldr	r3, [r3, #24]
 8010a44:	f043 0210 	orr.w	r2, r3, #16
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	699a      	ldr	r2, [r3, #24]
 8010a50:	4b10      	ldr	r3, [pc, #64]	@ (8010a94 <USB_DevInit+0x2c4>)
 8010a52:	4313      	orrs	r3, r2
 8010a54:	687a      	ldr	r2, [r7, #4]
 8010a56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8010a58:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d005      	beq.n	8010a6c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	699b      	ldr	r3, [r3, #24]
 8010a64:	f043 0208 	orr.w	r2, r3, #8
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8010a6c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010a70:	2b01      	cmp	r3, #1
 8010a72:	d107      	bne.n	8010a84 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	699b      	ldr	r3, [r3, #24]
 8010a78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010a7c:	f043 0304 	orr.w	r3, r3, #4
 8010a80:	687a      	ldr	r2, [r7, #4]
 8010a82:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8010a84:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a86:	4618      	mov	r0, r3
 8010a88:	3718      	adds	r7, #24
 8010a8a:	46bd      	mov	sp, r7
 8010a8c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010a90:	b004      	add	sp, #16
 8010a92:	4770      	bx	lr
 8010a94:	803c3800 	.word	0x803c3800

08010a98 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8010a98:	b480      	push	{r7}
 8010a9a:	b085      	sub	sp, #20
 8010a9c:	af00      	add	r7, sp, #0
 8010a9e:	6078      	str	r0, [r7, #4]
 8010aa0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010aa6:	68fb      	ldr	r3, [r7, #12]
 8010aa8:	3301      	adds	r3, #1
 8010aaa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010aac:	68fb      	ldr	r3, [r7, #12]
 8010aae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010ab2:	d901      	bls.n	8010ab8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8010ab4:	2303      	movs	r3, #3
 8010ab6:	e01b      	b.n	8010af0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	691b      	ldr	r3, [r3, #16]
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	daf2      	bge.n	8010aa6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8010ac0:	2300      	movs	r3, #0
 8010ac2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8010ac4:	683b      	ldr	r3, [r7, #0]
 8010ac6:	019b      	lsls	r3, r3, #6
 8010ac8:	f043 0220 	orr.w	r2, r3, #32
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010ad0:	68fb      	ldr	r3, [r7, #12]
 8010ad2:	3301      	adds	r3, #1
 8010ad4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010ad6:	68fb      	ldr	r3, [r7, #12]
 8010ad8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010adc:	d901      	bls.n	8010ae2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8010ade:	2303      	movs	r3, #3
 8010ae0:	e006      	b.n	8010af0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	691b      	ldr	r3, [r3, #16]
 8010ae6:	f003 0320 	and.w	r3, r3, #32
 8010aea:	2b20      	cmp	r3, #32
 8010aec:	d0f0      	beq.n	8010ad0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8010aee:	2300      	movs	r3, #0
}
 8010af0:	4618      	mov	r0, r3
 8010af2:	3714      	adds	r7, #20
 8010af4:	46bd      	mov	sp, r7
 8010af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010afa:	4770      	bx	lr

08010afc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8010afc:	b480      	push	{r7}
 8010afe:	b085      	sub	sp, #20
 8010b00:	af00      	add	r7, sp, #0
 8010b02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010b04:	2300      	movs	r3, #0
 8010b06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010b08:	68fb      	ldr	r3, [r7, #12]
 8010b0a:	3301      	adds	r3, #1
 8010b0c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010b0e:	68fb      	ldr	r3, [r7, #12]
 8010b10:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010b14:	d901      	bls.n	8010b1a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8010b16:	2303      	movs	r3, #3
 8010b18:	e018      	b.n	8010b4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	691b      	ldr	r3, [r3, #16]
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	daf2      	bge.n	8010b08 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8010b22:	2300      	movs	r3, #0
 8010b24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	2210      	movs	r2, #16
 8010b2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	3301      	adds	r3, #1
 8010b30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010b32:	68fb      	ldr	r3, [r7, #12]
 8010b34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010b38:	d901      	bls.n	8010b3e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8010b3a:	2303      	movs	r3, #3
 8010b3c:	e006      	b.n	8010b4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	691b      	ldr	r3, [r3, #16]
 8010b42:	f003 0310 	and.w	r3, r3, #16
 8010b46:	2b10      	cmp	r3, #16
 8010b48:	d0f0      	beq.n	8010b2c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8010b4a:	2300      	movs	r3, #0
}
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	3714      	adds	r7, #20
 8010b50:	46bd      	mov	sp, r7
 8010b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b56:	4770      	bx	lr

08010b58 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8010b58:	b480      	push	{r7}
 8010b5a:	b085      	sub	sp, #20
 8010b5c:	af00      	add	r7, sp, #0
 8010b5e:	6078      	str	r0, [r7, #4]
 8010b60:	460b      	mov	r3, r1
 8010b62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010b6e:	681a      	ldr	r2, [r3, #0]
 8010b70:	78fb      	ldrb	r3, [r7, #3]
 8010b72:	68f9      	ldr	r1, [r7, #12]
 8010b74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010b78:	4313      	orrs	r3, r2
 8010b7a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8010b7c:	2300      	movs	r3, #0
}
 8010b7e:	4618      	mov	r0, r3
 8010b80:	3714      	adds	r7, #20
 8010b82:	46bd      	mov	sp, r7
 8010b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b88:	4770      	bx	lr

08010b8a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8010b8a:	b480      	push	{r7}
 8010b8c:	b087      	sub	sp, #28
 8010b8e:	af00      	add	r7, sp, #0
 8010b90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8010b96:	693b      	ldr	r3, [r7, #16]
 8010b98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010b9c:	689b      	ldr	r3, [r3, #8]
 8010b9e:	f003 0306 	and.w	r3, r3, #6
 8010ba2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d102      	bne.n	8010bb0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8010baa:	2300      	movs	r3, #0
 8010bac:	75fb      	strb	r3, [r7, #23]
 8010bae:	e00a      	b.n	8010bc6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	2b02      	cmp	r3, #2
 8010bb4:	d002      	beq.n	8010bbc <USB_GetDevSpeed+0x32>
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	2b06      	cmp	r3, #6
 8010bba:	d102      	bne.n	8010bc2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8010bbc:	2302      	movs	r3, #2
 8010bbe:	75fb      	strb	r3, [r7, #23]
 8010bc0:	e001      	b.n	8010bc6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8010bc2:	230f      	movs	r3, #15
 8010bc4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8010bc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8010bc8:	4618      	mov	r0, r3
 8010bca:	371c      	adds	r7, #28
 8010bcc:	46bd      	mov	sp, r7
 8010bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bd2:	4770      	bx	lr

08010bd4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8010bd4:	b480      	push	{r7}
 8010bd6:	b085      	sub	sp, #20
 8010bd8:	af00      	add	r7, sp, #0
 8010bda:	6078      	str	r0, [r7, #4]
 8010bdc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010be2:	683b      	ldr	r3, [r7, #0]
 8010be4:	781b      	ldrb	r3, [r3, #0]
 8010be6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010be8:	683b      	ldr	r3, [r7, #0]
 8010bea:	785b      	ldrb	r3, [r3, #1]
 8010bec:	2b01      	cmp	r3, #1
 8010bee:	d13a      	bne.n	8010c66 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8010bf0:	68fb      	ldr	r3, [r7, #12]
 8010bf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010bf6:	69da      	ldr	r2, [r3, #28]
 8010bf8:	683b      	ldr	r3, [r7, #0]
 8010bfa:	781b      	ldrb	r3, [r3, #0]
 8010bfc:	f003 030f 	and.w	r3, r3, #15
 8010c00:	2101      	movs	r1, #1
 8010c02:	fa01 f303 	lsl.w	r3, r1, r3
 8010c06:	b29b      	uxth	r3, r3
 8010c08:	68f9      	ldr	r1, [r7, #12]
 8010c0a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010c0e:	4313      	orrs	r3, r2
 8010c10:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8010c12:	68bb      	ldr	r3, [r7, #8]
 8010c14:	015a      	lsls	r2, r3, #5
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	4413      	add	r3, r2
 8010c1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010c24:	2b00      	cmp	r3, #0
 8010c26:	d155      	bne.n	8010cd4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010c28:	68bb      	ldr	r3, [r7, #8]
 8010c2a:	015a      	lsls	r2, r3, #5
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	4413      	add	r3, r2
 8010c30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010c34:	681a      	ldr	r2, [r3, #0]
 8010c36:	683b      	ldr	r3, [r7, #0]
 8010c38:	689b      	ldr	r3, [r3, #8]
 8010c3a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8010c3e:	683b      	ldr	r3, [r7, #0]
 8010c40:	791b      	ldrb	r3, [r3, #4]
 8010c42:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010c44:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8010c46:	68bb      	ldr	r3, [r7, #8]
 8010c48:	059b      	lsls	r3, r3, #22
 8010c4a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010c4c:	4313      	orrs	r3, r2
 8010c4e:	68ba      	ldr	r2, [r7, #8]
 8010c50:	0151      	lsls	r1, r2, #5
 8010c52:	68fa      	ldr	r2, [r7, #12]
 8010c54:	440a      	add	r2, r1
 8010c56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010c5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010c5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010c62:	6013      	str	r3, [r2, #0]
 8010c64:	e036      	b.n	8010cd4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010c6c:	69da      	ldr	r2, [r3, #28]
 8010c6e:	683b      	ldr	r3, [r7, #0]
 8010c70:	781b      	ldrb	r3, [r3, #0]
 8010c72:	f003 030f 	and.w	r3, r3, #15
 8010c76:	2101      	movs	r1, #1
 8010c78:	fa01 f303 	lsl.w	r3, r1, r3
 8010c7c:	041b      	lsls	r3, r3, #16
 8010c7e:	68f9      	ldr	r1, [r7, #12]
 8010c80:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010c84:	4313      	orrs	r3, r2
 8010c86:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8010c88:	68bb      	ldr	r3, [r7, #8]
 8010c8a:	015a      	lsls	r2, r3, #5
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	4413      	add	r3, r2
 8010c90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d11a      	bne.n	8010cd4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8010c9e:	68bb      	ldr	r3, [r7, #8]
 8010ca0:	015a      	lsls	r2, r3, #5
 8010ca2:	68fb      	ldr	r3, [r7, #12]
 8010ca4:	4413      	add	r3, r2
 8010ca6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010caa:	681a      	ldr	r2, [r3, #0]
 8010cac:	683b      	ldr	r3, [r7, #0]
 8010cae:	689b      	ldr	r3, [r3, #8]
 8010cb0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8010cb4:	683b      	ldr	r3, [r7, #0]
 8010cb6:	791b      	ldrb	r3, [r3, #4]
 8010cb8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8010cba:	430b      	orrs	r3, r1
 8010cbc:	4313      	orrs	r3, r2
 8010cbe:	68ba      	ldr	r2, [r7, #8]
 8010cc0:	0151      	lsls	r1, r2, #5
 8010cc2:	68fa      	ldr	r2, [r7, #12]
 8010cc4:	440a      	add	r2, r1
 8010cc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010cca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010cce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010cd2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8010cd4:	2300      	movs	r3, #0
}
 8010cd6:	4618      	mov	r0, r3
 8010cd8:	3714      	adds	r7, #20
 8010cda:	46bd      	mov	sp, r7
 8010cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce0:	4770      	bx	lr
	...

08010ce4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8010ce4:	b480      	push	{r7}
 8010ce6:	b085      	sub	sp, #20
 8010ce8:	af00      	add	r7, sp, #0
 8010cea:	6078      	str	r0, [r7, #4]
 8010cec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010cf2:	683b      	ldr	r3, [r7, #0]
 8010cf4:	781b      	ldrb	r3, [r3, #0]
 8010cf6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8010cf8:	683b      	ldr	r3, [r7, #0]
 8010cfa:	785b      	ldrb	r3, [r3, #1]
 8010cfc:	2b01      	cmp	r3, #1
 8010cfe:	d161      	bne.n	8010dc4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8010d00:	68bb      	ldr	r3, [r7, #8]
 8010d02:	015a      	lsls	r2, r3, #5
 8010d04:	68fb      	ldr	r3, [r7, #12]
 8010d06:	4413      	add	r3, r2
 8010d08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d0c:	681b      	ldr	r3, [r3, #0]
 8010d0e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010d12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010d16:	d11f      	bne.n	8010d58 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8010d18:	68bb      	ldr	r3, [r7, #8]
 8010d1a:	015a      	lsls	r2, r3, #5
 8010d1c:	68fb      	ldr	r3, [r7, #12]
 8010d1e:	4413      	add	r3, r2
 8010d20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	68ba      	ldr	r2, [r7, #8]
 8010d28:	0151      	lsls	r1, r2, #5
 8010d2a:	68fa      	ldr	r2, [r7, #12]
 8010d2c:	440a      	add	r2, r1
 8010d2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010d32:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8010d36:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8010d38:	68bb      	ldr	r3, [r7, #8]
 8010d3a:	015a      	lsls	r2, r3, #5
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	4413      	add	r3, r2
 8010d40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	68ba      	ldr	r2, [r7, #8]
 8010d48:	0151      	lsls	r1, r2, #5
 8010d4a:	68fa      	ldr	r2, [r7, #12]
 8010d4c:	440a      	add	r2, r1
 8010d4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010d52:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010d56:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010d5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010d60:	683b      	ldr	r3, [r7, #0]
 8010d62:	781b      	ldrb	r3, [r3, #0]
 8010d64:	f003 030f 	and.w	r3, r3, #15
 8010d68:	2101      	movs	r1, #1
 8010d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8010d6e:	b29b      	uxth	r3, r3
 8010d70:	43db      	mvns	r3, r3
 8010d72:	68f9      	ldr	r1, [r7, #12]
 8010d74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010d78:	4013      	ands	r3, r2
 8010d7a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010d82:	69da      	ldr	r2, [r3, #28]
 8010d84:	683b      	ldr	r3, [r7, #0]
 8010d86:	781b      	ldrb	r3, [r3, #0]
 8010d88:	f003 030f 	and.w	r3, r3, #15
 8010d8c:	2101      	movs	r1, #1
 8010d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8010d92:	b29b      	uxth	r3, r3
 8010d94:	43db      	mvns	r3, r3
 8010d96:	68f9      	ldr	r1, [r7, #12]
 8010d98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010d9c:	4013      	ands	r3, r2
 8010d9e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8010da0:	68bb      	ldr	r3, [r7, #8]
 8010da2:	015a      	lsls	r2, r3, #5
 8010da4:	68fb      	ldr	r3, [r7, #12]
 8010da6:	4413      	add	r3, r2
 8010da8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010dac:	681a      	ldr	r2, [r3, #0]
 8010dae:	68bb      	ldr	r3, [r7, #8]
 8010db0:	0159      	lsls	r1, r3, #5
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	440b      	add	r3, r1
 8010db6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010dba:	4619      	mov	r1, r3
 8010dbc:	4b35      	ldr	r3, [pc, #212]	@ (8010e94 <USB_DeactivateEndpoint+0x1b0>)
 8010dbe:	4013      	ands	r3, r2
 8010dc0:	600b      	str	r3, [r1, #0]
 8010dc2:	e060      	b.n	8010e86 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010dc4:	68bb      	ldr	r3, [r7, #8]
 8010dc6:	015a      	lsls	r2, r3, #5
 8010dc8:	68fb      	ldr	r3, [r7, #12]
 8010dca:	4413      	add	r3, r2
 8010dcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010dd6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010dda:	d11f      	bne.n	8010e1c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8010ddc:	68bb      	ldr	r3, [r7, #8]
 8010dde:	015a      	lsls	r2, r3, #5
 8010de0:	68fb      	ldr	r3, [r7, #12]
 8010de2:	4413      	add	r3, r2
 8010de4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010de8:	681b      	ldr	r3, [r3, #0]
 8010dea:	68ba      	ldr	r2, [r7, #8]
 8010dec:	0151      	lsls	r1, r2, #5
 8010dee:	68fa      	ldr	r2, [r7, #12]
 8010df0:	440a      	add	r2, r1
 8010df2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010df6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8010dfa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8010dfc:	68bb      	ldr	r3, [r7, #8]
 8010dfe:	015a      	lsls	r2, r3, #5
 8010e00:	68fb      	ldr	r3, [r7, #12]
 8010e02:	4413      	add	r3, r2
 8010e04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010e08:	681b      	ldr	r3, [r3, #0]
 8010e0a:	68ba      	ldr	r2, [r7, #8]
 8010e0c:	0151      	lsls	r1, r2, #5
 8010e0e:	68fa      	ldr	r2, [r7, #12]
 8010e10:	440a      	add	r2, r1
 8010e12:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010e16:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010e1a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010e1c:	68fb      	ldr	r3, [r7, #12]
 8010e1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010e22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010e24:	683b      	ldr	r3, [r7, #0]
 8010e26:	781b      	ldrb	r3, [r3, #0]
 8010e28:	f003 030f 	and.w	r3, r3, #15
 8010e2c:	2101      	movs	r1, #1
 8010e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8010e32:	041b      	lsls	r3, r3, #16
 8010e34:	43db      	mvns	r3, r3
 8010e36:	68f9      	ldr	r1, [r7, #12]
 8010e38:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010e3c:	4013      	ands	r3, r2
 8010e3e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010e46:	69da      	ldr	r2, [r3, #28]
 8010e48:	683b      	ldr	r3, [r7, #0]
 8010e4a:	781b      	ldrb	r3, [r3, #0]
 8010e4c:	f003 030f 	and.w	r3, r3, #15
 8010e50:	2101      	movs	r1, #1
 8010e52:	fa01 f303 	lsl.w	r3, r1, r3
 8010e56:	041b      	lsls	r3, r3, #16
 8010e58:	43db      	mvns	r3, r3
 8010e5a:	68f9      	ldr	r1, [r7, #12]
 8010e5c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010e60:	4013      	ands	r3, r2
 8010e62:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8010e64:	68bb      	ldr	r3, [r7, #8]
 8010e66:	015a      	lsls	r2, r3, #5
 8010e68:	68fb      	ldr	r3, [r7, #12]
 8010e6a:	4413      	add	r3, r2
 8010e6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010e70:	681a      	ldr	r2, [r3, #0]
 8010e72:	68bb      	ldr	r3, [r7, #8]
 8010e74:	0159      	lsls	r1, r3, #5
 8010e76:	68fb      	ldr	r3, [r7, #12]
 8010e78:	440b      	add	r3, r1
 8010e7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010e7e:	4619      	mov	r1, r3
 8010e80:	4b05      	ldr	r3, [pc, #20]	@ (8010e98 <USB_DeactivateEndpoint+0x1b4>)
 8010e82:	4013      	ands	r3, r2
 8010e84:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8010e86:	2300      	movs	r3, #0
}
 8010e88:	4618      	mov	r0, r3
 8010e8a:	3714      	adds	r7, #20
 8010e8c:	46bd      	mov	sp, r7
 8010e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e92:	4770      	bx	lr
 8010e94:	ec337800 	.word	0xec337800
 8010e98:	eff37800 	.word	0xeff37800

08010e9c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8010e9c:	b580      	push	{r7, lr}
 8010e9e:	b08a      	sub	sp, #40	@ 0x28
 8010ea0:	af02      	add	r7, sp, #8
 8010ea2:	60f8      	str	r0, [r7, #12]
 8010ea4:	60b9      	str	r1, [r7, #8]
 8010ea6:	4613      	mov	r3, r2
 8010ea8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010eaa:	68fb      	ldr	r3, [r7, #12]
 8010eac:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8010eae:	68bb      	ldr	r3, [r7, #8]
 8010eb0:	781b      	ldrb	r3, [r3, #0]
 8010eb2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010eb4:	68bb      	ldr	r3, [r7, #8]
 8010eb6:	785b      	ldrb	r3, [r3, #1]
 8010eb8:	2b01      	cmp	r3, #1
 8010eba:	f040 817f 	bne.w	80111bc <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8010ebe:	68bb      	ldr	r3, [r7, #8]
 8010ec0:	691b      	ldr	r3, [r3, #16]
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d132      	bne.n	8010f2c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010ec6:	69bb      	ldr	r3, [r7, #24]
 8010ec8:	015a      	lsls	r2, r3, #5
 8010eca:	69fb      	ldr	r3, [r7, #28]
 8010ecc:	4413      	add	r3, r2
 8010ece:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010ed2:	691b      	ldr	r3, [r3, #16]
 8010ed4:	69ba      	ldr	r2, [r7, #24]
 8010ed6:	0151      	lsls	r1, r2, #5
 8010ed8:	69fa      	ldr	r2, [r7, #28]
 8010eda:	440a      	add	r2, r1
 8010edc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010ee0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8010ee4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8010ee8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010eea:	69bb      	ldr	r3, [r7, #24]
 8010eec:	015a      	lsls	r2, r3, #5
 8010eee:	69fb      	ldr	r3, [r7, #28]
 8010ef0:	4413      	add	r3, r2
 8010ef2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010ef6:	691b      	ldr	r3, [r3, #16]
 8010ef8:	69ba      	ldr	r2, [r7, #24]
 8010efa:	0151      	lsls	r1, r2, #5
 8010efc:	69fa      	ldr	r2, [r7, #28]
 8010efe:	440a      	add	r2, r1
 8010f00:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010f04:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8010f08:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010f0a:	69bb      	ldr	r3, [r7, #24]
 8010f0c:	015a      	lsls	r2, r3, #5
 8010f0e:	69fb      	ldr	r3, [r7, #28]
 8010f10:	4413      	add	r3, r2
 8010f12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010f16:	691b      	ldr	r3, [r3, #16]
 8010f18:	69ba      	ldr	r2, [r7, #24]
 8010f1a:	0151      	lsls	r1, r2, #5
 8010f1c:	69fa      	ldr	r2, [r7, #28]
 8010f1e:	440a      	add	r2, r1
 8010f20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010f24:	0cdb      	lsrs	r3, r3, #19
 8010f26:	04db      	lsls	r3, r3, #19
 8010f28:	6113      	str	r3, [r2, #16]
 8010f2a:	e097      	b.n	801105c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010f2c:	69bb      	ldr	r3, [r7, #24]
 8010f2e:	015a      	lsls	r2, r3, #5
 8010f30:	69fb      	ldr	r3, [r7, #28]
 8010f32:	4413      	add	r3, r2
 8010f34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010f38:	691b      	ldr	r3, [r3, #16]
 8010f3a:	69ba      	ldr	r2, [r7, #24]
 8010f3c:	0151      	lsls	r1, r2, #5
 8010f3e:	69fa      	ldr	r2, [r7, #28]
 8010f40:	440a      	add	r2, r1
 8010f42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010f46:	0cdb      	lsrs	r3, r3, #19
 8010f48:	04db      	lsls	r3, r3, #19
 8010f4a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010f4c:	69bb      	ldr	r3, [r7, #24]
 8010f4e:	015a      	lsls	r2, r3, #5
 8010f50:	69fb      	ldr	r3, [r7, #28]
 8010f52:	4413      	add	r3, r2
 8010f54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010f58:	691b      	ldr	r3, [r3, #16]
 8010f5a:	69ba      	ldr	r2, [r7, #24]
 8010f5c:	0151      	lsls	r1, r2, #5
 8010f5e:	69fa      	ldr	r2, [r7, #28]
 8010f60:	440a      	add	r2, r1
 8010f62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010f66:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8010f6a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8010f6e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8010f70:	69bb      	ldr	r3, [r7, #24]
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d11a      	bne.n	8010fac <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8010f76:	68bb      	ldr	r3, [r7, #8]
 8010f78:	691a      	ldr	r2, [r3, #16]
 8010f7a:	68bb      	ldr	r3, [r7, #8]
 8010f7c:	689b      	ldr	r3, [r3, #8]
 8010f7e:	429a      	cmp	r2, r3
 8010f80:	d903      	bls.n	8010f8a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8010f82:	68bb      	ldr	r3, [r7, #8]
 8010f84:	689a      	ldr	r2, [r3, #8]
 8010f86:	68bb      	ldr	r3, [r7, #8]
 8010f88:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010f8a:	69bb      	ldr	r3, [r7, #24]
 8010f8c:	015a      	lsls	r2, r3, #5
 8010f8e:	69fb      	ldr	r3, [r7, #28]
 8010f90:	4413      	add	r3, r2
 8010f92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010f96:	691b      	ldr	r3, [r3, #16]
 8010f98:	69ba      	ldr	r2, [r7, #24]
 8010f9a:	0151      	lsls	r1, r2, #5
 8010f9c:	69fa      	ldr	r2, [r7, #28]
 8010f9e:	440a      	add	r2, r1
 8010fa0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010fa4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8010fa8:	6113      	str	r3, [r2, #16]
 8010faa:	e044      	b.n	8011036 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8010fac:	68bb      	ldr	r3, [r7, #8]
 8010fae:	691a      	ldr	r2, [r3, #16]
 8010fb0:	68bb      	ldr	r3, [r7, #8]
 8010fb2:	689b      	ldr	r3, [r3, #8]
 8010fb4:	4413      	add	r3, r2
 8010fb6:	1e5a      	subs	r2, r3, #1
 8010fb8:	68bb      	ldr	r3, [r7, #8]
 8010fba:	689b      	ldr	r3, [r3, #8]
 8010fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8010fc0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8010fc2:	69bb      	ldr	r3, [r7, #24]
 8010fc4:	015a      	lsls	r2, r3, #5
 8010fc6:	69fb      	ldr	r3, [r7, #28]
 8010fc8:	4413      	add	r3, r2
 8010fca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010fce:	691a      	ldr	r2, [r3, #16]
 8010fd0:	8afb      	ldrh	r3, [r7, #22]
 8010fd2:	04d9      	lsls	r1, r3, #19
 8010fd4:	4ba4      	ldr	r3, [pc, #656]	@ (8011268 <USB_EPStartXfer+0x3cc>)
 8010fd6:	400b      	ands	r3, r1
 8010fd8:	69b9      	ldr	r1, [r7, #24]
 8010fda:	0148      	lsls	r0, r1, #5
 8010fdc:	69f9      	ldr	r1, [r7, #28]
 8010fde:	4401      	add	r1, r0
 8010fe0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8010fe4:	4313      	orrs	r3, r2
 8010fe6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8010fe8:	68bb      	ldr	r3, [r7, #8]
 8010fea:	791b      	ldrb	r3, [r3, #4]
 8010fec:	2b01      	cmp	r3, #1
 8010fee:	d122      	bne.n	8011036 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8010ff0:	69bb      	ldr	r3, [r7, #24]
 8010ff2:	015a      	lsls	r2, r3, #5
 8010ff4:	69fb      	ldr	r3, [r7, #28]
 8010ff6:	4413      	add	r3, r2
 8010ff8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010ffc:	691b      	ldr	r3, [r3, #16]
 8010ffe:	69ba      	ldr	r2, [r7, #24]
 8011000:	0151      	lsls	r1, r2, #5
 8011002:	69fa      	ldr	r2, [r7, #28]
 8011004:	440a      	add	r2, r1
 8011006:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801100a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 801100e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8011010:	69bb      	ldr	r3, [r7, #24]
 8011012:	015a      	lsls	r2, r3, #5
 8011014:	69fb      	ldr	r3, [r7, #28]
 8011016:	4413      	add	r3, r2
 8011018:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801101c:	691a      	ldr	r2, [r3, #16]
 801101e:	8afb      	ldrh	r3, [r7, #22]
 8011020:	075b      	lsls	r3, r3, #29
 8011022:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8011026:	69b9      	ldr	r1, [r7, #24]
 8011028:	0148      	lsls	r0, r1, #5
 801102a:	69f9      	ldr	r1, [r7, #28]
 801102c:	4401      	add	r1, r0
 801102e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8011032:	4313      	orrs	r3, r2
 8011034:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8011036:	69bb      	ldr	r3, [r7, #24]
 8011038:	015a      	lsls	r2, r3, #5
 801103a:	69fb      	ldr	r3, [r7, #28]
 801103c:	4413      	add	r3, r2
 801103e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011042:	691a      	ldr	r2, [r3, #16]
 8011044:	68bb      	ldr	r3, [r7, #8]
 8011046:	691b      	ldr	r3, [r3, #16]
 8011048:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801104c:	69b9      	ldr	r1, [r7, #24]
 801104e:	0148      	lsls	r0, r1, #5
 8011050:	69f9      	ldr	r1, [r7, #28]
 8011052:	4401      	add	r1, r0
 8011054:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8011058:	4313      	orrs	r3, r2
 801105a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 801105c:	79fb      	ldrb	r3, [r7, #7]
 801105e:	2b01      	cmp	r3, #1
 8011060:	d14b      	bne.n	80110fa <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8011062:	68bb      	ldr	r3, [r7, #8]
 8011064:	69db      	ldr	r3, [r3, #28]
 8011066:	2b00      	cmp	r3, #0
 8011068:	d009      	beq.n	801107e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801106a:	69bb      	ldr	r3, [r7, #24]
 801106c:	015a      	lsls	r2, r3, #5
 801106e:	69fb      	ldr	r3, [r7, #28]
 8011070:	4413      	add	r3, r2
 8011072:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011076:	461a      	mov	r2, r3
 8011078:	68bb      	ldr	r3, [r7, #8]
 801107a:	69db      	ldr	r3, [r3, #28]
 801107c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 801107e:	68bb      	ldr	r3, [r7, #8]
 8011080:	791b      	ldrb	r3, [r3, #4]
 8011082:	2b01      	cmp	r3, #1
 8011084:	d128      	bne.n	80110d8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011086:	69fb      	ldr	r3, [r7, #28]
 8011088:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801108c:	689b      	ldr	r3, [r3, #8]
 801108e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011092:	2b00      	cmp	r3, #0
 8011094:	d110      	bne.n	80110b8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8011096:	69bb      	ldr	r3, [r7, #24]
 8011098:	015a      	lsls	r2, r3, #5
 801109a:	69fb      	ldr	r3, [r7, #28]
 801109c:	4413      	add	r3, r2
 801109e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80110a2:	681b      	ldr	r3, [r3, #0]
 80110a4:	69ba      	ldr	r2, [r7, #24]
 80110a6:	0151      	lsls	r1, r2, #5
 80110a8:	69fa      	ldr	r2, [r7, #28]
 80110aa:	440a      	add	r2, r1
 80110ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80110b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80110b4:	6013      	str	r3, [r2, #0]
 80110b6:	e00f      	b.n	80110d8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80110b8:	69bb      	ldr	r3, [r7, #24]
 80110ba:	015a      	lsls	r2, r3, #5
 80110bc:	69fb      	ldr	r3, [r7, #28]
 80110be:	4413      	add	r3, r2
 80110c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80110c4:	681b      	ldr	r3, [r3, #0]
 80110c6:	69ba      	ldr	r2, [r7, #24]
 80110c8:	0151      	lsls	r1, r2, #5
 80110ca:	69fa      	ldr	r2, [r7, #28]
 80110cc:	440a      	add	r2, r1
 80110ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80110d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80110d6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80110d8:	69bb      	ldr	r3, [r7, #24]
 80110da:	015a      	lsls	r2, r3, #5
 80110dc:	69fb      	ldr	r3, [r7, #28]
 80110de:	4413      	add	r3, r2
 80110e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	69ba      	ldr	r2, [r7, #24]
 80110e8:	0151      	lsls	r1, r2, #5
 80110ea:	69fa      	ldr	r2, [r7, #28]
 80110ec:	440a      	add	r2, r1
 80110ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80110f2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80110f6:	6013      	str	r3, [r2, #0]
 80110f8:	e166      	b.n	80113c8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80110fa:	69bb      	ldr	r3, [r7, #24]
 80110fc:	015a      	lsls	r2, r3, #5
 80110fe:	69fb      	ldr	r3, [r7, #28]
 8011100:	4413      	add	r3, r2
 8011102:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	69ba      	ldr	r2, [r7, #24]
 801110a:	0151      	lsls	r1, r2, #5
 801110c:	69fa      	ldr	r2, [r7, #28]
 801110e:	440a      	add	r2, r1
 8011110:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011114:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8011118:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801111a:	68bb      	ldr	r3, [r7, #8]
 801111c:	791b      	ldrb	r3, [r3, #4]
 801111e:	2b01      	cmp	r3, #1
 8011120:	d015      	beq.n	801114e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8011122:	68bb      	ldr	r3, [r7, #8]
 8011124:	691b      	ldr	r3, [r3, #16]
 8011126:	2b00      	cmp	r3, #0
 8011128:	f000 814e 	beq.w	80113c8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801112c:	69fb      	ldr	r3, [r7, #28]
 801112e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011132:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011134:	68bb      	ldr	r3, [r7, #8]
 8011136:	781b      	ldrb	r3, [r3, #0]
 8011138:	f003 030f 	and.w	r3, r3, #15
 801113c:	2101      	movs	r1, #1
 801113e:	fa01 f303 	lsl.w	r3, r1, r3
 8011142:	69f9      	ldr	r1, [r7, #28]
 8011144:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011148:	4313      	orrs	r3, r2
 801114a:	634b      	str	r3, [r1, #52]	@ 0x34
 801114c:	e13c      	b.n	80113c8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801114e:	69fb      	ldr	r3, [r7, #28]
 8011150:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011154:	689b      	ldr	r3, [r3, #8]
 8011156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801115a:	2b00      	cmp	r3, #0
 801115c:	d110      	bne.n	8011180 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801115e:	69bb      	ldr	r3, [r7, #24]
 8011160:	015a      	lsls	r2, r3, #5
 8011162:	69fb      	ldr	r3, [r7, #28]
 8011164:	4413      	add	r3, r2
 8011166:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	69ba      	ldr	r2, [r7, #24]
 801116e:	0151      	lsls	r1, r2, #5
 8011170:	69fa      	ldr	r2, [r7, #28]
 8011172:	440a      	add	r2, r1
 8011174:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011178:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801117c:	6013      	str	r3, [r2, #0]
 801117e:	e00f      	b.n	80111a0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8011180:	69bb      	ldr	r3, [r7, #24]
 8011182:	015a      	lsls	r2, r3, #5
 8011184:	69fb      	ldr	r3, [r7, #28]
 8011186:	4413      	add	r3, r2
 8011188:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801118c:	681b      	ldr	r3, [r3, #0]
 801118e:	69ba      	ldr	r2, [r7, #24]
 8011190:	0151      	lsls	r1, r2, #5
 8011192:	69fa      	ldr	r2, [r7, #28]
 8011194:	440a      	add	r2, r1
 8011196:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801119a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801119e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80111a0:	68bb      	ldr	r3, [r7, #8]
 80111a2:	68d9      	ldr	r1, [r3, #12]
 80111a4:	68bb      	ldr	r3, [r7, #8]
 80111a6:	781a      	ldrb	r2, [r3, #0]
 80111a8:	68bb      	ldr	r3, [r7, #8]
 80111aa:	691b      	ldr	r3, [r3, #16]
 80111ac:	b298      	uxth	r0, r3
 80111ae:	79fb      	ldrb	r3, [r7, #7]
 80111b0:	9300      	str	r3, [sp, #0]
 80111b2:	4603      	mov	r3, r0
 80111b4:	68f8      	ldr	r0, [r7, #12]
 80111b6:	f000 f9b9 	bl	801152c <USB_WritePacket>
 80111ba:	e105      	b.n	80113c8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80111bc:	69bb      	ldr	r3, [r7, #24]
 80111be:	015a      	lsls	r2, r3, #5
 80111c0:	69fb      	ldr	r3, [r7, #28]
 80111c2:	4413      	add	r3, r2
 80111c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80111c8:	691b      	ldr	r3, [r3, #16]
 80111ca:	69ba      	ldr	r2, [r7, #24]
 80111cc:	0151      	lsls	r1, r2, #5
 80111ce:	69fa      	ldr	r2, [r7, #28]
 80111d0:	440a      	add	r2, r1
 80111d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80111d6:	0cdb      	lsrs	r3, r3, #19
 80111d8:	04db      	lsls	r3, r3, #19
 80111da:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80111dc:	69bb      	ldr	r3, [r7, #24]
 80111de:	015a      	lsls	r2, r3, #5
 80111e0:	69fb      	ldr	r3, [r7, #28]
 80111e2:	4413      	add	r3, r2
 80111e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80111e8:	691b      	ldr	r3, [r3, #16]
 80111ea:	69ba      	ldr	r2, [r7, #24]
 80111ec:	0151      	lsls	r1, r2, #5
 80111ee:	69fa      	ldr	r2, [r7, #28]
 80111f0:	440a      	add	r2, r1
 80111f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80111f6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80111fa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80111fe:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8011200:	69bb      	ldr	r3, [r7, #24]
 8011202:	2b00      	cmp	r3, #0
 8011204:	d132      	bne.n	801126c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8011206:	68bb      	ldr	r3, [r7, #8]
 8011208:	691b      	ldr	r3, [r3, #16]
 801120a:	2b00      	cmp	r3, #0
 801120c:	d003      	beq.n	8011216 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 801120e:	68bb      	ldr	r3, [r7, #8]
 8011210:	689a      	ldr	r2, [r3, #8]
 8011212:	68bb      	ldr	r3, [r7, #8]
 8011214:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8011216:	68bb      	ldr	r3, [r7, #8]
 8011218:	689a      	ldr	r2, [r3, #8]
 801121a:	68bb      	ldr	r3, [r7, #8]
 801121c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801121e:	69bb      	ldr	r3, [r7, #24]
 8011220:	015a      	lsls	r2, r3, #5
 8011222:	69fb      	ldr	r3, [r7, #28]
 8011224:	4413      	add	r3, r2
 8011226:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801122a:	691a      	ldr	r2, [r3, #16]
 801122c:	68bb      	ldr	r3, [r7, #8]
 801122e:	6a1b      	ldr	r3, [r3, #32]
 8011230:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011234:	69b9      	ldr	r1, [r7, #24]
 8011236:	0148      	lsls	r0, r1, #5
 8011238:	69f9      	ldr	r1, [r7, #28]
 801123a:	4401      	add	r1, r0
 801123c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8011240:	4313      	orrs	r3, r2
 8011242:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8011244:	69bb      	ldr	r3, [r7, #24]
 8011246:	015a      	lsls	r2, r3, #5
 8011248:	69fb      	ldr	r3, [r7, #28]
 801124a:	4413      	add	r3, r2
 801124c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011250:	691b      	ldr	r3, [r3, #16]
 8011252:	69ba      	ldr	r2, [r7, #24]
 8011254:	0151      	lsls	r1, r2, #5
 8011256:	69fa      	ldr	r2, [r7, #28]
 8011258:	440a      	add	r2, r1
 801125a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801125e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011262:	6113      	str	r3, [r2, #16]
 8011264:	e062      	b.n	801132c <USB_EPStartXfer+0x490>
 8011266:	bf00      	nop
 8011268:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 801126c:	68bb      	ldr	r3, [r7, #8]
 801126e:	691b      	ldr	r3, [r3, #16]
 8011270:	2b00      	cmp	r3, #0
 8011272:	d123      	bne.n	80112bc <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8011274:	69bb      	ldr	r3, [r7, #24]
 8011276:	015a      	lsls	r2, r3, #5
 8011278:	69fb      	ldr	r3, [r7, #28]
 801127a:	4413      	add	r3, r2
 801127c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011280:	691a      	ldr	r2, [r3, #16]
 8011282:	68bb      	ldr	r3, [r7, #8]
 8011284:	689b      	ldr	r3, [r3, #8]
 8011286:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801128a:	69b9      	ldr	r1, [r7, #24]
 801128c:	0148      	lsls	r0, r1, #5
 801128e:	69f9      	ldr	r1, [r7, #28]
 8011290:	4401      	add	r1, r0
 8011292:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8011296:	4313      	orrs	r3, r2
 8011298:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801129a:	69bb      	ldr	r3, [r7, #24]
 801129c:	015a      	lsls	r2, r3, #5
 801129e:	69fb      	ldr	r3, [r7, #28]
 80112a0:	4413      	add	r3, r2
 80112a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80112a6:	691b      	ldr	r3, [r3, #16]
 80112a8:	69ba      	ldr	r2, [r7, #24]
 80112aa:	0151      	lsls	r1, r2, #5
 80112ac:	69fa      	ldr	r2, [r7, #28]
 80112ae:	440a      	add	r2, r1
 80112b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80112b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80112b8:	6113      	str	r3, [r2, #16]
 80112ba:	e037      	b.n	801132c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80112bc:	68bb      	ldr	r3, [r7, #8]
 80112be:	691a      	ldr	r2, [r3, #16]
 80112c0:	68bb      	ldr	r3, [r7, #8]
 80112c2:	689b      	ldr	r3, [r3, #8]
 80112c4:	4413      	add	r3, r2
 80112c6:	1e5a      	subs	r2, r3, #1
 80112c8:	68bb      	ldr	r3, [r7, #8]
 80112ca:	689b      	ldr	r3, [r3, #8]
 80112cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80112d0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80112d2:	68bb      	ldr	r3, [r7, #8]
 80112d4:	689b      	ldr	r3, [r3, #8]
 80112d6:	8afa      	ldrh	r2, [r7, #22]
 80112d8:	fb03 f202 	mul.w	r2, r3, r2
 80112dc:	68bb      	ldr	r3, [r7, #8]
 80112de:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80112e0:	69bb      	ldr	r3, [r7, #24]
 80112e2:	015a      	lsls	r2, r3, #5
 80112e4:	69fb      	ldr	r3, [r7, #28]
 80112e6:	4413      	add	r3, r2
 80112e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80112ec:	691a      	ldr	r2, [r3, #16]
 80112ee:	8afb      	ldrh	r3, [r7, #22]
 80112f0:	04d9      	lsls	r1, r3, #19
 80112f2:	4b38      	ldr	r3, [pc, #224]	@ (80113d4 <USB_EPStartXfer+0x538>)
 80112f4:	400b      	ands	r3, r1
 80112f6:	69b9      	ldr	r1, [r7, #24]
 80112f8:	0148      	lsls	r0, r1, #5
 80112fa:	69f9      	ldr	r1, [r7, #28]
 80112fc:	4401      	add	r1, r0
 80112fe:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8011302:	4313      	orrs	r3, r2
 8011304:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8011306:	69bb      	ldr	r3, [r7, #24]
 8011308:	015a      	lsls	r2, r3, #5
 801130a:	69fb      	ldr	r3, [r7, #28]
 801130c:	4413      	add	r3, r2
 801130e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011312:	691a      	ldr	r2, [r3, #16]
 8011314:	68bb      	ldr	r3, [r7, #8]
 8011316:	6a1b      	ldr	r3, [r3, #32]
 8011318:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801131c:	69b9      	ldr	r1, [r7, #24]
 801131e:	0148      	lsls	r0, r1, #5
 8011320:	69f9      	ldr	r1, [r7, #28]
 8011322:	4401      	add	r1, r0
 8011324:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8011328:	4313      	orrs	r3, r2
 801132a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 801132c:	79fb      	ldrb	r3, [r7, #7]
 801132e:	2b01      	cmp	r3, #1
 8011330:	d10d      	bne.n	801134e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8011332:	68bb      	ldr	r3, [r7, #8]
 8011334:	68db      	ldr	r3, [r3, #12]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d009      	beq.n	801134e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801133a:	68bb      	ldr	r3, [r7, #8]
 801133c:	68d9      	ldr	r1, [r3, #12]
 801133e:	69bb      	ldr	r3, [r7, #24]
 8011340:	015a      	lsls	r2, r3, #5
 8011342:	69fb      	ldr	r3, [r7, #28]
 8011344:	4413      	add	r3, r2
 8011346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801134a:	460a      	mov	r2, r1
 801134c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801134e:	68bb      	ldr	r3, [r7, #8]
 8011350:	791b      	ldrb	r3, [r3, #4]
 8011352:	2b01      	cmp	r3, #1
 8011354:	d128      	bne.n	80113a8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011356:	69fb      	ldr	r3, [r7, #28]
 8011358:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801135c:	689b      	ldr	r3, [r3, #8]
 801135e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011362:	2b00      	cmp	r3, #0
 8011364:	d110      	bne.n	8011388 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8011366:	69bb      	ldr	r3, [r7, #24]
 8011368:	015a      	lsls	r2, r3, #5
 801136a:	69fb      	ldr	r3, [r7, #28]
 801136c:	4413      	add	r3, r2
 801136e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011372:	681b      	ldr	r3, [r3, #0]
 8011374:	69ba      	ldr	r2, [r7, #24]
 8011376:	0151      	lsls	r1, r2, #5
 8011378:	69fa      	ldr	r2, [r7, #28]
 801137a:	440a      	add	r2, r1
 801137c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011380:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8011384:	6013      	str	r3, [r2, #0]
 8011386:	e00f      	b.n	80113a8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8011388:	69bb      	ldr	r3, [r7, #24]
 801138a:	015a      	lsls	r2, r3, #5
 801138c:	69fb      	ldr	r3, [r7, #28]
 801138e:	4413      	add	r3, r2
 8011390:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	69ba      	ldr	r2, [r7, #24]
 8011398:	0151      	lsls	r1, r2, #5
 801139a:	69fa      	ldr	r2, [r7, #28]
 801139c:	440a      	add	r2, r1
 801139e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80113a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80113a6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80113a8:	69bb      	ldr	r3, [r7, #24]
 80113aa:	015a      	lsls	r2, r3, #5
 80113ac:	69fb      	ldr	r3, [r7, #28]
 80113ae:	4413      	add	r3, r2
 80113b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	69ba      	ldr	r2, [r7, #24]
 80113b8:	0151      	lsls	r1, r2, #5
 80113ba:	69fa      	ldr	r2, [r7, #28]
 80113bc:	440a      	add	r2, r1
 80113be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80113c2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80113c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80113c8:	2300      	movs	r3, #0
}
 80113ca:	4618      	mov	r0, r3
 80113cc:	3720      	adds	r7, #32
 80113ce:	46bd      	mov	sp, r7
 80113d0:	bd80      	pop	{r7, pc}
 80113d2:	bf00      	nop
 80113d4:	1ff80000 	.word	0x1ff80000

080113d8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80113d8:	b480      	push	{r7}
 80113da:	b087      	sub	sp, #28
 80113dc:	af00      	add	r7, sp, #0
 80113de:	6078      	str	r0, [r7, #4]
 80113e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80113e2:	2300      	movs	r3, #0
 80113e4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80113e6:	2300      	movs	r3, #0
 80113e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80113ee:	683b      	ldr	r3, [r7, #0]
 80113f0:	785b      	ldrb	r3, [r3, #1]
 80113f2:	2b01      	cmp	r3, #1
 80113f4:	d14a      	bne.n	801148c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80113f6:	683b      	ldr	r3, [r7, #0]
 80113f8:	781b      	ldrb	r3, [r3, #0]
 80113fa:	015a      	lsls	r2, r3, #5
 80113fc:	693b      	ldr	r3, [r7, #16]
 80113fe:	4413      	add	r3, r2
 8011400:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801140a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801140e:	f040 8086 	bne.w	801151e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8011412:	683b      	ldr	r3, [r7, #0]
 8011414:	781b      	ldrb	r3, [r3, #0]
 8011416:	015a      	lsls	r2, r3, #5
 8011418:	693b      	ldr	r3, [r7, #16]
 801141a:	4413      	add	r3, r2
 801141c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011420:	681b      	ldr	r3, [r3, #0]
 8011422:	683a      	ldr	r2, [r7, #0]
 8011424:	7812      	ldrb	r2, [r2, #0]
 8011426:	0151      	lsls	r1, r2, #5
 8011428:	693a      	ldr	r2, [r7, #16]
 801142a:	440a      	add	r2, r1
 801142c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011430:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8011434:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8011436:	683b      	ldr	r3, [r7, #0]
 8011438:	781b      	ldrb	r3, [r3, #0]
 801143a:	015a      	lsls	r2, r3, #5
 801143c:	693b      	ldr	r3, [r7, #16]
 801143e:	4413      	add	r3, r2
 8011440:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	683a      	ldr	r2, [r7, #0]
 8011448:	7812      	ldrb	r2, [r2, #0]
 801144a:	0151      	lsls	r1, r2, #5
 801144c:	693a      	ldr	r2, [r7, #16]
 801144e:	440a      	add	r2, r1
 8011450:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011454:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011458:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	3301      	adds	r3, #1
 801145e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8011460:	68fb      	ldr	r3, [r7, #12]
 8011462:	f242 7210 	movw	r2, #10000	@ 0x2710
 8011466:	4293      	cmp	r3, r2
 8011468:	d902      	bls.n	8011470 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801146a:	2301      	movs	r3, #1
 801146c:	75fb      	strb	r3, [r7, #23]
          break;
 801146e:	e056      	b.n	801151e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8011470:	683b      	ldr	r3, [r7, #0]
 8011472:	781b      	ldrb	r3, [r3, #0]
 8011474:	015a      	lsls	r2, r3, #5
 8011476:	693b      	ldr	r3, [r7, #16]
 8011478:	4413      	add	r3, r2
 801147a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801147e:	681b      	ldr	r3, [r3, #0]
 8011480:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011484:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011488:	d0e7      	beq.n	801145a <USB_EPStopXfer+0x82>
 801148a:	e048      	b.n	801151e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801148c:	683b      	ldr	r3, [r7, #0]
 801148e:	781b      	ldrb	r3, [r3, #0]
 8011490:	015a      	lsls	r2, r3, #5
 8011492:	693b      	ldr	r3, [r7, #16]
 8011494:	4413      	add	r3, r2
 8011496:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80114a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80114a4:	d13b      	bne.n	801151e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80114a6:	683b      	ldr	r3, [r7, #0]
 80114a8:	781b      	ldrb	r3, [r3, #0]
 80114aa:	015a      	lsls	r2, r3, #5
 80114ac:	693b      	ldr	r3, [r7, #16]
 80114ae:	4413      	add	r3, r2
 80114b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	683a      	ldr	r2, [r7, #0]
 80114b8:	7812      	ldrb	r2, [r2, #0]
 80114ba:	0151      	lsls	r1, r2, #5
 80114bc:	693a      	ldr	r2, [r7, #16]
 80114be:	440a      	add	r2, r1
 80114c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80114c4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80114c8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80114ca:	683b      	ldr	r3, [r7, #0]
 80114cc:	781b      	ldrb	r3, [r3, #0]
 80114ce:	015a      	lsls	r2, r3, #5
 80114d0:	693b      	ldr	r3, [r7, #16]
 80114d2:	4413      	add	r3, r2
 80114d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	683a      	ldr	r2, [r7, #0]
 80114dc:	7812      	ldrb	r2, [r2, #0]
 80114de:	0151      	lsls	r1, r2, #5
 80114e0:	693a      	ldr	r2, [r7, #16]
 80114e2:	440a      	add	r2, r1
 80114e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80114e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80114ec:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80114ee:	68fb      	ldr	r3, [r7, #12]
 80114f0:	3301      	adds	r3, #1
 80114f2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80114f4:	68fb      	ldr	r3, [r7, #12]
 80114f6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80114fa:	4293      	cmp	r3, r2
 80114fc:	d902      	bls.n	8011504 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80114fe:	2301      	movs	r3, #1
 8011500:	75fb      	strb	r3, [r7, #23]
          break;
 8011502:	e00c      	b.n	801151e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8011504:	683b      	ldr	r3, [r7, #0]
 8011506:	781b      	ldrb	r3, [r3, #0]
 8011508:	015a      	lsls	r2, r3, #5
 801150a:	693b      	ldr	r3, [r7, #16]
 801150c:	4413      	add	r3, r2
 801150e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011512:	681b      	ldr	r3, [r3, #0]
 8011514:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011518:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801151c:	d0e7      	beq.n	80114ee <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801151e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011520:	4618      	mov	r0, r3
 8011522:	371c      	adds	r7, #28
 8011524:	46bd      	mov	sp, r7
 8011526:	f85d 7b04 	ldr.w	r7, [sp], #4
 801152a:	4770      	bx	lr

0801152c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 801152c:	b480      	push	{r7}
 801152e:	b089      	sub	sp, #36	@ 0x24
 8011530:	af00      	add	r7, sp, #0
 8011532:	60f8      	str	r0, [r7, #12]
 8011534:	60b9      	str	r1, [r7, #8]
 8011536:	4611      	mov	r1, r2
 8011538:	461a      	mov	r2, r3
 801153a:	460b      	mov	r3, r1
 801153c:	71fb      	strb	r3, [r7, #7]
 801153e:	4613      	mov	r3, r2
 8011540:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011542:	68fb      	ldr	r3, [r7, #12]
 8011544:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8011546:	68bb      	ldr	r3, [r7, #8]
 8011548:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 801154a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801154e:	2b00      	cmp	r3, #0
 8011550:	d123      	bne.n	801159a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8011552:	88bb      	ldrh	r3, [r7, #4]
 8011554:	3303      	adds	r3, #3
 8011556:	089b      	lsrs	r3, r3, #2
 8011558:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 801155a:	2300      	movs	r3, #0
 801155c:	61bb      	str	r3, [r7, #24]
 801155e:	e018      	b.n	8011592 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8011560:	79fb      	ldrb	r3, [r7, #7]
 8011562:	031a      	lsls	r2, r3, #12
 8011564:	697b      	ldr	r3, [r7, #20]
 8011566:	4413      	add	r3, r2
 8011568:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801156c:	461a      	mov	r2, r3
 801156e:	69fb      	ldr	r3, [r7, #28]
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	6013      	str	r3, [r2, #0]
      pSrc++;
 8011574:	69fb      	ldr	r3, [r7, #28]
 8011576:	3301      	adds	r3, #1
 8011578:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801157a:	69fb      	ldr	r3, [r7, #28]
 801157c:	3301      	adds	r3, #1
 801157e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011580:	69fb      	ldr	r3, [r7, #28]
 8011582:	3301      	adds	r3, #1
 8011584:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011586:	69fb      	ldr	r3, [r7, #28]
 8011588:	3301      	adds	r3, #1
 801158a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 801158c:	69bb      	ldr	r3, [r7, #24]
 801158e:	3301      	adds	r3, #1
 8011590:	61bb      	str	r3, [r7, #24]
 8011592:	69ba      	ldr	r2, [r7, #24]
 8011594:	693b      	ldr	r3, [r7, #16]
 8011596:	429a      	cmp	r2, r3
 8011598:	d3e2      	bcc.n	8011560 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 801159a:	2300      	movs	r3, #0
}
 801159c:	4618      	mov	r0, r3
 801159e:	3724      	adds	r7, #36	@ 0x24
 80115a0:	46bd      	mov	sp, r7
 80115a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115a6:	4770      	bx	lr

080115a8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80115a8:	b480      	push	{r7}
 80115aa:	b08b      	sub	sp, #44	@ 0x2c
 80115ac:	af00      	add	r7, sp, #0
 80115ae:	60f8      	str	r0, [r7, #12]
 80115b0:	60b9      	str	r1, [r7, #8]
 80115b2:	4613      	mov	r3, r2
 80115b4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80115b6:	68fb      	ldr	r3, [r7, #12]
 80115b8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80115ba:	68bb      	ldr	r3, [r7, #8]
 80115bc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80115be:	88fb      	ldrh	r3, [r7, #6]
 80115c0:	089b      	lsrs	r3, r3, #2
 80115c2:	b29b      	uxth	r3, r3
 80115c4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80115c6:	88fb      	ldrh	r3, [r7, #6]
 80115c8:	f003 0303 	and.w	r3, r3, #3
 80115cc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80115ce:	2300      	movs	r3, #0
 80115d0:	623b      	str	r3, [r7, #32]
 80115d2:	e014      	b.n	80115fe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80115d4:	69bb      	ldr	r3, [r7, #24]
 80115d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80115da:	681a      	ldr	r2, [r3, #0]
 80115dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115de:	601a      	str	r2, [r3, #0]
    pDest++;
 80115e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115e2:	3301      	adds	r3, #1
 80115e4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80115e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115e8:	3301      	adds	r3, #1
 80115ea:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80115ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115ee:	3301      	adds	r3, #1
 80115f0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80115f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115f4:	3301      	adds	r3, #1
 80115f6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80115f8:	6a3b      	ldr	r3, [r7, #32]
 80115fa:	3301      	adds	r3, #1
 80115fc:	623b      	str	r3, [r7, #32]
 80115fe:	6a3a      	ldr	r2, [r7, #32]
 8011600:	697b      	ldr	r3, [r7, #20]
 8011602:	429a      	cmp	r2, r3
 8011604:	d3e6      	bcc.n	80115d4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8011606:	8bfb      	ldrh	r3, [r7, #30]
 8011608:	2b00      	cmp	r3, #0
 801160a:	d01e      	beq.n	801164a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801160c:	2300      	movs	r3, #0
 801160e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011610:	69bb      	ldr	r3, [r7, #24]
 8011612:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011616:	461a      	mov	r2, r3
 8011618:	f107 0310 	add.w	r3, r7, #16
 801161c:	6812      	ldr	r2, [r2, #0]
 801161e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8011620:	693a      	ldr	r2, [r7, #16]
 8011622:	6a3b      	ldr	r3, [r7, #32]
 8011624:	b2db      	uxtb	r3, r3
 8011626:	00db      	lsls	r3, r3, #3
 8011628:	fa22 f303 	lsr.w	r3, r2, r3
 801162c:	b2da      	uxtb	r2, r3
 801162e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011630:	701a      	strb	r2, [r3, #0]
      i++;
 8011632:	6a3b      	ldr	r3, [r7, #32]
 8011634:	3301      	adds	r3, #1
 8011636:	623b      	str	r3, [r7, #32]
      pDest++;
 8011638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801163a:	3301      	adds	r3, #1
 801163c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801163e:	8bfb      	ldrh	r3, [r7, #30]
 8011640:	3b01      	subs	r3, #1
 8011642:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8011644:	8bfb      	ldrh	r3, [r7, #30]
 8011646:	2b00      	cmp	r3, #0
 8011648:	d1ea      	bne.n	8011620 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801164a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801164c:	4618      	mov	r0, r3
 801164e:	372c      	adds	r7, #44	@ 0x2c
 8011650:	46bd      	mov	sp, r7
 8011652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011656:	4770      	bx	lr

08011658 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8011658:	b480      	push	{r7}
 801165a:	b085      	sub	sp, #20
 801165c:	af00      	add	r7, sp, #0
 801165e:	6078      	str	r0, [r7, #4]
 8011660:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8011666:	683b      	ldr	r3, [r7, #0]
 8011668:	781b      	ldrb	r3, [r3, #0]
 801166a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801166c:	683b      	ldr	r3, [r7, #0]
 801166e:	785b      	ldrb	r3, [r3, #1]
 8011670:	2b01      	cmp	r3, #1
 8011672:	d12c      	bne.n	80116ce <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8011674:	68bb      	ldr	r3, [r7, #8]
 8011676:	015a      	lsls	r2, r3, #5
 8011678:	68fb      	ldr	r3, [r7, #12]
 801167a:	4413      	add	r3, r2
 801167c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011680:	681b      	ldr	r3, [r3, #0]
 8011682:	2b00      	cmp	r3, #0
 8011684:	db12      	blt.n	80116ac <USB_EPSetStall+0x54>
 8011686:	68bb      	ldr	r3, [r7, #8]
 8011688:	2b00      	cmp	r3, #0
 801168a:	d00f      	beq.n	80116ac <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 801168c:	68bb      	ldr	r3, [r7, #8]
 801168e:	015a      	lsls	r2, r3, #5
 8011690:	68fb      	ldr	r3, [r7, #12]
 8011692:	4413      	add	r3, r2
 8011694:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011698:	681b      	ldr	r3, [r3, #0]
 801169a:	68ba      	ldr	r2, [r7, #8]
 801169c:	0151      	lsls	r1, r2, #5
 801169e:	68fa      	ldr	r2, [r7, #12]
 80116a0:	440a      	add	r2, r1
 80116a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80116a6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80116aa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80116ac:	68bb      	ldr	r3, [r7, #8]
 80116ae:	015a      	lsls	r2, r3, #5
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	4413      	add	r3, r2
 80116b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80116b8:	681b      	ldr	r3, [r3, #0]
 80116ba:	68ba      	ldr	r2, [r7, #8]
 80116bc:	0151      	lsls	r1, r2, #5
 80116be:	68fa      	ldr	r2, [r7, #12]
 80116c0:	440a      	add	r2, r1
 80116c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80116c6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80116ca:	6013      	str	r3, [r2, #0]
 80116cc:	e02b      	b.n	8011726 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80116ce:	68bb      	ldr	r3, [r7, #8]
 80116d0:	015a      	lsls	r2, r3, #5
 80116d2:	68fb      	ldr	r3, [r7, #12]
 80116d4:	4413      	add	r3, r2
 80116d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	2b00      	cmp	r3, #0
 80116de:	db12      	blt.n	8011706 <USB_EPSetStall+0xae>
 80116e0:	68bb      	ldr	r3, [r7, #8]
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d00f      	beq.n	8011706 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80116e6:	68bb      	ldr	r3, [r7, #8]
 80116e8:	015a      	lsls	r2, r3, #5
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	4413      	add	r3, r2
 80116ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80116f2:	681b      	ldr	r3, [r3, #0]
 80116f4:	68ba      	ldr	r2, [r7, #8]
 80116f6:	0151      	lsls	r1, r2, #5
 80116f8:	68fa      	ldr	r2, [r7, #12]
 80116fa:	440a      	add	r2, r1
 80116fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011700:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8011704:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8011706:	68bb      	ldr	r3, [r7, #8]
 8011708:	015a      	lsls	r2, r3, #5
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	4413      	add	r3, r2
 801170e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011712:	681b      	ldr	r3, [r3, #0]
 8011714:	68ba      	ldr	r2, [r7, #8]
 8011716:	0151      	lsls	r1, r2, #5
 8011718:	68fa      	ldr	r2, [r7, #12]
 801171a:	440a      	add	r2, r1
 801171c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011720:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011724:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8011726:	2300      	movs	r3, #0
}
 8011728:	4618      	mov	r0, r3
 801172a:	3714      	adds	r7, #20
 801172c:	46bd      	mov	sp, r7
 801172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011732:	4770      	bx	lr

08011734 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8011734:	b480      	push	{r7}
 8011736:	b085      	sub	sp, #20
 8011738:	af00      	add	r7, sp, #0
 801173a:	6078      	str	r0, [r7, #4]
 801173c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8011742:	683b      	ldr	r3, [r7, #0]
 8011744:	781b      	ldrb	r3, [r3, #0]
 8011746:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8011748:	683b      	ldr	r3, [r7, #0]
 801174a:	785b      	ldrb	r3, [r3, #1]
 801174c:	2b01      	cmp	r3, #1
 801174e:	d128      	bne.n	80117a2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8011750:	68bb      	ldr	r3, [r7, #8]
 8011752:	015a      	lsls	r2, r3, #5
 8011754:	68fb      	ldr	r3, [r7, #12]
 8011756:	4413      	add	r3, r2
 8011758:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	68ba      	ldr	r2, [r7, #8]
 8011760:	0151      	lsls	r1, r2, #5
 8011762:	68fa      	ldr	r2, [r7, #12]
 8011764:	440a      	add	r2, r1
 8011766:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801176a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801176e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8011770:	683b      	ldr	r3, [r7, #0]
 8011772:	791b      	ldrb	r3, [r3, #4]
 8011774:	2b03      	cmp	r3, #3
 8011776:	d003      	beq.n	8011780 <USB_EPClearStall+0x4c>
 8011778:	683b      	ldr	r3, [r7, #0]
 801177a:	791b      	ldrb	r3, [r3, #4]
 801177c:	2b02      	cmp	r3, #2
 801177e:	d138      	bne.n	80117f2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8011780:	68bb      	ldr	r3, [r7, #8]
 8011782:	015a      	lsls	r2, r3, #5
 8011784:	68fb      	ldr	r3, [r7, #12]
 8011786:	4413      	add	r3, r2
 8011788:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801178c:	681b      	ldr	r3, [r3, #0]
 801178e:	68ba      	ldr	r2, [r7, #8]
 8011790:	0151      	lsls	r1, r2, #5
 8011792:	68fa      	ldr	r2, [r7, #12]
 8011794:	440a      	add	r2, r1
 8011796:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801179a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801179e:	6013      	str	r3, [r2, #0]
 80117a0:	e027      	b.n	80117f2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80117a2:	68bb      	ldr	r3, [r7, #8]
 80117a4:	015a      	lsls	r2, r3, #5
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	4413      	add	r3, r2
 80117aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80117ae:	681b      	ldr	r3, [r3, #0]
 80117b0:	68ba      	ldr	r2, [r7, #8]
 80117b2:	0151      	lsls	r1, r2, #5
 80117b4:	68fa      	ldr	r2, [r7, #12]
 80117b6:	440a      	add	r2, r1
 80117b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80117bc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80117c0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80117c2:	683b      	ldr	r3, [r7, #0]
 80117c4:	791b      	ldrb	r3, [r3, #4]
 80117c6:	2b03      	cmp	r3, #3
 80117c8:	d003      	beq.n	80117d2 <USB_EPClearStall+0x9e>
 80117ca:	683b      	ldr	r3, [r7, #0]
 80117cc:	791b      	ldrb	r3, [r3, #4]
 80117ce:	2b02      	cmp	r3, #2
 80117d0:	d10f      	bne.n	80117f2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80117d2:	68bb      	ldr	r3, [r7, #8]
 80117d4:	015a      	lsls	r2, r3, #5
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	4413      	add	r3, r2
 80117da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80117de:	681b      	ldr	r3, [r3, #0]
 80117e0:	68ba      	ldr	r2, [r7, #8]
 80117e2:	0151      	lsls	r1, r2, #5
 80117e4:	68fa      	ldr	r2, [r7, #12]
 80117e6:	440a      	add	r2, r1
 80117e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80117ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80117f0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80117f2:	2300      	movs	r3, #0
}
 80117f4:	4618      	mov	r0, r3
 80117f6:	3714      	adds	r7, #20
 80117f8:	46bd      	mov	sp, r7
 80117fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117fe:	4770      	bx	lr

08011800 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8011800:	b480      	push	{r7}
 8011802:	b085      	sub	sp, #20
 8011804:	af00      	add	r7, sp, #0
 8011806:	6078      	str	r0, [r7, #4]
 8011808:	460b      	mov	r3, r1
 801180a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8011810:	68fb      	ldr	r3, [r7, #12]
 8011812:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011816:	681b      	ldr	r3, [r3, #0]
 8011818:	68fa      	ldr	r2, [r7, #12]
 801181a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801181e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8011822:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801182a:	681a      	ldr	r2, [r3, #0]
 801182c:	78fb      	ldrb	r3, [r7, #3]
 801182e:	011b      	lsls	r3, r3, #4
 8011830:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8011834:	68f9      	ldr	r1, [r7, #12]
 8011836:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801183a:	4313      	orrs	r3, r2
 801183c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801183e:	2300      	movs	r3, #0
}
 8011840:	4618      	mov	r0, r3
 8011842:	3714      	adds	r7, #20
 8011844:	46bd      	mov	sp, r7
 8011846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801184a:	4770      	bx	lr

0801184c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801184c:	b480      	push	{r7}
 801184e:	b085      	sub	sp, #20
 8011850:	af00      	add	r7, sp, #0
 8011852:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8011858:	68fb      	ldr	r3, [r7, #12]
 801185a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801185e:	681b      	ldr	r3, [r3, #0]
 8011860:	68fa      	ldr	r2, [r7, #12]
 8011862:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8011866:	f023 0303 	bic.w	r3, r3, #3
 801186a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 801186c:	68fb      	ldr	r3, [r7, #12]
 801186e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011872:	685b      	ldr	r3, [r3, #4]
 8011874:	68fa      	ldr	r2, [r7, #12]
 8011876:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801187a:	f023 0302 	bic.w	r3, r3, #2
 801187e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011880:	2300      	movs	r3, #0
}
 8011882:	4618      	mov	r0, r3
 8011884:	3714      	adds	r7, #20
 8011886:	46bd      	mov	sp, r7
 8011888:	f85d 7b04 	ldr.w	r7, [sp], #4
 801188c:	4770      	bx	lr

0801188e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801188e:	b480      	push	{r7}
 8011890:	b085      	sub	sp, #20
 8011892:	af00      	add	r7, sp, #0
 8011894:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801189a:	68fb      	ldr	r3, [r7, #12]
 801189c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	68fa      	ldr	r2, [r7, #12]
 80118a4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80118a8:	f023 0303 	bic.w	r3, r3, #3
 80118ac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80118b4:	685b      	ldr	r3, [r3, #4]
 80118b6:	68fa      	ldr	r2, [r7, #12]
 80118b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80118bc:	f043 0302 	orr.w	r3, r3, #2
 80118c0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80118c2:	2300      	movs	r3, #0
}
 80118c4:	4618      	mov	r0, r3
 80118c6:	3714      	adds	r7, #20
 80118c8:	46bd      	mov	sp, r7
 80118ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ce:	4770      	bx	lr

080118d0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80118d0:	b480      	push	{r7}
 80118d2:	b085      	sub	sp, #20
 80118d4:	af00      	add	r7, sp, #0
 80118d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	695b      	ldr	r3, [r3, #20]
 80118dc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	699b      	ldr	r3, [r3, #24]
 80118e2:	68fa      	ldr	r2, [r7, #12]
 80118e4:	4013      	ands	r3, r2
 80118e6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80118e8:	68fb      	ldr	r3, [r7, #12]
}
 80118ea:	4618      	mov	r0, r3
 80118ec:	3714      	adds	r7, #20
 80118ee:	46bd      	mov	sp, r7
 80118f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118f4:	4770      	bx	lr

080118f6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80118f6:	b480      	push	{r7}
 80118f8:	b085      	sub	sp, #20
 80118fa:	af00      	add	r7, sp, #0
 80118fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011908:	699b      	ldr	r3, [r3, #24]
 801190a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011912:	69db      	ldr	r3, [r3, #28]
 8011914:	68ba      	ldr	r2, [r7, #8]
 8011916:	4013      	ands	r3, r2
 8011918:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 801191a:	68bb      	ldr	r3, [r7, #8]
 801191c:	0c1b      	lsrs	r3, r3, #16
}
 801191e:	4618      	mov	r0, r3
 8011920:	3714      	adds	r7, #20
 8011922:	46bd      	mov	sp, r7
 8011924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011928:	4770      	bx	lr

0801192a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801192a:	b480      	push	{r7}
 801192c:	b085      	sub	sp, #20
 801192e:	af00      	add	r7, sp, #0
 8011930:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801193c:	699b      	ldr	r3, [r3, #24]
 801193e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011946:	69db      	ldr	r3, [r3, #28]
 8011948:	68ba      	ldr	r2, [r7, #8]
 801194a:	4013      	ands	r3, r2
 801194c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801194e:	68bb      	ldr	r3, [r7, #8]
 8011950:	b29b      	uxth	r3, r3
}
 8011952:	4618      	mov	r0, r3
 8011954:	3714      	adds	r7, #20
 8011956:	46bd      	mov	sp, r7
 8011958:	f85d 7b04 	ldr.w	r7, [sp], #4
 801195c:	4770      	bx	lr

0801195e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801195e:	b480      	push	{r7}
 8011960:	b085      	sub	sp, #20
 8011962:	af00      	add	r7, sp, #0
 8011964:	6078      	str	r0, [r7, #4]
 8011966:	460b      	mov	r3, r1
 8011968:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801196e:	78fb      	ldrb	r3, [r7, #3]
 8011970:	015a      	lsls	r2, r3, #5
 8011972:	68fb      	ldr	r3, [r7, #12]
 8011974:	4413      	add	r3, r2
 8011976:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801197a:	689b      	ldr	r3, [r3, #8]
 801197c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011984:	695b      	ldr	r3, [r3, #20]
 8011986:	68ba      	ldr	r2, [r7, #8]
 8011988:	4013      	ands	r3, r2
 801198a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801198c:	68bb      	ldr	r3, [r7, #8]
}
 801198e:	4618      	mov	r0, r3
 8011990:	3714      	adds	r7, #20
 8011992:	46bd      	mov	sp, r7
 8011994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011998:	4770      	bx	lr

0801199a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801199a:	b480      	push	{r7}
 801199c:	b087      	sub	sp, #28
 801199e:	af00      	add	r7, sp, #0
 80119a0:	6078      	str	r0, [r7, #4]
 80119a2:	460b      	mov	r3, r1
 80119a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80119aa:	697b      	ldr	r3, [r7, #20]
 80119ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80119b0:	691b      	ldr	r3, [r3, #16]
 80119b2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80119b4:	697b      	ldr	r3, [r7, #20]
 80119b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80119ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80119bc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80119be:	78fb      	ldrb	r3, [r7, #3]
 80119c0:	f003 030f 	and.w	r3, r3, #15
 80119c4:	68fa      	ldr	r2, [r7, #12]
 80119c6:	fa22 f303 	lsr.w	r3, r2, r3
 80119ca:	01db      	lsls	r3, r3, #7
 80119cc:	b2db      	uxtb	r3, r3
 80119ce:	693a      	ldr	r2, [r7, #16]
 80119d0:	4313      	orrs	r3, r2
 80119d2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80119d4:	78fb      	ldrb	r3, [r7, #3]
 80119d6:	015a      	lsls	r2, r3, #5
 80119d8:	697b      	ldr	r3, [r7, #20]
 80119da:	4413      	add	r3, r2
 80119dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80119e0:	689b      	ldr	r3, [r3, #8]
 80119e2:	693a      	ldr	r2, [r7, #16]
 80119e4:	4013      	ands	r3, r2
 80119e6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80119e8:	68bb      	ldr	r3, [r7, #8]
}
 80119ea:	4618      	mov	r0, r3
 80119ec:	371c      	adds	r7, #28
 80119ee:	46bd      	mov	sp, r7
 80119f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119f4:	4770      	bx	lr

080119f6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80119f6:	b480      	push	{r7}
 80119f8:	b083      	sub	sp, #12
 80119fa:	af00      	add	r7, sp, #0
 80119fc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	695b      	ldr	r3, [r3, #20]
 8011a02:	f003 0301 	and.w	r3, r3, #1
}
 8011a06:	4618      	mov	r0, r3
 8011a08:	370c      	adds	r7, #12
 8011a0a:	46bd      	mov	sp, r7
 8011a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a10:	4770      	bx	lr

08011a12 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8011a12:	b480      	push	{r7}
 8011a14:	b085      	sub	sp, #20
 8011a16:	af00      	add	r7, sp, #0
 8011a18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8011a1e:	68fb      	ldr	r3, [r7, #12]
 8011a20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	68fa      	ldr	r2, [r7, #12]
 8011a28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011a2c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8011a30:	f023 0307 	bic.w	r3, r3, #7
 8011a34:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8011a36:	68fb      	ldr	r3, [r7, #12]
 8011a38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011a3c:	685b      	ldr	r3, [r3, #4]
 8011a3e:	68fa      	ldr	r2, [r7, #12]
 8011a40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011a44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011a48:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011a4a:	2300      	movs	r3, #0
}
 8011a4c:	4618      	mov	r0, r3
 8011a4e:	3714      	adds	r7, #20
 8011a50:	46bd      	mov	sp, r7
 8011a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a56:	4770      	bx	lr

08011a58 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8011a58:	b480      	push	{r7}
 8011a5a:	b087      	sub	sp, #28
 8011a5c:	af00      	add	r7, sp, #0
 8011a5e:	60f8      	str	r0, [r7, #12]
 8011a60:	460b      	mov	r3, r1
 8011a62:	607a      	str	r2, [r7, #4]
 8011a64:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a66:	68fb      	ldr	r3, [r7, #12]
 8011a68:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8011a6a:	68fb      	ldr	r3, [r7, #12]
 8011a6c:	333c      	adds	r3, #60	@ 0x3c
 8011a6e:	3304      	adds	r3, #4
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8011a74:	693b      	ldr	r3, [r7, #16]
 8011a76:	4a26      	ldr	r2, [pc, #152]	@ (8011b10 <USB_EP0_OutStart+0xb8>)
 8011a78:	4293      	cmp	r3, r2
 8011a7a:	d90a      	bls.n	8011a92 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011a7c:	697b      	ldr	r3, [r7, #20]
 8011a7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011a88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011a8c:	d101      	bne.n	8011a92 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8011a8e:	2300      	movs	r3, #0
 8011a90:	e037      	b.n	8011b02 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8011a92:	697b      	ldr	r3, [r7, #20]
 8011a94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011a98:	461a      	mov	r2, r3
 8011a9a:	2300      	movs	r3, #0
 8011a9c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8011a9e:	697b      	ldr	r3, [r7, #20]
 8011aa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011aa4:	691b      	ldr	r3, [r3, #16]
 8011aa6:	697a      	ldr	r2, [r7, #20]
 8011aa8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011aac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011ab0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8011ab2:	697b      	ldr	r3, [r7, #20]
 8011ab4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011ab8:	691b      	ldr	r3, [r3, #16]
 8011aba:	697a      	ldr	r2, [r7, #20]
 8011abc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011ac0:	f043 0318 	orr.w	r3, r3, #24
 8011ac4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8011ac6:	697b      	ldr	r3, [r7, #20]
 8011ac8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011acc:	691b      	ldr	r3, [r3, #16]
 8011ace:	697a      	ldr	r2, [r7, #20]
 8011ad0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011ad4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8011ad8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8011ada:	7afb      	ldrb	r3, [r7, #11]
 8011adc:	2b01      	cmp	r3, #1
 8011ade:	d10f      	bne.n	8011b00 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8011ae0:	697b      	ldr	r3, [r7, #20]
 8011ae2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011ae6:	461a      	mov	r2, r3
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8011aec:	697b      	ldr	r3, [r7, #20]
 8011aee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	697a      	ldr	r2, [r7, #20]
 8011af6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011afa:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8011afe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8011b00:	2300      	movs	r3, #0
}
 8011b02:	4618      	mov	r0, r3
 8011b04:	371c      	adds	r7, #28
 8011b06:	46bd      	mov	sp, r7
 8011b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b0c:	4770      	bx	lr
 8011b0e:	bf00      	nop
 8011b10:	4f54300a 	.word	0x4f54300a

08011b14 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011b14:	b480      	push	{r7}
 8011b16:	b085      	sub	sp, #20
 8011b18:	af00      	add	r7, sp, #0
 8011b1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011b1c:	2300      	movs	r3, #0
 8011b1e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011b20:	68fb      	ldr	r3, [r7, #12]
 8011b22:	3301      	adds	r3, #1
 8011b24:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011b2c:	d901      	bls.n	8011b32 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8011b2e:	2303      	movs	r3, #3
 8011b30:	e01b      	b.n	8011b6a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	691b      	ldr	r3, [r3, #16]
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	daf2      	bge.n	8011b20 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8011b3a:	2300      	movs	r3, #0
 8011b3c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8011b3e:	687b      	ldr	r3, [r7, #4]
 8011b40:	691b      	ldr	r3, [r3, #16]
 8011b42:	f043 0201 	orr.w	r2, r3, #1
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011b4a:	68fb      	ldr	r3, [r7, #12]
 8011b4c:	3301      	adds	r3, #1
 8011b4e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011b50:	68fb      	ldr	r3, [r7, #12]
 8011b52:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011b56:	d901      	bls.n	8011b5c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8011b58:	2303      	movs	r3, #3
 8011b5a:	e006      	b.n	8011b6a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	691b      	ldr	r3, [r3, #16]
 8011b60:	f003 0301 	and.w	r3, r3, #1
 8011b64:	2b01      	cmp	r3, #1
 8011b66:	d0f0      	beq.n	8011b4a <USB_CoreReset+0x36>

  return HAL_OK;
 8011b68:	2300      	movs	r3, #0
}
 8011b6a:	4618      	mov	r0, r3
 8011b6c:	3714      	adds	r7, #20
 8011b6e:	46bd      	mov	sp, r7
 8011b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b74:	4770      	bx	lr
	...

08011b78 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011b78:	b580      	push	{r7, lr}
 8011b7a:	b084      	sub	sp, #16
 8011b7c:	af00      	add	r7, sp, #0
 8011b7e:	6078      	str	r0, [r7, #4]
 8011b80:	460b      	mov	r3, r1
 8011b82:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8011b84:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8011b88:	f005 fe0e 	bl	80177a8 <USBD_static_malloc>
 8011b8c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8011b8e:	68fb      	ldr	r3, [r7, #12]
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d109      	bne.n	8011ba8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	32b0      	adds	r2, #176	@ 0xb0
 8011b9e:	2100      	movs	r1, #0
 8011ba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8011ba4:	2302      	movs	r3, #2
 8011ba6:	e0d4      	b.n	8011d52 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8011ba8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8011bac:	2100      	movs	r1, #0
 8011bae:	68f8      	ldr	r0, [r7, #12]
 8011bb0:	f008 fd10 	bl	801a5d4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	32b0      	adds	r2, #176	@ 0xb0
 8011bbe:	68f9      	ldr	r1, [r7, #12]
 8011bc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	32b0      	adds	r2, #176	@ 0xb0
 8011bce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	7c1b      	ldrb	r3, [r3, #16]
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d138      	bne.n	8011c52 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8011be0:	4b5e      	ldr	r3, [pc, #376]	@ (8011d5c <USBD_CDC_Init+0x1e4>)
 8011be2:	7819      	ldrb	r1, [r3, #0]
 8011be4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011be8:	2202      	movs	r2, #2
 8011bea:	6878      	ldr	r0, [r7, #4]
 8011bec:	f005 fcb9 	bl	8017562 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8011bf0:	4b5a      	ldr	r3, [pc, #360]	@ (8011d5c <USBD_CDC_Init+0x1e4>)
 8011bf2:	781b      	ldrb	r3, [r3, #0]
 8011bf4:	f003 020f 	and.w	r2, r3, #15
 8011bf8:	6879      	ldr	r1, [r7, #4]
 8011bfa:	4613      	mov	r3, r2
 8011bfc:	009b      	lsls	r3, r3, #2
 8011bfe:	4413      	add	r3, r2
 8011c00:	009b      	lsls	r3, r3, #2
 8011c02:	440b      	add	r3, r1
 8011c04:	3324      	adds	r3, #36	@ 0x24
 8011c06:	2201      	movs	r2, #1
 8011c08:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8011c0a:	4b55      	ldr	r3, [pc, #340]	@ (8011d60 <USBD_CDC_Init+0x1e8>)
 8011c0c:	7819      	ldrb	r1, [r3, #0]
 8011c0e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011c12:	2202      	movs	r2, #2
 8011c14:	6878      	ldr	r0, [r7, #4]
 8011c16:	f005 fca4 	bl	8017562 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8011c1a:	4b51      	ldr	r3, [pc, #324]	@ (8011d60 <USBD_CDC_Init+0x1e8>)
 8011c1c:	781b      	ldrb	r3, [r3, #0]
 8011c1e:	f003 020f 	and.w	r2, r3, #15
 8011c22:	6879      	ldr	r1, [r7, #4]
 8011c24:	4613      	mov	r3, r2
 8011c26:	009b      	lsls	r3, r3, #2
 8011c28:	4413      	add	r3, r2
 8011c2a:	009b      	lsls	r3, r3, #2
 8011c2c:	440b      	add	r3, r1
 8011c2e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011c32:	2201      	movs	r2, #1
 8011c34:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8011c36:	4b4b      	ldr	r3, [pc, #300]	@ (8011d64 <USBD_CDC_Init+0x1ec>)
 8011c38:	781b      	ldrb	r3, [r3, #0]
 8011c3a:	f003 020f 	and.w	r2, r3, #15
 8011c3e:	6879      	ldr	r1, [r7, #4]
 8011c40:	4613      	mov	r3, r2
 8011c42:	009b      	lsls	r3, r3, #2
 8011c44:	4413      	add	r3, r2
 8011c46:	009b      	lsls	r3, r3, #2
 8011c48:	440b      	add	r3, r1
 8011c4a:	3326      	adds	r3, #38	@ 0x26
 8011c4c:	2210      	movs	r2, #16
 8011c4e:	801a      	strh	r2, [r3, #0]
 8011c50:	e035      	b.n	8011cbe <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8011c52:	4b42      	ldr	r3, [pc, #264]	@ (8011d5c <USBD_CDC_Init+0x1e4>)
 8011c54:	7819      	ldrb	r1, [r3, #0]
 8011c56:	2340      	movs	r3, #64	@ 0x40
 8011c58:	2202      	movs	r2, #2
 8011c5a:	6878      	ldr	r0, [r7, #4]
 8011c5c:	f005 fc81 	bl	8017562 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8011c60:	4b3e      	ldr	r3, [pc, #248]	@ (8011d5c <USBD_CDC_Init+0x1e4>)
 8011c62:	781b      	ldrb	r3, [r3, #0]
 8011c64:	f003 020f 	and.w	r2, r3, #15
 8011c68:	6879      	ldr	r1, [r7, #4]
 8011c6a:	4613      	mov	r3, r2
 8011c6c:	009b      	lsls	r3, r3, #2
 8011c6e:	4413      	add	r3, r2
 8011c70:	009b      	lsls	r3, r3, #2
 8011c72:	440b      	add	r3, r1
 8011c74:	3324      	adds	r3, #36	@ 0x24
 8011c76:	2201      	movs	r2, #1
 8011c78:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8011c7a:	4b39      	ldr	r3, [pc, #228]	@ (8011d60 <USBD_CDC_Init+0x1e8>)
 8011c7c:	7819      	ldrb	r1, [r3, #0]
 8011c7e:	2340      	movs	r3, #64	@ 0x40
 8011c80:	2202      	movs	r2, #2
 8011c82:	6878      	ldr	r0, [r7, #4]
 8011c84:	f005 fc6d 	bl	8017562 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8011c88:	4b35      	ldr	r3, [pc, #212]	@ (8011d60 <USBD_CDC_Init+0x1e8>)
 8011c8a:	781b      	ldrb	r3, [r3, #0]
 8011c8c:	f003 020f 	and.w	r2, r3, #15
 8011c90:	6879      	ldr	r1, [r7, #4]
 8011c92:	4613      	mov	r3, r2
 8011c94:	009b      	lsls	r3, r3, #2
 8011c96:	4413      	add	r3, r2
 8011c98:	009b      	lsls	r3, r3, #2
 8011c9a:	440b      	add	r3, r1
 8011c9c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011ca0:	2201      	movs	r2, #1
 8011ca2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8011ca4:	4b2f      	ldr	r3, [pc, #188]	@ (8011d64 <USBD_CDC_Init+0x1ec>)
 8011ca6:	781b      	ldrb	r3, [r3, #0]
 8011ca8:	f003 020f 	and.w	r2, r3, #15
 8011cac:	6879      	ldr	r1, [r7, #4]
 8011cae:	4613      	mov	r3, r2
 8011cb0:	009b      	lsls	r3, r3, #2
 8011cb2:	4413      	add	r3, r2
 8011cb4:	009b      	lsls	r3, r3, #2
 8011cb6:	440b      	add	r3, r1
 8011cb8:	3326      	adds	r3, #38	@ 0x26
 8011cba:	2210      	movs	r2, #16
 8011cbc:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8011cbe:	4b29      	ldr	r3, [pc, #164]	@ (8011d64 <USBD_CDC_Init+0x1ec>)
 8011cc0:	7819      	ldrb	r1, [r3, #0]
 8011cc2:	2308      	movs	r3, #8
 8011cc4:	2203      	movs	r2, #3
 8011cc6:	6878      	ldr	r0, [r7, #4]
 8011cc8:	f005 fc4b 	bl	8017562 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8011ccc:	4b25      	ldr	r3, [pc, #148]	@ (8011d64 <USBD_CDC_Init+0x1ec>)
 8011cce:	781b      	ldrb	r3, [r3, #0]
 8011cd0:	f003 020f 	and.w	r2, r3, #15
 8011cd4:	6879      	ldr	r1, [r7, #4]
 8011cd6:	4613      	mov	r3, r2
 8011cd8:	009b      	lsls	r3, r3, #2
 8011cda:	4413      	add	r3, r2
 8011cdc:	009b      	lsls	r3, r3, #2
 8011cde:	440b      	add	r3, r1
 8011ce0:	3324      	adds	r3, #36	@ 0x24
 8011ce2:	2201      	movs	r2, #1
 8011ce4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8011ce6:	68fb      	ldr	r3, [r7, #12]
 8011ce8:	2200      	movs	r2, #0
 8011cea:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011cf4:	687a      	ldr	r2, [r7, #4]
 8011cf6:	33b0      	adds	r3, #176	@ 0xb0
 8011cf8:	009b      	lsls	r3, r3, #2
 8011cfa:	4413      	add	r3, r2
 8011cfc:	685b      	ldr	r3, [r3, #4]
 8011cfe:	681b      	ldr	r3, [r3, #0]
 8011d00:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8011d02:	68fb      	ldr	r3, [r7, #12]
 8011d04:	2200      	movs	r2, #0
 8011d06:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8011d0a:	68fb      	ldr	r3, [r7, #12]
 8011d0c:	2200      	movs	r2, #0
 8011d0e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d101      	bne.n	8011d20 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8011d1c:	2302      	movs	r3, #2
 8011d1e:	e018      	b.n	8011d52 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	7c1b      	ldrb	r3, [r3, #16]
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d10a      	bne.n	8011d3e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011d28:	4b0d      	ldr	r3, [pc, #52]	@ (8011d60 <USBD_CDC_Init+0x1e8>)
 8011d2a:	7819      	ldrb	r1, [r3, #0]
 8011d2c:	68fb      	ldr	r3, [r7, #12]
 8011d2e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011d32:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011d36:	6878      	ldr	r0, [r7, #4]
 8011d38:	f005 fd02 	bl	8017740 <USBD_LL_PrepareReceive>
 8011d3c:	e008      	b.n	8011d50 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011d3e:	4b08      	ldr	r3, [pc, #32]	@ (8011d60 <USBD_CDC_Init+0x1e8>)
 8011d40:	7819      	ldrb	r1, [r3, #0]
 8011d42:	68fb      	ldr	r3, [r7, #12]
 8011d44:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011d48:	2340      	movs	r3, #64	@ 0x40
 8011d4a:	6878      	ldr	r0, [r7, #4]
 8011d4c:	f005 fcf8 	bl	8017740 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011d50:	2300      	movs	r3, #0
}
 8011d52:	4618      	mov	r0, r3
 8011d54:	3710      	adds	r7, #16
 8011d56:	46bd      	mov	sp, r7
 8011d58:	bd80      	pop	{r7, pc}
 8011d5a:	bf00      	nop
 8011d5c:	200000e7 	.word	0x200000e7
 8011d60:	200000e8 	.word	0x200000e8
 8011d64:	200000e9 	.word	0x200000e9

08011d68 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011d68:	b580      	push	{r7, lr}
 8011d6a:	b082      	sub	sp, #8
 8011d6c:	af00      	add	r7, sp, #0
 8011d6e:	6078      	str	r0, [r7, #4]
 8011d70:	460b      	mov	r3, r1
 8011d72:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8011d74:	4b3a      	ldr	r3, [pc, #232]	@ (8011e60 <USBD_CDC_DeInit+0xf8>)
 8011d76:	781b      	ldrb	r3, [r3, #0]
 8011d78:	4619      	mov	r1, r3
 8011d7a:	6878      	ldr	r0, [r7, #4]
 8011d7c:	f005 fc17 	bl	80175ae <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8011d80:	4b37      	ldr	r3, [pc, #220]	@ (8011e60 <USBD_CDC_DeInit+0xf8>)
 8011d82:	781b      	ldrb	r3, [r3, #0]
 8011d84:	f003 020f 	and.w	r2, r3, #15
 8011d88:	6879      	ldr	r1, [r7, #4]
 8011d8a:	4613      	mov	r3, r2
 8011d8c:	009b      	lsls	r3, r3, #2
 8011d8e:	4413      	add	r3, r2
 8011d90:	009b      	lsls	r3, r3, #2
 8011d92:	440b      	add	r3, r1
 8011d94:	3324      	adds	r3, #36	@ 0x24
 8011d96:	2200      	movs	r2, #0
 8011d98:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8011d9a:	4b32      	ldr	r3, [pc, #200]	@ (8011e64 <USBD_CDC_DeInit+0xfc>)
 8011d9c:	781b      	ldrb	r3, [r3, #0]
 8011d9e:	4619      	mov	r1, r3
 8011da0:	6878      	ldr	r0, [r7, #4]
 8011da2:	f005 fc04 	bl	80175ae <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8011da6:	4b2f      	ldr	r3, [pc, #188]	@ (8011e64 <USBD_CDC_DeInit+0xfc>)
 8011da8:	781b      	ldrb	r3, [r3, #0]
 8011daa:	f003 020f 	and.w	r2, r3, #15
 8011dae:	6879      	ldr	r1, [r7, #4]
 8011db0:	4613      	mov	r3, r2
 8011db2:	009b      	lsls	r3, r3, #2
 8011db4:	4413      	add	r3, r2
 8011db6:	009b      	lsls	r3, r3, #2
 8011db8:	440b      	add	r3, r1
 8011dba:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011dbe:	2200      	movs	r2, #0
 8011dc0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8011dc2:	4b29      	ldr	r3, [pc, #164]	@ (8011e68 <USBD_CDC_DeInit+0x100>)
 8011dc4:	781b      	ldrb	r3, [r3, #0]
 8011dc6:	4619      	mov	r1, r3
 8011dc8:	6878      	ldr	r0, [r7, #4]
 8011dca:	f005 fbf0 	bl	80175ae <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8011dce:	4b26      	ldr	r3, [pc, #152]	@ (8011e68 <USBD_CDC_DeInit+0x100>)
 8011dd0:	781b      	ldrb	r3, [r3, #0]
 8011dd2:	f003 020f 	and.w	r2, r3, #15
 8011dd6:	6879      	ldr	r1, [r7, #4]
 8011dd8:	4613      	mov	r3, r2
 8011dda:	009b      	lsls	r3, r3, #2
 8011ddc:	4413      	add	r3, r2
 8011dde:	009b      	lsls	r3, r3, #2
 8011de0:	440b      	add	r3, r1
 8011de2:	3324      	adds	r3, #36	@ 0x24
 8011de4:	2200      	movs	r2, #0
 8011de6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8011de8:	4b1f      	ldr	r3, [pc, #124]	@ (8011e68 <USBD_CDC_DeInit+0x100>)
 8011dea:	781b      	ldrb	r3, [r3, #0]
 8011dec:	f003 020f 	and.w	r2, r3, #15
 8011df0:	6879      	ldr	r1, [r7, #4]
 8011df2:	4613      	mov	r3, r2
 8011df4:	009b      	lsls	r3, r3, #2
 8011df6:	4413      	add	r3, r2
 8011df8:	009b      	lsls	r3, r3, #2
 8011dfa:	440b      	add	r3, r1
 8011dfc:	3326      	adds	r3, #38	@ 0x26
 8011dfe:	2200      	movs	r2, #0
 8011e00:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	32b0      	adds	r2, #176	@ 0xb0
 8011e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d01f      	beq.n	8011e54 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011e1a:	687a      	ldr	r2, [r7, #4]
 8011e1c:	33b0      	adds	r3, #176	@ 0xb0
 8011e1e:	009b      	lsls	r3, r3, #2
 8011e20:	4413      	add	r3, r2
 8011e22:	685b      	ldr	r3, [r3, #4]
 8011e24:	685b      	ldr	r3, [r3, #4]
 8011e26:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	32b0      	adds	r2, #176	@ 0xb0
 8011e32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e36:	4618      	mov	r0, r3
 8011e38:	f005 fcc4 	bl	80177c4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	32b0      	adds	r2, #176	@ 0xb0
 8011e46:	2100      	movs	r1, #0
 8011e48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	2200      	movs	r2, #0
 8011e50:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8011e54:	2300      	movs	r3, #0
}
 8011e56:	4618      	mov	r0, r3
 8011e58:	3708      	adds	r7, #8
 8011e5a:	46bd      	mov	sp, r7
 8011e5c:	bd80      	pop	{r7, pc}
 8011e5e:	bf00      	nop
 8011e60:	200000e7 	.word	0x200000e7
 8011e64:	200000e8 	.word	0x200000e8
 8011e68:	200000e9 	.word	0x200000e9

08011e6c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8011e6c:	b580      	push	{r7, lr}
 8011e6e:	b086      	sub	sp, #24
 8011e70:	af00      	add	r7, sp, #0
 8011e72:	6078      	str	r0, [r7, #4]
 8011e74:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	32b0      	adds	r2, #176	@ 0xb0
 8011e80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e84:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8011e86:	2300      	movs	r3, #0
 8011e88:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8011e8e:	2300      	movs	r3, #0
 8011e90:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8011e92:	693b      	ldr	r3, [r7, #16]
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	d101      	bne.n	8011e9c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8011e98:	2303      	movs	r3, #3
 8011e9a:	e0bf      	b.n	801201c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011e9c:	683b      	ldr	r3, [r7, #0]
 8011e9e:	781b      	ldrb	r3, [r3, #0]
 8011ea0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d050      	beq.n	8011f4a <USBD_CDC_Setup+0xde>
 8011ea8:	2b20      	cmp	r3, #32
 8011eaa:	f040 80af 	bne.w	801200c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8011eae:	683b      	ldr	r3, [r7, #0]
 8011eb0:	88db      	ldrh	r3, [r3, #6]
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d03a      	beq.n	8011f2c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8011eb6:	683b      	ldr	r3, [r7, #0]
 8011eb8:	781b      	ldrb	r3, [r3, #0]
 8011eba:	b25b      	sxtb	r3, r3
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	da1b      	bge.n	8011ef8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011ec6:	687a      	ldr	r2, [r7, #4]
 8011ec8:	33b0      	adds	r3, #176	@ 0xb0
 8011eca:	009b      	lsls	r3, r3, #2
 8011ecc:	4413      	add	r3, r2
 8011ece:	685b      	ldr	r3, [r3, #4]
 8011ed0:	689b      	ldr	r3, [r3, #8]
 8011ed2:	683a      	ldr	r2, [r7, #0]
 8011ed4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8011ed6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8011ed8:	683a      	ldr	r2, [r7, #0]
 8011eda:	88d2      	ldrh	r2, [r2, #6]
 8011edc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8011ede:	683b      	ldr	r3, [r7, #0]
 8011ee0:	88db      	ldrh	r3, [r3, #6]
 8011ee2:	2b07      	cmp	r3, #7
 8011ee4:	bf28      	it	cs
 8011ee6:	2307      	movcs	r3, #7
 8011ee8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8011eea:	693b      	ldr	r3, [r7, #16]
 8011eec:	89fa      	ldrh	r2, [r7, #14]
 8011eee:	4619      	mov	r1, r3
 8011ef0:	6878      	ldr	r0, [r7, #4]
 8011ef2:	f001 fd53 	bl	801399c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8011ef6:	e090      	b.n	801201a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8011ef8:	683b      	ldr	r3, [r7, #0]
 8011efa:	785a      	ldrb	r2, [r3, #1]
 8011efc:	693b      	ldr	r3, [r7, #16]
 8011efe:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8011f02:	683b      	ldr	r3, [r7, #0]
 8011f04:	88db      	ldrh	r3, [r3, #6]
 8011f06:	2b3f      	cmp	r3, #63	@ 0x3f
 8011f08:	d803      	bhi.n	8011f12 <USBD_CDC_Setup+0xa6>
 8011f0a:	683b      	ldr	r3, [r7, #0]
 8011f0c:	88db      	ldrh	r3, [r3, #6]
 8011f0e:	b2da      	uxtb	r2, r3
 8011f10:	e000      	b.n	8011f14 <USBD_CDC_Setup+0xa8>
 8011f12:	2240      	movs	r2, #64	@ 0x40
 8011f14:	693b      	ldr	r3, [r7, #16]
 8011f16:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8011f1a:	6939      	ldr	r1, [r7, #16]
 8011f1c:	693b      	ldr	r3, [r7, #16]
 8011f1e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8011f22:	461a      	mov	r2, r3
 8011f24:	6878      	ldr	r0, [r7, #4]
 8011f26:	f001 fd65 	bl	80139f4 <USBD_CtlPrepareRx>
      break;
 8011f2a:	e076      	b.n	801201a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011f32:	687a      	ldr	r2, [r7, #4]
 8011f34:	33b0      	adds	r3, #176	@ 0xb0
 8011f36:	009b      	lsls	r3, r3, #2
 8011f38:	4413      	add	r3, r2
 8011f3a:	685b      	ldr	r3, [r3, #4]
 8011f3c:	689b      	ldr	r3, [r3, #8]
 8011f3e:	683a      	ldr	r2, [r7, #0]
 8011f40:	7850      	ldrb	r0, [r2, #1]
 8011f42:	2200      	movs	r2, #0
 8011f44:	6839      	ldr	r1, [r7, #0]
 8011f46:	4798      	blx	r3
      break;
 8011f48:	e067      	b.n	801201a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011f4a:	683b      	ldr	r3, [r7, #0]
 8011f4c:	785b      	ldrb	r3, [r3, #1]
 8011f4e:	2b0b      	cmp	r3, #11
 8011f50:	d851      	bhi.n	8011ff6 <USBD_CDC_Setup+0x18a>
 8011f52:	a201      	add	r2, pc, #4	@ (adr r2, 8011f58 <USBD_CDC_Setup+0xec>)
 8011f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f58:	08011f89 	.word	0x08011f89
 8011f5c:	08012005 	.word	0x08012005
 8011f60:	08011ff7 	.word	0x08011ff7
 8011f64:	08011ff7 	.word	0x08011ff7
 8011f68:	08011ff7 	.word	0x08011ff7
 8011f6c:	08011ff7 	.word	0x08011ff7
 8011f70:	08011ff7 	.word	0x08011ff7
 8011f74:	08011ff7 	.word	0x08011ff7
 8011f78:	08011ff7 	.word	0x08011ff7
 8011f7c:	08011ff7 	.word	0x08011ff7
 8011f80:	08011fb3 	.word	0x08011fb3
 8011f84:	08011fdd 	.word	0x08011fdd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011f8e:	b2db      	uxtb	r3, r3
 8011f90:	2b03      	cmp	r3, #3
 8011f92:	d107      	bne.n	8011fa4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8011f94:	f107 030a 	add.w	r3, r7, #10
 8011f98:	2202      	movs	r2, #2
 8011f9a:	4619      	mov	r1, r3
 8011f9c:	6878      	ldr	r0, [r7, #4]
 8011f9e:	f001 fcfd 	bl	801399c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011fa2:	e032      	b.n	801200a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8011fa4:	6839      	ldr	r1, [r7, #0]
 8011fa6:	6878      	ldr	r0, [r7, #4]
 8011fa8:	f001 fc7b 	bl	80138a2 <USBD_CtlError>
            ret = USBD_FAIL;
 8011fac:	2303      	movs	r3, #3
 8011fae:	75fb      	strb	r3, [r7, #23]
          break;
 8011fb0:	e02b      	b.n	801200a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011fb8:	b2db      	uxtb	r3, r3
 8011fba:	2b03      	cmp	r3, #3
 8011fbc:	d107      	bne.n	8011fce <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8011fbe:	f107 030d 	add.w	r3, r7, #13
 8011fc2:	2201      	movs	r2, #1
 8011fc4:	4619      	mov	r1, r3
 8011fc6:	6878      	ldr	r0, [r7, #4]
 8011fc8:	f001 fce8 	bl	801399c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011fcc:	e01d      	b.n	801200a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8011fce:	6839      	ldr	r1, [r7, #0]
 8011fd0:	6878      	ldr	r0, [r7, #4]
 8011fd2:	f001 fc66 	bl	80138a2 <USBD_CtlError>
            ret = USBD_FAIL;
 8011fd6:	2303      	movs	r3, #3
 8011fd8:	75fb      	strb	r3, [r7, #23]
          break;
 8011fda:	e016      	b.n	801200a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011fe2:	b2db      	uxtb	r3, r3
 8011fe4:	2b03      	cmp	r3, #3
 8011fe6:	d00f      	beq.n	8012008 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8011fe8:	6839      	ldr	r1, [r7, #0]
 8011fea:	6878      	ldr	r0, [r7, #4]
 8011fec:	f001 fc59 	bl	80138a2 <USBD_CtlError>
            ret = USBD_FAIL;
 8011ff0:	2303      	movs	r3, #3
 8011ff2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8011ff4:	e008      	b.n	8012008 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8011ff6:	6839      	ldr	r1, [r7, #0]
 8011ff8:	6878      	ldr	r0, [r7, #4]
 8011ffa:	f001 fc52 	bl	80138a2 <USBD_CtlError>
          ret = USBD_FAIL;
 8011ffe:	2303      	movs	r3, #3
 8012000:	75fb      	strb	r3, [r7, #23]
          break;
 8012002:	e002      	b.n	801200a <USBD_CDC_Setup+0x19e>
          break;
 8012004:	bf00      	nop
 8012006:	e008      	b.n	801201a <USBD_CDC_Setup+0x1ae>
          break;
 8012008:	bf00      	nop
      }
      break;
 801200a:	e006      	b.n	801201a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 801200c:	6839      	ldr	r1, [r7, #0]
 801200e:	6878      	ldr	r0, [r7, #4]
 8012010:	f001 fc47 	bl	80138a2 <USBD_CtlError>
      ret = USBD_FAIL;
 8012014:	2303      	movs	r3, #3
 8012016:	75fb      	strb	r3, [r7, #23]
      break;
 8012018:	bf00      	nop
  }

  return (uint8_t)ret;
 801201a:	7dfb      	ldrb	r3, [r7, #23]
}
 801201c:	4618      	mov	r0, r3
 801201e:	3718      	adds	r7, #24
 8012020:	46bd      	mov	sp, r7
 8012022:	bd80      	pop	{r7, pc}

08012024 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012024:	b580      	push	{r7, lr}
 8012026:	b084      	sub	sp, #16
 8012028:	af00      	add	r7, sp, #0
 801202a:	6078      	str	r0, [r7, #4]
 801202c:	460b      	mov	r3, r1
 801202e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8012030:	687b      	ldr	r3, [r7, #4]
 8012032:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012036:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8012038:	687b      	ldr	r3, [r7, #4]
 801203a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	32b0      	adds	r2, #176	@ 0xb0
 8012042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012046:	2b00      	cmp	r3, #0
 8012048:	d101      	bne.n	801204e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801204a:	2303      	movs	r3, #3
 801204c:	e065      	b.n	801211a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	32b0      	adds	r2, #176	@ 0xb0
 8012058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801205c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801205e:	78fb      	ldrb	r3, [r7, #3]
 8012060:	f003 020f 	and.w	r2, r3, #15
 8012064:	6879      	ldr	r1, [r7, #4]
 8012066:	4613      	mov	r3, r2
 8012068:	009b      	lsls	r3, r3, #2
 801206a:	4413      	add	r3, r2
 801206c:	009b      	lsls	r3, r3, #2
 801206e:	440b      	add	r3, r1
 8012070:	3318      	adds	r3, #24
 8012072:	681b      	ldr	r3, [r3, #0]
 8012074:	2b00      	cmp	r3, #0
 8012076:	d02f      	beq.n	80120d8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8012078:	78fb      	ldrb	r3, [r7, #3]
 801207a:	f003 020f 	and.w	r2, r3, #15
 801207e:	6879      	ldr	r1, [r7, #4]
 8012080:	4613      	mov	r3, r2
 8012082:	009b      	lsls	r3, r3, #2
 8012084:	4413      	add	r3, r2
 8012086:	009b      	lsls	r3, r3, #2
 8012088:	440b      	add	r3, r1
 801208a:	3318      	adds	r3, #24
 801208c:	681a      	ldr	r2, [r3, #0]
 801208e:	78fb      	ldrb	r3, [r7, #3]
 8012090:	f003 010f 	and.w	r1, r3, #15
 8012094:	68f8      	ldr	r0, [r7, #12]
 8012096:	460b      	mov	r3, r1
 8012098:	00db      	lsls	r3, r3, #3
 801209a:	440b      	add	r3, r1
 801209c:	009b      	lsls	r3, r3, #2
 801209e:	4403      	add	r3, r0
 80120a0:	331c      	adds	r3, #28
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	fbb2 f1f3 	udiv	r1, r2, r3
 80120a8:	fb01 f303 	mul.w	r3, r1, r3
 80120ac:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	d112      	bne.n	80120d8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80120b2:	78fb      	ldrb	r3, [r7, #3]
 80120b4:	f003 020f 	and.w	r2, r3, #15
 80120b8:	6879      	ldr	r1, [r7, #4]
 80120ba:	4613      	mov	r3, r2
 80120bc:	009b      	lsls	r3, r3, #2
 80120be:	4413      	add	r3, r2
 80120c0:	009b      	lsls	r3, r3, #2
 80120c2:	440b      	add	r3, r1
 80120c4:	3318      	adds	r3, #24
 80120c6:	2200      	movs	r2, #0
 80120c8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80120ca:	78f9      	ldrb	r1, [r7, #3]
 80120cc:	2300      	movs	r3, #0
 80120ce:	2200      	movs	r2, #0
 80120d0:	6878      	ldr	r0, [r7, #4]
 80120d2:	f005 fb14 	bl	80176fe <USBD_LL_Transmit>
 80120d6:	e01f      	b.n	8012118 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80120d8:	68bb      	ldr	r3, [r7, #8]
 80120da:	2200      	movs	r2, #0
 80120dc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80120e6:	687a      	ldr	r2, [r7, #4]
 80120e8:	33b0      	adds	r3, #176	@ 0xb0
 80120ea:	009b      	lsls	r3, r3, #2
 80120ec:	4413      	add	r3, r2
 80120ee:	685b      	ldr	r3, [r3, #4]
 80120f0:	691b      	ldr	r3, [r3, #16]
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d010      	beq.n	8012118 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80120fc:	687a      	ldr	r2, [r7, #4]
 80120fe:	33b0      	adds	r3, #176	@ 0xb0
 8012100:	009b      	lsls	r3, r3, #2
 8012102:	4413      	add	r3, r2
 8012104:	685b      	ldr	r3, [r3, #4]
 8012106:	691b      	ldr	r3, [r3, #16]
 8012108:	68ba      	ldr	r2, [r7, #8]
 801210a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801210e:	68ba      	ldr	r2, [r7, #8]
 8012110:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8012114:	78fa      	ldrb	r2, [r7, #3]
 8012116:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8012118:	2300      	movs	r3, #0
}
 801211a:	4618      	mov	r0, r3
 801211c:	3710      	adds	r7, #16
 801211e:	46bd      	mov	sp, r7
 8012120:	bd80      	pop	{r7, pc}

08012122 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012122:	b580      	push	{r7, lr}
 8012124:	b084      	sub	sp, #16
 8012126:	af00      	add	r7, sp, #0
 8012128:	6078      	str	r0, [r7, #4]
 801212a:	460b      	mov	r3, r1
 801212c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	32b0      	adds	r2, #176	@ 0xb0
 8012138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801213c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	32b0      	adds	r2, #176	@ 0xb0
 8012148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801214c:	2b00      	cmp	r3, #0
 801214e:	d101      	bne.n	8012154 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8012150:	2303      	movs	r3, #3
 8012152:	e01a      	b.n	801218a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8012154:	78fb      	ldrb	r3, [r7, #3]
 8012156:	4619      	mov	r1, r3
 8012158:	6878      	ldr	r0, [r7, #4]
 801215a:	f005 fb12 	bl	8017782 <USBD_LL_GetRxDataSize>
 801215e:	4602      	mov	r2, r0
 8012160:	68fb      	ldr	r3, [r7, #12]
 8012162:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801216c:	687a      	ldr	r2, [r7, #4]
 801216e:	33b0      	adds	r3, #176	@ 0xb0
 8012170:	009b      	lsls	r3, r3, #2
 8012172:	4413      	add	r3, r2
 8012174:	685b      	ldr	r3, [r3, #4]
 8012176:	68db      	ldr	r3, [r3, #12]
 8012178:	68fa      	ldr	r2, [r7, #12]
 801217a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801217e:	68fa      	ldr	r2, [r7, #12]
 8012180:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8012184:	4611      	mov	r1, r2
 8012186:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8012188:	2300      	movs	r3, #0
}
 801218a:	4618      	mov	r0, r3
 801218c:	3710      	adds	r7, #16
 801218e:	46bd      	mov	sp, r7
 8012190:	bd80      	pop	{r7, pc}

08012192 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8012192:	b580      	push	{r7, lr}
 8012194:	b084      	sub	sp, #16
 8012196:	af00      	add	r7, sp, #0
 8012198:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801219a:	687b      	ldr	r3, [r7, #4]
 801219c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	32b0      	adds	r2, #176	@ 0xb0
 80121a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80121a8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80121aa:	68fb      	ldr	r3, [r7, #12]
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d101      	bne.n	80121b4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80121b0:	2303      	movs	r3, #3
 80121b2:	e024      	b.n	80121fe <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80121ba:	687a      	ldr	r2, [r7, #4]
 80121bc:	33b0      	adds	r3, #176	@ 0xb0
 80121be:	009b      	lsls	r3, r3, #2
 80121c0:	4413      	add	r3, r2
 80121c2:	685b      	ldr	r3, [r3, #4]
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	d019      	beq.n	80121fc <USBD_CDC_EP0_RxReady+0x6a>
 80121c8:	68fb      	ldr	r3, [r7, #12]
 80121ca:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80121ce:	2bff      	cmp	r3, #255	@ 0xff
 80121d0:	d014      	beq.n	80121fc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80121d8:	687a      	ldr	r2, [r7, #4]
 80121da:	33b0      	adds	r3, #176	@ 0xb0
 80121dc:	009b      	lsls	r3, r3, #2
 80121de:	4413      	add	r3, r2
 80121e0:	685b      	ldr	r3, [r3, #4]
 80121e2:	689b      	ldr	r3, [r3, #8]
 80121e4:	68fa      	ldr	r2, [r7, #12]
 80121e6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80121ea:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80121ec:	68fa      	ldr	r2, [r7, #12]
 80121ee:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80121f2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80121f4:	68fb      	ldr	r3, [r7, #12]
 80121f6:	22ff      	movs	r2, #255	@ 0xff
 80121f8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80121fc:	2300      	movs	r3, #0
}
 80121fe:	4618      	mov	r0, r3
 8012200:	3710      	adds	r7, #16
 8012202:	46bd      	mov	sp, r7
 8012204:	bd80      	pop	{r7, pc}
	...

08012208 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8012208:	b580      	push	{r7, lr}
 801220a:	b086      	sub	sp, #24
 801220c:	af00      	add	r7, sp, #0
 801220e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8012210:	2182      	movs	r1, #130	@ 0x82
 8012212:	4818      	ldr	r0, [pc, #96]	@ (8012274 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8012214:	f000 fd0f 	bl	8012c36 <USBD_GetEpDesc>
 8012218:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801221a:	2101      	movs	r1, #1
 801221c:	4815      	ldr	r0, [pc, #84]	@ (8012274 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801221e:	f000 fd0a 	bl	8012c36 <USBD_GetEpDesc>
 8012222:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8012224:	2181      	movs	r1, #129	@ 0x81
 8012226:	4813      	ldr	r0, [pc, #76]	@ (8012274 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8012228:	f000 fd05 	bl	8012c36 <USBD_GetEpDesc>
 801222c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801222e:	697b      	ldr	r3, [r7, #20]
 8012230:	2b00      	cmp	r3, #0
 8012232:	d002      	beq.n	801223a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8012234:	697b      	ldr	r3, [r7, #20]
 8012236:	2210      	movs	r2, #16
 8012238:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801223a:	693b      	ldr	r3, [r7, #16]
 801223c:	2b00      	cmp	r3, #0
 801223e:	d006      	beq.n	801224e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8012240:	693b      	ldr	r3, [r7, #16]
 8012242:	2200      	movs	r2, #0
 8012244:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012248:	711a      	strb	r2, [r3, #4]
 801224a:	2200      	movs	r2, #0
 801224c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	2b00      	cmp	r3, #0
 8012252:	d006      	beq.n	8012262 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	2200      	movs	r2, #0
 8012258:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801225c:	711a      	strb	r2, [r3, #4]
 801225e:	2200      	movs	r2, #0
 8012260:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	2243      	movs	r2, #67	@ 0x43
 8012266:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8012268:	4b02      	ldr	r3, [pc, #8]	@ (8012274 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 801226a:	4618      	mov	r0, r3
 801226c:	3718      	adds	r7, #24
 801226e:	46bd      	mov	sp, r7
 8012270:	bd80      	pop	{r7, pc}
 8012272:	bf00      	nop
 8012274:	200000a4 	.word	0x200000a4

08012278 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8012278:	b580      	push	{r7, lr}
 801227a:	b086      	sub	sp, #24
 801227c:	af00      	add	r7, sp, #0
 801227e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8012280:	2182      	movs	r1, #130	@ 0x82
 8012282:	4818      	ldr	r0, [pc, #96]	@ (80122e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8012284:	f000 fcd7 	bl	8012c36 <USBD_GetEpDesc>
 8012288:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801228a:	2101      	movs	r1, #1
 801228c:	4815      	ldr	r0, [pc, #84]	@ (80122e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801228e:	f000 fcd2 	bl	8012c36 <USBD_GetEpDesc>
 8012292:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8012294:	2181      	movs	r1, #129	@ 0x81
 8012296:	4813      	ldr	r0, [pc, #76]	@ (80122e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8012298:	f000 fccd 	bl	8012c36 <USBD_GetEpDesc>
 801229c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801229e:	697b      	ldr	r3, [r7, #20]
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d002      	beq.n	80122aa <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80122a4:	697b      	ldr	r3, [r7, #20]
 80122a6:	2210      	movs	r2, #16
 80122a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80122aa:	693b      	ldr	r3, [r7, #16]
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d006      	beq.n	80122be <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80122b0:	693b      	ldr	r3, [r7, #16]
 80122b2:	2200      	movs	r2, #0
 80122b4:	711a      	strb	r2, [r3, #4]
 80122b6:	2200      	movs	r2, #0
 80122b8:	f042 0202 	orr.w	r2, r2, #2
 80122bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80122be:	68fb      	ldr	r3, [r7, #12]
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d006      	beq.n	80122d2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80122c4:	68fb      	ldr	r3, [r7, #12]
 80122c6:	2200      	movs	r2, #0
 80122c8:	711a      	strb	r2, [r3, #4]
 80122ca:	2200      	movs	r2, #0
 80122cc:	f042 0202 	orr.w	r2, r2, #2
 80122d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	2243      	movs	r2, #67	@ 0x43
 80122d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80122d8:	4b02      	ldr	r3, [pc, #8]	@ (80122e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80122da:	4618      	mov	r0, r3
 80122dc:	3718      	adds	r7, #24
 80122de:	46bd      	mov	sp, r7
 80122e0:	bd80      	pop	{r7, pc}
 80122e2:	bf00      	nop
 80122e4:	200000a4 	.word	0x200000a4

080122e8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80122e8:	b580      	push	{r7, lr}
 80122ea:	b086      	sub	sp, #24
 80122ec:	af00      	add	r7, sp, #0
 80122ee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80122f0:	2182      	movs	r1, #130	@ 0x82
 80122f2:	4818      	ldr	r0, [pc, #96]	@ (8012354 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80122f4:	f000 fc9f 	bl	8012c36 <USBD_GetEpDesc>
 80122f8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80122fa:	2101      	movs	r1, #1
 80122fc:	4815      	ldr	r0, [pc, #84]	@ (8012354 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80122fe:	f000 fc9a 	bl	8012c36 <USBD_GetEpDesc>
 8012302:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8012304:	2181      	movs	r1, #129	@ 0x81
 8012306:	4813      	ldr	r0, [pc, #76]	@ (8012354 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8012308:	f000 fc95 	bl	8012c36 <USBD_GetEpDesc>
 801230c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801230e:	697b      	ldr	r3, [r7, #20]
 8012310:	2b00      	cmp	r3, #0
 8012312:	d002      	beq.n	801231a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8012314:	697b      	ldr	r3, [r7, #20]
 8012316:	2210      	movs	r2, #16
 8012318:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801231a:	693b      	ldr	r3, [r7, #16]
 801231c:	2b00      	cmp	r3, #0
 801231e:	d006      	beq.n	801232e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8012320:	693b      	ldr	r3, [r7, #16]
 8012322:	2200      	movs	r2, #0
 8012324:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012328:	711a      	strb	r2, [r3, #4]
 801232a:	2200      	movs	r2, #0
 801232c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801232e:	68fb      	ldr	r3, [r7, #12]
 8012330:	2b00      	cmp	r3, #0
 8012332:	d006      	beq.n	8012342 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8012334:	68fb      	ldr	r3, [r7, #12]
 8012336:	2200      	movs	r2, #0
 8012338:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801233c:	711a      	strb	r2, [r3, #4]
 801233e:	2200      	movs	r2, #0
 8012340:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	2243      	movs	r2, #67	@ 0x43
 8012346:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8012348:	4b02      	ldr	r3, [pc, #8]	@ (8012354 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 801234a:	4618      	mov	r0, r3
 801234c:	3718      	adds	r7, #24
 801234e:	46bd      	mov	sp, r7
 8012350:	bd80      	pop	{r7, pc}
 8012352:	bf00      	nop
 8012354:	200000a4 	.word	0x200000a4

08012358 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8012358:	b480      	push	{r7}
 801235a:	b083      	sub	sp, #12
 801235c:	af00      	add	r7, sp, #0
 801235e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	220a      	movs	r2, #10
 8012364:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8012366:	4b03      	ldr	r3, [pc, #12]	@ (8012374 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8012368:	4618      	mov	r0, r3
 801236a:	370c      	adds	r7, #12
 801236c:	46bd      	mov	sp, r7
 801236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012372:	4770      	bx	lr
 8012374:	20000060 	.word	0x20000060

08012378 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8012378:	b480      	push	{r7}
 801237a:	b083      	sub	sp, #12
 801237c:	af00      	add	r7, sp, #0
 801237e:	6078      	str	r0, [r7, #4]
 8012380:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8012382:	683b      	ldr	r3, [r7, #0]
 8012384:	2b00      	cmp	r3, #0
 8012386:	d101      	bne.n	801238c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8012388:	2303      	movs	r3, #3
 801238a:	e009      	b.n	80123a0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012392:	687a      	ldr	r2, [r7, #4]
 8012394:	33b0      	adds	r3, #176	@ 0xb0
 8012396:	009b      	lsls	r3, r3, #2
 8012398:	4413      	add	r3, r2
 801239a:	683a      	ldr	r2, [r7, #0]
 801239c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801239e:	2300      	movs	r3, #0
}
 80123a0:	4618      	mov	r0, r3
 80123a2:	370c      	adds	r7, #12
 80123a4:	46bd      	mov	sp, r7
 80123a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123aa:	4770      	bx	lr

080123ac <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80123ac:	b480      	push	{r7}
 80123ae:	b087      	sub	sp, #28
 80123b0:	af00      	add	r7, sp, #0
 80123b2:	60f8      	str	r0, [r7, #12]
 80123b4:	60b9      	str	r1, [r7, #8]
 80123b6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80123b8:	68fb      	ldr	r3, [r7, #12]
 80123ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80123be:	68fb      	ldr	r3, [r7, #12]
 80123c0:	32b0      	adds	r2, #176	@ 0xb0
 80123c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80123c6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80123c8:	697b      	ldr	r3, [r7, #20]
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d101      	bne.n	80123d2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80123ce:	2303      	movs	r3, #3
 80123d0:	e008      	b.n	80123e4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80123d2:	697b      	ldr	r3, [r7, #20]
 80123d4:	68ba      	ldr	r2, [r7, #8]
 80123d6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80123da:	697b      	ldr	r3, [r7, #20]
 80123dc:	687a      	ldr	r2, [r7, #4]
 80123de:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80123e2:	2300      	movs	r3, #0
}
 80123e4:	4618      	mov	r0, r3
 80123e6:	371c      	adds	r7, #28
 80123e8:	46bd      	mov	sp, r7
 80123ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ee:	4770      	bx	lr

080123f0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80123f0:	b480      	push	{r7}
 80123f2:	b085      	sub	sp, #20
 80123f4:	af00      	add	r7, sp, #0
 80123f6:	6078      	str	r0, [r7, #4]
 80123f8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	32b0      	adds	r2, #176	@ 0xb0
 8012404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012408:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801240a:	68fb      	ldr	r3, [r7, #12]
 801240c:	2b00      	cmp	r3, #0
 801240e:	d101      	bne.n	8012414 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8012410:	2303      	movs	r3, #3
 8012412:	e004      	b.n	801241e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8012414:	68fb      	ldr	r3, [r7, #12]
 8012416:	683a      	ldr	r2, [r7, #0]
 8012418:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 801241c:	2300      	movs	r3, #0
}
 801241e:	4618      	mov	r0, r3
 8012420:	3714      	adds	r7, #20
 8012422:	46bd      	mov	sp, r7
 8012424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012428:	4770      	bx	lr
	...

0801242c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 801242c:	b580      	push	{r7, lr}
 801242e:	b084      	sub	sp, #16
 8012430:	af00      	add	r7, sp, #0
 8012432:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	32b0      	adds	r2, #176	@ 0xb0
 801243e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012442:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	32b0      	adds	r2, #176	@ 0xb0
 801244e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012452:	2b00      	cmp	r3, #0
 8012454:	d101      	bne.n	801245a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8012456:	2303      	movs	r3, #3
 8012458:	e018      	b.n	801248c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	7c1b      	ldrb	r3, [r3, #16]
 801245e:	2b00      	cmp	r3, #0
 8012460:	d10a      	bne.n	8012478 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012462:	4b0c      	ldr	r3, [pc, #48]	@ (8012494 <USBD_CDC_ReceivePacket+0x68>)
 8012464:	7819      	ldrb	r1, [r3, #0]
 8012466:	68fb      	ldr	r3, [r7, #12]
 8012468:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801246c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012470:	6878      	ldr	r0, [r7, #4]
 8012472:	f005 f965 	bl	8017740 <USBD_LL_PrepareReceive>
 8012476:	e008      	b.n	801248a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012478:	4b06      	ldr	r3, [pc, #24]	@ (8012494 <USBD_CDC_ReceivePacket+0x68>)
 801247a:	7819      	ldrb	r1, [r3, #0]
 801247c:	68fb      	ldr	r3, [r7, #12]
 801247e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012482:	2340      	movs	r3, #64	@ 0x40
 8012484:	6878      	ldr	r0, [r7, #4]
 8012486:	f005 f95b 	bl	8017740 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801248a:	2300      	movs	r3, #0
}
 801248c:	4618      	mov	r0, r3
 801248e:	3710      	adds	r7, #16
 8012490:	46bd      	mov	sp, r7
 8012492:	bd80      	pop	{r7, pc}
 8012494:	200000e8 	.word	0x200000e8

08012498 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8012498:	b580      	push	{r7, lr}
 801249a:	b086      	sub	sp, #24
 801249c:	af00      	add	r7, sp, #0
 801249e:	60f8      	str	r0, [r7, #12]
 80124a0:	60b9      	str	r1, [r7, #8]
 80124a2:	4613      	mov	r3, r2
 80124a4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80124a6:	68fb      	ldr	r3, [r7, #12]
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	d101      	bne.n	80124b0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80124ac:	2303      	movs	r3, #3
 80124ae:	e01f      	b.n	80124f0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80124b0:	68fb      	ldr	r3, [r7, #12]
 80124b2:	2200      	movs	r2, #0
 80124b4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80124b8:	68fb      	ldr	r3, [r7, #12]
 80124ba:	2200      	movs	r2, #0
 80124bc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80124c0:	68fb      	ldr	r3, [r7, #12]
 80124c2:	2200      	movs	r2, #0
 80124c4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80124c8:	68bb      	ldr	r3, [r7, #8]
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	d003      	beq.n	80124d6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80124ce:	68fb      	ldr	r3, [r7, #12]
 80124d0:	68ba      	ldr	r2, [r7, #8]
 80124d2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80124d6:	68fb      	ldr	r3, [r7, #12]
 80124d8:	2201      	movs	r2, #1
 80124da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80124de:	68fb      	ldr	r3, [r7, #12]
 80124e0:	79fa      	ldrb	r2, [r7, #7]
 80124e2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80124e4:	68f8      	ldr	r0, [r7, #12]
 80124e6:	f004 ffd5 	bl	8017494 <USBD_LL_Init>
 80124ea:	4603      	mov	r3, r0
 80124ec:	75fb      	strb	r3, [r7, #23]

  return ret;
 80124ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80124f0:	4618      	mov	r0, r3
 80124f2:	3718      	adds	r7, #24
 80124f4:	46bd      	mov	sp, r7
 80124f6:	bd80      	pop	{r7, pc}

080124f8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80124f8:	b580      	push	{r7, lr}
 80124fa:	b084      	sub	sp, #16
 80124fc:	af00      	add	r7, sp, #0
 80124fe:	6078      	str	r0, [r7, #4]
 8012500:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012502:	2300      	movs	r3, #0
 8012504:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8012506:	683b      	ldr	r3, [r7, #0]
 8012508:	2b00      	cmp	r3, #0
 801250a:	d101      	bne.n	8012510 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801250c:	2303      	movs	r3, #3
 801250e:	e025      	b.n	801255c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8012510:	687b      	ldr	r3, [r7, #4]
 8012512:	683a      	ldr	r2, [r7, #0]
 8012514:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	32ae      	adds	r2, #174	@ 0xae
 8012522:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012528:	2b00      	cmp	r3, #0
 801252a:	d00f      	beq.n	801254c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	32ae      	adds	r2, #174	@ 0xae
 8012536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801253a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801253c:	f107 020e 	add.w	r2, r7, #14
 8012540:	4610      	mov	r0, r2
 8012542:	4798      	blx	r3
 8012544:	4602      	mov	r2, r0
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012552:	1c5a      	adds	r2, r3, #1
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801255a:	2300      	movs	r3, #0
}
 801255c:	4618      	mov	r0, r3
 801255e:	3710      	adds	r7, #16
 8012560:	46bd      	mov	sp, r7
 8012562:	bd80      	pop	{r7, pc}

08012564 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8012564:	b580      	push	{r7, lr}
 8012566:	b082      	sub	sp, #8
 8012568:	af00      	add	r7, sp, #0
 801256a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801256c:	6878      	ldr	r0, [r7, #4]
 801256e:	f004 ffdd 	bl	801752c <USBD_LL_Start>
 8012572:	4603      	mov	r3, r0
}
 8012574:	4618      	mov	r0, r3
 8012576:	3708      	adds	r7, #8
 8012578:	46bd      	mov	sp, r7
 801257a:	bd80      	pop	{r7, pc}

0801257c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 801257c:	b480      	push	{r7}
 801257e:	b083      	sub	sp, #12
 8012580:	af00      	add	r7, sp, #0
 8012582:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012584:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8012586:	4618      	mov	r0, r3
 8012588:	370c      	adds	r7, #12
 801258a:	46bd      	mov	sp, r7
 801258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012590:	4770      	bx	lr

08012592 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012592:	b580      	push	{r7, lr}
 8012594:	b084      	sub	sp, #16
 8012596:	af00      	add	r7, sp, #0
 8012598:	6078      	str	r0, [r7, #4]
 801259a:	460b      	mov	r3, r1
 801259c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801259e:	2300      	movs	r3, #0
 80125a0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80125a8:	2b00      	cmp	r3, #0
 80125aa:	d009      	beq.n	80125c0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80125b2:	681b      	ldr	r3, [r3, #0]
 80125b4:	78fa      	ldrb	r2, [r7, #3]
 80125b6:	4611      	mov	r1, r2
 80125b8:	6878      	ldr	r0, [r7, #4]
 80125ba:	4798      	blx	r3
 80125bc:	4603      	mov	r3, r0
 80125be:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80125c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80125c2:	4618      	mov	r0, r3
 80125c4:	3710      	adds	r7, #16
 80125c6:	46bd      	mov	sp, r7
 80125c8:	bd80      	pop	{r7, pc}

080125ca <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80125ca:	b580      	push	{r7, lr}
 80125cc:	b084      	sub	sp, #16
 80125ce:	af00      	add	r7, sp, #0
 80125d0:	6078      	str	r0, [r7, #4]
 80125d2:	460b      	mov	r3, r1
 80125d4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80125d6:	2300      	movs	r3, #0
 80125d8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80125e0:	685b      	ldr	r3, [r3, #4]
 80125e2:	78fa      	ldrb	r2, [r7, #3]
 80125e4:	4611      	mov	r1, r2
 80125e6:	6878      	ldr	r0, [r7, #4]
 80125e8:	4798      	blx	r3
 80125ea:	4603      	mov	r3, r0
 80125ec:	2b00      	cmp	r3, #0
 80125ee:	d001      	beq.n	80125f4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80125f0:	2303      	movs	r3, #3
 80125f2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80125f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80125f6:	4618      	mov	r0, r3
 80125f8:	3710      	adds	r7, #16
 80125fa:	46bd      	mov	sp, r7
 80125fc:	bd80      	pop	{r7, pc}

080125fe <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80125fe:	b580      	push	{r7, lr}
 8012600:	b084      	sub	sp, #16
 8012602:	af00      	add	r7, sp, #0
 8012604:	6078      	str	r0, [r7, #4]
 8012606:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801260e:	6839      	ldr	r1, [r7, #0]
 8012610:	4618      	mov	r0, r3
 8012612:	f001 f90c 	bl	801382e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	2201      	movs	r2, #1
 801261a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8012624:	461a      	mov	r2, r3
 8012626:	687b      	ldr	r3, [r7, #4]
 8012628:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012632:	f003 031f 	and.w	r3, r3, #31
 8012636:	2b02      	cmp	r3, #2
 8012638:	d01a      	beq.n	8012670 <USBD_LL_SetupStage+0x72>
 801263a:	2b02      	cmp	r3, #2
 801263c:	d822      	bhi.n	8012684 <USBD_LL_SetupStage+0x86>
 801263e:	2b00      	cmp	r3, #0
 8012640:	d002      	beq.n	8012648 <USBD_LL_SetupStage+0x4a>
 8012642:	2b01      	cmp	r3, #1
 8012644:	d00a      	beq.n	801265c <USBD_LL_SetupStage+0x5e>
 8012646:	e01d      	b.n	8012684 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801264e:	4619      	mov	r1, r3
 8012650:	6878      	ldr	r0, [r7, #4]
 8012652:	f000 fb63 	bl	8012d1c <USBD_StdDevReq>
 8012656:	4603      	mov	r3, r0
 8012658:	73fb      	strb	r3, [r7, #15]
      break;
 801265a:	e020      	b.n	801269e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012662:	4619      	mov	r1, r3
 8012664:	6878      	ldr	r0, [r7, #4]
 8012666:	f000 fbcb 	bl	8012e00 <USBD_StdItfReq>
 801266a:	4603      	mov	r3, r0
 801266c:	73fb      	strb	r3, [r7, #15]
      break;
 801266e:	e016      	b.n	801269e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012676:	4619      	mov	r1, r3
 8012678:	6878      	ldr	r0, [r7, #4]
 801267a:	f000 fc2d 	bl	8012ed8 <USBD_StdEPReq>
 801267e:	4603      	mov	r3, r0
 8012680:	73fb      	strb	r3, [r7, #15]
      break;
 8012682:	e00c      	b.n	801269e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801268a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801268e:	b2db      	uxtb	r3, r3
 8012690:	4619      	mov	r1, r3
 8012692:	6878      	ldr	r0, [r7, #4]
 8012694:	f004 ffaa 	bl	80175ec <USBD_LL_StallEP>
 8012698:	4603      	mov	r3, r0
 801269a:	73fb      	strb	r3, [r7, #15]
      break;
 801269c:	bf00      	nop
  }

  return ret;
 801269e:	7bfb      	ldrb	r3, [r7, #15]
}
 80126a0:	4618      	mov	r0, r3
 80126a2:	3710      	adds	r7, #16
 80126a4:	46bd      	mov	sp, r7
 80126a6:	bd80      	pop	{r7, pc}

080126a8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80126a8:	b580      	push	{r7, lr}
 80126aa:	b086      	sub	sp, #24
 80126ac:	af00      	add	r7, sp, #0
 80126ae:	60f8      	str	r0, [r7, #12]
 80126b0:	460b      	mov	r3, r1
 80126b2:	607a      	str	r2, [r7, #4]
 80126b4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80126b6:	2300      	movs	r3, #0
 80126b8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80126ba:	7afb      	ldrb	r3, [r7, #11]
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d16e      	bne.n	801279e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80126c0:	68fb      	ldr	r3, [r7, #12]
 80126c2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80126c6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80126c8:	68fb      	ldr	r3, [r7, #12]
 80126ca:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80126ce:	2b03      	cmp	r3, #3
 80126d0:	f040 8098 	bne.w	8012804 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80126d4:	693b      	ldr	r3, [r7, #16]
 80126d6:	689a      	ldr	r2, [r3, #8]
 80126d8:	693b      	ldr	r3, [r7, #16]
 80126da:	68db      	ldr	r3, [r3, #12]
 80126dc:	429a      	cmp	r2, r3
 80126de:	d913      	bls.n	8012708 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80126e0:	693b      	ldr	r3, [r7, #16]
 80126e2:	689a      	ldr	r2, [r3, #8]
 80126e4:	693b      	ldr	r3, [r7, #16]
 80126e6:	68db      	ldr	r3, [r3, #12]
 80126e8:	1ad2      	subs	r2, r2, r3
 80126ea:	693b      	ldr	r3, [r7, #16]
 80126ec:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80126ee:	693b      	ldr	r3, [r7, #16]
 80126f0:	68da      	ldr	r2, [r3, #12]
 80126f2:	693b      	ldr	r3, [r7, #16]
 80126f4:	689b      	ldr	r3, [r3, #8]
 80126f6:	4293      	cmp	r3, r2
 80126f8:	bf28      	it	cs
 80126fa:	4613      	movcs	r3, r2
 80126fc:	461a      	mov	r2, r3
 80126fe:	6879      	ldr	r1, [r7, #4]
 8012700:	68f8      	ldr	r0, [r7, #12]
 8012702:	f001 f994 	bl	8013a2e <USBD_CtlContinueRx>
 8012706:	e07d      	b.n	8012804 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8012708:	68fb      	ldr	r3, [r7, #12]
 801270a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801270e:	f003 031f 	and.w	r3, r3, #31
 8012712:	2b02      	cmp	r3, #2
 8012714:	d014      	beq.n	8012740 <USBD_LL_DataOutStage+0x98>
 8012716:	2b02      	cmp	r3, #2
 8012718:	d81d      	bhi.n	8012756 <USBD_LL_DataOutStage+0xae>
 801271a:	2b00      	cmp	r3, #0
 801271c:	d002      	beq.n	8012724 <USBD_LL_DataOutStage+0x7c>
 801271e:	2b01      	cmp	r3, #1
 8012720:	d003      	beq.n	801272a <USBD_LL_DataOutStage+0x82>
 8012722:	e018      	b.n	8012756 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8012724:	2300      	movs	r3, #0
 8012726:	75bb      	strb	r3, [r7, #22]
            break;
 8012728:	e018      	b.n	801275c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 801272a:	68fb      	ldr	r3, [r7, #12]
 801272c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8012730:	b2db      	uxtb	r3, r3
 8012732:	4619      	mov	r1, r3
 8012734:	68f8      	ldr	r0, [r7, #12]
 8012736:	f000 fa64 	bl	8012c02 <USBD_CoreFindIF>
 801273a:	4603      	mov	r3, r0
 801273c:	75bb      	strb	r3, [r7, #22]
            break;
 801273e:	e00d      	b.n	801275c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8012746:	b2db      	uxtb	r3, r3
 8012748:	4619      	mov	r1, r3
 801274a:	68f8      	ldr	r0, [r7, #12]
 801274c:	f000 fa66 	bl	8012c1c <USBD_CoreFindEP>
 8012750:	4603      	mov	r3, r0
 8012752:	75bb      	strb	r3, [r7, #22]
            break;
 8012754:	e002      	b.n	801275c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8012756:	2300      	movs	r3, #0
 8012758:	75bb      	strb	r3, [r7, #22]
            break;
 801275a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 801275c:	7dbb      	ldrb	r3, [r7, #22]
 801275e:	2b00      	cmp	r3, #0
 8012760:	d119      	bne.n	8012796 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012762:	68fb      	ldr	r3, [r7, #12]
 8012764:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012768:	b2db      	uxtb	r3, r3
 801276a:	2b03      	cmp	r3, #3
 801276c:	d113      	bne.n	8012796 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801276e:	7dba      	ldrb	r2, [r7, #22]
 8012770:	68fb      	ldr	r3, [r7, #12]
 8012772:	32ae      	adds	r2, #174	@ 0xae
 8012774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012778:	691b      	ldr	r3, [r3, #16]
 801277a:	2b00      	cmp	r3, #0
 801277c:	d00b      	beq.n	8012796 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 801277e:	7dba      	ldrb	r2, [r7, #22]
 8012780:	68fb      	ldr	r3, [r7, #12]
 8012782:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8012786:	7dba      	ldrb	r2, [r7, #22]
 8012788:	68fb      	ldr	r3, [r7, #12]
 801278a:	32ae      	adds	r2, #174	@ 0xae
 801278c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012790:	691b      	ldr	r3, [r3, #16]
 8012792:	68f8      	ldr	r0, [r7, #12]
 8012794:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012796:	68f8      	ldr	r0, [r7, #12]
 8012798:	f001 f95a 	bl	8013a50 <USBD_CtlSendStatus>
 801279c:	e032      	b.n	8012804 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801279e:	7afb      	ldrb	r3, [r7, #11]
 80127a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80127a4:	b2db      	uxtb	r3, r3
 80127a6:	4619      	mov	r1, r3
 80127a8:	68f8      	ldr	r0, [r7, #12]
 80127aa:	f000 fa37 	bl	8012c1c <USBD_CoreFindEP>
 80127ae:	4603      	mov	r3, r0
 80127b0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80127b2:	7dbb      	ldrb	r3, [r7, #22]
 80127b4:	2bff      	cmp	r3, #255	@ 0xff
 80127b6:	d025      	beq.n	8012804 <USBD_LL_DataOutStage+0x15c>
 80127b8:	7dbb      	ldrb	r3, [r7, #22]
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d122      	bne.n	8012804 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80127be:	68fb      	ldr	r3, [r7, #12]
 80127c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80127c4:	b2db      	uxtb	r3, r3
 80127c6:	2b03      	cmp	r3, #3
 80127c8:	d117      	bne.n	80127fa <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80127ca:	7dba      	ldrb	r2, [r7, #22]
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	32ae      	adds	r2, #174	@ 0xae
 80127d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80127d4:	699b      	ldr	r3, [r3, #24]
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d00f      	beq.n	80127fa <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80127da:	7dba      	ldrb	r2, [r7, #22]
 80127dc:	68fb      	ldr	r3, [r7, #12]
 80127de:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80127e2:	7dba      	ldrb	r2, [r7, #22]
 80127e4:	68fb      	ldr	r3, [r7, #12]
 80127e6:	32ae      	adds	r2, #174	@ 0xae
 80127e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80127ec:	699b      	ldr	r3, [r3, #24]
 80127ee:	7afa      	ldrb	r2, [r7, #11]
 80127f0:	4611      	mov	r1, r2
 80127f2:	68f8      	ldr	r0, [r7, #12]
 80127f4:	4798      	blx	r3
 80127f6:	4603      	mov	r3, r0
 80127f8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80127fa:	7dfb      	ldrb	r3, [r7, #23]
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d001      	beq.n	8012804 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8012800:	7dfb      	ldrb	r3, [r7, #23]
 8012802:	e000      	b.n	8012806 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8012804:	2300      	movs	r3, #0
}
 8012806:	4618      	mov	r0, r3
 8012808:	3718      	adds	r7, #24
 801280a:	46bd      	mov	sp, r7
 801280c:	bd80      	pop	{r7, pc}

0801280e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801280e:	b580      	push	{r7, lr}
 8012810:	b086      	sub	sp, #24
 8012812:	af00      	add	r7, sp, #0
 8012814:	60f8      	str	r0, [r7, #12]
 8012816:	460b      	mov	r3, r1
 8012818:	607a      	str	r2, [r7, #4]
 801281a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 801281c:	7afb      	ldrb	r3, [r7, #11]
 801281e:	2b00      	cmp	r3, #0
 8012820:	d16f      	bne.n	8012902 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	3314      	adds	r3, #20
 8012826:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012828:	68fb      	ldr	r3, [r7, #12]
 801282a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801282e:	2b02      	cmp	r3, #2
 8012830:	d15a      	bne.n	80128e8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8012832:	693b      	ldr	r3, [r7, #16]
 8012834:	689a      	ldr	r2, [r3, #8]
 8012836:	693b      	ldr	r3, [r7, #16]
 8012838:	68db      	ldr	r3, [r3, #12]
 801283a:	429a      	cmp	r2, r3
 801283c:	d914      	bls.n	8012868 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801283e:	693b      	ldr	r3, [r7, #16]
 8012840:	689a      	ldr	r2, [r3, #8]
 8012842:	693b      	ldr	r3, [r7, #16]
 8012844:	68db      	ldr	r3, [r3, #12]
 8012846:	1ad2      	subs	r2, r2, r3
 8012848:	693b      	ldr	r3, [r7, #16]
 801284a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801284c:	693b      	ldr	r3, [r7, #16]
 801284e:	689b      	ldr	r3, [r3, #8]
 8012850:	461a      	mov	r2, r3
 8012852:	6879      	ldr	r1, [r7, #4]
 8012854:	68f8      	ldr	r0, [r7, #12]
 8012856:	f001 f8bc 	bl	80139d2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801285a:	2300      	movs	r3, #0
 801285c:	2200      	movs	r2, #0
 801285e:	2100      	movs	r1, #0
 8012860:	68f8      	ldr	r0, [r7, #12]
 8012862:	f004 ff6d 	bl	8017740 <USBD_LL_PrepareReceive>
 8012866:	e03f      	b.n	80128e8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8012868:	693b      	ldr	r3, [r7, #16]
 801286a:	68da      	ldr	r2, [r3, #12]
 801286c:	693b      	ldr	r3, [r7, #16]
 801286e:	689b      	ldr	r3, [r3, #8]
 8012870:	429a      	cmp	r2, r3
 8012872:	d11c      	bne.n	80128ae <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8012874:	693b      	ldr	r3, [r7, #16]
 8012876:	685a      	ldr	r2, [r3, #4]
 8012878:	693b      	ldr	r3, [r7, #16]
 801287a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801287c:	429a      	cmp	r2, r3
 801287e:	d316      	bcc.n	80128ae <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8012880:	693b      	ldr	r3, [r7, #16]
 8012882:	685a      	ldr	r2, [r3, #4]
 8012884:	68fb      	ldr	r3, [r7, #12]
 8012886:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801288a:	429a      	cmp	r2, r3
 801288c:	d20f      	bcs.n	80128ae <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801288e:	2200      	movs	r2, #0
 8012890:	2100      	movs	r1, #0
 8012892:	68f8      	ldr	r0, [r7, #12]
 8012894:	f001 f89d 	bl	80139d2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012898:	68fb      	ldr	r3, [r7, #12]
 801289a:	2200      	movs	r2, #0
 801289c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80128a0:	2300      	movs	r3, #0
 80128a2:	2200      	movs	r2, #0
 80128a4:	2100      	movs	r1, #0
 80128a6:	68f8      	ldr	r0, [r7, #12]
 80128a8:	f004 ff4a 	bl	8017740 <USBD_LL_PrepareReceive>
 80128ac:	e01c      	b.n	80128e8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80128ae:	68fb      	ldr	r3, [r7, #12]
 80128b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80128b4:	b2db      	uxtb	r3, r3
 80128b6:	2b03      	cmp	r3, #3
 80128b8:	d10f      	bne.n	80128da <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80128ba:	68fb      	ldr	r3, [r7, #12]
 80128bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80128c0:	68db      	ldr	r3, [r3, #12]
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d009      	beq.n	80128da <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80128c6:	68fb      	ldr	r3, [r7, #12]
 80128c8:	2200      	movs	r2, #0
 80128ca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80128d4:	68db      	ldr	r3, [r3, #12]
 80128d6:	68f8      	ldr	r0, [r7, #12]
 80128d8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80128da:	2180      	movs	r1, #128	@ 0x80
 80128dc:	68f8      	ldr	r0, [r7, #12]
 80128de:	f004 fe85 	bl	80175ec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80128e2:	68f8      	ldr	r0, [r7, #12]
 80128e4:	f001 f8c7 	bl	8013a76 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80128e8:	68fb      	ldr	r3, [r7, #12]
 80128ea:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80128ee:	2b00      	cmp	r3, #0
 80128f0:	d03a      	beq.n	8012968 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80128f2:	68f8      	ldr	r0, [r7, #12]
 80128f4:	f7ff fe42 	bl	801257c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80128f8:	68fb      	ldr	r3, [r7, #12]
 80128fa:	2200      	movs	r2, #0
 80128fc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8012900:	e032      	b.n	8012968 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8012902:	7afb      	ldrb	r3, [r7, #11]
 8012904:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8012908:	b2db      	uxtb	r3, r3
 801290a:	4619      	mov	r1, r3
 801290c:	68f8      	ldr	r0, [r7, #12]
 801290e:	f000 f985 	bl	8012c1c <USBD_CoreFindEP>
 8012912:	4603      	mov	r3, r0
 8012914:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012916:	7dfb      	ldrb	r3, [r7, #23]
 8012918:	2bff      	cmp	r3, #255	@ 0xff
 801291a:	d025      	beq.n	8012968 <USBD_LL_DataInStage+0x15a>
 801291c:	7dfb      	ldrb	r3, [r7, #23]
 801291e:	2b00      	cmp	r3, #0
 8012920:	d122      	bne.n	8012968 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012922:	68fb      	ldr	r3, [r7, #12]
 8012924:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012928:	b2db      	uxtb	r3, r3
 801292a:	2b03      	cmp	r3, #3
 801292c:	d11c      	bne.n	8012968 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 801292e:	7dfa      	ldrb	r2, [r7, #23]
 8012930:	68fb      	ldr	r3, [r7, #12]
 8012932:	32ae      	adds	r2, #174	@ 0xae
 8012934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012938:	695b      	ldr	r3, [r3, #20]
 801293a:	2b00      	cmp	r3, #0
 801293c:	d014      	beq.n	8012968 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 801293e:	7dfa      	ldrb	r2, [r7, #23]
 8012940:	68fb      	ldr	r3, [r7, #12]
 8012942:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8012946:	7dfa      	ldrb	r2, [r7, #23]
 8012948:	68fb      	ldr	r3, [r7, #12]
 801294a:	32ae      	adds	r2, #174	@ 0xae
 801294c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012950:	695b      	ldr	r3, [r3, #20]
 8012952:	7afa      	ldrb	r2, [r7, #11]
 8012954:	4611      	mov	r1, r2
 8012956:	68f8      	ldr	r0, [r7, #12]
 8012958:	4798      	blx	r3
 801295a:	4603      	mov	r3, r0
 801295c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801295e:	7dbb      	ldrb	r3, [r7, #22]
 8012960:	2b00      	cmp	r3, #0
 8012962:	d001      	beq.n	8012968 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8012964:	7dbb      	ldrb	r3, [r7, #22]
 8012966:	e000      	b.n	801296a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8012968:	2300      	movs	r3, #0
}
 801296a:	4618      	mov	r0, r3
 801296c:	3718      	adds	r7, #24
 801296e:	46bd      	mov	sp, r7
 8012970:	bd80      	pop	{r7, pc}

08012972 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8012972:	b580      	push	{r7, lr}
 8012974:	b084      	sub	sp, #16
 8012976:	af00      	add	r7, sp, #0
 8012978:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801297a:	2300      	movs	r3, #0
 801297c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	2201      	movs	r2, #1
 8012982:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	2200      	movs	r2, #0
 801298a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	2200      	movs	r2, #0
 8012992:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	2200      	movs	r2, #0
 8012998:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	2200      	movs	r2, #0
 80129a0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d014      	beq.n	80129d8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80129b4:	685b      	ldr	r3, [r3, #4]
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d00e      	beq.n	80129d8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80129c0:	685b      	ldr	r3, [r3, #4]
 80129c2:	687a      	ldr	r2, [r7, #4]
 80129c4:	6852      	ldr	r2, [r2, #4]
 80129c6:	b2d2      	uxtb	r2, r2
 80129c8:	4611      	mov	r1, r2
 80129ca:	6878      	ldr	r0, [r7, #4]
 80129cc:	4798      	blx	r3
 80129ce:	4603      	mov	r3, r0
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	d001      	beq.n	80129d8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80129d4:	2303      	movs	r3, #3
 80129d6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80129d8:	2340      	movs	r3, #64	@ 0x40
 80129da:	2200      	movs	r2, #0
 80129dc:	2100      	movs	r1, #0
 80129de:	6878      	ldr	r0, [r7, #4]
 80129e0:	f004 fdbf 	bl	8017562 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	2201      	movs	r2, #1
 80129e8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	2240      	movs	r2, #64	@ 0x40
 80129f0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80129f4:	2340      	movs	r3, #64	@ 0x40
 80129f6:	2200      	movs	r2, #0
 80129f8:	2180      	movs	r1, #128	@ 0x80
 80129fa:	6878      	ldr	r0, [r7, #4]
 80129fc:	f004 fdb1 	bl	8017562 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	2201      	movs	r2, #1
 8012a04:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012a06:	687b      	ldr	r3, [r7, #4]
 8012a08:	2240      	movs	r2, #64	@ 0x40
 8012a0a:	621a      	str	r2, [r3, #32]

  return ret;
 8012a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a0e:	4618      	mov	r0, r3
 8012a10:	3710      	adds	r7, #16
 8012a12:	46bd      	mov	sp, r7
 8012a14:	bd80      	pop	{r7, pc}

08012a16 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8012a16:	b480      	push	{r7}
 8012a18:	b083      	sub	sp, #12
 8012a1a:	af00      	add	r7, sp, #0
 8012a1c:	6078      	str	r0, [r7, #4]
 8012a1e:	460b      	mov	r3, r1
 8012a20:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	78fa      	ldrb	r2, [r7, #3]
 8012a26:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8012a28:	2300      	movs	r3, #0
}
 8012a2a:	4618      	mov	r0, r3
 8012a2c:	370c      	adds	r7, #12
 8012a2e:	46bd      	mov	sp, r7
 8012a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a34:	4770      	bx	lr

08012a36 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8012a36:	b480      	push	{r7}
 8012a38:	b083      	sub	sp, #12
 8012a3a:	af00      	add	r7, sp, #0
 8012a3c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012a44:	b2db      	uxtb	r3, r3
 8012a46:	2b04      	cmp	r3, #4
 8012a48:	d006      	beq.n	8012a58 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012a50:	b2da      	uxtb	r2, r3
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	2204      	movs	r2, #4
 8012a5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8012a60:	2300      	movs	r3, #0
}
 8012a62:	4618      	mov	r0, r3
 8012a64:	370c      	adds	r7, #12
 8012a66:	46bd      	mov	sp, r7
 8012a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a6c:	4770      	bx	lr

08012a6e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8012a6e:	b480      	push	{r7}
 8012a70:	b083      	sub	sp, #12
 8012a72:	af00      	add	r7, sp, #0
 8012a74:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012a7c:	b2db      	uxtb	r3, r3
 8012a7e:	2b04      	cmp	r3, #4
 8012a80:	d106      	bne.n	8012a90 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8012a88:	b2da      	uxtb	r2, r3
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8012a90:	2300      	movs	r3, #0
}
 8012a92:	4618      	mov	r0, r3
 8012a94:	370c      	adds	r7, #12
 8012a96:	46bd      	mov	sp, r7
 8012a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a9c:	4770      	bx	lr

08012a9e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8012a9e:	b580      	push	{r7, lr}
 8012aa0:	b082      	sub	sp, #8
 8012aa2:	af00      	add	r7, sp, #0
 8012aa4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012aac:	b2db      	uxtb	r3, r3
 8012aae:	2b03      	cmp	r3, #3
 8012ab0:	d110      	bne.n	8012ad4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	d00b      	beq.n	8012ad4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ac2:	69db      	ldr	r3, [r3, #28]
 8012ac4:	2b00      	cmp	r3, #0
 8012ac6:	d005      	beq.n	8012ad4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ace:	69db      	ldr	r3, [r3, #28]
 8012ad0:	6878      	ldr	r0, [r7, #4]
 8012ad2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8012ad4:	2300      	movs	r3, #0
}
 8012ad6:	4618      	mov	r0, r3
 8012ad8:	3708      	adds	r7, #8
 8012ada:	46bd      	mov	sp, r7
 8012adc:	bd80      	pop	{r7, pc}

08012ade <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8012ade:	b580      	push	{r7, lr}
 8012ae0:	b082      	sub	sp, #8
 8012ae2:	af00      	add	r7, sp, #0
 8012ae4:	6078      	str	r0, [r7, #4]
 8012ae6:	460b      	mov	r3, r1
 8012ae8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	32ae      	adds	r2, #174	@ 0xae
 8012af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	d101      	bne.n	8012b00 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8012afc:	2303      	movs	r3, #3
 8012afe:	e01c      	b.n	8012b3a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b06:	b2db      	uxtb	r3, r3
 8012b08:	2b03      	cmp	r3, #3
 8012b0a:	d115      	bne.n	8012b38 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	32ae      	adds	r2, #174	@ 0xae
 8012b16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b1a:	6a1b      	ldr	r3, [r3, #32]
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d00b      	beq.n	8012b38 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	32ae      	adds	r2, #174	@ 0xae
 8012b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b2e:	6a1b      	ldr	r3, [r3, #32]
 8012b30:	78fa      	ldrb	r2, [r7, #3]
 8012b32:	4611      	mov	r1, r2
 8012b34:	6878      	ldr	r0, [r7, #4]
 8012b36:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012b38:	2300      	movs	r3, #0
}
 8012b3a:	4618      	mov	r0, r3
 8012b3c:	3708      	adds	r7, #8
 8012b3e:	46bd      	mov	sp, r7
 8012b40:	bd80      	pop	{r7, pc}

08012b42 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8012b42:	b580      	push	{r7, lr}
 8012b44:	b082      	sub	sp, #8
 8012b46:	af00      	add	r7, sp, #0
 8012b48:	6078      	str	r0, [r7, #4]
 8012b4a:	460b      	mov	r3, r1
 8012b4c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	32ae      	adds	r2, #174	@ 0xae
 8012b58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d101      	bne.n	8012b64 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8012b60:	2303      	movs	r3, #3
 8012b62:	e01c      	b.n	8012b9e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b6a:	b2db      	uxtb	r3, r3
 8012b6c:	2b03      	cmp	r3, #3
 8012b6e:	d115      	bne.n	8012b9c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	32ae      	adds	r2, #174	@ 0xae
 8012b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b80:	2b00      	cmp	r3, #0
 8012b82:	d00b      	beq.n	8012b9c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	32ae      	adds	r2, #174	@ 0xae
 8012b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b94:	78fa      	ldrb	r2, [r7, #3]
 8012b96:	4611      	mov	r1, r2
 8012b98:	6878      	ldr	r0, [r7, #4]
 8012b9a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012b9c:	2300      	movs	r3, #0
}
 8012b9e:	4618      	mov	r0, r3
 8012ba0:	3708      	adds	r7, #8
 8012ba2:	46bd      	mov	sp, r7
 8012ba4:	bd80      	pop	{r7, pc}

08012ba6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8012ba6:	b480      	push	{r7}
 8012ba8:	b083      	sub	sp, #12
 8012baa:	af00      	add	r7, sp, #0
 8012bac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012bae:	2300      	movs	r3, #0
}
 8012bb0:	4618      	mov	r0, r3
 8012bb2:	370c      	adds	r7, #12
 8012bb4:	46bd      	mov	sp, r7
 8012bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bba:	4770      	bx	lr

08012bbc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8012bbc:	b580      	push	{r7, lr}
 8012bbe:	b084      	sub	sp, #16
 8012bc0:	af00      	add	r7, sp, #0
 8012bc2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8012bc4:	2300      	movs	r3, #0
 8012bc6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	2201      	movs	r2, #1
 8012bcc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d00e      	beq.n	8012bf8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012be0:	685b      	ldr	r3, [r3, #4]
 8012be2:	687a      	ldr	r2, [r7, #4]
 8012be4:	6852      	ldr	r2, [r2, #4]
 8012be6:	b2d2      	uxtb	r2, r2
 8012be8:	4611      	mov	r1, r2
 8012bea:	6878      	ldr	r0, [r7, #4]
 8012bec:	4798      	blx	r3
 8012bee:	4603      	mov	r3, r0
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d001      	beq.n	8012bf8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8012bf4:	2303      	movs	r3, #3
 8012bf6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8012bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8012bfa:	4618      	mov	r0, r3
 8012bfc:	3710      	adds	r7, #16
 8012bfe:	46bd      	mov	sp, r7
 8012c00:	bd80      	pop	{r7, pc}

08012c02 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012c02:	b480      	push	{r7}
 8012c04:	b083      	sub	sp, #12
 8012c06:	af00      	add	r7, sp, #0
 8012c08:	6078      	str	r0, [r7, #4]
 8012c0a:	460b      	mov	r3, r1
 8012c0c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8012c0e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8012c10:	4618      	mov	r0, r3
 8012c12:	370c      	adds	r7, #12
 8012c14:	46bd      	mov	sp, r7
 8012c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c1a:	4770      	bx	lr

08012c1c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012c1c:	b480      	push	{r7}
 8012c1e:	b083      	sub	sp, #12
 8012c20:	af00      	add	r7, sp, #0
 8012c22:	6078      	str	r0, [r7, #4]
 8012c24:	460b      	mov	r3, r1
 8012c26:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8012c28:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8012c2a:	4618      	mov	r0, r3
 8012c2c:	370c      	adds	r7, #12
 8012c2e:	46bd      	mov	sp, r7
 8012c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c34:	4770      	bx	lr

08012c36 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8012c36:	b580      	push	{r7, lr}
 8012c38:	b086      	sub	sp, #24
 8012c3a:	af00      	add	r7, sp, #0
 8012c3c:	6078      	str	r0, [r7, #4]
 8012c3e:	460b      	mov	r3, r1
 8012c40:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8012c4a:	2300      	movs	r3, #0
 8012c4c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8012c4e:	68fb      	ldr	r3, [r7, #12]
 8012c50:	885b      	ldrh	r3, [r3, #2]
 8012c52:	b29b      	uxth	r3, r3
 8012c54:	68fa      	ldr	r2, [r7, #12]
 8012c56:	7812      	ldrb	r2, [r2, #0]
 8012c58:	4293      	cmp	r3, r2
 8012c5a:	d91f      	bls.n	8012c9c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8012c5c:	68fb      	ldr	r3, [r7, #12]
 8012c5e:	781b      	ldrb	r3, [r3, #0]
 8012c60:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8012c62:	e013      	b.n	8012c8c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8012c64:	f107 030a 	add.w	r3, r7, #10
 8012c68:	4619      	mov	r1, r3
 8012c6a:	6978      	ldr	r0, [r7, #20]
 8012c6c:	f000 f81b 	bl	8012ca6 <USBD_GetNextDesc>
 8012c70:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8012c72:	697b      	ldr	r3, [r7, #20]
 8012c74:	785b      	ldrb	r3, [r3, #1]
 8012c76:	2b05      	cmp	r3, #5
 8012c78:	d108      	bne.n	8012c8c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8012c7a:	697b      	ldr	r3, [r7, #20]
 8012c7c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8012c7e:	693b      	ldr	r3, [r7, #16]
 8012c80:	789b      	ldrb	r3, [r3, #2]
 8012c82:	78fa      	ldrb	r2, [r7, #3]
 8012c84:	429a      	cmp	r2, r3
 8012c86:	d008      	beq.n	8012c9a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8012c88:	2300      	movs	r3, #0
 8012c8a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8012c8c:	68fb      	ldr	r3, [r7, #12]
 8012c8e:	885b      	ldrh	r3, [r3, #2]
 8012c90:	b29a      	uxth	r2, r3
 8012c92:	897b      	ldrh	r3, [r7, #10]
 8012c94:	429a      	cmp	r2, r3
 8012c96:	d8e5      	bhi.n	8012c64 <USBD_GetEpDesc+0x2e>
 8012c98:	e000      	b.n	8012c9c <USBD_GetEpDesc+0x66>
          break;
 8012c9a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8012c9c:	693b      	ldr	r3, [r7, #16]
}
 8012c9e:	4618      	mov	r0, r3
 8012ca0:	3718      	adds	r7, #24
 8012ca2:	46bd      	mov	sp, r7
 8012ca4:	bd80      	pop	{r7, pc}

08012ca6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8012ca6:	b480      	push	{r7}
 8012ca8:	b085      	sub	sp, #20
 8012caa:	af00      	add	r7, sp, #0
 8012cac:	6078      	str	r0, [r7, #4]
 8012cae:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8012cb4:	683b      	ldr	r3, [r7, #0]
 8012cb6:	881b      	ldrh	r3, [r3, #0]
 8012cb8:	68fa      	ldr	r2, [r7, #12]
 8012cba:	7812      	ldrb	r2, [r2, #0]
 8012cbc:	4413      	add	r3, r2
 8012cbe:	b29a      	uxth	r2, r3
 8012cc0:	683b      	ldr	r3, [r7, #0]
 8012cc2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8012cc4:	68fb      	ldr	r3, [r7, #12]
 8012cc6:	781b      	ldrb	r3, [r3, #0]
 8012cc8:	461a      	mov	r2, r3
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	4413      	add	r3, r2
 8012cce:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8012cd0:	68fb      	ldr	r3, [r7, #12]
}
 8012cd2:	4618      	mov	r0, r3
 8012cd4:	3714      	adds	r7, #20
 8012cd6:	46bd      	mov	sp, r7
 8012cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cdc:	4770      	bx	lr

08012cde <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8012cde:	b480      	push	{r7}
 8012ce0:	b087      	sub	sp, #28
 8012ce2:	af00      	add	r7, sp, #0
 8012ce4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8012cea:	697b      	ldr	r3, [r7, #20]
 8012cec:	781b      	ldrb	r3, [r3, #0]
 8012cee:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8012cf0:	697b      	ldr	r3, [r7, #20]
 8012cf2:	3301      	adds	r3, #1
 8012cf4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8012cf6:	697b      	ldr	r3, [r7, #20]
 8012cf8:	781b      	ldrb	r3, [r3, #0]
 8012cfa:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8012cfc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8012d00:	021b      	lsls	r3, r3, #8
 8012d02:	b21a      	sxth	r2, r3
 8012d04:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012d08:	4313      	orrs	r3, r2
 8012d0a:	b21b      	sxth	r3, r3
 8012d0c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8012d0e:	89fb      	ldrh	r3, [r7, #14]
}
 8012d10:	4618      	mov	r0, r3
 8012d12:	371c      	adds	r7, #28
 8012d14:	46bd      	mov	sp, r7
 8012d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d1a:	4770      	bx	lr

08012d1c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012d1c:	b580      	push	{r7, lr}
 8012d1e:	b084      	sub	sp, #16
 8012d20:	af00      	add	r7, sp, #0
 8012d22:	6078      	str	r0, [r7, #4]
 8012d24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012d26:	2300      	movs	r3, #0
 8012d28:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012d2a:	683b      	ldr	r3, [r7, #0]
 8012d2c:	781b      	ldrb	r3, [r3, #0]
 8012d2e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012d32:	2b40      	cmp	r3, #64	@ 0x40
 8012d34:	d005      	beq.n	8012d42 <USBD_StdDevReq+0x26>
 8012d36:	2b40      	cmp	r3, #64	@ 0x40
 8012d38:	d857      	bhi.n	8012dea <USBD_StdDevReq+0xce>
 8012d3a:	2b00      	cmp	r3, #0
 8012d3c:	d00f      	beq.n	8012d5e <USBD_StdDevReq+0x42>
 8012d3e:	2b20      	cmp	r3, #32
 8012d40:	d153      	bne.n	8012dea <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	32ae      	adds	r2, #174	@ 0xae
 8012d4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d50:	689b      	ldr	r3, [r3, #8]
 8012d52:	6839      	ldr	r1, [r7, #0]
 8012d54:	6878      	ldr	r0, [r7, #4]
 8012d56:	4798      	blx	r3
 8012d58:	4603      	mov	r3, r0
 8012d5a:	73fb      	strb	r3, [r7, #15]
      break;
 8012d5c:	e04a      	b.n	8012df4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012d5e:	683b      	ldr	r3, [r7, #0]
 8012d60:	785b      	ldrb	r3, [r3, #1]
 8012d62:	2b09      	cmp	r3, #9
 8012d64:	d83b      	bhi.n	8012dde <USBD_StdDevReq+0xc2>
 8012d66:	a201      	add	r2, pc, #4	@ (adr r2, 8012d6c <USBD_StdDevReq+0x50>)
 8012d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d6c:	08012dc1 	.word	0x08012dc1
 8012d70:	08012dd5 	.word	0x08012dd5
 8012d74:	08012ddf 	.word	0x08012ddf
 8012d78:	08012dcb 	.word	0x08012dcb
 8012d7c:	08012ddf 	.word	0x08012ddf
 8012d80:	08012d9f 	.word	0x08012d9f
 8012d84:	08012d95 	.word	0x08012d95
 8012d88:	08012ddf 	.word	0x08012ddf
 8012d8c:	08012db7 	.word	0x08012db7
 8012d90:	08012da9 	.word	0x08012da9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8012d94:	6839      	ldr	r1, [r7, #0]
 8012d96:	6878      	ldr	r0, [r7, #4]
 8012d98:	f000 fa3c 	bl	8013214 <USBD_GetDescriptor>
          break;
 8012d9c:	e024      	b.n	8012de8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8012d9e:	6839      	ldr	r1, [r7, #0]
 8012da0:	6878      	ldr	r0, [r7, #4]
 8012da2:	f000 fba1 	bl	80134e8 <USBD_SetAddress>
          break;
 8012da6:	e01f      	b.n	8012de8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8012da8:	6839      	ldr	r1, [r7, #0]
 8012daa:	6878      	ldr	r0, [r7, #4]
 8012dac:	f000 fbe0 	bl	8013570 <USBD_SetConfig>
 8012db0:	4603      	mov	r3, r0
 8012db2:	73fb      	strb	r3, [r7, #15]
          break;
 8012db4:	e018      	b.n	8012de8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8012db6:	6839      	ldr	r1, [r7, #0]
 8012db8:	6878      	ldr	r0, [r7, #4]
 8012dba:	f000 fc83 	bl	80136c4 <USBD_GetConfig>
          break;
 8012dbe:	e013      	b.n	8012de8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8012dc0:	6839      	ldr	r1, [r7, #0]
 8012dc2:	6878      	ldr	r0, [r7, #4]
 8012dc4:	f000 fcb4 	bl	8013730 <USBD_GetStatus>
          break;
 8012dc8:	e00e      	b.n	8012de8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8012dca:	6839      	ldr	r1, [r7, #0]
 8012dcc:	6878      	ldr	r0, [r7, #4]
 8012dce:	f000 fce3 	bl	8013798 <USBD_SetFeature>
          break;
 8012dd2:	e009      	b.n	8012de8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8012dd4:	6839      	ldr	r1, [r7, #0]
 8012dd6:	6878      	ldr	r0, [r7, #4]
 8012dd8:	f000 fd07 	bl	80137ea <USBD_ClrFeature>
          break;
 8012ddc:	e004      	b.n	8012de8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8012dde:	6839      	ldr	r1, [r7, #0]
 8012de0:	6878      	ldr	r0, [r7, #4]
 8012de2:	f000 fd5e 	bl	80138a2 <USBD_CtlError>
          break;
 8012de6:	bf00      	nop
      }
      break;
 8012de8:	e004      	b.n	8012df4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8012dea:	6839      	ldr	r1, [r7, #0]
 8012dec:	6878      	ldr	r0, [r7, #4]
 8012dee:	f000 fd58 	bl	80138a2 <USBD_CtlError>
      break;
 8012df2:	bf00      	nop
  }

  return ret;
 8012df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8012df6:	4618      	mov	r0, r3
 8012df8:	3710      	adds	r7, #16
 8012dfa:	46bd      	mov	sp, r7
 8012dfc:	bd80      	pop	{r7, pc}
 8012dfe:	bf00      	nop

08012e00 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012e00:	b580      	push	{r7, lr}
 8012e02:	b084      	sub	sp, #16
 8012e04:	af00      	add	r7, sp, #0
 8012e06:	6078      	str	r0, [r7, #4]
 8012e08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012e0a:	2300      	movs	r3, #0
 8012e0c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012e0e:	683b      	ldr	r3, [r7, #0]
 8012e10:	781b      	ldrb	r3, [r3, #0]
 8012e12:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012e16:	2b40      	cmp	r3, #64	@ 0x40
 8012e18:	d005      	beq.n	8012e26 <USBD_StdItfReq+0x26>
 8012e1a:	2b40      	cmp	r3, #64	@ 0x40
 8012e1c:	d852      	bhi.n	8012ec4 <USBD_StdItfReq+0xc4>
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d001      	beq.n	8012e26 <USBD_StdItfReq+0x26>
 8012e22:	2b20      	cmp	r3, #32
 8012e24:	d14e      	bne.n	8012ec4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e2c:	b2db      	uxtb	r3, r3
 8012e2e:	3b01      	subs	r3, #1
 8012e30:	2b02      	cmp	r3, #2
 8012e32:	d840      	bhi.n	8012eb6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012e34:	683b      	ldr	r3, [r7, #0]
 8012e36:	889b      	ldrh	r3, [r3, #4]
 8012e38:	b2db      	uxtb	r3, r3
 8012e3a:	2b01      	cmp	r3, #1
 8012e3c:	d836      	bhi.n	8012eac <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8012e3e:	683b      	ldr	r3, [r7, #0]
 8012e40:	889b      	ldrh	r3, [r3, #4]
 8012e42:	b2db      	uxtb	r3, r3
 8012e44:	4619      	mov	r1, r3
 8012e46:	6878      	ldr	r0, [r7, #4]
 8012e48:	f7ff fedb 	bl	8012c02 <USBD_CoreFindIF>
 8012e4c:	4603      	mov	r3, r0
 8012e4e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012e50:	7bbb      	ldrb	r3, [r7, #14]
 8012e52:	2bff      	cmp	r3, #255	@ 0xff
 8012e54:	d01d      	beq.n	8012e92 <USBD_StdItfReq+0x92>
 8012e56:	7bbb      	ldrb	r3, [r7, #14]
 8012e58:	2b00      	cmp	r3, #0
 8012e5a:	d11a      	bne.n	8012e92 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8012e5c:	7bba      	ldrb	r2, [r7, #14]
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	32ae      	adds	r2, #174	@ 0xae
 8012e62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012e66:	689b      	ldr	r3, [r3, #8]
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d00f      	beq.n	8012e8c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8012e6c:	7bba      	ldrb	r2, [r7, #14]
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8012e74:	7bba      	ldrb	r2, [r7, #14]
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	32ae      	adds	r2, #174	@ 0xae
 8012e7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012e7e:	689b      	ldr	r3, [r3, #8]
 8012e80:	6839      	ldr	r1, [r7, #0]
 8012e82:	6878      	ldr	r0, [r7, #4]
 8012e84:	4798      	blx	r3
 8012e86:	4603      	mov	r3, r0
 8012e88:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012e8a:	e004      	b.n	8012e96 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8012e8c:	2303      	movs	r3, #3
 8012e8e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012e90:	e001      	b.n	8012e96 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8012e92:	2303      	movs	r3, #3
 8012e94:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8012e96:	683b      	ldr	r3, [r7, #0]
 8012e98:	88db      	ldrh	r3, [r3, #6]
 8012e9a:	2b00      	cmp	r3, #0
 8012e9c:	d110      	bne.n	8012ec0 <USBD_StdItfReq+0xc0>
 8012e9e:	7bfb      	ldrb	r3, [r7, #15]
 8012ea0:	2b00      	cmp	r3, #0
 8012ea2:	d10d      	bne.n	8012ec0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012ea4:	6878      	ldr	r0, [r7, #4]
 8012ea6:	f000 fdd3 	bl	8013a50 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012eaa:	e009      	b.n	8012ec0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8012eac:	6839      	ldr	r1, [r7, #0]
 8012eae:	6878      	ldr	r0, [r7, #4]
 8012eb0:	f000 fcf7 	bl	80138a2 <USBD_CtlError>
          break;
 8012eb4:	e004      	b.n	8012ec0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8012eb6:	6839      	ldr	r1, [r7, #0]
 8012eb8:	6878      	ldr	r0, [r7, #4]
 8012eba:	f000 fcf2 	bl	80138a2 <USBD_CtlError>
          break;
 8012ebe:	e000      	b.n	8012ec2 <USBD_StdItfReq+0xc2>
          break;
 8012ec0:	bf00      	nop
      }
      break;
 8012ec2:	e004      	b.n	8012ece <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8012ec4:	6839      	ldr	r1, [r7, #0]
 8012ec6:	6878      	ldr	r0, [r7, #4]
 8012ec8:	f000 fceb 	bl	80138a2 <USBD_CtlError>
      break;
 8012ecc:	bf00      	nop
  }

  return ret;
 8012ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ed0:	4618      	mov	r0, r3
 8012ed2:	3710      	adds	r7, #16
 8012ed4:	46bd      	mov	sp, r7
 8012ed6:	bd80      	pop	{r7, pc}

08012ed8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012ed8:	b580      	push	{r7, lr}
 8012eda:	b084      	sub	sp, #16
 8012edc:	af00      	add	r7, sp, #0
 8012ede:	6078      	str	r0, [r7, #4]
 8012ee0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8012ee2:	2300      	movs	r3, #0
 8012ee4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8012ee6:	683b      	ldr	r3, [r7, #0]
 8012ee8:	889b      	ldrh	r3, [r3, #4]
 8012eea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012eec:	683b      	ldr	r3, [r7, #0]
 8012eee:	781b      	ldrb	r3, [r3, #0]
 8012ef0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012ef4:	2b40      	cmp	r3, #64	@ 0x40
 8012ef6:	d007      	beq.n	8012f08 <USBD_StdEPReq+0x30>
 8012ef8:	2b40      	cmp	r3, #64	@ 0x40
 8012efa:	f200 817f 	bhi.w	80131fc <USBD_StdEPReq+0x324>
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d02a      	beq.n	8012f58 <USBD_StdEPReq+0x80>
 8012f02:	2b20      	cmp	r3, #32
 8012f04:	f040 817a 	bne.w	80131fc <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8012f08:	7bbb      	ldrb	r3, [r7, #14]
 8012f0a:	4619      	mov	r1, r3
 8012f0c:	6878      	ldr	r0, [r7, #4]
 8012f0e:	f7ff fe85 	bl	8012c1c <USBD_CoreFindEP>
 8012f12:	4603      	mov	r3, r0
 8012f14:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012f16:	7b7b      	ldrb	r3, [r7, #13]
 8012f18:	2bff      	cmp	r3, #255	@ 0xff
 8012f1a:	f000 8174 	beq.w	8013206 <USBD_StdEPReq+0x32e>
 8012f1e:	7b7b      	ldrb	r3, [r7, #13]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	f040 8170 	bne.w	8013206 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8012f26:	7b7a      	ldrb	r2, [r7, #13]
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8012f2e:	7b7a      	ldrb	r2, [r7, #13]
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	32ae      	adds	r2, #174	@ 0xae
 8012f34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f38:	689b      	ldr	r3, [r3, #8]
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	f000 8163 	beq.w	8013206 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8012f40:	7b7a      	ldrb	r2, [r7, #13]
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	32ae      	adds	r2, #174	@ 0xae
 8012f46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f4a:	689b      	ldr	r3, [r3, #8]
 8012f4c:	6839      	ldr	r1, [r7, #0]
 8012f4e:	6878      	ldr	r0, [r7, #4]
 8012f50:	4798      	blx	r3
 8012f52:	4603      	mov	r3, r0
 8012f54:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8012f56:	e156      	b.n	8013206 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012f58:	683b      	ldr	r3, [r7, #0]
 8012f5a:	785b      	ldrb	r3, [r3, #1]
 8012f5c:	2b03      	cmp	r3, #3
 8012f5e:	d008      	beq.n	8012f72 <USBD_StdEPReq+0x9a>
 8012f60:	2b03      	cmp	r3, #3
 8012f62:	f300 8145 	bgt.w	80131f0 <USBD_StdEPReq+0x318>
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	f000 809b 	beq.w	80130a2 <USBD_StdEPReq+0x1ca>
 8012f6c:	2b01      	cmp	r3, #1
 8012f6e:	d03c      	beq.n	8012fea <USBD_StdEPReq+0x112>
 8012f70:	e13e      	b.n	80131f0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012f78:	b2db      	uxtb	r3, r3
 8012f7a:	2b02      	cmp	r3, #2
 8012f7c:	d002      	beq.n	8012f84 <USBD_StdEPReq+0xac>
 8012f7e:	2b03      	cmp	r3, #3
 8012f80:	d016      	beq.n	8012fb0 <USBD_StdEPReq+0xd8>
 8012f82:	e02c      	b.n	8012fde <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012f84:	7bbb      	ldrb	r3, [r7, #14]
 8012f86:	2b00      	cmp	r3, #0
 8012f88:	d00d      	beq.n	8012fa6 <USBD_StdEPReq+0xce>
 8012f8a:	7bbb      	ldrb	r3, [r7, #14]
 8012f8c:	2b80      	cmp	r3, #128	@ 0x80
 8012f8e:	d00a      	beq.n	8012fa6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012f90:	7bbb      	ldrb	r3, [r7, #14]
 8012f92:	4619      	mov	r1, r3
 8012f94:	6878      	ldr	r0, [r7, #4]
 8012f96:	f004 fb29 	bl	80175ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012f9a:	2180      	movs	r1, #128	@ 0x80
 8012f9c:	6878      	ldr	r0, [r7, #4]
 8012f9e:	f004 fb25 	bl	80175ec <USBD_LL_StallEP>
 8012fa2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012fa4:	e020      	b.n	8012fe8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8012fa6:	6839      	ldr	r1, [r7, #0]
 8012fa8:	6878      	ldr	r0, [r7, #4]
 8012faa:	f000 fc7a 	bl	80138a2 <USBD_CtlError>
              break;
 8012fae:	e01b      	b.n	8012fe8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012fb0:	683b      	ldr	r3, [r7, #0]
 8012fb2:	885b      	ldrh	r3, [r3, #2]
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	d10e      	bne.n	8012fd6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012fb8:	7bbb      	ldrb	r3, [r7, #14]
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	d00b      	beq.n	8012fd6 <USBD_StdEPReq+0xfe>
 8012fbe:	7bbb      	ldrb	r3, [r7, #14]
 8012fc0:	2b80      	cmp	r3, #128	@ 0x80
 8012fc2:	d008      	beq.n	8012fd6 <USBD_StdEPReq+0xfe>
 8012fc4:	683b      	ldr	r3, [r7, #0]
 8012fc6:	88db      	ldrh	r3, [r3, #6]
 8012fc8:	2b00      	cmp	r3, #0
 8012fca:	d104      	bne.n	8012fd6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8012fcc:	7bbb      	ldrb	r3, [r7, #14]
 8012fce:	4619      	mov	r1, r3
 8012fd0:	6878      	ldr	r0, [r7, #4]
 8012fd2:	f004 fb0b 	bl	80175ec <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8012fd6:	6878      	ldr	r0, [r7, #4]
 8012fd8:	f000 fd3a 	bl	8013a50 <USBD_CtlSendStatus>

              break;
 8012fdc:	e004      	b.n	8012fe8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8012fde:	6839      	ldr	r1, [r7, #0]
 8012fe0:	6878      	ldr	r0, [r7, #4]
 8012fe2:	f000 fc5e 	bl	80138a2 <USBD_CtlError>
              break;
 8012fe6:	bf00      	nop
          }
          break;
 8012fe8:	e107      	b.n	80131fa <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012ff0:	b2db      	uxtb	r3, r3
 8012ff2:	2b02      	cmp	r3, #2
 8012ff4:	d002      	beq.n	8012ffc <USBD_StdEPReq+0x124>
 8012ff6:	2b03      	cmp	r3, #3
 8012ff8:	d016      	beq.n	8013028 <USBD_StdEPReq+0x150>
 8012ffa:	e04b      	b.n	8013094 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012ffc:	7bbb      	ldrb	r3, [r7, #14]
 8012ffe:	2b00      	cmp	r3, #0
 8013000:	d00d      	beq.n	801301e <USBD_StdEPReq+0x146>
 8013002:	7bbb      	ldrb	r3, [r7, #14]
 8013004:	2b80      	cmp	r3, #128	@ 0x80
 8013006:	d00a      	beq.n	801301e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013008:	7bbb      	ldrb	r3, [r7, #14]
 801300a:	4619      	mov	r1, r3
 801300c:	6878      	ldr	r0, [r7, #4]
 801300e:	f004 faed 	bl	80175ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013012:	2180      	movs	r1, #128	@ 0x80
 8013014:	6878      	ldr	r0, [r7, #4]
 8013016:	f004 fae9 	bl	80175ec <USBD_LL_StallEP>
 801301a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801301c:	e040      	b.n	80130a0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801301e:	6839      	ldr	r1, [r7, #0]
 8013020:	6878      	ldr	r0, [r7, #4]
 8013022:	f000 fc3e 	bl	80138a2 <USBD_CtlError>
              break;
 8013026:	e03b      	b.n	80130a0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013028:	683b      	ldr	r3, [r7, #0]
 801302a:	885b      	ldrh	r3, [r3, #2]
 801302c:	2b00      	cmp	r3, #0
 801302e:	d136      	bne.n	801309e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013030:	7bbb      	ldrb	r3, [r7, #14]
 8013032:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013036:	2b00      	cmp	r3, #0
 8013038:	d004      	beq.n	8013044 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801303a:	7bbb      	ldrb	r3, [r7, #14]
 801303c:	4619      	mov	r1, r3
 801303e:	6878      	ldr	r0, [r7, #4]
 8013040:	f004 faf3 	bl	801762a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8013044:	6878      	ldr	r0, [r7, #4]
 8013046:	f000 fd03 	bl	8013a50 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801304a:	7bbb      	ldrb	r3, [r7, #14]
 801304c:	4619      	mov	r1, r3
 801304e:	6878      	ldr	r0, [r7, #4]
 8013050:	f7ff fde4 	bl	8012c1c <USBD_CoreFindEP>
 8013054:	4603      	mov	r3, r0
 8013056:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013058:	7b7b      	ldrb	r3, [r7, #13]
 801305a:	2bff      	cmp	r3, #255	@ 0xff
 801305c:	d01f      	beq.n	801309e <USBD_StdEPReq+0x1c6>
 801305e:	7b7b      	ldrb	r3, [r7, #13]
 8013060:	2b00      	cmp	r3, #0
 8013062:	d11c      	bne.n	801309e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8013064:	7b7a      	ldrb	r2, [r7, #13]
 8013066:	687b      	ldr	r3, [r7, #4]
 8013068:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801306c:	7b7a      	ldrb	r2, [r7, #13]
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	32ae      	adds	r2, #174	@ 0xae
 8013072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013076:	689b      	ldr	r3, [r3, #8]
 8013078:	2b00      	cmp	r3, #0
 801307a:	d010      	beq.n	801309e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801307c:	7b7a      	ldrb	r2, [r7, #13]
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	32ae      	adds	r2, #174	@ 0xae
 8013082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013086:	689b      	ldr	r3, [r3, #8]
 8013088:	6839      	ldr	r1, [r7, #0]
 801308a:	6878      	ldr	r0, [r7, #4]
 801308c:	4798      	blx	r3
 801308e:	4603      	mov	r3, r0
 8013090:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8013092:	e004      	b.n	801309e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8013094:	6839      	ldr	r1, [r7, #0]
 8013096:	6878      	ldr	r0, [r7, #4]
 8013098:	f000 fc03 	bl	80138a2 <USBD_CtlError>
              break;
 801309c:	e000      	b.n	80130a0 <USBD_StdEPReq+0x1c8>
              break;
 801309e:	bf00      	nop
          }
          break;
 80130a0:	e0ab      	b.n	80131fa <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80130a8:	b2db      	uxtb	r3, r3
 80130aa:	2b02      	cmp	r3, #2
 80130ac:	d002      	beq.n	80130b4 <USBD_StdEPReq+0x1dc>
 80130ae:	2b03      	cmp	r3, #3
 80130b0:	d032      	beq.n	8013118 <USBD_StdEPReq+0x240>
 80130b2:	e097      	b.n	80131e4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80130b4:	7bbb      	ldrb	r3, [r7, #14]
 80130b6:	2b00      	cmp	r3, #0
 80130b8:	d007      	beq.n	80130ca <USBD_StdEPReq+0x1f2>
 80130ba:	7bbb      	ldrb	r3, [r7, #14]
 80130bc:	2b80      	cmp	r3, #128	@ 0x80
 80130be:	d004      	beq.n	80130ca <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80130c0:	6839      	ldr	r1, [r7, #0]
 80130c2:	6878      	ldr	r0, [r7, #4]
 80130c4:	f000 fbed 	bl	80138a2 <USBD_CtlError>
                break;
 80130c8:	e091      	b.n	80131ee <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80130ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	da0b      	bge.n	80130ea <USBD_StdEPReq+0x212>
 80130d2:	7bbb      	ldrb	r3, [r7, #14]
 80130d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80130d8:	4613      	mov	r3, r2
 80130da:	009b      	lsls	r3, r3, #2
 80130dc:	4413      	add	r3, r2
 80130de:	009b      	lsls	r3, r3, #2
 80130e0:	3310      	adds	r3, #16
 80130e2:	687a      	ldr	r2, [r7, #4]
 80130e4:	4413      	add	r3, r2
 80130e6:	3304      	adds	r3, #4
 80130e8:	e00b      	b.n	8013102 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80130ea:	7bbb      	ldrb	r3, [r7, #14]
 80130ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80130f0:	4613      	mov	r3, r2
 80130f2:	009b      	lsls	r3, r3, #2
 80130f4:	4413      	add	r3, r2
 80130f6:	009b      	lsls	r3, r3, #2
 80130f8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80130fc:	687a      	ldr	r2, [r7, #4]
 80130fe:	4413      	add	r3, r2
 8013100:	3304      	adds	r3, #4
 8013102:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8013104:	68bb      	ldr	r3, [r7, #8]
 8013106:	2200      	movs	r2, #0
 8013108:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801310a:	68bb      	ldr	r3, [r7, #8]
 801310c:	2202      	movs	r2, #2
 801310e:	4619      	mov	r1, r3
 8013110:	6878      	ldr	r0, [r7, #4]
 8013112:	f000 fc43 	bl	801399c <USBD_CtlSendData>
              break;
 8013116:	e06a      	b.n	80131ee <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8013118:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801311c:	2b00      	cmp	r3, #0
 801311e:	da11      	bge.n	8013144 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8013120:	7bbb      	ldrb	r3, [r7, #14]
 8013122:	f003 020f 	and.w	r2, r3, #15
 8013126:	6879      	ldr	r1, [r7, #4]
 8013128:	4613      	mov	r3, r2
 801312a:	009b      	lsls	r3, r3, #2
 801312c:	4413      	add	r3, r2
 801312e:	009b      	lsls	r3, r3, #2
 8013130:	440b      	add	r3, r1
 8013132:	3324      	adds	r3, #36	@ 0x24
 8013134:	881b      	ldrh	r3, [r3, #0]
 8013136:	2b00      	cmp	r3, #0
 8013138:	d117      	bne.n	801316a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801313a:	6839      	ldr	r1, [r7, #0]
 801313c:	6878      	ldr	r0, [r7, #4]
 801313e:	f000 fbb0 	bl	80138a2 <USBD_CtlError>
                  break;
 8013142:	e054      	b.n	80131ee <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8013144:	7bbb      	ldrb	r3, [r7, #14]
 8013146:	f003 020f 	and.w	r2, r3, #15
 801314a:	6879      	ldr	r1, [r7, #4]
 801314c:	4613      	mov	r3, r2
 801314e:	009b      	lsls	r3, r3, #2
 8013150:	4413      	add	r3, r2
 8013152:	009b      	lsls	r3, r3, #2
 8013154:	440b      	add	r3, r1
 8013156:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801315a:	881b      	ldrh	r3, [r3, #0]
 801315c:	2b00      	cmp	r3, #0
 801315e:	d104      	bne.n	801316a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8013160:	6839      	ldr	r1, [r7, #0]
 8013162:	6878      	ldr	r0, [r7, #4]
 8013164:	f000 fb9d 	bl	80138a2 <USBD_CtlError>
                  break;
 8013168:	e041      	b.n	80131ee <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801316a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801316e:	2b00      	cmp	r3, #0
 8013170:	da0b      	bge.n	801318a <USBD_StdEPReq+0x2b2>
 8013172:	7bbb      	ldrb	r3, [r7, #14]
 8013174:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013178:	4613      	mov	r3, r2
 801317a:	009b      	lsls	r3, r3, #2
 801317c:	4413      	add	r3, r2
 801317e:	009b      	lsls	r3, r3, #2
 8013180:	3310      	adds	r3, #16
 8013182:	687a      	ldr	r2, [r7, #4]
 8013184:	4413      	add	r3, r2
 8013186:	3304      	adds	r3, #4
 8013188:	e00b      	b.n	80131a2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801318a:	7bbb      	ldrb	r3, [r7, #14]
 801318c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013190:	4613      	mov	r3, r2
 8013192:	009b      	lsls	r3, r3, #2
 8013194:	4413      	add	r3, r2
 8013196:	009b      	lsls	r3, r3, #2
 8013198:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801319c:	687a      	ldr	r2, [r7, #4]
 801319e:	4413      	add	r3, r2
 80131a0:	3304      	adds	r3, #4
 80131a2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80131a4:	7bbb      	ldrb	r3, [r7, #14]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d002      	beq.n	80131b0 <USBD_StdEPReq+0x2d8>
 80131aa:	7bbb      	ldrb	r3, [r7, #14]
 80131ac:	2b80      	cmp	r3, #128	@ 0x80
 80131ae:	d103      	bne.n	80131b8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80131b0:	68bb      	ldr	r3, [r7, #8]
 80131b2:	2200      	movs	r2, #0
 80131b4:	601a      	str	r2, [r3, #0]
 80131b6:	e00e      	b.n	80131d6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80131b8:	7bbb      	ldrb	r3, [r7, #14]
 80131ba:	4619      	mov	r1, r3
 80131bc:	6878      	ldr	r0, [r7, #4]
 80131be:	f004 fa53 	bl	8017668 <USBD_LL_IsStallEP>
 80131c2:	4603      	mov	r3, r0
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d003      	beq.n	80131d0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80131c8:	68bb      	ldr	r3, [r7, #8]
 80131ca:	2201      	movs	r2, #1
 80131cc:	601a      	str	r2, [r3, #0]
 80131ce:	e002      	b.n	80131d6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80131d0:	68bb      	ldr	r3, [r7, #8]
 80131d2:	2200      	movs	r2, #0
 80131d4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80131d6:	68bb      	ldr	r3, [r7, #8]
 80131d8:	2202      	movs	r2, #2
 80131da:	4619      	mov	r1, r3
 80131dc:	6878      	ldr	r0, [r7, #4]
 80131de:	f000 fbdd 	bl	801399c <USBD_CtlSendData>
              break;
 80131e2:	e004      	b.n	80131ee <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80131e4:	6839      	ldr	r1, [r7, #0]
 80131e6:	6878      	ldr	r0, [r7, #4]
 80131e8:	f000 fb5b 	bl	80138a2 <USBD_CtlError>
              break;
 80131ec:	bf00      	nop
          }
          break;
 80131ee:	e004      	b.n	80131fa <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80131f0:	6839      	ldr	r1, [r7, #0]
 80131f2:	6878      	ldr	r0, [r7, #4]
 80131f4:	f000 fb55 	bl	80138a2 <USBD_CtlError>
          break;
 80131f8:	bf00      	nop
      }
      break;
 80131fa:	e005      	b.n	8013208 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80131fc:	6839      	ldr	r1, [r7, #0]
 80131fe:	6878      	ldr	r0, [r7, #4]
 8013200:	f000 fb4f 	bl	80138a2 <USBD_CtlError>
      break;
 8013204:	e000      	b.n	8013208 <USBD_StdEPReq+0x330>
      break;
 8013206:	bf00      	nop
  }

  return ret;
 8013208:	7bfb      	ldrb	r3, [r7, #15]
}
 801320a:	4618      	mov	r0, r3
 801320c:	3710      	adds	r7, #16
 801320e:	46bd      	mov	sp, r7
 8013210:	bd80      	pop	{r7, pc}
	...

08013214 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013214:	b580      	push	{r7, lr}
 8013216:	b084      	sub	sp, #16
 8013218:	af00      	add	r7, sp, #0
 801321a:	6078      	str	r0, [r7, #4]
 801321c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801321e:	2300      	movs	r3, #0
 8013220:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8013222:	2300      	movs	r3, #0
 8013224:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8013226:	2300      	movs	r3, #0
 8013228:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801322a:	683b      	ldr	r3, [r7, #0]
 801322c:	885b      	ldrh	r3, [r3, #2]
 801322e:	0a1b      	lsrs	r3, r3, #8
 8013230:	b29b      	uxth	r3, r3
 8013232:	3b01      	subs	r3, #1
 8013234:	2b06      	cmp	r3, #6
 8013236:	f200 8128 	bhi.w	801348a <USBD_GetDescriptor+0x276>
 801323a:	a201      	add	r2, pc, #4	@ (adr r2, 8013240 <USBD_GetDescriptor+0x2c>)
 801323c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013240:	0801325d 	.word	0x0801325d
 8013244:	08013275 	.word	0x08013275
 8013248:	080132b5 	.word	0x080132b5
 801324c:	0801348b 	.word	0x0801348b
 8013250:	0801348b 	.word	0x0801348b
 8013254:	0801342b 	.word	0x0801342b
 8013258:	08013457 	.word	0x08013457
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013262:	681b      	ldr	r3, [r3, #0]
 8013264:	687a      	ldr	r2, [r7, #4]
 8013266:	7c12      	ldrb	r2, [r2, #16]
 8013268:	f107 0108 	add.w	r1, r7, #8
 801326c:	4610      	mov	r0, r2
 801326e:	4798      	blx	r3
 8013270:	60f8      	str	r0, [r7, #12]
      break;
 8013272:	e112      	b.n	801349a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	7c1b      	ldrb	r3, [r3, #16]
 8013278:	2b00      	cmp	r3, #0
 801327a:	d10d      	bne.n	8013298 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801327c:	687b      	ldr	r3, [r7, #4]
 801327e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013284:	f107 0208 	add.w	r2, r7, #8
 8013288:	4610      	mov	r0, r2
 801328a:	4798      	blx	r3
 801328c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801328e:	68fb      	ldr	r3, [r7, #12]
 8013290:	3301      	adds	r3, #1
 8013292:	2202      	movs	r2, #2
 8013294:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8013296:	e100      	b.n	801349a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801329e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132a0:	f107 0208 	add.w	r2, r7, #8
 80132a4:	4610      	mov	r0, r2
 80132a6:	4798      	blx	r3
 80132a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80132aa:	68fb      	ldr	r3, [r7, #12]
 80132ac:	3301      	adds	r3, #1
 80132ae:	2202      	movs	r2, #2
 80132b0:	701a      	strb	r2, [r3, #0]
      break;
 80132b2:	e0f2      	b.n	801349a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80132b4:	683b      	ldr	r3, [r7, #0]
 80132b6:	885b      	ldrh	r3, [r3, #2]
 80132b8:	b2db      	uxtb	r3, r3
 80132ba:	2b05      	cmp	r3, #5
 80132bc:	f200 80ac 	bhi.w	8013418 <USBD_GetDescriptor+0x204>
 80132c0:	a201      	add	r2, pc, #4	@ (adr r2, 80132c8 <USBD_GetDescriptor+0xb4>)
 80132c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80132c6:	bf00      	nop
 80132c8:	080132e1 	.word	0x080132e1
 80132cc:	08013315 	.word	0x08013315
 80132d0:	08013349 	.word	0x08013349
 80132d4:	0801337d 	.word	0x0801337d
 80132d8:	080133b1 	.word	0x080133b1
 80132dc:	080133e5 	.word	0x080133e5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132e6:	685b      	ldr	r3, [r3, #4]
 80132e8:	2b00      	cmp	r3, #0
 80132ea:	d00b      	beq.n	8013304 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132f2:	685b      	ldr	r3, [r3, #4]
 80132f4:	687a      	ldr	r2, [r7, #4]
 80132f6:	7c12      	ldrb	r2, [r2, #16]
 80132f8:	f107 0108 	add.w	r1, r7, #8
 80132fc:	4610      	mov	r0, r2
 80132fe:	4798      	blx	r3
 8013300:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013302:	e091      	b.n	8013428 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013304:	6839      	ldr	r1, [r7, #0]
 8013306:	6878      	ldr	r0, [r7, #4]
 8013308:	f000 facb 	bl	80138a2 <USBD_CtlError>
            err++;
 801330c:	7afb      	ldrb	r3, [r7, #11]
 801330e:	3301      	adds	r3, #1
 8013310:	72fb      	strb	r3, [r7, #11]
          break;
 8013312:	e089      	b.n	8013428 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801331a:	689b      	ldr	r3, [r3, #8]
 801331c:	2b00      	cmp	r3, #0
 801331e:	d00b      	beq.n	8013338 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013326:	689b      	ldr	r3, [r3, #8]
 8013328:	687a      	ldr	r2, [r7, #4]
 801332a:	7c12      	ldrb	r2, [r2, #16]
 801332c:	f107 0108 	add.w	r1, r7, #8
 8013330:	4610      	mov	r0, r2
 8013332:	4798      	blx	r3
 8013334:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013336:	e077      	b.n	8013428 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013338:	6839      	ldr	r1, [r7, #0]
 801333a:	6878      	ldr	r0, [r7, #4]
 801333c:	f000 fab1 	bl	80138a2 <USBD_CtlError>
            err++;
 8013340:	7afb      	ldrb	r3, [r7, #11]
 8013342:	3301      	adds	r3, #1
 8013344:	72fb      	strb	r3, [r7, #11]
          break;
 8013346:	e06f      	b.n	8013428 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801334e:	68db      	ldr	r3, [r3, #12]
 8013350:	2b00      	cmp	r3, #0
 8013352:	d00b      	beq.n	801336c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801335a:	68db      	ldr	r3, [r3, #12]
 801335c:	687a      	ldr	r2, [r7, #4]
 801335e:	7c12      	ldrb	r2, [r2, #16]
 8013360:	f107 0108 	add.w	r1, r7, #8
 8013364:	4610      	mov	r0, r2
 8013366:	4798      	blx	r3
 8013368:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801336a:	e05d      	b.n	8013428 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801336c:	6839      	ldr	r1, [r7, #0]
 801336e:	6878      	ldr	r0, [r7, #4]
 8013370:	f000 fa97 	bl	80138a2 <USBD_CtlError>
            err++;
 8013374:	7afb      	ldrb	r3, [r7, #11]
 8013376:	3301      	adds	r3, #1
 8013378:	72fb      	strb	r3, [r7, #11]
          break;
 801337a:	e055      	b.n	8013428 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801337c:	687b      	ldr	r3, [r7, #4]
 801337e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013382:	691b      	ldr	r3, [r3, #16]
 8013384:	2b00      	cmp	r3, #0
 8013386:	d00b      	beq.n	80133a0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801338e:	691b      	ldr	r3, [r3, #16]
 8013390:	687a      	ldr	r2, [r7, #4]
 8013392:	7c12      	ldrb	r2, [r2, #16]
 8013394:	f107 0108 	add.w	r1, r7, #8
 8013398:	4610      	mov	r0, r2
 801339a:	4798      	blx	r3
 801339c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801339e:	e043      	b.n	8013428 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80133a0:	6839      	ldr	r1, [r7, #0]
 80133a2:	6878      	ldr	r0, [r7, #4]
 80133a4:	f000 fa7d 	bl	80138a2 <USBD_CtlError>
            err++;
 80133a8:	7afb      	ldrb	r3, [r7, #11]
 80133aa:	3301      	adds	r3, #1
 80133ac:	72fb      	strb	r3, [r7, #11]
          break;
 80133ae:	e03b      	b.n	8013428 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80133b6:	695b      	ldr	r3, [r3, #20]
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	d00b      	beq.n	80133d4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80133c2:	695b      	ldr	r3, [r3, #20]
 80133c4:	687a      	ldr	r2, [r7, #4]
 80133c6:	7c12      	ldrb	r2, [r2, #16]
 80133c8:	f107 0108 	add.w	r1, r7, #8
 80133cc:	4610      	mov	r0, r2
 80133ce:	4798      	blx	r3
 80133d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80133d2:	e029      	b.n	8013428 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80133d4:	6839      	ldr	r1, [r7, #0]
 80133d6:	6878      	ldr	r0, [r7, #4]
 80133d8:	f000 fa63 	bl	80138a2 <USBD_CtlError>
            err++;
 80133dc:	7afb      	ldrb	r3, [r7, #11]
 80133de:	3301      	adds	r3, #1
 80133e0:	72fb      	strb	r3, [r7, #11]
          break;
 80133e2:	e021      	b.n	8013428 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80133ea:	699b      	ldr	r3, [r3, #24]
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	d00b      	beq.n	8013408 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80133f6:	699b      	ldr	r3, [r3, #24]
 80133f8:	687a      	ldr	r2, [r7, #4]
 80133fa:	7c12      	ldrb	r2, [r2, #16]
 80133fc:	f107 0108 	add.w	r1, r7, #8
 8013400:	4610      	mov	r0, r2
 8013402:	4798      	blx	r3
 8013404:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013406:	e00f      	b.n	8013428 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013408:	6839      	ldr	r1, [r7, #0]
 801340a:	6878      	ldr	r0, [r7, #4]
 801340c:	f000 fa49 	bl	80138a2 <USBD_CtlError>
            err++;
 8013410:	7afb      	ldrb	r3, [r7, #11]
 8013412:	3301      	adds	r3, #1
 8013414:	72fb      	strb	r3, [r7, #11]
          break;
 8013416:	e007      	b.n	8013428 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8013418:	6839      	ldr	r1, [r7, #0]
 801341a:	6878      	ldr	r0, [r7, #4]
 801341c:	f000 fa41 	bl	80138a2 <USBD_CtlError>
          err++;
 8013420:	7afb      	ldrb	r3, [r7, #11]
 8013422:	3301      	adds	r3, #1
 8013424:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8013426:	bf00      	nop
      }
      break;
 8013428:	e037      	b.n	801349a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	7c1b      	ldrb	r3, [r3, #16]
 801342e:	2b00      	cmp	r3, #0
 8013430:	d109      	bne.n	8013446 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013438:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801343a:	f107 0208 	add.w	r2, r7, #8
 801343e:	4610      	mov	r0, r2
 8013440:	4798      	blx	r3
 8013442:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013444:	e029      	b.n	801349a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8013446:	6839      	ldr	r1, [r7, #0]
 8013448:	6878      	ldr	r0, [r7, #4]
 801344a:	f000 fa2a 	bl	80138a2 <USBD_CtlError>
        err++;
 801344e:	7afb      	ldrb	r3, [r7, #11]
 8013450:	3301      	adds	r3, #1
 8013452:	72fb      	strb	r3, [r7, #11]
      break;
 8013454:	e021      	b.n	801349a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	7c1b      	ldrb	r3, [r3, #16]
 801345a:	2b00      	cmp	r3, #0
 801345c:	d10d      	bne.n	801347a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013466:	f107 0208 	add.w	r2, r7, #8
 801346a:	4610      	mov	r0, r2
 801346c:	4798      	blx	r3
 801346e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013470:	68fb      	ldr	r3, [r7, #12]
 8013472:	3301      	adds	r3, #1
 8013474:	2207      	movs	r2, #7
 8013476:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013478:	e00f      	b.n	801349a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801347a:	6839      	ldr	r1, [r7, #0]
 801347c:	6878      	ldr	r0, [r7, #4]
 801347e:	f000 fa10 	bl	80138a2 <USBD_CtlError>
        err++;
 8013482:	7afb      	ldrb	r3, [r7, #11]
 8013484:	3301      	adds	r3, #1
 8013486:	72fb      	strb	r3, [r7, #11]
      break;
 8013488:	e007      	b.n	801349a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 801348a:	6839      	ldr	r1, [r7, #0]
 801348c:	6878      	ldr	r0, [r7, #4]
 801348e:	f000 fa08 	bl	80138a2 <USBD_CtlError>
      err++;
 8013492:	7afb      	ldrb	r3, [r7, #11]
 8013494:	3301      	adds	r3, #1
 8013496:	72fb      	strb	r3, [r7, #11]
      break;
 8013498:	bf00      	nop
  }

  if (err != 0U)
 801349a:	7afb      	ldrb	r3, [r7, #11]
 801349c:	2b00      	cmp	r3, #0
 801349e:	d11e      	bne.n	80134de <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80134a0:	683b      	ldr	r3, [r7, #0]
 80134a2:	88db      	ldrh	r3, [r3, #6]
 80134a4:	2b00      	cmp	r3, #0
 80134a6:	d016      	beq.n	80134d6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80134a8:	893b      	ldrh	r3, [r7, #8]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d00e      	beq.n	80134cc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80134ae:	683b      	ldr	r3, [r7, #0]
 80134b0:	88da      	ldrh	r2, [r3, #6]
 80134b2:	893b      	ldrh	r3, [r7, #8]
 80134b4:	4293      	cmp	r3, r2
 80134b6:	bf28      	it	cs
 80134b8:	4613      	movcs	r3, r2
 80134ba:	b29b      	uxth	r3, r3
 80134bc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80134be:	893b      	ldrh	r3, [r7, #8]
 80134c0:	461a      	mov	r2, r3
 80134c2:	68f9      	ldr	r1, [r7, #12]
 80134c4:	6878      	ldr	r0, [r7, #4]
 80134c6:	f000 fa69 	bl	801399c <USBD_CtlSendData>
 80134ca:	e009      	b.n	80134e0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80134cc:	6839      	ldr	r1, [r7, #0]
 80134ce:	6878      	ldr	r0, [r7, #4]
 80134d0:	f000 f9e7 	bl	80138a2 <USBD_CtlError>
 80134d4:	e004      	b.n	80134e0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80134d6:	6878      	ldr	r0, [r7, #4]
 80134d8:	f000 faba 	bl	8013a50 <USBD_CtlSendStatus>
 80134dc:	e000      	b.n	80134e0 <USBD_GetDescriptor+0x2cc>
    return;
 80134de:	bf00      	nop
  }
}
 80134e0:	3710      	adds	r7, #16
 80134e2:	46bd      	mov	sp, r7
 80134e4:	bd80      	pop	{r7, pc}
 80134e6:	bf00      	nop

080134e8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80134e8:	b580      	push	{r7, lr}
 80134ea:	b084      	sub	sp, #16
 80134ec:	af00      	add	r7, sp, #0
 80134ee:	6078      	str	r0, [r7, #4]
 80134f0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80134f2:	683b      	ldr	r3, [r7, #0]
 80134f4:	889b      	ldrh	r3, [r3, #4]
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d131      	bne.n	801355e <USBD_SetAddress+0x76>
 80134fa:	683b      	ldr	r3, [r7, #0]
 80134fc:	88db      	ldrh	r3, [r3, #6]
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d12d      	bne.n	801355e <USBD_SetAddress+0x76>
 8013502:	683b      	ldr	r3, [r7, #0]
 8013504:	885b      	ldrh	r3, [r3, #2]
 8013506:	2b7f      	cmp	r3, #127	@ 0x7f
 8013508:	d829      	bhi.n	801355e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801350a:	683b      	ldr	r3, [r7, #0]
 801350c:	885b      	ldrh	r3, [r3, #2]
 801350e:	b2db      	uxtb	r3, r3
 8013510:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013514:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801351c:	b2db      	uxtb	r3, r3
 801351e:	2b03      	cmp	r3, #3
 8013520:	d104      	bne.n	801352c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8013522:	6839      	ldr	r1, [r7, #0]
 8013524:	6878      	ldr	r0, [r7, #4]
 8013526:	f000 f9bc 	bl	80138a2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801352a:	e01d      	b.n	8013568 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	7bfa      	ldrb	r2, [r7, #15]
 8013530:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8013534:	7bfb      	ldrb	r3, [r7, #15]
 8013536:	4619      	mov	r1, r3
 8013538:	6878      	ldr	r0, [r7, #4]
 801353a:	f004 f8c1 	bl	80176c0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801353e:	6878      	ldr	r0, [r7, #4]
 8013540:	f000 fa86 	bl	8013a50 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8013544:	7bfb      	ldrb	r3, [r7, #15]
 8013546:	2b00      	cmp	r3, #0
 8013548:	d004      	beq.n	8013554 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	2202      	movs	r2, #2
 801354e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013552:	e009      	b.n	8013568 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	2201      	movs	r2, #1
 8013558:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801355c:	e004      	b.n	8013568 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801355e:	6839      	ldr	r1, [r7, #0]
 8013560:	6878      	ldr	r0, [r7, #4]
 8013562:	f000 f99e 	bl	80138a2 <USBD_CtlError>
  }
}
 8013566:	bf00      	nop
 8013568:	bf00      	nop
 801356a:	3710      	adds	r7, #16
 801356c:	46bd      	mov	sp, r7
 801356e:	bd80      	pop	{r7, pc}

08013570 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013570:	b580      	push	{r7, lr}
 8013572:	b084      	sub	sp, #16
 8013574:	af00      	add	r7, sp, #0
 8013576:	6078      	str	r0, [r7, #4]
 8013578:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801357a:	2300      	movs	r3, #0
 801357c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801357e:	683b      	ldr	r3, [r7, #0]
 8013580:	885b      	ldrh	r3, [r3, #2]
 8013582:	b2da      	uxtb	r2, r3
 8013584:	4b4e      	ldr	r3, [pc, #312]	@ (80136c0 <USBD_SetConfig+0x150>)
 8013586:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013588:	4b4d      	ldr	r3, [pc, #308]	@ (80136c0 <USBD_SetConfig+0x150>)
 801358a:	781b      	ldrb	r3, [r3, #0]
 801358c:	2b01      	cmp	r3, #1
 801358e:	d905      	bls.n	801359c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8013590:	6839      	ldr	r1, [r7, #0]
 8013592:	6878      	ldr	r0, [r7, #4]
 8013594:	f000 f985 	bl	80138a2 <USBD_CtlError>
    return USBD_FAIL;
 8013598:	2303      	movs	r3, #3
 801359a:	e08c      	b.n	80136b6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801359c:	687b      	ldr	r3, [r7, #4]
 801359e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80135a2:	b2db      	uxtb	r3, r3
 80135a4:	2b02      	cmp	r3, #2
 80135a6:	d002      	beq.n	80135ae <USBD_SetConfig+0x3e>
 80135a8:	2b03      	cmp	r3, #3
 80135aa:	d029      	beq.n	8013600 <USBD_SetConfig+0x90>
 80135ac:	e075      	b.n	801369a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80135ae:	4b44      	ldr	r3, [pc, #272]	@ (80136c0 <USBD_SetConfig+0x150>)
 80135b0:	781b      	ldrb	r3, [r3, #0]
 80135b2:	2b00      	cmp	r3, #0
 80135b4:	d020      	beq.n	80135f8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80135b6:	4b42      	ldr	r3, [pc, #264]	@ (80136c0 <USBD_SetConfig+0x150>)
 80135b8:	781b      	ldrb	r3, [r3, #0]
 80135ba:	461a      	mov	r2, r3
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80135c0:	4b3f      	ldr	r3, [pc, #252]	@ (80136c0 <USBD_SetConfig+0x150>)
 80135c2:	781b      	ldrb	r3, [r3, #0]
 80135c4:	4619      	mov	r1, r3
 80135c6:	6878      	ldr	r0, [r7, #4]
 80135c8:	f7fe ffe3 	bl	8012592 <USBD_SetClassConfig>
 80135cc:	4603      	mov	r3, r0
 80135ce:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80135d0:	7bfb      	ldrb	r3, [r7, #15]
 80135d2:	2b00      	cmp	r3, #0
 80135d4:	d008      	beq.n	80135e8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80135d6:	6839      	ldr	r1, [r7, #0]
 80135d8:	6878      	ldr	r0, [r7, #4]
 80135da:	f000 f962 	bl	80138a2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	2202      	movs	r2, #2
 80135e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80135e6:	e065      	b.n	80136b4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80135e8:	6878      	ldr	r0, [r7, #4]
 80135ea:	f000 fa31 	bl	8013a50 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	2203      	movs	r2, #3
 80135f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80135f6:	e05d      	b.n	80136b4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80135f8:	6878      	ldr	r0, [r7, #4]
 80135fa:	f000 fa29 	bl	8013a50 <USBD_CtlSendStatus>
      break;
 80135fe:	e059      	b.n	80136b4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8013600:	4b2f      	ldr	r3, [pc, #188]	@ (80136c0 <USBD_SetConfig+0x150>)
 8013602:	781b      	ldrb	r3, [r3, #0]
 8013604:	2b00      	cmp	r3, #0
 8013606:	d112      	bne.n	801362e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	2202      	movs	r2, #2
 801360c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8013610:	4b2b      	ldr	r3, [pc, #172]	@ (80136c0 <USBD_SetConfig+0x150>)
 8013612:	781b      	ldrb	r3, [r3, #0]
 8013614:	461a      	mov	r2, r3
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801361a:	4b29      	ldr	r3, [pc, #164]	@ (80136c0 <USBD_SetConfig+0x150>)
 801361c:	781b      	ldrb	r3, [r3, #0]
 801361e:	4619      	mov	r1, r3
 8013620:	6878      	ldr	r0, [r7, #4]
 8013622:	f7fe ffd2 	bl	80125ca <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8013626:	6878      	ldr	r0, [r7, #4]
 8013628:	f000 fa12 	bl	8013a50 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801362c:	e042      	b.n	80136b4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801362e:	4b24      	ldr	r3, [pc, #144]	@ (80136c0 <USBD_SetConfig+0x150>)
 8013630:	781b      	ldrb	r3, [r3, #0]
 8013632:	461a      	mov	r2, r3
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	685b      	ldr	r3, [r3, #4]
 8013638:	429a      	cmp	r2, r3
 801363a:	d02a      	beq.n	8013692 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801363c:	687b      	ldr	r3, [r7, #4]
 801363e:	685b      	ldr	r3, [r3, #4]
 8013640:	b2db      	uxtb	r3, r3
 8013642:	4619      	mov	r1, r3
 8013644:	6878      	ldr	r0, [r7, #4]
 8013646:	f7fe ffc0 	bl	80125ca <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801364a:	4b1d      	ldr	r3, [pc, #116]	@ (80136c0 <USBD_SetConfig+0x150>)
 801364c:	781b      	ldrb	r3, [r3, #0]
 801364e:	461a      	mov	r2, r3
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013654:	4b1a      	ldr	r3, [pc, #104]	@ (80136c0 <USBD_SetConfig+0x150>)
 8013656:	781b      	ldrb	r3, [r3, #0]
 8013658:	4619      	mov	r1, r3
 801365a:	6878      	ldr	r0, [r7, #4]
 801365c:	f7fe ff99 	bl	8012592 <USBD_SetClassConfig>
 8013660:	4603      	mov	r3, r0
 8013662:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013664:	7bfb      	ldrb	r3, [r7, #15]
 8013666:	2b00      	cmp	r3, #0
 8013668:	d00f      	beq.n	801368a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801366a:	6839      	ldr	r1, [r7, #0]
 801366c:	6878      	ldr	r0, [r7, #4]
 801366e:	f000 f918 	bl	80138a2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	685b      	ldr	r3, [r3, #4]
 8013676:	b2db      	uxtb	r3, r3
 8013678:	4619      	mov	r1, r3
 801367a:	6878      	ldr	r0, [r7, #4]
 801367c:	f7fe ffa5 	bl	80125ca <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	2202      	movs	r2, #2
 8013684:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013688:	e014      	b.n	80136b4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801368a:	6878      	ldr	r0, [r7, #4]
 801368c:	f000 f9e0 	bl	8013a50 <USBD_CtlSendStatus>
      break;
 8013690:	e010      	b.n	80136b4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8013692:	6878      	ldr	r0, [r7, #4]
 8013694:	f000 f9dc 	bl	8013a50 <USBD_CtlSendStatus>
      break;
 8013698:	e00c      	b.n	80136b4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801369a:	6839      	ldr	r1, [r7, #0]
 801369c:	6878      	ldr	r0, [r7, #4]
 801369e:	f000 f900 	bl	80138a2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80136a2:	4b07      	ldr	r3, [pc, #28]	@ (80136c0 <USBD_SetConfig+0x150>)
 80136a4:	781b      	ldrb	r3, [r3, #0]
 80136a6:	4619      	mov	r1, r3
 80136a8:	6878      	ldr	r0, [r7, #4]
 80136aa:	f7fe ff8e 	bl	80125ca <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80136ae:	2303      	movs	r3, #3
 80136b0:	73fb      	strb	r3, [r7, #15]
      break;
 80136b2:	bf00      	nop
  }

  return ret;
 80136b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80136b6:	4618      	mov	r0, r3
 80136b8:	3710      	adds	r7, #16
 80136ba:	46bd      	mov	sp, r7
 80136bc:	bd80      	pop	{r7, pc}
 80136be:	bf00      	nop
 80136c0:	20006238 	.word	0x20006238

080136c4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80136c4:	b580      	push	{r7, lr}
 80136c6:	b082      	sub	sp, #8
 80136c8:	af00      	add	r7, sp, #0
 80136ca:	6078      	str	r0, [r7, #4]
 80136cc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80136ce:	683b      	ldr	r3, [r7, #0]
 80136d0:	88db      	ldrh	r3, [r3, #6]
 80136d2:	2b01      	cmp	r3, #1
 80136d4:	d004      	beq.n	80136e0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80136d6:	6839      	ldr	r1, [r7, #0]
 80136d8:	6878      	ldr	r0, [r7, #4]
 80136da:	f000 f8e2 	bl	80138a2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80136de:	e023      	b.n	8013728 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80136e6:	b2db      	uxtb	r3, r3
 80136e8:	2b02      	cmp	r3, #2
 80136ea:	dc02      	bgt.n	80136f2 <USBD_GetConfig+0x2e>
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	dc03      	bgt.n	80136f8 <USBD_GetConfig+0x34>
 80136f0:	e015      	b.n	801371e <USBD_GetConfig+0x5a>
 80136f2:	2b03      	cmp	r3, #3
 80136f4:	d00b      	beq.n	801370e <USBD_GetConfig+0x4a>
 80136f6:	e012      	b.n	801371e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	2200      	movs	r2, #0
 80136fc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	3308      	adds	r3, #8
 8013702:	2201      	movs	r2, #1
 8013704:	4619      	mov	r1, r3
 8013706:	6878      	ldr	r0, [r7, #4]
 8013708:	f000 f948 	bl	801399c <USBD_CtlSendData>
        break;
 801370c:	e00c      	b.n	8013728 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801370e:	687b      	ldr	r3, [r7, #4]
 8013710:	3304      	adds	r3, #4
 8013712:	2201      	movs	r2, #1
 8013714:	4619      	mov	r1, r3
 8013716:	6878      	ldr	r0, [r7, #4]
 8013718:	f000 f940 	bl	801399c <USBD_CtlSendData>
        break;
 801371c:	e004      	b.n	8013728 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801371e:	6839      	ldr	r1, [r7, #0]
 8013720:	6878      	ldr	r0, [r7, #4]
 8013722:	f000 f8be 	bl	80138a2 <USBD_CtlError>
        break;
 8013726:	bf00      	nop
}
 8013728:	bf00      	nop
 801372a:	3708      	adds	r7, #8
 801372c:	46bd      	mov	sp, r7
 801372e:	bd80      	pop	{r7, pc}

08013730 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013730:	b580      	push	{r7, lr}
 8013732:	b082      	sub	sp, #8
 8013734:	af00      	add	r7, sp, #0
 8013736:	6078      	str	r0, [r7, #4]
 8013738:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013740:	b2db      	uxtb	r3, r3
 8013742:	3b01      	subs	r3, #1
 8013744:	2b02      	cmp	r3, #2
 8013746:	d81e      	bhi.n	8013786 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013748:	683b      	ldr	r3, [r7, #0]
 801374a:	88db      	ldrh	r3, [r3, #6]
 801374c:	2b02      	cmp	r3, #2
 801374e:	d004      	beq.n	801375a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013750:	6839      	ldr	r1, [r7, #0]
 8013752:	6878      	ldr	r0, [r7, #4]
 8013754:	f000 f8a5 	bl	80138a2 <USBD_CtlError>
        break;
 8013758:	e01a      	b.n	8013790 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	2201      	movs	r2, #1
 801375e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8013766:	2b00      	cmp	r3, #0
 8013768:	d005      	beq.n	8013776 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	68db      	ldr	r3, [r3, #12]
 801376e:	f043 0202 	orr.w	r2, r3, #2
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	330c      	adds	r3, #12
 801377a:	2202      	movs	r2, #2
 801377c:	4619      	mov	r1, r3
 801377e:	6878      	ldr	r0, [r7, #4]
 8013780:	f000 f90c 	bl	801399c <USBD_CtlSendData>
      break;
 8013784:	e004      	b.n	8013790 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8013786:	6839      	ldr	r1, [r7, #0]
 8013788:	6878      	ldr	r0, [r7, #4]
 801378a:	f000 f88a 	bl	80138a2 <USBD_CtlError>
      break;
 801378e:	bf00      	nop
  }
}
 8013790:	bf00      	nop
 8013792:	3708      	adds	r7, #8
 8013794:	46bd      	mov	sp, r7
 8013796:	bd80      	pop	{r7, pc}

08013798 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013798:	b580      	push	{r7, lr}
 801379a:	b082      	sub	sp, #8
 801379c:	af00      	add	r7, sp, #0
 801379e:	6078      	str	r0, [r7, #4]
 80137a0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80137a2:	683b      	ldr	r3, [r7, #0]
 80137a4:	885b      	ldrh	r3, [r3, #2]
 80137a6:	2b01      	cmp	r3, #1
 80137a8:	d107      	bne.n	80137ba <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80137aa:	687b      	ldr	r3, [r7, #4]
 80137ac:	2201      	movs	r2, #1
 80137ae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80137b2:	6878      	ldr	r0, [r7, #4]
 80137b4:	f000 f94c 	bl	8013a50 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80137b8:	e013      	b.n	80137e2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80137ba:	683b      	ldr	r3, [r7, #0]
 80137bc:	885b      	ldrh	r3, [r3, #2]
 80137be:	2b02      	cmp	r3, #2
 80137c0:	d10b      	bne.n	80137da <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80137c2:	683b      	ldr	r3, [r7, #0]
 80137c4:	889b      	ldrh	r3, [r3, #4]
 80137c6:	0a1b      	lsrs	r3, r3, #8
 80137c8:	b29b      	uxth	r3, r3
 80137ca:	b2da      	uxtb	r2, r3
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80137d2:	6878      	ldr	r0, [r7, #4]
 80137d4:	f000 f93c 	bl	8013a50 <USBD_CtlSendStatus>
}
 80137d8:	e003      	b.n	80137e2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80137da:	6839      	ldr	r1, [r7, #0]
 80137dc:	6878      	ldr	r0, [r7, #4]
 80137de:	f000 f860 	bl	80138a2 <USBD_CtlError>
}
 80137e2:	bf00      	nop
 80137e4:	3708      	adds	r7, #8
 80137e6:	46bd      	mov	sp, r7
 80137e8:	bd80      	pop	{r7, pc}

080137ea <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80137ea:	b580      	push	{r7, lr}
 80137ec:	b082      	sub	sp, #8
 80137ee:	af00      	add	r7, sp, #0
 80137f0:	6078      	str	r0, [r7, #4]
 80137f2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80137f4:	687b      	ldr	r3, [r7, #4]
 80137f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80137fa:	b2db      	uxtb	r3, r3
 80137fc:	3b01      	subs	r3, #1
 80137fe:	2b02      	cmp	r3, #2
 8013800:	d80b      	bhi.n	801381a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013802:	683b      	ldr	r3, [r7, #0]
 8013804:	885b      	ldrh	r3, [r3, #2]
 8013806:	2b01      	cmp	r3, #1
 8013808:	d10c      	bne.n	8013824 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	2200      	movs	r2, #0
 801380e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8013812:	6878      	ldr	r0, [r7, #4]
 8013814:	f000 f91c 	bl	8013a50 <USBD_CtlSendStatus>
      }
      break;
 8013818:	e004      	b.n	8013824 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801381a:	6839      	ldr	r1, [r7, #0]
 801381c:	6878      	ldr	r0, [r7, #4]
 801381e:	f000 f840 	bl	80138a2 <USBD_CtlError>
      break;
 8013822:	e000      	b.n	8013826 <USBD_ClrFeature+0x3c>
      break;
 8013824:	bf00      	nop
  }
}
 8013826:	bf00      	nop
 8013828:	3708      	adds	r7, #8
 801382a:	46bd      	mov	sp, r7
 801382c:	bd80      	pop	{r7, pc}

0801382e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801382e:	b580      	push	{r7, lr}
 8013830:	b084      	sub	sp, #16
 8013832:	af00      	add	r7, sp, #0
 8013834:	6078      	str	r0, [r7, #4]
 8013836:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8013838:	683b      	ldr	r3, [r7, #0]
 801383a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801383c:	68fb      	ldr	r3, [r7, #12]
 801383e:	781a      	ldrb	r2, [r3, #0]
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8013844:	68fb      	ldr	r3, [r7, #12]
 8013846:	3301      	adds	r3, #1
 8013848:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801384a:	68fb      	ldr	r3, [r7, #12]
 801384c:	781a      	ldrb	r2, [r3, #0]
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8013852:	68fb      	ldr	r3, [r7, #12]
 8013854:	3301      	adds	r3, #1
 8013856:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013858:	68f8      	ldr	r0, [r7, #12]
 801385a:	f7ff fa40 	bl	8012cde <SWAPBYTE>
 801385e:	4603      	mov	r3, r0
 8013860:	461a      	mov	r2, r3
 8013862:	687b      	ldr	r3, [r7, #4]
 8013864:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013866:	68fb      	ldr	r3, [r7, #12]
 8013868:	3301      	adds	r3, #1
 801386a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801386c:	68fb      	ldr	r3, [r7, #12]
 801386e:	3301      	adds	r3, #1
 8013870:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8013872:	68f8      	ldr	r0, [r7, #12]
 8013874:	f7ff fa33 	bl	8012cde <SWAPBYTE>
 8013878:	4603      	mov	r3, r0
 801387a:	461a      	mov	r2, r3
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8013880:	68fb      	ldr	r3, [r7, #12]
 8013882:	3301      	adds	r3, #1
 8013884:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013886:	68fb      	ldr	r3, [r7, #12]
 8013888:	3301      	adds	r3, #1
 801388a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801388c:	68f8      	ldr	r0, [r7, #12]
 801388e:	f7ff fa26 	bl	8012cde <SWAPBYTE>
 8013892:	4603      	mov	r3, r0
 8013894:	461a      	mov	r2, r3
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	80da      	strh	r2, [r3, #6]
}
 801389a:	bf00      	nop
 801389c:	3710      	adds	r7, #16
 801389e:	46bd      	mov	sp, r7
 80138a0:	bd80      	pop	{r7, pc}

080138a2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80138a2:	b580      	push	{r7, lr}
 80138a4:	b082      	sub	sp, #8
 80138a6:	af00      	add	r7, sp, #0
 80138a8:	6078      	str	r0, [r7, #4]
 80138aa:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80138ac:	2180      	movs	r1, #128	@ 0x80
 80138ae:	6878      	ldr	r0, [r7, #4]
 80138b0:	f003 fe9c 	bl	80175ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80138b4:	2100      	movs	r1, #0
 80138b6:	6878      	ldr	r0, [r7, #4]
 80138b8:	f003 fe98 	bl	80175ec <USBD_LL_StallEP>
}
 80138bc:	bf00      	nop
 80138be:	3708      	adds	r7, #8
 80138c0:	46bd      	mov	sp, r7
 80138c2:	bd80      	pop	{r7, pc}

080138c4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80138c4:	b580      	push	{r7, lr}
 80138c6:	b086      	sub	sp, #24
 80138c8:	af00      	add	r7, sp, #0
 80138ca:	60f8      	str	r0, [r7, #12]
 80138cc:	60b9      	str	r1, [r7, #8]
 80138ce:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80138d0:	2300      	movs	r3, #0
 80138d2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80138d4:	68fb      	ldr	r3, [r7, #12]
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	d042      	beq.n	8013960 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80138da:	68fb      	ldr	r3, [r7, #12]
 80138dc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80138de:	6938      	ldr	r0, [r7, #16]
 80138e0:	f000 f842 	bl	8013968 <USBD_GetLen>
 80138e4:	4603      	mov	r3, r0
 80138e6:	3301      	adds	r3, #1
 80138e8:	005b      	lsls	r3, r3, #1
 80138ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80138ee:	d808      	bhi.n	8013902 <USBD_GetString+0x3e>
 80138f0:	6938      	ldr	r0, [r7, #16]
 80138f2:	f000 f839 	bl	8013968 <USBD_GetLen>
 80138f6:	4603      	mov	r3, r0
 80138f8:	3301      	adds	r3, #1
 80138fa:	b29b      	uxth	r3, r3
 80138fc:	005b      	lsls	r3, r3, #1
 80138fe:	b29a      	uxth	r2, r3
 8013900:	e001      	b.n	8013906 <USBD_GetString+0x42>
 8013902:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801390a:	7dfb      	ldrb	r3, [r7, #23]
 801390c:	68ba      	ldr	r2, [r7, #8]
 801390e:	4413      	add	r3, r2
 8013910:	687a      	ldr	r2, [r7, #4]
 8013912:	7812      	ldrb	r2, [r2, #0]
 8013914:	701a      	strb	r2, [r3, #0]
  idx++;
 8013916:	7dfb      	ldrb	r3, [r7, #23]
 8013918:	3301      	adds	r3, #1
 801391a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801391c:	7dfb      	ldrb	r3, [r7, #23]
 801391e:	68ba      	ldr	r2, [r7, #8]
 8013920:	4413      	add	r3, r2
 8013922:	2203      	movs	r2, #3
 8013924:	701a      	strb	r2, [r3, #0]
  idx++;
 8013926:	7dfb      	ldrb	r3, [r7, #23]
 8013928:	3301      	adds	r3, #1
 801392a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801392c:	e013      	b.n	8013956 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 801392e:	7dfb      	ldrb	r3, [r7, #23]
 8013930:	68ba      	ldr	r2, [r7, #8]
 8013932:	4413      	add	r3, r2
 8013934:	693a      	ldr	r2, [r7, #16]
 8013936:	7812      	ldrb	r2, [r2, #0]
 8013938:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801393a:	693b      	ldr	r3, [r7, #16]
 801393c:	3301      	adds	r3, #1
 801393e:	613b      	str	r3, [r7, #16]
    idx++;
 8013940:	7dfb      	ldrb	r3, [r7, #23]
 8013942:	3301      	adds	r3, #1
 8013944:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8013946:	7dfb      	ldrb	r3, [r7, #23]
 8013948:	68ba      	ldr	r2, [r7, #8]
 801394a:	4413      	add	r3, r2
 801394c:	2200      	movs	r2, #0
 801394e:	701a      	strb	r2, [r3, #0]
    idx++;
 8013950:	7dfb      	ldrb	r3, [r7, #23]
 8013952:	3301      	adds	r3, #1
 8013954:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8013956:	693b      	ldr	r3, [r7, #16]
 8013958:	781b      	ldrb	r3, [r3, #0]
 801395a:	2b00      	cmp	r3, #0
 801395c:	d1e7      	bne.n	801392e <USBD_GetString+0x6a>
 801395e:	e000      	b.n	8013962 <USBD_GetString+0x9e>
    return;
 8013960:	bf00      	nop
  }
}
 8013962:	3718      	adds	r7, #24
 8013964:	46bd      	mov	sp, r7
 8013966:	bd80      	pop	{r7, pc}

08013968 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013968:	b480      	push	{r7}
 801396a:	b085      	sub	sp, #20
 801396c:	af00      	add	r7, sp, #0
 801396e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8013970:	2300      	movs	r3, #0
 8013972:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013978:	e005      	b.n	8013986 <USBD_GetLen+0x1e>
  {
    len++;
 801397a:	7bfb      	ldrb	r3, [r7, #15]
 801397c:	3301      	adds	r3, #1
 801397e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8013980:	68bb      	ldr	r3, [r7, #8]
 8013982:	3301      	adds	r3, #1
 8013984:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013986:	68bb      	ldr	r3, [r7, #8]
 8013988:	781b      	ldrb	r3, [r3, #0]
 801398a:	2b00      	cmp	r3, #0
 801398c:	d1f5      	bne.n	801397a <USBD_GetLen+0x12>
  }

  return len;
 801398e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013990:	4618      	mov	r0, r3
 8013992:	3714      	adds	r7, #20
 8013994:	46bd      	mov	sp, r7
 8013996:	f85d 7b04 	ldr.w	r7, [sp], #4
 801399a:	4770      	bx	lr

0801399c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801399c:	b580      	push	{r7, lr}
 801399e:	b084      	sub	sp, #16
 80139a0:	af00      	add	r7, sp, #0
 80139a2:	60f8      	str	r0, [r7, #12]
 80139a4:	60b9      	str	r1, [r7, #8]
 80139a6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80139a8:	68fb      	ldr	r3, [r7, #12]
 80139aa:	2202      	movs	r2, #2
 80139ac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	687a      	ldr	r2, [r7, #4]
 80139b4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80139b6:	68fb      	ldr	r3, [r7, #12]
 80139b8:	687a      	ldr	r2, [r7, #4]
 80139ba:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80139bc:	687b      	ldr	r3, [r7, #4]
 80139be:	68ba      	ldr	r2, [r7, #8]
 80139c0:	2100      	movs	r1, #0
 80139c2:	68f8      	ldr	r0, [r7, #12]
 80139c4:	f003 fe9b 	bl	80176fe <USBD_LL_Transmit>

  return USBD_OK;
 80139c8:	2300      	movs	r3, #0
}
 80139ca:	4618      	mov	r0, r3
 80139cc:	3710      	adds	r7, #16
 80139ce:	46bd      	mov	sp, r7
 80139d0:	bd80      	pop	{r7, pc}

080139d2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80139d2:	b580      	push	{r7, lr}
 80139d4:	b084      	sub	sp, #16
 80139d6:	af00      	add	r7, sp, #0
 80139d8:	60f8      	str	r0, [r7, #12]
 80139da:	60b9      	str	r1, [r7, #8]
 80139dc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80139de:	687b      	ldr	r3, [r7, #4]
 80139e0:	68ba      	ldr	r2, [r7, #8]
 80139e2:	2100      	movs	r1, #0
 80139e4:	68f8      	ldr	r0, [r7, #12]
 80139e6:	f003 fe8a 	bl	80176fe <USBD_LL_Transmit>

  return USBD_OK;
 80139ea:	2300      	movs	r3, #0
}
 80139ec:	4618      	mov	r0, r3
 80139ee:	3710      	adds	r7, #16
 80139f0:	46bd      	mov	sp, r7
 80139f2:	bd80      	pop	{r7, pc}

080139f4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80139f4:	b580      	push	{r7, lr}
 80139f6:	b084      	sub	sp, #16
 80139f8:	af00      	add	r7, sp, #0
 80139fa:	60f8      	str	r0, [r7, #12]
 80139fc:	60b9      	str	r1, [r7, #8]
 80139fe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	2203      	movs	r2, #3
 8013a04:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	687a      	ldr	r2, [r7, #4]
 8013a0c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8013a10:	68fb      	ldr	r3, [r7, #12]
 8013a12:	687a      	ldr	r2, [r7, #4]
 8013a14:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	68ba      	ldr	r2, [r7, #8]
 8013a1c:	2100      	movs	r1, #0
 8013a1e:	68f8      	ldr	r0, [r7, #12]
 8013a20:	f003 fe8e 	bl	8017740 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013a24:	2300      	movs	r3, #0
}
 8013a26:	4618      	mov	r0, r3
 8013a28:	3710      	adds	r7, #16
 8013a2a:	46bd      	mov	sp, r7
 8013a2c:	bd80      	pop	{r7, pc}

08013a2e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8013a2e:	b580      	push	{r7, lr}
 8013a30:	b084      	sub	sp, #16
 8013a32:	af00      	add	r7, sp, #0
 8013a34:	60f8      	str	r0, [r7, #12]
 8013a36:	60b9      	str	r1, [r7, #8]
 8013a38:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	68ba      	ldr	r2, [r7, #8]
 8013a3e:	2100      	movs	r1, #0
 8013a40:	68f8      	ldr	r0, [r7, #12]
 8013a42:	f003 fe7d 	bl	8017740 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013a46:	2300      	movs	r3, #0
}
 8013a48:	4618      	mov	r0, r3
 8013a4a:	3710      	adds	r7, #16
 8013a4c:	46bd      	mov	sp, r7
 8013a4e:	bd80      	pop	{r7, pc}

08013a50 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8013a50:	b580      	push	{r7, lr}
 8013a52:	b082      	sub	sp, #8
 8013a54:	af00      	add	r7, sp, #0
 8013a56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	2204      	movs	r2, #4
 8013a5c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013a60:	2300      	movs	r3, #0
 8013a62:	2200      	movs	r2, #0
 8013a64:	2100      	movs	r1, #0
 8013a66:	6878      	ldr	r0, [r7, #4]
 8013a68:	f003 fe49 	bl	80176fe <USBD_LL_Transmit>

  return USBD_OK;
 8013a6c:	2300      	movs	r3, #0
}
 8013a6e:	4618      	mov	r0, r3
 8013a70:	3708      	adds	r7, #8
 8013a72:	46bd      	mov	sp, r7
 8013a74:	bd80      	pop	{r7, pc}

08013a76 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013a76:	b580      	push	{r7, lr}
 8013a78:	b082      	sub	sp, #8
 8013a7a:	af00      	add	r7, sp, #0
 8013a7c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	2205      	movs	r2, #5
 8013a82:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013a86:	2300      	movs	r3, #0
 8013a88:	2200      	movs	r2, #0
 8013a8a:	2100      	movs	r1, #0
 8013a8c:	6878      	ldr	r0, [r7, #4]
 8013a8e:	f003 fe57 	bl	8017740 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013a92:	2300      	movs	r3, #0
}
 8013a94:	4618      	mov	r0, r3
 8013a96:	3708      	adds	r7, #8
 8013a98:	46bd      	mov	sp, r7
 8013a9a:	bd80      	pop	{r7, pc}

08013a9c <__NVIC_SetPriority>:
{
 8013a9c:	b480      	push	{r7}
 8013a9e:	b083      	sub	sp, #12
 8013aa0:	af00      	add	r7, sp, #0
 8013aa2:	4603      	mov	r3, r0
 8013aa4:	6039      	str	r1, [r7, #0]
 8013aa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013aac:	2b00      	cmp	r3, #0
 8013aae:	db0a      	blt.n	8013ac6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8013ab0:	683b      	ldr	r3, [r7, #0]
 8013ab2:	b2da      	uxtb	r2, r3
 8013ab4:	490c      	ldr	r1, [pc, #48]	@ (8013ae8 <__NVIC_SetPriority+0x4c>)
 8013ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013aba:	0112      	lsls	r2, r2, #4
 8013abc:	b2d2      	uxtb	r2, r2
 8013abe:	440b      	add	r3, r1
 8013ac0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8013ac4:	e00a      	b.n	8013adc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8013ac6:	683b      	ldr	r3, [r7, #0]
 8013ac8:	b2da      	uxtb	r2, r3
 8013aca:	4908      	ldr	r1, [pc, #32]	@ (8013aec <__NVIC_SetPriority+0x50>)
 8013acc:	79fb      	ldrb	r3, [r7, #7]
 8013ace:	f003 030f 	and.w	r3, r3, #15
 8013ad2:	3b04      	subs	r3, #4
 8013ad4:	0112      	lsls	r2, r2, #4
 8013ad6:	b2d2      	uxtb	r2, r2
 8013ad8:	440b      	add	r3, r1
 8013ada:	761a      	strb	r2, [r3, #24]
}
 8013adc:	bf00      	nop
 8013ade:	370c      	adds	r7, #12
 8013ae0:	46bd      	mov	sp, r7
 8013ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ae6:	4770      	bx	lr
 8013ae8:	e000e100 	.word	0xe000e100
 8013aec:	e000ed00 	.word	0xe000ed00

08013af0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8013af0:	b580      	push	{r7, lr}
 8013af2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8013af4:	4b05      	ldr	r3, [pc, #20]	@ (8013b0c <SysTick_Handler+0x1c>)
 8013af6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8013af8:	f001 feec 	bl	80158d4 <xTaskGetSchedulerState>
 8013afc:	4603      	mov	r3, r0
 8013afe:	2b01      	cmp	r3, #1
 8013b00:	d001      	beq.n	8013b06 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8013b02:	f002 ff21 	bl	8016948 <xPortSysTickHandler>
  }
}
 8013b06:	bf00      	nop
 8013b08:	bd80      	pop	{r7, pc}
 8013b0a:	bf00      	nop
 8013b0c:	e000e010 	.word	0xe000e010

08013b10 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8013b10:	b580      	push	{r7, lr}
 8013b12:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8013b14:	2100      	movs	r1, #0
 8013b16:	f06f 0004 	mvn.w	r0, #4
 8013b1a:	f7ff ffbf 	bl	8013a9c <__NVIC_SetPriority>
#endif
}
 8013b1e:	bf00      	nop
 8013b20:	bd80      	pop	{r7, pc}
	...

08013b24 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8013b24:	b480      	push	{r7}
 8013b26:	b083      	sub	sp, #12
 8013b28:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013b2a:	f3ef 8305 	mrs	r3, IPSR
 8013b2e:	603b      	str	r3, [r7, #0]
  return(result);
 8013b30:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d003      	beq.n	8013b3e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8013b36:	f06f 0305 	mvn.w	r3, #5
 8013b3a:	607b      	str	r3, [r7, #4]
 8013b3c:	e00c      	b.n	8013b58 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8013b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8013b68 <osKernelInitialize+0x44>)
 8013b40:	681b      	ldr	r3, [r3, #0]
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	d105      	bne.n	8013b52 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8013b46:	4b08      	ldr	r3, [pc, #32]	@ (8013b68 <osKernelInitialize+0x44>)
 8013b48:	2201      	movs	r2, #1
 8013b4a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8013b4c:	2300      	movs	r3, #0
 8013b4e:	607b      	str	r3, [r7, #4]
 8013b50:	e002      	b.n	8013b58 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8013b52:	f04f 33ff 	mov.w	r3, #4294967295
 8013b56:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8013b58:	687b      	ldr	r3, [r7, #4]
}
 8013b5a:	4618      	mov	r0, r3
 8013b5c:	370c      	adds	r7, #12
 8013b5e:	46bd      	mov	sp, r7
 8013b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b64:	4770      	bx	lr
 8013b66:	bf00      	nop
 8013b68:	2000623c 	.word	0x2000623c

08013b6c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8013b6c:	b580      	push	{r7, lr}
 8013b6e:	b082      	sub	sp, #8
 8013b70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013b72:	f3ef 8305 	mrs	r3, IPSR
 8013b76:	603b      	str	r3, [r7, #0]
  return(result);
 8013b78:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	d003      	beq.n	8013b86 <osKernelStart+0x1a>
    stat = osErrorISR;
 8013b7e:	f06f 0305 	mvn.w	r3, #5
 8013b82:	607b      	str	r3, [r7, #4]
 8013b84:	e010      	b.n	8013ba8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8013b86:	4b0b      	ldr	r3, [pc, #44]	@ (8013bb4 <osKernelStart+0x48>)
 8013b88:	681b      	ldr	r3, [r3, #0]
 8013b8a:	2b01      	cmp	r3, #1
 8013b8c:	d109      	bne.n	8013ba2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8013b8e:	f7ff ffbf 	bl	8013b10 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8013b92:	4b08      	ldr	r3, [pc, #32]	@ (8013bb4 <osKernelStart+0x48>)
 8013b94:	2202      	movs	r2, #2
 8013b96:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8013b98:	f001 fa28 	bl	8014fec <vTaskStartScheduler>
      stat = osOK;
 8013b9c:	2300      	movs	r3, #0
 8013b9e:	607b      	str	r3, [r7, #4]
 8013ba0:	e002      	b.n	8013ba8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8013ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8013ba6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8013ba8:	687b      	ldr	r3, [r7, #4]
}
 8013baa:	4618      	mov	r0, r3
 8013bac:	3708      	adds	r7, #8
 8013bae:	46bd      	mov	sp, r7
 8013bb0:	bd80      	pop	{r7, pc}
 8013bb2:	bf00      	nop
 8013bb4:	2000623c 	.word	0x2000623c

08013bb8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8013bb8:	b580      	push	{r7, lr}
 8013bba:	b08e      	sub	sp, #56	@ 0x38
 8013bbc:	af04      	add	r7, sp, #16
 8013bbe:	60f8      	str	r0, [r7, #12]
 8013bc0:	60b9      	str	r1, [r7, #8]
 8013bc2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8013bc4:	2300      	movs	r3, #0
 8013bc6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013bc8:	f3ef 8305 	mrs	r3, IPSR
 8013bcc:	617b      	str	r3, [r7, #20]
  return(result);
 8013bce:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8013bd0:	2b00      	cmp	r3, #0
 8013bd2:	d17e      	bne.n	8013cd2 <osThreadNew+0x11a>
 8013bd4:	68fb      	ldr	r3, [r7, #12]
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d07b      	beq.n	8013cd2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8013bda:	2380      	movs	r3, #128	@ 0x80
 8013bdc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8013bde:	2318      	movs	r3, #24
 8013be0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8013be2:	2300      	movs	r3, #0
 8013be4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8013be6:	f04f 33ff 	mov.w	r3, #4294967295
 8013bea:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d045      	beq.n	8013c7e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	681b      	ldr	r3, [r3, #0]
 8013bf6:	2b00      	cmp	r3, #0
 8013bf8:	d002      	beq.n	8013c00 <osThreadNew+0x48>
        name = attr->name;
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	681b      	ldr	r3, [r3, #0]
 8013bfe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	699b      	ldr	r3, [r3, #24]
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	d002      	beq.n	8013c0e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	699b      	ldr	r3, [r3, #24]
 8013c0c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8013c0e:	69fb      	ldr	r3, [r7, #28]
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	d008      	beq.n	8013c26 <osThreadNew+0x6e>
 8013c14:	69fb      	ldr	r3, [r7, #28]
 8013c16:	2b38      	cmp	r3, #56	@ 0x38
 8013c18:	d805      	bhi.n	8013c26 <osThreadNew+0x6e>
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	685b      	ldr	r3, [r3, #4]
 8013c1e:	f003 0301 	and.w	r3, r3, #1
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	d001      	beq.n	8013c2a <osThreadNew+0x72>
        return (NULL);
 8013c26:	2300      	movs	r3, #0
 8013c28:	e054      	b.n	8013cd4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8013c2a:	687b      	ldr	r3, [r7, #4]
 8013c2c:	695b      	ldr	r3, [r3, #20]
 8013c2e:	2b00      	cmp	r3, #0
 8013c30:	d003      	beq.n	8013c3a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	695b      	ldr	r3, [r3, #20]
 8013c36:	089b      	lsrs	r3, r3, #2
 8013c38:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	689b      	ldr	r3, [r3, #8]
 8013c3e:	2b00      	cmp	r3, #0
 8013c40:	d00e      	beq.n	8013c60 <osThreadNew+0xa8>
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	68db      	ldr	r3, [r3, #12]
 8013c46:	2ba7      	cmp	r3, #167	@ 0xa7
 8013c48:	d90a      	bls.n	8013c60 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8013c4e:	2b00      	cmp	r3, #0
 8013c50:	d006      	beq.n	8013c60 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	695b      	ldr	r3, [r3, #20]
 8013c56:	2b00      	cmp	r3, #0
 8013c58:	d002      	beq.n	8013c60 <osThreadNew+0xa8>
        mem = 1;
 8013c5a:	2301      	movs	r3, #1
 8013c5c:	61bb      	str	r3, [r7, #24]
 8013c5e:	e010      	b.n	8013c82 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	689b      	ldr	r3, [r3, #8]
 8013c64:	2b00      	cmp	r3, #0
 8013c66:	d10c      	bne.n	8013c82 <osThreadNew+0xca>
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	68db      	ldr	r3, [r3, #12]
 8013c6c:	2b00      	cmp	r3, #0
 8013c6e:	d108      	bne.n	8013c82 <osThreadNew+0xca>
 8013c70:	687b      	ldr	r3, [r7, #4]
 8013c72:	691b      	ldr	r3, [r3, #16]
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d104      	bne.n	8013c82 <osThreadNew+0xca>
          mem = 0;
 8013c78:	2300      	movs	r3, #0
 8013c7a:	61bb      	str	r3, [r7, #24]
 8013c7c:	e001      	b.n	8013c82 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8013c7e:	2300      	movs	r3, #0
 8013c80:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8013c82:	69bb      	ldr	r3, [r7, #24]
 8013c84:	2b01      	cmp	r3, #1
 8013c86:	d110      	bne.n	8013caa <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8013c8c:	687a      	ldr	r2, [r7, #4]
 8013c8e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8013c90:	9202      	str	r2, [sp, #8]
 8013c92:	9301      	str	r3, [sp, #4]
 8013c94:	69fb      	ldr	r3, [r7, #28]
 8013c96:	9300      	str	r3, [sp, #0]
 8013c98:	68bb      	ldr	r3, [r7, #8]
 8013c9a:	6a3a      	ldr	r2, [r7, #32]
 8013c9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013c9e:	68f8      	ldr	r0, [r7, #12]
 8013ca0:	f000 ffb0 	bl	8014c04 <xTaskCreateStatic>
 8013ca4:	4603      	mov	r3, r0
 8013ca6:	613b      	str	r3, [r7, #16]
 8013ca8:	e013      	b.n	8013cd2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8013caa:	69bb      	ldr	r3, [r7, #24]
 8013cac:	2b00      	cmp	r3, #0
 8013cae:	d110      	bne.n	8013cd2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8013cb0:	6a3b      	ldr	r3, [r7, #32]
 8013cb2:	b29a      	uxth	r2, r3
 8013cb4:	f107 0310 	add.w	r3, r7, #16
 8013cb8:	9301      	str	r3, [sp, #4]
 8013cba:	69fb      	ldr	r3, [r7, #28]
 8013cbc:	9300      	str	r3, [sp, #0]
 8013cbe:	68bb      	ldr	r3, [r7, #8]
 8013cc0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013cc2:	68f8      	ldr	r0, [r7, #12]
 8013cc4:	f000 fffe 	bl	8014cc4 <xTaskCreate>
 8013cc8:	4603      	mov	r3, r0
 8013cca:	2b01      	cmp	r3, #1
 8013ccc:	d001      	beq.n	8013cd2 <osThreadNew+0x11a>
            hTask = NULL;
 8013cce:	2300      	movs	r3, #0
 8013cd0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8013cd2:	693b      	ldr	r3, [r7, #16]
}
 8013cd4:	4618      	mov	r0, r3
 8013cd6:	3728      	adds	r7, #40	@ 0x28
 8013cd8:	46bd      	mov	sp, r7
 8013cda:	bd80      	pop	{r7, pc}

08013cdc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8013cdc:	b580      	push	{r7, lr}
 8013cde:	b084      	sub	sp, #16
 8013ce0:	af00      	add	r7, sp, #0
 8013ce2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013ce4:	f3ef 8305 	mrs	r3, IPSR
 8013ce8:	60bb      	str	r3, [r7, #8]
  return(result);
 8013cea:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d003      	beq.n	8013cf8 <osDelay+0x1c>
    stat = osErrorISR;
 8013cf0:	f06f 0305 	mvn.w	r3, #5
 8013cf4:	60fb      	str	r3, [r7, #12]
 8013cf6:	e007      	b.n	8013d08 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8013cf8:	2300      	movs	r3, #0
 8013cfa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d002      	beq.n	8013d08 <osDelay+0x2c>
      vTaskDelay(ticks);
 8013d02:	6878      	ldr	r0, [r7, #4]
 8013d04:	f001 f93c 	bl	8014f80 <vTaskDelay>
    }
  }

  return (stat);
 8013d08:	68fb      	ldr	r3, [r7, #12]
}
 8013d0a:	4618      	mov	r0, r3
 8013d0c:	3710      	adds	r7, #16
 8013d0e:	46bd      	mov	sp, r7
 8013d10:	bd80      	pop	{r7, pc}
	...

08013d14 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8013d14:	b480      	push	{r7}
 8013d16:	b085      	sub	sp, #20
 8013d18:	af00      	add	r7, sp, #0
 8013d1a:	60f8      	str	r0, [r7, #12]
 8013d1c:	60b9      	str	r1, [r7, #8]
 8013d1e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8013d20:	68fb      	ldr	r3, [r7, #12]
 8013d22:	4a07      	ldr	r2, [pc, #28]	@ (8013d40 <vApplicationGetIdleTaskMemory+0x2c>)
 8013d24:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8013d26:	68bb      	ldr	r3, [r7, #8]
 8013d28:	4a06      	ldr	r2, [pc, #24]	@ (8013d44 <vApplicationGetIdleTaskMemory+0x30>)
 8013d2a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8013d2c:	687b      	ldr	r3, [r7, #4]
 8013d2e:	2280      	movs	r2, #128	@ 0x80
 8013d30:	601a      	str	r2, [r3, #0]
}
 8013d32:	bf00      	nop
 8013d34:	3714      	adds	r7, #20
 8013d36:	46bd      	mov	sp, r7
 8013d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d3c:	4770      	bx	lr
 8013d3e:	bf00      	nop
 8013d40:	20006240 	.word	0x20006240
 8013d44:	200062e8 	.word	0x200062e8

08013d48 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8013d48:	b480      	push	{r7}
 8013d4a:	b085      	sub	sp, #20
 8013d4c:	af00      	add	r7, sp, #0
 8013d4e:	60f8      	str	r0, [r7, #12]
 8013d50:	60b9      	str	r1, [r7, #8]
 8013d52:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8013d54:	68fb      	ldr	r3, [r7, #12]
 8013d56:	4a07      	ldr	r2, [pc, #28]	@ (8013d74 <vApplicationGetTimerTaskMemory+0x2c>)
 8013d58:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8013d5a:	68bb      	ldr	r3, [r7, #8]
 8013d5c:	4a06      	ldr	r2, [pc, #24]	@ (8013d78 <vApplicationGetTimerTaskMemory+0x30>)
 8013d5e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8013d60:	687b      	ldr	r3, [r7, #4]
 8013d62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013d66:	601a      	str	r2, [r3, #0]
}
 8013d68:	bf00      	nop
 8013d6a:	3714      	adds	r7, #20
 8013d6c:	46bd      	mov	sp, r7
 8013d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d72:	4770      	bx	lr
 8013d74:	200064e8 	.word	0x200064e8
 8013d78:	20006590 	.word	0x20006590

08013d7c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8013d7c:	b480      	push	{r7}
 8013d7e:	b083      	sub	sp, #12
 8013d80:	af00      	add	r7, sp, #0
 8013d82:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	f103 0208 	add.w	r2, r3, #8
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8013d8e:	687b      	ldr	r3, [r7, #4]
 8013d90:	f04f 32ff 	mov.w	r2, #4294967295
 8013d94:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	f103 0208 	add.w	r2, r3, #8
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013da0:	687b      	ldr	r3, [r7, #4]
 8013da2:	f103 0208 	add.w	r2, r3, #8
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	2200      	movs	r2, #0
 8013dae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8013db0:	bf00      	nop
 8013db2:	370c      	adds	r7, #12
 8013db4:	46bd      	mov	sp, r7
 8013db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dba:	4770      	bx	lr

08013dbc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8013dbc:	b480      	push	{r7}
 8013dbe:	b083      	sub	sp, #12
 8013dc0:	af00      	add	r7, sp, #0
 8013dc2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	2200      	movs	r2, #0
 8013dc8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8013dca:	bf00      	nop
 8013dcc:	370c      	adds	r7, #12
 8013dce:	46bd      	mov	sp, r7
 8013dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dd4:	4770      	bx	lr

08013dd6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013dd6:	b480      	push	{r7}
 8013dd8:	b085      	sub	sp, #20
 8013dda:	af00      	add	r7, sp, #0
 8013ddc:	6078      	str	r0, [r7, #4]
 8013dde:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8013de0:	687b      	ldr	r3, [r7, #4]
 8013de2:	685b      	ldr	r3, [r3, #4]
 8013de4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8013de6:	683b      	ldr	r3, [r7, #0]
 8013de8:	68fa      	ldr	r2, [r7, #12]
 8013dea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8013dec:	68fb      	ldr	r3, [r7, #12]
 8013dee:	689a      	ldr	r2, [r3, #8]
 8013df0:	683b      	ldr	r3, [r7, #0]
 8013df2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8013df4:	68fb      	ldr	r3, [r7, #12]
 8013df6:	689b      	ldr	r3, [r3, #8]
 8013df8:	683a      	ldr	r2, [r7, #0]
 8013dfa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8013dfc:	68fb      	ldr	r3, [r7, #12]
 8013dfe:	683a      	ldr	r2, [r7, #0]
 8013e00:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8013e02:	683b      	ldr	r3, [r7, #0]
 8013e04:	687a      	ldr	r2, [r7, #4]
 8013e06:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013e08:	687b      	ldr	r3, [r7, #4]
 8013e0a:	681b      	ldr	r3, [r3, #0]
 8013e0c:	1c5a      	adds	r2, r3, #1
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	601a      	str	r2, [r3, #0]
}
 8013e12:	bf00      	nop
 8013e14:	3714      	adds	r7, #20
 8013e16:	46bd      	mov	sp, r7
 8013e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e1c:	4770      	bx	lr

08013e1e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013e1e:	b480      	push	{r7}
 8013e20:	b085      	sub	sp, #20
 8013e22:	af00      	add	r7, sp, #0
 8013e24:	6078      	str	r0, [r7, #4]
 8013e26:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8013e28:	683b      	ldr	r3, [r7, #0]
 8013e2a:	681b      	ldr	r3, [r3, #0]
 8013e2c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8013e2e:	68bb      	ldr	r3, [r7, #8]
 8013e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e34:	d103      	bne.n	8013e3e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8013e36:	687b      	ldr	r3, [r7, #4]
 8013e38:	691b      	ldr	r3, [r3, #16]
 8013e3a:	60fb      	str	r3, [r7, #12]
 8013e3c:	e00c      	b.n	8013e58 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	3308      	adds	r3, #8
 8013e42:	60fb      	str	r3, [r7, #12]
 8013e44:	e002      	b.n	8013e4c <vListInsert+0x2e>
 8013e46:	68fb      	ldr	r3, [r7, #12]
 8013e48:	685b      	ldr	r3, [r3, #4]
 8013e4a:	60fb      	str	r3, [r7, #12]
 8013e4c:	68fb      	ldr	r3, [r7, #12]
 8013e4e:	685b      	ldr	r3, [r3, #4]
 8013e50:	681b      	ldr	r3, [r3, #0]
 8013e52:	68ba      	ldr	r2, [r7, #8]
 8013e54:	429a      	cmp	r2, r3
 8013e56:	d2f6      	bcs.n	8013e46 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8013e58:	68fb      	ldr	r3, [r7, #12]
 8013e5a:	685a      	ldr	r2, [r3, #4]
 8013e5c:	683b      	ldr	r3, [r7, #0]
 8013e5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8013e60:	683b      	ldr	r3, [r7, #0]
 8013e62:	685b      	ldr	r3, [r3, #4]
 8013e64:	683a      	ldr	r2, [r7, #0]
 8013e66:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8013e68:	683b      	ldr	r3, [r7, #0]
 8013e6a:	68fa      	ldr	r2, [r7, #12]
 8013e6c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8013e6e:	68fb      	ldr	r3, [r7, #12]
 8013e70:	683a      	ldr	r2, [r7, #0]
 8013e72:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8013e74:	683b      	ldr	r3, [r7, #0]
 8013e76:	687a      	ldr	r2, [r7, #4]
 8013e78:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013e7a:	687b      	ldr	r3, [r7, #4]
 8013e7c:	681b      	ldr	r3, [r3, #0]
 8013e7e:	1c5a      	adds	r2, r3, #1
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	601a      	str	r2, [r3, #0]
}
 8013e84:	bf00      	nop
 8013e86:	3714      	adds	r7, #20
 8013e88:	46bd      	mov	sp, r7
 8013e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e8e:	4770      	bx	lr

08013e90 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8013e90:	b480      	push	{r7}
 8013e92:	b085      	sub	sp, #20
 8013e94:	af00      	add	r7, sp, #0
 8013e96:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	691b      	ldr	r3, [r3, #16]
 8013e9c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	685b      	ldr	r3, [r3, #4]
 8013ea2:	687a      	ldr	r2, [r7, #4]
 8013ea4:	6892      	ldr	r2, [r2, #8]
 8013ea6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	689b      	ldr	r3, [r3, #8]
 8013eac:	687a      	ldr	r2, [r7, #4]
 8013eae:	6852      	ldr	r2, [r2, #4]
 8013eb0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8013eb2:	68fb      	ldr	r3, [r7, #12]
 8013eb4:	685b      	ldr	r3, [r3, #4]
 8013eb6:	687a      	ldr	r2, [r7, #4]
 8013eb8:	429a      	cmp	r2, r3
 8013eba:	d103      	bne.n	8013ec4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	689a      	ldr	r2, [r3, #8]
 8013ec0:	68fb      	ldr	r3, [r7, #12]
 8013ec2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	2200      	movs	r2, #0
 8013ec8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8013eca:	68fb      	ldr	r3, [r7, #12]
 8013ecc:	681b      	ldr	r3, [r3, #0]
 8013ece:	1e5a      	subs	r2, r3, #1
 8013ed0:	68fb      	ldr	r3, [r7, #12]
 8013ed2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8013ed4:	68fb      	ldr	r3, [r7, #12]
 8013ed6:	681b      	ldr	r3, [r3, #0]
}
 8013ed8:	4618      	mov	r0, r3
 8013eda:	3714      	adds	r7, #20
 8013edc:	46bd      	mov	sp, r7
 8013ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ee2:	4770      	bx	lr

08013ee4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8013ee4:	b580      	push	{r7, lr}
 8013ee6:	b084      	sub	sp, #16
 8013ee8:	af00      	add	r7, sp, #0
 8013eea:	6078      	str	r0, [r7, #4]
 8013eec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8013eee:	687b      	ldr	r3, [r7, #4]
 8013ef0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013ef2:	68fb      	ldr	r3, [r7, #12]
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	d10b      	bne.n	8013f10 <xQueueGenericReset+0x2c>
	__asm volatile
 8013ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013efc:	f383 8811 	msr	BASEPRI, r3
 8013f00:	f3bf 8f6f 	isb	sy
 8013f04:	f3bf 8f4f 	dsb	sy
 8013f08:	60bb      	str	r3, [r7, #8]
}
 8013f0a:	bf00      	nop
 8013f0c:	bf00      	nop
 8013f0e:	e7fd      	b.n	8013f0c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8013f10:	f002 fc8a 	bl	8016828 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013f14:	68fb      	ldr	r3, [r7, #12]
 8013f16:	681a      	ldr	r2, [r3, #0]
 8013f18:	68fb      	ldr	r3, [r7, #12]
 8013f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013f1c:	68f9      	ldr	r1, [r7, #12]
 8013f1e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8013f20:	fb01 f303 	mul.w	r3, r1, r3
 8013f24:	441a      	add	r2, r3
 8013f26:	68fb      	ldr	r3, [r7, #12]
 8013f28:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8013f2a:	68fb      	ldr	r3, [r7, #12]
 8013f2c:	2200      	movs	r2, #0
 8013f2e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8013f30:	68fb      	ldr	r3, [r7, #12]
 8013f32:	681a      	ldr	r2, [r3, #0]
 8013f34:	68fb      	ldr	r3, [r7, #12]
 8013f36:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013f38:	68fb      	ldr	r3, [r7, #12]
 8013f3a:	681a      	ldr	r2, [r3, #0]
 8013f3c:	68fb      	ldr	r3, [r7, #12]
 8013f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013f40:	3b01      	subs	r3, #1
 8013f42:	68f9      	ldr	r1, [r7, #12]
 8013f44:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8013f46:	fb01 f303 	mul.w	r3, r1, r3
 8013f4a:	441a      	add	r2, r3
 8013f4c:	68fb      	ldr	r3, [r7, #12]
 8013f4e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8013f50:	68fb      	ldr	r3, [r7, #12]
 8013f52:	22ff      	movs	r2, #255	@ 0xff
 8013f54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8013f58:	68fb      	ldr	r3, [r7, #12]
 8013f5a:	22ff      	movs	r2, #255	@ 0xff
 8013f5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8013f60:	683b      	ldr	r3, [r7, #0]
 8013f62:	2b00      	cmp	r3, #0
 8013f64:	d114      	bne.n	8013f90 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013f66:	68fb      	ldr	r3, [r7, #12]
 8013f68:	691b      	ldr	r3, [r3, #16]
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d01a      	beq.n	8013fa4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013f6e:	68fb      	ldr	r3, [r7, #12]
 8013f70:	3310      	adds	r3, #16
 8013f72:	4618      	mov	r0, r3
 8013f74:	f001 fad8 	bl	8015528 <xTaskRemoveFromEventList>
 8013f78:	4603      	mov	r3, r0
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	d012      	beq.n	8013fa4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8013f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8013fb4 <xQueueGenericReset+0xd0>)
 8013f80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013f84:	601a      	str	r2, [r3, #0]
 8013f86:	f3bf 8f4f 	dsb	sy
 8013f8a:	f3bf 8f6f 	isb	sy
 8013f8e:	e009      	b.n	8013fa4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8013f90:	68fb      	ldr	r3, [r7, #12]
 8013f92:	3310      	adds	r3, #16
 8013f94:	4618      	mov	r0, r3
 8013f96:	f7ff fef1 	bl	8013d7c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8013f9a:	68fb      	ldr	r3, [r7, #12]
 8013f9c:	3324      	adds	r3, #36	@ 0x24
 8013f9e:	4618      	mov	r0, r3
 8013fa0:	f7ff feec 	bl	8013d7c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8013fa4:	f002 fc72 	bl	801688c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8013fa8:	2301      	movs	r3, #1
}
 8013faa:	4618      	mov	r0, r3
 8013fac:	3710      	adds	r7, #16
 8013fae:	46bd      	mov	sp, r7
 8013fb0:	bd80      	pop	{r7, pc}
 8013fb2:	bf00      	nop
 8013fb4:	e000ed04 	.word	0xe000ed04

08013fb8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8013fb8:	b580      	push	{r7, lr}
 8013fba:	b08e      	sub	sp, #56	@ 0x38
 8013fbc:	af02      	add	r7, sp, #8
 8013fbe:	60f8      	str	r0, [r7, #12]
 8013fc0:	60b9      	str	r1, [r7, #8]
 8013fc2:	607a      	str	r2, [r7, #4]
 8013fc4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013fc6:	68fb      	ldr	r3, [r7, #12]
 8013fc8:	2b00      	cmp	r3, #0
 8013fca:	d10b      	bne.n	8013fe4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8013fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fd0:	f383 8811 	msr	BASEPRI, r3
 8013fd4:	f3bf 8f6f 	isb	sy
 8013fd8:	f3bf 8f4f 	dsb	sy
 8013fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8013fde:	bf00      	nop
 8013fe0:	bf00      	nop
 8013fe2:	e7fd      	b.n	8013fe0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8013fe4:	683b      	ldr	r3, [r7, #0]
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	d10b      	bne.n	8014002 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8013fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fee:	f383 8811 	msr	BASEPRI, r3
 8013ff2:	f3bf 8f6f 	isb	sy
 8013ff6:	f3bf 8f4f 	dsb	sy
 8013ffa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8013ffc:	bf00      	nop
 8013ffe:	bf00      	nop
 8014000:	e7fd      	b.n	8013ffe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8014002:	687b      	ldr	r3, [r7, #4]
 8014004:	2b00      	cmp	r3, #0
 8014006:	d002      	beq.n	801400e <xQueueGenericCreateStatic+0x56>
 8014008:	68bb      	ldr	r3, [r7, #8]
 801400a:	2b00      	cmp	r3, #0
 801400c:	d001      	beq.n	8014012 <xQueueGenericCreateStatic+0x5a>
 801400e:	2301      	movs	r3, #1
 8014010:	e000      	b.n	8014014 <xQueueGenericCreateStatic+0x5c>
 8014012:	2300      	movs	r3, #0
 8014014:	2b00      	cmp	r3, #0
 8014016:	d10b      	bne.n	8014030 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8014018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801401c:	f383 8811 	msr	BASEPRI, r3
 8014020:	f3bf 8f6f 	isb	sy
 8014024:	f3bf 8f4f 	dsb	sy
 8014028:	623b      	str	r3, [r7, #32]
}
 801402a:	bf00      	nop
 801402c:	bf00      	nop
 801402e:	e7fd      	b.n	801402c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	2b00      	cmp	r3, #0
 8014034:	d102      	bne.n	801403c <xQueueGenericCreateStatic+0x84>
 8014036:	68bb      	ldr	r3, [r7, #8]
 8014038:	2b00      	cmp	r3, #0
 801403a:	d101      	bne.n	8014040 <xQueueGenericCreateStatic+0x88>
 801403c:	2301      	movs	r3, #1
 801403e:	e000      	b.n	8014042 <xQueueGenericCreateStatic+0x8a>
 8014040:	2300      	movs	r3, #0
 8014042:	2b00      	cmp	r3, #0
 8014044:	d10b      	bne.n	801405e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8014046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801404a:	f383 8811 	msr	BASEPRI, r3
 801404e:	f3bf 8f6f 	isb	sy
 8014052:	f3bf 8f4f 	dsb	sy
 8014056:	61fb      	str	r3, [r7, #28]
}
 8014058:	bf00      	nop
 801405a:	bf00      	nop
 801405c:	e7fd      	b.n	801405a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801405e:	2350      	movs	r3, #80	@ 0x50
 8014060:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8014062:	697b      	ldr	r3, [r7, #20]
 8014064:	2b50      	cmp	r3, #80	@ 0x50
 8014066:	d00b      	beq.n	8014080 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8014068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801406c:	f383 8811 	msr	BASEPRI, r3
 8014070:	f3bf 8f6f 	isb	sy
 8014074:	f3bf 8f4f 	dsb	sy
 8014078:	61bb      	str	r3, [r7, #24]
}
 801407a:	bf00      	nop
 801407c:	bf00      	nop
 801407e:	e7fd      	b.n	801407c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8014080:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014082:	683b      	ldr	r3, [r7, #0]
 8014084:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8014086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014088:	2b00      	cmp	r3, #0
 801408a:	d00d      	beq.n	80140a8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801408c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801408e:	2201      	movs	r2, #1
 8014090:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014094:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8014098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801409a:	9300      	str	r3, [sp, #0]
 801409c:	4613      	mov	r3, r2
 801409e:	687a      	ldr	r2, [r7, #4]
 80140a0:	68b9      	ldr	r1, [r7, #8]
 80140a2:	68f8      	ldr	r0, [r7, #12]
 80140a4:	f000 f840 	bl	8014128 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80140a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80140aa:	4618      	mov	r0, r3
 80140ac:	3730      	adds	r7, #48	@ 0x30
 80140ae:	46bd      	mov	sp, r7
 80140b0:	bd80      	pop	{r7, pc}

080140b2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80140b2:	b580      	push	{r7, lr}
 80140b4:	b08a      	sub	sp, #40	@ 0x28
 80140b6:	af02      	add	r7, sp, #8
 80140b8:	60f8      	str	r0, [r7, #12]
 80140ba:	60b9      	str	r1, [r7, #8]
 80140bc:	4613      	mov	r3, r2
 80140be:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	2b00      	cmp	r3, #0
 80140c4:	d10b      	bne.n	80140de <xQueueGenericCreate+0x2c>
	__asm volatile
 80140c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140ca:	f383 8811 	msr	BASEPRI, r3
 80140ce:	f3bf 8f6f 	isb	sy
 80140d2:	f3bf 8f4f 	dsb	sy
 80140d6:	613b      	str	r3, [r7, #16]
}
 80140d8:	bf00      	nop
 80140da:	bf00      	nop
 80140dc:	e7fd      	b.n	80140da <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80140de:	68fb      	ldr	r3, [r7, #12]
 80140e0:	68ba      	ldr	r2, [r7, #8]
 80140e2:	fb02 f303 	mul.w	r3, r2, r3
 80140e6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80140e8:	69fb      	ldr	r3, [r7, #28]
 80140ea:	3350      	adds	r3, #80	@ 0x50
 80140ec:	4618      	mov	r0, r3
 80140ee:	f002 fcbd 	bl	8016a6c <pvPortMalloc>
 80140f2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80140f4:	69bb      	ldr	r3, [r7, #24]
 80140f6:	2b00      	cmp	r3, #0
 80140f8:	d011      	beq.n	801411e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80140fa:	69bb      	ldr	r3, [r7, #24]
 80140fc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80140fe:	697b      	ldr	r3, [r7, #20]
 8014100:	3350      	adds	r3, #80	@ 0x50
 8014102:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8014104:	69bb      	ldr	r3, [r7, #24]
 8014106:	2200      	movs	r2, #0
 8014108:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801410c:	79fa      	ldrb	r2, [r7, #7]
 801410e:	69bb      	ldr	r3, [r7, #24]
 8014110:	9300      	str	r3, [sp, #0]
 8014112:	4613      	mov	r3, r2
 8014114:	697a      	ldr	r2, [r7, #20]
 8014116:	68b9      	ldr	r1, [r7, #8]
 8014118:	68f8      	ldr	r0, [r7, #12]
 801411a:	f000 f805 	bl	8014128 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801411e:	69bb      	ldr	r3, [r7, #24]
	}
 8014120:	4618      	mov	r0, r3
 8014122:	3720      	adds	r7, #32
 8014124:	46bd      	mov	sp, r7
 8014126:	bd80      	pop	{r7, pc}

08014128 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8014128:	b580      	push	{r7, lr}
 801412a:	b084      	sub	sp, #16
 801412c:	af00      	add	r7, sp, #0
 801412e:	60f8      	str	r0, [r7, #12]
 8014130:	60b9      	str	r1, [r7, #8]
 8014132:	607a      	str	r2, [r7, #4]
 8014134:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8014136:	68bb      	ldr	r3, [r7, #8]
 8014138:	2b00      	cmp	r3, #0
 801413a:	d103      	bne.n	8014144 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801413c:	69bb      	ldr	r3, [r7, #24]
 801413e:	69ba      	ldr	r2, [r7, #24]
 8014140:	601a      	str	r2, [r3, #0]
 8014142:	e002      	b.n	801414a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8014144:	69bb      	ldr	r3, [r7, #24]
 8014146:	687a      	ldr	r2, [r7, #4]
 8014148:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801414a:	69bb      	ldr	r3, [r7, #24]
 801414c:	68fa      	ldr	r2, [r7, #12]
 801414e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8014150:	69bb      	ldr	r3, [r7, #24]
 8014152:	68ba      	ldr	r2, [r7, #8]
 8014154:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8014156:	2101      	movs	r1, #1
 8014158:	69b8      	ldr	r0, [r7, #24]
 801415a:	f7ff fec3 	bl	8013ee4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 801415e:	69bb      	ldr	r3, [r7, #24]
 8014160:	78fa      	ldrb	r2, [r7, #3]
 8014162:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8014166:	bf00      	nop
 8014168:	3710      	adds	r7, #16
 801416a:	46bd      	mov	sp, r7
 801416c:	bd80      	pop	{r7, pc}

0801416e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 801416e:	b580      	push	{r7, lr}
 8014170:	b082      	sub	sp, #8
 8014172:	af00      	add	r7, sp, #0
 8014174:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	2b00      	cmp	r3, #0
 801417a:	d00e      	beq.n	801419a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	2200      	movs	r2, #0
 8014180:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8014182:	687b      	ldr	r3, [r7, #4]
 8014184:	2200      	movs	r2, #0
 8014186:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8014188:	687b      	ldr	r3, [r7, #4]
 801418a:	2200      	movs	r2, #0
 801418c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 801418e:	2300      	movs	r3, #0
 8014190:	2200      	movs	r2, #0
 8014192:	2100      	movs	r1, #0
 8014194:	6878      	ldr	r0, [r7, #4]
 8014196:	f000 f81d 	bl	80141d4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 801419a:	bf00      	nop
 801419c:	3708      	adds	r7, #8
 801419e:	46bd      	mov	sp, r7
 80141a0:	bd80      	pop	{r7, pc}

080141a2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80141a2:	b580      	push	{r7, lr}
 80141a4:	b086      	sub	sp, #24
 80141a6:	af00      	add	r7, sp, #0
 80141a8:	4603      	mov	r3, r0
 80141aa:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80141ac:	2301      	movs	r3, #1
 80141ae:	617b      	str	r3, [r7, #20]
 80141b0:	2300      	movs	r3, #0
 80141b2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80141b4:	79fb      	ldrb	r3, [r7, #7]
 80141b6:	461a      	mov	r2, r3
 80141b8:	6939      	ldr	r1, [r7, #16]
 80141ba:	6978      	ldr	r0, [r7, #20]
 80141bc:	f7ff ff79 	bl	80140b2 <xQueueGenericCreate>
 80141c0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80141c2:	68f8      	ldr	r0, [r7, #12]
 80141c4:	f7ff ffd3 	bl	801416e <prvInitialiseMutex>

		return xNewQueue;
 80141c8:	68fb      	ldr	r3, [r7, #12]
	}
 80141ca:	4618      	mov	r0, r3
 80141cc:	3718      	adds	r7, #24
 80141ce:	46bd      	mov	sp, r7
 80141d0:	bd80      	pop	{r7, pc}
	...

080141d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80141d4:	b580      	push	{r7, lr}
 80141d6:	b08e      	sub	sp, #56	@ 0x38
 80141d8:	af00      	add	r7, sp, #0
 80141da:	60f8      	str	r0, [r7, #12]
 80141dc:	60b9      	str	r1, [r7, #8]
 80141de:	607a      	str	r2, [r7, #4]
 80141e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80141e2:	2300      	movs	r3, #0
 80141e4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80141e6:	68fb      	ldr	r3, [r7, #12]
 80141e8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80141ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141ec:	2b00      	cmp	r3, #0
 80141ee:	d10b      	bne.n	8014208 <xQueueGenericSend+0x34>
	__asm volatile
 80141f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80141f4:	f383 8811 	msr	BASEPRI, r3
 80141f8:	f3bf 8f6f 	isb	sy
 80141fc:	f3bf 8f4f 	dsb	sy
 8014200:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014202:	bf00      	nop
 8014204:	bf00      	nop
 8014206:	e7fd      	b.n	8014204 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014208:	68bb      	ldr	r3, [r7, #8]
 801420a:	2b00      	cmp	r3, #0
 801420c:	d103      	bne.n	8014216 <xQueueGenericSend+0x42>
 801420e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014212:	2b00      	cmp	r3, #0
 8014214:	d101      	bne.n	801421a <xQueueGenericSend+0x46>
 8014216:	2301      	movs	r3, #1
 8014218:	e000      	b.n	801421c <xQueueGenericSend+0x48>
 801421a:	2300      	movs	r3, #0
 801421c:	2b00      	cmp	r3, #0
 801421e:	d10b      	bne.n	8014238 <xQueueGenericSend+0x64>
	__asm volatile
 8014220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014224:	f383 8811 	msr	BASEPRI, r3
 8014228:	f3bf 8f6f 	isb	sy
 801422c:	f3bf 8f4f 	dsb	sy
 8014230:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014232:	bf00      	nop
 8014234:	bf00      	nop
 8014236:	e7fd      	b.n	8014234 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014238:	683b      	ldr	r3, [r7, #0]
 801423a:	2b02      	cmp	r3, #2
 801423c:	d103      	bne.n	8014246 <xQueueGenericSend+0x72>
 801423e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014240:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014242:	2b01      	cmp	r3, #1
 8014244:	d101      	bne.n	801424a <xQueueGenericSend+0x76>
 8014246:	2301      	movs	r3, #1
 8014248:	e000      	b.n	801424c <xQueueGenericSend+0x78>
 801424a:	2300      	movs	r3, #0
 801424c:	2b00      	cmp	r3, #0
 801424e:	d10b      	bne.n	8014268 <xQueueGenericSend+0x94>
	__asm volatile
 8014250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014254:	f383 8811 	msr	BASEPRI, r3
 8014258:	f3bf 8f6f 	isb	sy
 801425c:	f3bf 8f4f 	dsb	sy
 8014260:	623b      	str	r3, [r7, #32]
}
 8014262:	bf00      	nop
 8014264:	bf00      	nop
 8014266:	e7fd      	b.n	8014264 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014268:	f001 fb34 	bl	80158d4 <xTaskGetSchedulerState>
 801426c:	4603      	mov	r3, r0
 801426e:	2b00      	cmp	r3, #0
 8014270:	d102      	bne.n	8014278 <xQueueGenericSend+0xa4>
 8014272:	687b      	ldr	r3, [r7, #4]
 8014274:	2b00      	cmp	r3, #0
 8014276:	d101      	bne.n	801427c <xQueueGenericSend+0xa8>
 8014278:	2301      	movs	r3, #1
 801427a:	e000      	b.n	801427e <xQueueGenericSend+0xaa>
 801427c:	2300      	movs	r3, #0
 801427e:	2b00      	cmp	r3, #0
 8014280:	d10b      	bne.n	801429a <xQueueGenericSend+0xc6>
	__asm volatile
 8014282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014286:	f383 8811 	msr	BASEPRI, r3
 801428a:	f3bf 8f6f 	isb	sy
 801428e:	f3bf 8f4f 	dsb	sy
 8014292:	61fb      	str	r3, [r7, #28]
}
 8014294:	bf00      	nop
 8014296:	bf00      	nop
 8014298:	e7fd      	b.n	8014296 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801429a:	f002 fac5 	bl	8016828 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801429e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80142a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80142a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80142a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80142a6:	429a      	cmp	r2, r3
 80142a8:	d302      	bcc.n	80142b0 <xQueueGenericSend+0xdc>
 80142aa:	683b      	ldr	r3, [r7, #0]
 80142ac:	2b02      	cmp	r3, #2
 80142ae:	d129      	bne.n	8014304 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80142b0:	683a      	ldr	r2, [r7, #0]
 80142b2:	68b9      	ldr	r1, [r7, #8]
 80142b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80142b6:	f000 fb37 	bl	8014928 <prvCopyDataToQueue>
 80142ba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80142bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80142be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80142c0:	2b00      	cmp	r3, #0
 80142c2:	d010      	beq.n	80142e6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80142c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80142c6:	3324      	adds	r3, #36	@ 0x24
 80142c8:	4618      	mov	r0, r3
 80142ca:	f001 f92d 	bl	8015528 <xTaskRemoveFromEventList>
 80142ce:	4603      	mov	r3, r0
 80142d0:	2b00      	cmp	r3, #0
 80142d2:	d013      	beq.n	80142fc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80142d4:	4b3f      	ldr	r3, [pc, #252]	@ (80143d4 <xQueueGenericSend+0x200>)
 80142d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80142da:	601a      	str	r2, [r3, #0]
 80142dc:	f3bf 8f4f 	dsb	sy
 80142e0:	f3bf 8f6f 	isb	sy
 80142e4:	e00a      	b.n	80142fc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80142e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	d007      	beq.n	80142fc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80142ec:	4b39      	ldr	r3, [pc, #228]	@ (80143d4 <xQueueGenericSend+0x200>)
 80142ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80142f2:	601a      	str	r2, [r3, #0]
 80142f4:	f3bf 8f4f 	dsb	sy
 80142f8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80142fc:	f002 fac6 	bl	801688c <vPortExitCritical>
				return pdPASS;
 8014300:	2301      	movs	r3, #1
 8014302:	e063      	b.n	80143cc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	2b00      	cmp	r3, #0
 8014308:	d103      	bne.n	8014312 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801430a:	f002 fabf 	bl	801688c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801430e:	2300      	movs	r3, #0
 8014310:	e05c      	b.n	80143cc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014314:	2b00      	cmp	r3, #0
 8014316:	d106      	bne.n	8014326 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014318:	f107 0314 	add.w	r3, r7, #20
 801431c:	4618      	mov	r0, r3
 801431e:	f001 f967 	bl	80155f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014322:	2301      	movs	r3, #1
 8014324:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014326:	f002 fab1 	bl	801688c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801432a:	f000 fecf 	bl	80150cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801432e:	f002 fa7b 	bl	8016828 <vPortEnterCritical>
 8014332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014334:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014338:	b25b      	sxtb	r3, r3
 801433a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801433e:	d103      	bne.n	8014348 <xQueueGenericSend+0x174>
 8014340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014342:	2200      	movs	r2, #0
 8014344:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801434a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801434e:	b25b      	sxtb	r3, r3
 8014350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014354:	d103      	bne.n	801435e <xQueueGenericSend+0x18a>
 8014356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014358:	2200      	movs	r2, #0
 801435a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801435e:	f002 fa95 	bl	801688c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014362:	1d3a      	adds	r2, r7, #4
 8014364:	f107 0314 	add.w	r3, r7, #20
 8014368:	4611      	mov	r1, r2
 801436a:	4618      	mov	r0, r3
 801436c:	f001 f956 	bl	801561c <xTaskCheckForTimeOut>
 8014370:	4603      	mov	r3, r0
 8014372:	2b00      	cmp	r3, #0
 8014374:	d124      	bne.n	80143c0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8014376:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014378:	f000 fbce 	bl	8014b18 <prvIsQueueFull>
 801437c:	4603      	mov	r3, r0
 801437e:	2b00      	cmp	r3, #0
 8014380:	d018      	beq.n	80143b4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8014382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014384:	3310      	adds	r3, #16
 8014386:	687a      	ldr	r2, [r7, #4]
 8014388:	4611      	mov	r1, r2
 801438a:	4618      	mov	r0, r3
 801438c:	f001 f87a 	bl	8015484 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8014390:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014392:	f000 fb59 	bl	8014a48 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8014396:	f000 fea7 	bl	80150e8 <xTaskResumeAll>
 801439a:	4603      	mov	r3, r0
 801439c:	2b00      	cmp	r3, #0
 801439e:	f47f af7c 	bne.w	801429a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80143a2:	4b0c      	ldr	r3, [pc, #48]	@ (80143d4 <xQueueGenericSend+0x200>)
 80143a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80143a8:	601a      	str	r2, [r3, #0]
 80143aa:	f3bf 8f4f 	dsb	sy
 80143ae:	f3bf 8f6f 	isb	sy
 80143b2:	e772      	b.n	801429a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80143b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80143b6:	f000 fb47 	bl	8014a48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80143ba:	f000 fe95 	bl	80150e8 <xTaskResumeAll>
 80143be:	e76c      	b.n	801429a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80143c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80143c2:	f000 fb41 	bl	8014a48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80143c6:	f000 fe8f 	bl	80150e8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80143ca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80143cc:	4618      	mov	r0, r3
 80143ce:	3738      	adds	r7, #56	@ 0x38
 80143d0:	46bd      	mov	sp, r7
 80143d2:	bd80      	pop	{r7, pc}
 80143d4:	e000ed04 	.word	0xe000ed04

080143d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80143d8:	b580      	push	{r7, lr}
 80143da:	b090      	sub	sp, #64	@ 0x40
 80143dc:	af00      	add	r7, sp, #0
 80143de:	60f8      	str	r0, [r7, #12]
 80143e0:	60b9      	str	r1, [r7, #8]
 80143e2:	607a      	str	r2, [r7, #4]
 80143e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80143e6:	68fb      	ldr	r3, [r7, #12]
 80143e8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80143ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143ec:	2b00      	cmp	r3, #0
 80143ee:	d10b      	bne.n	8014408 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80143f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143f4:	f383 8811 	msr	BASEPRI, r3
 80143f8:	f3bf 8f6f 	isb	sy
 80143fc:	f3bf 8f4f 	dsb	sy
 8014400:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014402:	bf00      	nop
 8014404:	bf00      	nop
 8014406:	e7fd      	b.n	8014404 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014408:	68bb      	ldr	r3, [r7, #8]
 801440a:	2b00      	cmp	r3, #0
 801440c:	d103      	bne.n	8014416 <xQueueGenericSendFromISR+0x3e>
 801440e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014412:	2b00      	cmp	r3, #0
 8014414:	d101      	bne.n	801441a <xQueueGenericSendFromISR+0x42>
 8014416:	2301      	movs	r3, #1
 8014418:	e000      	b.n	801441c <xQueueGenericSendFromISR+0x44>
 801441a:	2300      	movs	r3, #0
 801441c:	2b00      	cmp	r3, #0
 801441e:	d10b      	bne.n	8014438 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8014420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014424:	f383 8811 	msr	BASEPRI, r3
 8014428:	f3bf 8f6f 	isb	sy
 801442c:	f3bf 8f4f 	dsb	sy
 8014430:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014432:	bf00      	nop
 8014434:	bf00      	nop
 8014436:	e7fd      	b.n	8014434 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014438:	683b      	ldr	r3, [r7, #0]
 801443a:	2b02      	cmp	r3, #2
 801443c:	d103      	bne.n	8014446 <xQueueGenericSendFromISR+0x6e>
 801443e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014442:	2b01      	cmp	r3, #1
 8014444:	d101      	bne.n	801444a <xQueueGenericSendFromISR+0x72>
 8014446:	2301      	movs	r3, #1
 8014448:	e000      	b.n	801444c <xQueueGenericSendFromISR+0x74>
 801444a:	2300      	movs	r3, #0
 801444c:	2b00      	cmp	r3, #0
 801444e:	d10b      	bne.n	8014468 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8014450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014454:	f383 8811 	msr	BASEPRI, r3
 8014458:	f3bf 8f6f 	isb	sy
 801445c:	f3bf 8f4f 	dsb	sy
 8014460:	623b      	str	r3, [r7, #32]
}
 8014462:	bf00      	nop
 8014464:	bf00      	nop
 8014466:	e7fd      	b.n	8014464 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014468:	f002 fabe 	bl	80169e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801446c:	f3ef 8211 	mrs	r2, BASEPRI
 8014470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014474:	f383 8811 	msr	BASEPRI, r3
 8014478:	f3bf 8f6f 	isb	sy
 801447c:	f3bf 8f4f 	dsb	sy
 8014480:	61fa      	str	r2, [r7, #28]
 8014482:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8014484:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014486:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801448a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801448c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801448e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014490:	429a      	cmp	r2, r3
 8014492:	d302      	bcc.n	801449a <xQueueGenericSendFromISR+0xc2>
 8014494:	683b      	ldr	r3, [r7, #0]
 8014496:	2b02      	cmp	r3, #2
 8014498:	d12f      	bne.n	80144fa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801449a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801449c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80144a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80144a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80144a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80144aa:	683a      	ldr	r2, [r7, #0]
 80144ac:	68b9      	ldr	r1, [r7, #8]
 80144ae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80144b0:	f000 fa3a 	bl	8014928 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80144b4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80144b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80144bc:	d112      	bne.n	80144e4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80144be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d016      	beq.n	80144f4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80144c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144c8:	3324      	adds	r3, #36	@ 0x24
 80144ca:	4618      	mov	r0, r3
 80144cc:	f001 f82c 	bl	8015528 <xTaskRemoveFromEventList>
 80144d0:	4603      	mov	r3, r0
 80144d2:	2b00      	cmp	r3, #0
 80144d4:	d00e      	beq.n	80144f4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80144d6:	687b      	ldr	r3, [r7, #4]
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d00b      	beq.n	80144f4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	2201      	movs	r2, #1
 80144e0:	601a      	str	r2, [r3, #0]
 80144e2:	e007      	b.n	80144f4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80144e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80144e8:	3301      	adds	r3, #1
 80144ea:	b2db      	uxtb	r3, r3
 80144ec:	b25a      	sxtb	r2, r3
 80144ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80144f4:	2301      	movs	r3, #1
 80144f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80144f8:	e001      	b.n	80144fe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80144fa:	2300      	movs	r3, #0
 80144fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80144fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014500:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8014502:	697b      	ldr	r3, [r7, #20]
 8014504:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8014508:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801450a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801450c:	4618      	mov	r0, r3
 801450e:	3740      	adds	r7, #64	@ 0x40
 8014510:	46bd      	mov	sp, r7
 8014512:	bd80      	pop	{r7, pc}

08014514 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8014514:	b580      	push	{r7, lr}
 8014516:	b08c      	sub	sp, #48	@ 0x30
 8014518:	af00      	add	r7, sp, #0
 801451a:	60f8      	str	r0, [r7, #12]
 801451c:	60b9      	str	r1, [r7, #8]
 801451e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8014520:	2300      	movs	r3, #0
 8014522:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014524:	68fb      	ldr	r3, [r7, #12]
 8014526:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8014528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801452a:	2b00      	cmp	r3, #0
 801452c:	d10b      	bne.n	8014546 <xQueueReceive+0x32>
	__asm volatile
 801452e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014532:	f383 8811 	msr	BASEPRI, r3
 8014536:	f3bf 8f6f 	isb	sy
 801453a:	f3bf 8f4f 	dsb	sy
 801453e:	623b      	str	r3, [r7, #32]
}
 8014540:	bf00      	nop
 8014542:	bf00      	nop
 8014544:	e7fd      	b.n	8014542 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014546:	68bb      	ldr	r3, [r7, #8]
 8014548:	2b00      	cmp	r3, #0
 801454a:	d103      	bne.n	8014554 <xQueueReceive+0x40>
 801454c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801454e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014550:	2b00      	cmp	r3, #0
 8014552:	d101      	bne.n	8014558 <xQueueReceive+0x44>
 8014554:	2301      	movs	r3, #1
 8014556:	e000      	b.n	801455a <xQueueReceive+0x46>
 8014558:	2300      	movs	r3, #0
 801455a:	2b00      	cmp	r3, #0
 801455c:	d10b      	bne.n	8014576 <xQueueReceive+0x62>
	__asm volatile
 801455e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014562:	f383 8811 	msr	BASEPRI, r3
 8014566:	f3bf 8f6f 	isb	sy
 801456a:	f3bf 8f4f 	dsb	sy
 801456e:	61fb      	str	r3, [r7, #28]
}
 8014570:	bf00      	nop
 8014572:	bf00      	nop
 8014574:	e7fd      	b.n	8014572 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014576:	f001 f9ad 	bl	80158d4 <xTaskGetSchedulerState>
 801457a:	4603      	mov	r3, r0
 801457c:	2b00      	cmp	r3, #0
 801457e:	d102      	bne.n	8014586 <xQueueReceive+0x72>
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	2b00      	cmp	r3, #0
 8014584:	d101      	bne.n	801458a <xQueueReceive+0x76>
 8014586:	2301      	movs	r3, #1
 8014588:	e000      	b.n	801458c <xQueueReceive+0x78>
 801458a:	2300      	movs	r3, #0
 801458c:	2b00      	cmp	r3, #0
 801458e:	d10b      	bne.n	80145a8 <xQueueReceive+0x94>
	__asm volatile
 8014590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014594:	f383 8811 	msr	BASEPRI, r3
 8014598:	f3bf 8f6f 	isb	sy
 801459c:	f3bf 8f4f 	dsb	sy
 80145a0:	61bb      	str	r3, [r7, #24]
}
 80145a2:	bf00      	nop
 80145a4:	bf00      	nop
 80145a6:	e7fd      	b.n	80145a4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80145a8:	f002 f93e 	bl	8016828 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80145ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80145b0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80145b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80145b4:	2b00      	cmp	r3, #0
 80145b6:	d01f      	beq.n	80145f8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80145b8:	68b9      	ldr	r1, [r7, #8]
 80145ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80145bc:	f000 fa1e 	bl	80149fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80145c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80145c2:	1e5a      	subs	r2, r3, #1
 80145c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145c6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80145c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145ca:	691b      	ldr	r3, [r3, #16]
 80145cc:	2b00      	cmp	r3, #0
 80145ce:	d00f      	beq.n	80145f0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80145d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145d2:	3310      	adds	r3, #16
 80145d4:	4618      	mov	r0, r3
 80145d6:	f000 ffa7 	bl	8015528 <xTaskRemoveFromEventList>
 80145da:	4603      	mov	r3, r0
 80145dc:	2b00      	cmp	r3, #0
 80145de:	d007      	beq.n	80145f0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80145e0:	4b3c      	ldr	r3, [pc, #240]	@ (80146d4 <xQueueReceive+0x1c0>)
 80145e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80145e6:	601a      	str	r2, [r3, #0]
 80145e8:	f3bf 8f4f 	dsb	sy
 80145ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80145f0:	f002 f94c 	bl	801688c <vPortExitCritical>
				return pdPASS;
 80145f4:	2301      	movs	r3, #1
 80145f6:	e069      	b.n	80146cc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	d103      	bne.n	8014606 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80145fe:	f002 f945 	bl	801688c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8014602:	2300      	movs	r3, #0
 8014604:	e062      	b.n	80146cc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014608:	2b00      	cmp	r3, #0
 801460a:	d106      	bne.n	801461a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801460c:	f107 0310 	add.w	r3, r7, #16
 8014610:	4618      	mov	r0, r3
 8014612:	f000 ffed 	bl	80155f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014616:	2301      	movs	r3, #1
 8014618:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801461a:	f002 f937 	bl	801688c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801461e:	f000 fd55 	bl	80150cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014622:	f002 f901 	bl	8016828 <vPortEnterCritical>
 8014626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014628:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801462c:	b25b      	sxtb	r3, r3
 801462e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014632:	d103      	bne.n	801463c <xQueueReceive+0x128>
 8014634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014636:	2200      	movs	r2, #0
 8014638:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801463c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801463e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014642:	b25b      	sxtb	r3, r3
 8014644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014648:	d103      	bne.n	8014652 <xQueueReceive+0x13e>
 801464a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801464c:	2200      	movs	r2, #0
 801464e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014652:	f002 f91b 	bl	801688c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014656:	1d3a      	adds	r2, r7, #4
 8014658:	f107 0310 	add.w	r3, r7, #16
 801465c:	4611      	mov	r1, r2
 801465e:	4618      	mov	r0, r3
 8014660:	f000 ffdc 	bl	801561c <xTaskCheckForTimeOut>
 8014664:	4603      	mov	r3, r0
 8014666:	2b00      	cmp	r3, #0
 8014668:	d123      	bne.n	80146b2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801466a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801466c:	f000 fa3e 	bl	8014aec <prvIsQueueEmpty>
 8014670:	4603      	mov	r3, r0
 8014672:	2b00      	cmp	r3, #0
 8014674:	d017      	beq.n	80146a6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8014676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014678:	3324      	adds	r3, #36	@ 0x24
 801467a:	687a      	ldr	r2, [r7, #4]
 801467c:	4611      	mov	r1, r2
 801467e:	4618      	mov	r0, r3
 8014680:	f000 ff00 	bl	8015484 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8014684:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014686:	f000 f9df 	bl	8014a48 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801468a:	f000 fd2d 	bl	80150e8 <xTaskResumeAll>
 801468e:	4603      	mov	r3, r0
 8014690:	2b00      	cmp	r3, #0
 8014692:	d189      	bne.n	80145a8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8014694:	4b0f      	ldr	r3, [pc, #60]	@ (80146d4 <xQueueReceive+0x1c0>)
 8014696:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801469a:	601a      	str	r2, [r3, #0]
 801469c:	f3bf 8f4f 	dsb	sy
 80146a0:	f3bf 8f6f 	isb	sy
 80146a4:	e780      	b.n	80145a8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80146a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80146a8:	f000 f9ce 	bl	8014a48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80146ac:	f000 fd1c 	bl	80150e8 <xTaskResumeAll>
 80146b0:	e77a      	b.n	80145a8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80146b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80146b4:	f000 f9c8 	bl	8014a48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80146b8:	f000 fd16 	bl	80150e8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80146bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80146be:	f000 fa15 	bl	8014aec <prvIsQueueEmpty>
 80146c2:	4603      	mov	r3, r0
 80146c4:	2b00      	cmp	r3, #0
 80146c6:	f43f af6f 	beq.w	80145a8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80146ca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80146cc:	4618      	mov	r0, r3
 80146ce:	3730      	adds	r7, #48	@ 0x30
 80146d0:	46bd      	mov	sp, r7
 80146d2:	bd80      	pop	{r7, pc}
 80146d4:	e000ed04 	.word	0xe000ed04

080146d8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80146d8:	b580      	push	{r7, lr}
 80146da:	b08e      	sub	sp, #56	@ 0x38
 80146dc:	af00      	add	r7, sp, #0
 80146de:	6078      	str	r0, [r7, #4]
 80146e0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80146e2:	2300      	movs	r3, #0
 80146e4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80146ea:	2300      	movs	r3, #0
 80146ec:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80146ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80146f0:	2b00      	cmp	r3, #0
 80146f2:	d10b      	bne.n	801470c <xQueueSemaphoreTake+0x34>
	__asm volatile
 80146f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146f8:	f383 8811 	msr	BASEPRI, r3
 80146fc:	f3bf 8f6f 	isb	sy
 8014700:	f3bf 8f4f 	dsb	sy
 8014704:	623b      	str	r3, [r7, #32]
}
 8014706:	bf00      	nop
 8014708:	bf00      	nop
 801470a:	e7fd      	b.n	8014708 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801470c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801470e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014710:	2b00      	cmp	r3, #0
 8014712:	d00b      	beq.n	801472c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8014714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014718:	f383 8811 	msr	BASEPRI, r3
 801471c:	f3bf 8f6f 	isb	sy
 8014720:	f3bf 8f4f 	dsb	sy
 8014724:	61fb      	str	r3, [r7, #28]
}
 8014726:	bf00      	nop
 8014728:	bf00      	nop
 801472a:	e7fd      	b.n	8014728 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801472c:	f001 f8d2 	bl	80158d4 <xTaskGetSchedulerState>
 8014730:	4603      	mov	r3, r0
 8014732:	2b00      	cmp	r3, #0
 8014734:	d102      	bne.n	801473c <xQueueSemaphoreTake+0x64>
 8014736:	683b      	ldr	r3, [r7, #0]
 8014738:	2b00      	cmp	r3, #0
 801473a:	d101      	bne.n	8014740 <xQueueSemaphoreTake+0x68>
 801473c:	2301      	movs	r3, #1
 801473e:	e000      	b.n	8014742 <xQueueSemaphoreTake+0x6a>
 8014740:	2300      	movs	r3, #0
 8014742:	2b00      	cmp	r3, #0
 8014744:	d10b      	bne.n	801475e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8014746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801474a:	f383 8811 	msr	BASEPRI, r3
 801474e:	f3bf 8f6f 	isb	sy
 8014752:	f3bf 8f4f 	dsb	sy
 8014756:	61bb      	str	r3, [r7, #24]
}
 8014758:	bf00      	nop
 801475a:	bf00      	nop
 801475c:	e7fd      	b.n	801475a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801475e:	f002 f863 	bl	8016828 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8014762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014766:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8014768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801476a:	2b00      	cmp	r3, #0
 801476c:	d024      	beq.n	80147b8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801476e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014770:	1e5a      	subs	r2, r3, #1
 8014772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014774:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8014776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014778:	681b      	ldr	r3, [r3, #0]
 801477a:	2b00      	cmp	r3, #0
 801477c:	d104      	bne.n	8014788 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801477e:	f001 fa23 	bl	8015bc8 <pvTaskIncrementMutexHeldCount>
 8014782:	4602      	mov	r2, r0
 8014784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014786:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801478a:	691b      	ldr	r3, [r3, #16]
 801478c:	2b00      	cmp	r3, #0
 801478e:	d00f      	beq.n	80147b0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014792:	3310      	adds	r3, #16
 8014794:	4618      	mov	r0, r3
 8014796:	f000 fec7 	bl	8015528 <xTaskRemoveFromEventList>
 801479a:	4603      	mov	r3, r0
 801479c:	2b00      	cmp	r3, #0
 801479e:	d007      	beq.n	80147b0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80147a0:	4b54      	ldr	r3, [pc, #336]	@ (80148f4 <xQueueSemaphoreTake+0x21c>)
 80147a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80147a6:	601a      	str	r2, [r3, #0]
 80147a8:	f3bf 8f4f 	dsb	sy
 80147ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80147b0:	f002 f86c 	bl	801688c <vPortExitCritical>
				return pdPASS;
 80147b4:	2301      	movs	r3, #1
 80147b6:	e098      	b.n	80148ea <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80147b8:	683b      	ldr	r3, [r7, #0]
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	d112      	bne.n	80147e4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80147be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	d00b      	beq.n	80147dc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80147c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80147c8:	f383 8811 	msr	BASEPRI, r3
 80147cc:	f3bf 8f6f 	isb	sy
 80147d0:	f3bf 8f4f 	dsb	sy
 80147d4:	617b      	str	r3, [r7, #20]
}
 80147d6:	bf00      	nop
 80147d8:	bf00      	nop
 80147da:	e7fd      	b.n	80147d8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80147dc:	f002 f856 	bl	801688c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80147e0:	2300      	movs	r3, #0
 80147e2:	e082      	b.n	80148ea <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80147e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80147e6:	2b00      	cmp	r3, #0
 80147e8:	d106      	bne.n	80147f8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80147ea:	f107 030c 	add.w	r3, r7, #12
 80147ee:	4618      	mov	r0, r3
 80147f0:	f000 fefe 	bl	80155f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80147f4:	2301      	movs	r3, #1
 80147f6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80147f8:	f002 f848 	bl	801688c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80147fc:	f000 fc66 	bl	80150cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014800:	f002 f812 	bl	8016828 <vPortEnterCritical>
 8014804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014806:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801480a:	b25b      	sxtb	r3, r3
 801480c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014810:	d103      	bne.n	801481a <xQueueSemaphoreTake+0x142>
 8014812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014814:	2200      	movs	r2, #0
 8014816:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801481a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801481c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014820:	b25b      	sxtb	r3, r3
 8014822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014826:	d103      	bne.n	8014830 <xQueueSemaphoreTake+0x158>
 8014828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801482a:	2200      	movs	r2, #0
 801482c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014830:	f002 f82c 	bl	801688c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014834:	463a      	mov	r2, r7
 8014836:	f107 030c 	add.w	r3, r7, #12
 801483a:	4611      	mov	r1, r2
 801483c:	4618      	mov	r0, r3
 801483e:	f000 feed 	bl	801561c <xTaskCheckForTimeOut>
 8014842:	4603      	mov	r3, r0
 8014844:	2b00      	cmp	r3, #0
 8014846:	d132      	bne.n	80148ae <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014848:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801484a:	f000 f94f 	bl	8014aec <prvIsQueueEmpty>
 801484e:	4603      	mov	r3, r0
 8014850:	2b00      	cmp	r3, #0
 8014852:	d026      	beq.n	80148a2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8014854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014856:	681b      	ldr	r3, [r3, #0]
 8014858:	2b00      	cmp	r3, #0
 801485a:	d109      	bne.n	8014870 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 801485c:	f001 ffe4 	bl	8016828 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8014860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014862:	689b      	ldr	r3, [r3, #8]
 8014864:	4618      	mov	r0, r3
 8014866:	f001 f853 	bl	8015910 <xTaskPriorityInherit>
 801486a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 801486c:	f002 f80e 	bl	801688c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8014870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014872:	3324      	adds	r3, #36	@ 0x24
 8014874:	683a      	ldr	r2, [r7, #0]
 8014876:	4611      	mov	r1, r2
 8014878:	4618      	mov	r0, r3
 801487a:	f000 fe03 	bl	8015484 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801487e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014880:	f000 f8e2 	bl	8014a48 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8014884:	f000 fc30 	bl	80150e8 <xTaskResumeAll>
 8014888:	4603      	mov	r3, r0
 801488a:	2b00      	cmp	r3, #0
 801488c:	f47f af67 	bne.w	801475e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8014890:	4b18      	ldr	r3, [pc, #96]	@ (80148f4 <xQueueSemaphoreTake+0x21c>)
 8014892:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014896:	601a      	str	r2, [r3, #0]
 8014898:	f3bf 8f4f 	dsb	sy
 801489c:	f3bf 8f6f 	isb	sy
 80148a0:	e75d      	b.n	801475e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80148a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80148a4:	f000 f8d0 	bl	8014a48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80148a8:	f000 fc1e 	bl	80150e8 <xTaskResumeAll>
 80148ac:	e757      	b.n	801475e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80148ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80148b0:	f000 f8ca 	bl	8014a48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80148b4:	f000 fc18 	bl	80150e8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80148b8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80148ba:	f000 f917 	bl	8014aec <prvIsQueueEmpty>
 80148be:	4603      	mov	r3, r0
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	f43f af4c 	beq.w	801475e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80148c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80148c8:	2b00      	cmp	r3, #0
 80148ca:	d00d      	beq.n	80148e8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80148cc:	f001 ffac 	bl	8016828 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80148d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80148d2:	f000 f811 	bl	80148f8 <prvGetDisinheritPriorityAfterTimeout>
 80148d6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80148d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148da:	689b      	ldr	r3, [r3, #8]
 80148dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80148de:	4618      	mov	r0, r3
 80148e0:	f001 f8ee 	bl	8015ac0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80148e4:	f001 ffd2 	bl	801688c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80148e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80148ea:	4618      	mov	r0, r3
 80148ec:	3738      	adds	r7, #56	@ 0x38
 80148ee:	46bd      	mov	sp, r7
 80148f0:	bd80      	pop	{r7, pc}
 80148f2:	bf00      	nop
 80148f4:	e000ed04 	.word	0xe000ed04

080148f8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80148f8:	b480      	push	{r7}
 80148fa:	b085      	sub	sp, #20
 80148fc:	af00      	add	r7, sp, #0
 80148fe:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014904:	2b00      	cmp	r3, #0
 8014906:	d006      	beq.n	8014916 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8014908:	687b      	ldr	r3, [r7, #4]
 801490a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801490c:	681b      	ldr	r3, [r3, #0]
 801490e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8014912:	60fb      	str	r3, [r7, #12]
 8014914:	e001      	b.n	801491a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8014916:	2300      	movs	r3, #0
 8014918:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801491a:	68fb      	ldr	r3, [r7, #12]
	}
 801491c:	4618      	mov	r0, r3
 801491e:	3714      	adds	r7, #20
 8014920:	46bd      	mov	sp, r7
 8014922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014926:	4770      	bx	lr

08014928 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8014928:	b580      	push	{r7, lr}
 801492a:	b086      	sub	sp, #24
 801492c:	af00      	add	r7, sp, #0
 801492e:	60f8      	str	r0, [r7, #12]
 8014930:	60b9      	str	r1, [r7, #8]
 8014932:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8014934:	2300      	movs	r3, #0
 8014936:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014938:	68fb      	ldr	r3, [r7, #12]
 801493a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801493c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801493e:	68fb      	ldr	r3, [r7, #12]
 8014940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014942:	2b00      	cmp	r3, #0
 8014944:	d10d      	bne.n	8014962 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8014946:	68fb      	ldr	r3, [r7, #12]
 8014948:	681b      	ldr	r3, [r3, #0]
 801494a:	2b00      	cmp	r3, #0
 801494c:	d14d      	bne.n	80149ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801494e:	68fb      	ldr	r3, [r7, #12]
 8014950:	689b      	ldr	r3, [r3, #8]
 8014952:	4618      	mov	r0, r3
 8014954:	f001 f844 	bl	80159e0 <xTaskPriorityDisinherit>
 8014958:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801495a:	68fb      	ldr	r3, [r7, #12]
 801495c:	2200      	movs	r2, #0
 801495e:	609a      	str	r2, [r3, #8]
 8014960:	e043      	b.n	80149ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8014962:	687b      	ldr	r3, [r7, #4]
 8014964:	2b00      	cmp	r3, #0
 8014966:	d119      	bne.n	801499c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014968:	68fb      	ldr	r3, [r7, #12]
 801496a:	6858      	ldr	r0, [r3, #4]
 801496c:	68fb      	ldr	r3, [r7, #12]
 801496e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014970:	461a      	mov	r2, r3
 8014972:	68b9      	ldr	r1, [r7, #8]
 8014974:	f005 ff0b 	bl	801a78e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014978:	68fb      	ldr	r3, [r7, #12]
 801497a:	685a      	ldr	r2, [r3, #4]
 801497c:	68fb      	ldr	r3, [r7, #12]
 801497e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014980:	441a      	add	r2, r3
 8014982:	68fb      	ldr	r3, [r7, #12]
 8014984:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8014986:	68fb      	ldr	r3, [r7, #12]
 8014988:	685a      	ldr	r2, [r3, #4]
 801498a:	68fb      	ldr	r3, [r7, #12]
 801498c:	689b      	ldr	r3, [r3, #8]
 801498e:	429a      	cmp	r2, r3
 8014990:	d32b      	bcc.n	80149ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8014992:	68fb      	ldr	r3, [r7, #12]
 8014994:	681a      	ldr	r2, [r3, #0]
 8014996:	68fb      	ldr	r3, [r7, #12]
 8014998:	605a      	str	r2, [r3, #4]
 801499a:	e026      	b.n	80149ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801499c:	68fb      	ldr	r3, [r7, #12]
 801499e:	68d8      	ldr	r0, [r3, #12]
 80149a0:	68fb      	ldr	r3, [r7, #12]
 80149a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80149a4:	461a      	mov	r2, r3
 80149a6:	68b9      	ldr	r1, [r7, #8]
 80149a8:	f005 fef1 	bl	801a78e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80149ac:	68fb      	ldr	r3, [r7, #12]
 80149ae:	68da      	ldr	r2, [r3, #12]
 80149b0:	68fb      	ldr	r3, [r7, #12]
 80149b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80149b4:	425b      	negs	r3, r3
 80149b6:	441a      	add	r2, r3
 80149b8:	68fb      	ldr	r3, [r7, #12]
 80149ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80149bc:	68fb      	ldr	r3, [r7, #12]
 80149be:	68da      	ldr	r2, [r3, #12]
 80149c0:	68fb      	ldr	r3, [r7, #12]
 80149c2:	681b      	ldr	r3, [r3, #0]
 80149c4:	429a      	cmp	r2, r3
 80149c6:	d207      	bcs.n	80149d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80149c8:	68fb      	ldr	r3, [r7, #12]
 80149ca:	689a      	ldr	r2, [r3, #8]
 80149cc:	68fb      	ldr	r3, [r7, #12]
 80149ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80149d0:	425b      	negs	r3, r3
 80149d2:	441a      	add	r2, r3
 80149d4:	68fb      	ldr	r3, [r7, #12]
 80149d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	2b02      	cmp	r3, #2
 80149dc:	d105      	bne.n	80149ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80149de:	693b      	ldr	r3, [r7, #16]
 80149e0:	2b00      	cmp	r3, #0
 80149e2:	d002      	beq.n	80149ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80149e4:	693b      	ldr	r3, [r7, #16]
 80149e6:	3b01      	subs	r3, #1
 80149e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80149ea:	693b      	ldr	r3, [r7, #16]
 80149ec:	1c5a      	adds	r2, r3, #1
 80149ee:	68fb      	ldr	r3, [r7, #12]
 80149f0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80149f2:	697b      	ldr	r3, [r7, #20]
}
 80149f4:	4618      	mov	r0, r3
 80149f6:	3718      	adds	r7, #24
 80149f8:	46bd      	mov	sp, r7
 80149fa:	bd80      	pop	{r7, pc}

080149fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80149fc:	b580      	push	{r7, lr}
 80149fe:	b082      	sub	sp, #8
 8014a00:	af00      	add	r7, sp, #0
 8014a02:	6078      	str	r0, [r7, #4]
 8014a04:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8014a06:	687b      	ldr	r3, [r7, #4]
 8014a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a0a:	2b00      	cmp	r3, #0
 8014a0c:	d018      	beq.n	8014a40 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	68da      	ldr	r2, [r3, #12]
 8014a12:	687b      	ldr	r3, [r7, #4]
 8014a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a16:	441a      	add	r2, r3
 8014a18:	687b      	ldr	r3, [r7, #4]
 8014a1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	68da      	ldr	r2, [r3, #12]
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	689b      	ldr	r3, [r3, #8]
 8014a24:	429a      	cmp	r2, r3
 8014a26:	d303      	bcc.n	8014a30 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	681a      	ldr	r2, [r3, #0]
 8014a2c:	687b      	ldr	r3, [r7, #4]
 8014a2e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	68d9      	ldr	r1, [r3, #12]
 8014a34:	687b      	ldr	r3, [r7, #4]
 8014a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a38:	461a      	mov	r2, r3
 8014a3a:	6838      	ldr	r0, [r7, #0]
 8014a3c:	f005 fea7 	bl	801a78e <memcpy>
	}
}
 8014a40:	bf00      	nop
 8014a42:	3708      	adds	r7, #8
 8014a44:	46bd      	mov	sp, r7
 8014a46:	bd80      	pop	{r7, pc}

08014a48 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8014a48:	b580      	push	{r7, lr}
 8014a4a:	b084      	sub	sp, #16
 8014a4c:	af00      	add	r7, sp, #0
 8014a4e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8014a50:	f001 feea 	bl	8016828 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014a5a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014a5c:	e011      	b.n	8014a82 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014a5e:	687b      	ldr	r3, [r7, #4]
 8014a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	d012      	beq.n	8014a8c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	3324      	adds	r3, #36	@ 0x24
 8014a6a:	4618      	mov	r0, r3
 8014a6c:	f000 fd5c 	bl	8015528 <xTaskRemoveFromEventList>
 8014a70:	4603      	mov	r3, r0
 8014a72:	2b00      	cmp	r3, #0
 8014a74:	d001      	beq.n	8014a7a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8014a76:	f000 fe35 	bl	80156e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8014a7a:	7bfb      	ldrb	r3, [r7, #15]
 8014a7c:	3b01      	subs	r3, #1
 8014a7e:	b2db      	uxtb	r3, r3
 8014a80:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014a86:	2b00      	cmp	r3, #0
 8014a88:	dce9      	bgt.n	8014a5e <prvUnlockQueue+0x16>
 8014a8a:	e000      	b.n	8014a8e <prvUnlockQueue+0x46>
					break;
 8014a8c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8014a8e:	687b      	ldr	r3, [r7, #4]
 8014a90:	22ff      	movs	r2, #255	@ 0xff
 8014a92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8014a96:	f001 fef9 	bl	801688c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8014a9a:	f001 fec5 	bl	8016828 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014aa4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014aa6:	e011      	b.n	8014acc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014aa8:	687b      	ldr	r3, [r7, #4]
 8014aaa:	691b      	ldr	r3, [r3, #16]
 8014aac:	2b00      	cmp	r3, #0
 8014aae:	d012      	beq.n	8014ad6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014ab0:	687b      	ldr	r3, [r7, #4]
 8014ab2:	3310      	adds	r3, #16
 8014ab4:	4618      	mov	r0, r3
 8014ab6:	f000 fd37 	bl	8015528 <xTaskRemoveFromEventList>
 8014aba:	4603      	mov	r3, r0
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d001      	beq.n	8014ac4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8014ac0:	f000 fe10 	bl	80156e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8014ac4:	7bbb      	ldrb	r3, [r7, #14]
 8014ac6:	3b01      	subs	r3, #1
 8014ac8:	b2db      	uxtb	r3, r3
 8014aca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014acc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014ad0:	2b00      	cmp	r3, #0
 8014ad2:	dce9      	bgt.n	8014aa8 <prvUnlockQueue+0x60>
 8014ad4:	e000      	b.n	8014ad8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8014ad6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8014ad8:	687b      	ldr	r3, [r7, #4]
 8014ada:	22ff      	movs	r2, #255	@ 0xff
 8014adc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8014ae0:	f001 fed4 	bl	801688c <vPortExitCritical>
}
 8014ae4:	bf00      	nop
 8014ae6:	3710      	adds	r7, #16
 8014ae8:	46bd      	mov	sp, r7
 8014aea:	bd80      	pop	{r7, pc}

08014aec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8014aec:	b580      	push	{r7, lr}
 8014aee:	b084      	sub	sp, #16
 8014af0:	af00      	add	r7, sp, #0
 8014af2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014af4:	f001 fe98 	bl	8016828 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014afc:	2b00      	cmp	r3, #0
 8014afe:	d102      	bne.n	8014b06 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8014b00:	2301      	movs	r3, #1
 8014b02:	60fb      	str	r3, [r7, #12]
 8014b04:	e001      	b.n	8014b0a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8014b06:	2300      	movs	r3, #0
 8014b08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014b0a:	f001 febf 	bl	801688c <vPortExitCritical>

	return xReturn;
 8014b0e:	68fb      	ldr	r3, [r7, #12]
}
 8014b10:	4618      	mov	r0, r3
 8014b12:	3710      	adds	r7, #16
 8014b14:	46bd      	mov	sp, r7
 8014b16:	bd80      	pop	{r7, pc}

08014b18 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8014b18:	b580      	push	{r7, lr}
 8014b1a:	b084      	sub	sp, #16
 8014b1c:	af00      	add	r7, sp, #0
 8014b1e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014b20:	f001 fe82 	bl	8016828 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8014b24:	687b      	ldr	r3, [r7, #4]
 8014b26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014b2c:	429a      	cmp	r2, r3
 8014b2e:	d102      	bne.n	8014b36 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8014b30:	2301      	movs	r3, #1
 8014b32:	60fb      	str	r3, [r7, #12]
 8014b34:	e001      	b.n	8014b3a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8014b36:	2300      	movs	r3, #0
 8014b38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014b3a:	f001 fea7 	bl	801688c <vPortExitCritical>

	return xReturn;
 8014b3e:	68fb      	ldr	r3, [r7, #12]
}
 8014b40:	4618      	mov	r0, r3
 8014b42:	3710      	adds	r7, #16
 8014b44:	46bd      	mov	sp, r7
 8014b46:	bd80      	pop	{r7, pc}

08014b48 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8014b48:	b480      	push	{r7}
 8014b4a:	b085      	sub	sp, #20
 8014b4c:	af00      	add	r7, sp, #0
 8014b4e:	6078      	str	r0, [r7, #4]
 8014b50:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014b52:	2300      	movs	r3, #0
 8014b54:	60fb      	str	r3, [r7, #12]
 8014b56:	e014      	b.n	8014b82 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8014b58:	4a0f      	ldr	r2, [pc, #60]	@ (8014b98 <vQueueAddToRegistry+0x50>)
 8014b5a:	68fb      	ldr	r3, [r7, #12]
 8014b5c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d10b      	bne.n	8014b7c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8014b64:	490c      	ldr	r1, [pc, #48]	@ (8014b98 <vQueueAddToRegistry+0x50>)
 8014b66:	68fb      	ldr	r3, [r7, #12]
 8014b68:	683a      	ldr	r2, [r7, #0]
 8014b6a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8014b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8014b98 <vQueueAddToRegistry+0x50>)
 8014b70:	68fb      	ldr	r3, [r7, #12]
 8014b72:	00db      	lsls	r3, r3, #3
 8014b74:	4413      	add	r3, r2
 8014b76:	687a      	ldr	r2, [r7, #4]
 8014b78:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8014b7a:	e006      	b.n	8014b8a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014b7c:	68fb      	ldr	r3, [r7, #12]
 8014b7e:	3301      	adds	r3, #1
 8014b80:	60fb      	str	r3, [r7, #12]
 8014b82:	68fb      	ldr	r3, [r7, #12]
 8014b84:	2b07      	cmp	r3, #7
 8014b86:	d9e7      	bls.n	8014b58 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8014b88:	bf00      	nop
 8014b8a:	bf00      	nop
 8014b8c:	3714      	adds	r7, #20
 8014b8e:	46bd      	mov	sp, r7
 8014b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b94:	4770      	bx	lr
 8014b96:	bf00      	nop
 8014b98:	20006990 	.word	0x20006990

08014b9c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014b9c:	b580      	push	{r7, lr}
 8014b9e:	b086      	sub	sp, #24
 8014ba0:	af00      	add	r7, sp, #0
 8014ba2:	60f8      	str	r0, [r7, #12]
 8014ba4:	60b9      	str	r1, [r7, #8]
 8014ba6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8014ba8:	68fb      	ldr	r3, [r7, #12]
 8014baa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8014bac:	f001 fe3c 	bl	8016828 <vPortEnterCritical>
 8014bb0:	697b      	ldr	r3, [r7, #20]
 8014bb2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014bb6:	b25b      	sxtb	r3, r3
 8014bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014bbc:	d103      	bne.n	8014bc6 <vQueueWaitForMessageRestricted+0x2a>
 8014bbe:	697b      	ldr	r3, [r7, #20]
 8014bc0:	2200      	movs	r2, #0
 8014bc2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014bc6:	697b      	ldr	r3, [r7, #20]
 8014bc8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014bcc:	b25b      	sxtb	r3, r3
 8014bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014bd2:	d103      	bne.n	8014bdc <vQueueWaitForMessageRestricted+0x40>
 8014bd4:	697b      	ldr	r3, [r7, #20]
 8014bd6:	2200      	movs	r2, #0
 8014bd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014bdc:	f001 fe56 	bl	801688c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8014be0:	697b      	ldr	r3, [r7, #20]
 8014be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014be4:	2b00      	cmp	r3, #0
 8014be6:	d106      	bne.n	8014bf6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8014be8:	697b      	ldr	r3, [r7, #20]
 8014bea:	3324      	adds	r3, #36	@ 0x24
 8014bec:	687a      	ldr	r2, [r7, #4]
 8014bee:	68b9      	ldr	r1, [r7, #8]
 8014bf0:	4618      	mov	r0, r3
 8014bf2:	f000 fc6d 	bl	80154d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8014bf6:	6978      	ldr	r0, [r7, #20]
 8014bf8:	f7ff ff26 	bl	8014a48 <prvUnlockQueue>
	}
 8014bfc:	bf00      	nop
 8014bfe:	3718      	adds	r7, #24
 8014c00:	46bd      	mov	sp, r7
 8014c02:	bd80      	pop	{r7, pc}

08014c04 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8014c04:	b580      	push	{r7, lr}
 8014c06:	b08e      	sub	sp, #56	@ 0x38
 8014c08:	af04      	add	r7, sp, #16
 8014c0a:	60f8      	str	r0, [r7, #12]
 8014c0c:	60b9      	str	r1, [r7, #8]
 8014c0e:	607a      	str	r2, [r7, #4]
 8014c10:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8014c12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	d10b      	bne.n	8014c30 <xTaskCreateStatic+0x2c>
	__asm volatile
 8014c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c1c:	f383 8811 	msr	BASEPRI, r3
 8014c20:	f3bf 8f6f 	isb	sy
 8014c24:	f3bf 8f4f 	dsb	sy
 8014c28:	623b      	str	r3, [r7, #32]
}
 8014c2a:	bf00      	nop
 8014c2c:	bf00      	nop
 8014c2e:	e7fd      	b.n	8014c2c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8014c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c32:	2b00      	cmp	r3, #0
 8014c34:	d10b      	bne.n	8014c4e <xTaskCreateStatic+0x4a>
	__asm volatile
 8014c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c3a:	f383 8811 	msr	BASEPRI, r3
 8014c3e:	f3bf 8f6f 	isb	sy
 8014c42:	f3bf 8f4f 	dsb	sy
 8014c46:	61fb      	str	r3, [r7, #28]
}
 8014c48:	bf00      	nop
 8014c4a:	bf00      	nop
 8014c4c:	e7fd      	b.n	8014c4a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8014c4e:	23a8      	movs	r3, #168	@ 0xa8
 8014c50:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8014c52:	693b      	ldr	r3, [r7, #16]
 8014c54:	2ba8      	cmp	r3, #168	@ 0xa8
 8014c56:	d00b      	beq.n	8014c70 <xTaskCreateStatic+0x6c>
	__asm volatile
 8014c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c5c:	f383 8811 	msr	BASEPRI, r3
 8014c60:	f3bf 8f6f 	isb	sy
 8014c64:	f3bf 8f4f 	dsb	sy
 8014c68:	61bb      	str	r3, [r7, #24]
}
 8014c6a:	bf00      	nop
 8014c6c:	bf00      	nop
 8014c6e:	e7fd      	b.n	8014c6c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8014c70:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8014c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	d01e      	beq.n	8014cb6 <xTaskCreateStatic+0xb2>
 8014c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d01b      	beq.n	8014cb6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c80:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8014c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014c86:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8014c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c8a:	2202      	movs	r2, #2
 8014c8c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8014c90:	2300      	movs	r3, #0
 8014c92:	9303      	str	r3, [sp, #12]
 8014c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c96:	9302      	str	r3, [sp, #8]
 8014c98:	f107 0314 	add.w	r3, r7, #20
 8014c9c:	9301      	str	r3, [sp, #4]
 8014c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ca0:	9300      	str	r3, [sp, #0]
 8014ca2:	683b      	ldr	r3, [r7, #0]
 8014ca4:	687a      	ldr	r2, [r7, #4]
 8014ca6:	68b9      	ldr	r1, [r7, #8]
 8014ca8:	68f8      	ldr	r0, [r7, #12]
 8014caa:	f000 f851 	bl	8014d50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014cae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014cb0:	f000 f8f6 	bl	8014ea0 <prvAddNewTaskToReadyList>
 8014cb4:	e001      	b.n	8014cba <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8014cb6:	2300      	movs	r3, #0
 8014cb8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8014cba:	697b      	ldr	r3, [r7, #20]
	}
 8014cbc:	4618      	mov	r0, r3
 8014cbe:	3728      	adds	r7, #40	@ 0x28
 8014cc0:	46bd      	mov	sp, r7
 8014cc2:	bd80      	pop	{r7, pc}

08014cc4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8014cc4:	b580      	push	{r7, lr}
 8014cc6:	b08c      	sub	sp, #48	@ 0x30
 8014cc8:	af04      	add	r7, sp, #16
 8014cca:	60f8      	str	r0, [r7, #12]
 8014ccc:	60b9      	str	r1, [r7, #8]
 8014cce:	603b      	str	r3, [r7, #0]
 8014cd0:	4613      	mov	r3, r2
 8014cd2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8014cd4:	88fb      	ldrh	r3, [r7, #6]
 8014cd6:	009b      	lsls	r3, r3, #2
 8014cd8:	4618      	mov	r0, r3
 8014cda:	f001 fec7 	bl	8016a6c <pvPortMalloc>
 8014cde:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8014ce0:	697b      	ldr	r3, [r7, #20]
 8014ce2:	2b00      	cmp	r3, #0
 8014ce4:	d00e      	beq.n	8014d04 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8014ce6:	20a8      	movs	r0, #168	@ 0xa8
 8014ce8:	f001 fec0 	bl	8016a6c <pvPortMalloc>
 8014cec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8014cee:	69fb      	ldr	r3, [r7, #28]
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	d003      	beq.n	8014cfc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8014cf4:	69fb      	ldr	r3, [r7, #28]
 8014cf6:	697a      	ldr	r2, [r7, #20]
 8014cf8:	631a      	str	r2, [r3, #48]	@ 0x30
 8014cfa:	e005      	b.n	8014d08 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014cfc:	6978      	ldr	r0, [r7, #20]
 8014cfe:	f001 ff83 	bl	8016c08 <vPortFree>
 8014d02:	e001      	b.n	8014d08 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8014d04:	2300      	movs	r3, #0
 8014d06:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8014d08:	69fb      	ldr	r3, [r7, #28]
 8014d0a:	2b00      	cmp	r3, #0
 8014d0c:	d017      	beq.n	8014d3e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014d0e:	69fb      	ldr	r3, [r7, #28]
 8014d10:	2200      	movs	r2, #0
 8014d12:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8014d16:	88fa      	ldrh	r2, [r7, #6]
 8014d18:	2300      	movs	r3, #0
 8014d1a:	9303      	str	r3, [sp, #12]
 8014d1c:	69fb      	ldr	r3, [r7, #28]
 8014d1e:	9302      	str	r3, [sp, #8]
 8014d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d22:	9301      	str	r3, [sp, #4]
 8014d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d26:	9300      	str	r3, [sp, #0]
 8014d28:	683b      	ldr	r3, [r7, #0]
 8014d2a:	68b9      	ldr	r1, [r7, #8]
 8014d2c:	68f8      	ldr	r0, [r7, #12]
 8014d2e:	f000 f80f 	bl	8014d50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014d32:	69f8      	ldr	r0, [r7, #28]
 8014d34:	f000 f8b4 	bl	8014ea0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8014d38:	2301      	movs	r3, #1
 8014d3a:	61bb      	str	r3, [r7, #24]
 8014d3c:	e002      	b.n	8014d44 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8014d42:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8014d44:	69bb      	ldr	r3, [r7, #24]
	}
 8014d46:	4618      	mov	r0, r3
 8014d48:	3720      	adds	r7, #32
 8014d4a:	46bd      	mov	sp, r7
 8014d4c:	bd80      	pop	{r7, pc}
	...

08014d50 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8014d50:	b580      	push	{r7, lr}
 8014d52:	b088      	sub	sp, #32
 8014d54:	af00      	add	r7, sp, #0
 8014d56:	60f8      	str	r0, [r7, #12]
 8014d58:	60b9      	str	r1, [r7, #8]
 8014d5a:	607a      	str	r2, [r7, #4]
 8014d5c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8014d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d60:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	009b      	lsls	r3, r3, #2
 8014d66:	461a      	mov	r2, r3
 8014d68:	21a5      	movs	r1, #165	@ 0xa5
 8014d6a:	f005 fc33 	bl	801a5d4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8014d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8014d78:	3b01      	subs	r3, #1
 8014d7a:	009b      	lsls	r3, r3, #2
 8014d7c:	4413      	add	r3, r2
 8014d7e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8014d80:	69bb      	ldr	r3, [r7, #24]
 8014d82:	f023 0307 	bic.w	r3, r3, #7
 8014d86:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8014d88:	69bb      	ldr	r3, [r7, #24]
 8014d8a:	f003 0307 	and.w	r3, r3, #7
 8014d8e:	2b00      	cmp	r3, #0
 8014d90:	d00b      	beq.n	8014daa <prvInitialiseNewTask+0x5a>
	__asm volatile
 8014d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d96:	f383 8811 	msr	BASEPRI, r3
 8014d9a:	f3bf 8f6f 	isb	sy
 8014d9e:	f3bf 8f4f 	dsb	sy
 8014da2:	617b      	str	r3, [r7, #20]
}
 8014da4:	bf00      	nop
 8014da6:	bf00      	nop
 8014da8:	e7fd      	b.n	8014da6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8014daa:	68bb      	ldr	r3, [r7, #8]
 8014dac:	2b00      	cmp	r3, #0
 8014dae:	d01f      	beq.n	8014df0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014db0:	2300      	movs	r3, #0
 8014db2:	61fb      	str	r3, [r7, #28]
 8014db4:	e012      	b.n	8014ddc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8014db6:	68ba      	ldr	r2, [r7, #8]
 8014db8:	69fb      	ldr	r3, [r7, #28]
 8014dba:	4413      	add	r3, r2
 8014dbc:	7819      	ldrb	r1, [r3, #0]
 8014dbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014dc0:	69fb      	ldr	r3, [r7, #28]
 8014dc2:	4413      	add	r3, r2
 8014dc4:	3334      	adds	r3, #52	@ 0x34
 8014dc6:	460a      	mov	r2, r1
 8014dc8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8014dca:	68ba      	ldr	r2, [r7, #8]
 8014dcc:	69fb      	ldr	r3, [r7, #28]
 8014dce:	4413      	add	r3, r2
 8014dd0:	781b      	ldrb	r3, [r3, #0]
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	d006      	beq.n	8014de4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014dd6:	69fb      	ldr	r3, [r7, #28]
 8014dd8:	3301      	adds	r3, #1
 8014dda:	61fb      	str	r3, [r7, #28]
 8014ddc:	69fb      	ldr	r3, [r7, #28]
 8014dde:	2b0f      	cmp	r3, #15
 8014de0:	d9e9      	bls.n	8014db6 <prvInitialiseNewTask+0x66>
 8014de2:	e000      	b.n	8014de6 <prvInitialiseNewTask+0x96>
			{
				break;
 8014de4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8014de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014de8:	2200      	movs	r2, #0
 8014dea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8014dee:	e003      	b.n	8014df8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8014df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014df2:	2200      	movs	r2, #0
 8014df4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8014df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dfa:	2b37      	cmp	r3, #55	@ 0x37
 8014dfc:	d901      	bls.n	8014e02 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8014dfe:	2337      	movs	r3, #55	@ 0x37
 8014e00:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8014e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014e06:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8014e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014e0c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8014e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e10:	2200      	movs	r2, #0
 8014e12:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8014e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e16:	3304      	adds	r3, #4
 8014e18:	4618      	mov	r0, r3
 8014e1a:	f7fe ffcf 	bl	8013dbc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8014e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e20:	3318      	adds	r3, #24
 8014e22:	4618      	mov	r0, r3
 8014e24:	f7fe ffca 	bl	8013dbc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8014e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014e2c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e30:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8014e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e36:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8014e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014e3c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8014e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e40:	2200      	movs	r2, #0
 8014e42:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e48:	2200      	movs	r2, #0
 8014e4a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8014e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e50:	3354      	adds	r3, #84	@ 0x54
 8014e52:	224c      	movs	r2, #76	@ 0x4c
 8014e54:	2100      	movs	r1, #0
 8014e56:	4618      	mov	r0, r3
 8014e58:	f005 fbbc 	bl	801a5d4 <memset>
 8014e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e5e:	4a0d      	ldr	r2, [pc, #52]	@ (8014e94 <prvInitialiseNewTask+0x144>)
 8014e60:	659a      	str	r2, [r3, #88]	@ 0x58
 8014e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e64:	4a0c      	ldr	r2, [pc, #48]	@ (8014e98 <prvInitialiseNewTask+0x148>)
 8014e66:	65da      	str	r2, [r3, #92]	@ 0x5c
 8014e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e6a:	4a0c      	ldr	r2, [pc, #48]	@ (8014e9c <prvInitialiseNewTask+0x14c>)
 8014e6c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8014e6e:	683a      	ldr	r2, [r7, #0]
 8014e70:	68f9      	ldr	r1, [r7, #12]
 8014e72:	69b8      	ldr	r0, [r7, #24]
 8014e74:	f001 fbaa 	bl	80165cc <pxPortInitialiseStack>
 8014e78:	4602      	mov	r2, r0
 8014e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e7c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8014e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e80:	2b00      	cmp	r3, #0
 8014e82:	d002      	beq.n	8014e8a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8014e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014e88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014e8a:	bf00      	nop
 8014e8c:	3720      	adds	r7, #32
 8014e8e:	46bd      	mov	sp, r7
 8014e90:	bd80      	pop	{r7, pc}
 8014e92:	bf00      	nop
 8014e94:	2000c804 	.word	0x2000c804
 8014e98:	2000c86c 	.word	0x2000c86c
 8014e9c:	2000c8d4 	.word	0x2000c8d4

08014ea0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8014ea0:	b580      	push	{r7, lr}
 8014ea2:	b082      	sub	sp, #8
 8014ea4:	af00      	add	r7, sp, #0
 8014ea6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8014ea8:	f001 fcbe 	bl	8016828 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8014eac:	4b2d      	ldr	r3, [pc, #180]	@ (8014f64 <prvAddNewTaskToReadyList+0xc4>)
 8014eae:	681b      	ldr	r3, [r3, #0]
 8014eb0:	3301      	adds	r3, #1
 8014eb2:	4a2c      	ldr	r2, [pc, #176]	@ (8014f64 <prvAddNewTaskToReadyList+0xc4>)
 8014eb4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8014eb6:	4b2c      	ldr	r3, [pc, #176]	@ (8014f68 <prvAddNewTaskToReadyList+0xc8>)
 8014eb8:	681b      	ldr	r3, [r3, #0]
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	d109      	bne.n	8014ed2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8014ebe:	4a2a      	ldr	r2, [pc, #168]	@ (8014f68 <prvAddNewTaskToReadyList+0xc8>)
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8014ec4:	4b27      	ldr	r3, [pc, #156]	@ (8014f64 <prvAddNewTaskToReadyList+0xc4>)
 8014ec6:	681b      	ldr	r3, [r3, #0]
 8014ec8:	2b01      	cmp	r3, #1
 8014eca:	d110      	bne.n	8014eee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8014ecc:	f000 fc2e 	bl	801572c <prvInitialiseTaskLists>
 8014ed0:	e00d      	b.n	8014eee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8014ed2:	4b26      	ldr	r3, [pc, #152]	@ (8014f6c <prvAddNewTaskToReadyList+0xcc>)
 8014ed4:	681b      	ldr	r3, [r3, #0]
 8014ed6:	2b00      	cmp	r3, #0
 8014ed8:	d109      	bne.n	8014eee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8014eda:	4b23      	ldr	r3, [pc, #140]	@ (8014f68 <prvAddNewTaskToReadyList+0xc8>)
 8014edc:	681b      	ldr	r3, [r3, #0]
 8014ede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014ee0:	687b      	ldr	r3, [r7, #4]
 8014ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014ee4:	429a      	cmp	r2, r3
 8014ee6:	d802      	bhi.n	8014eee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8014ee8:	4a1f      	ldr	r2, [pc, #124]	@ (8014f68 <prvAddNewTaskToReadyList+0xc8>)
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8014eee:	4b20      	ldr	r3, [pc, #128]	@ (8014f70 <prvAddNewTaskToReadyList+0xd0>)
 8014ef0:	681b      	ldr	r3, [r3, #0]
 8014ef2:	3301      	adds	r3, #1
 8014ef4:	4a1e      	ldr	r2, [pc, #120]	@ (8014f70 <prvAddNewTaskToReadyList+0xd0>)
 8014ef6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8014ef8:	4b1d      	ldr	r3, [pc, #116]	@ (8014f70 <prvAddNewTaskToReadyList+0xd0>)
 8014efa:	681a      	ldr	r2, [r3, #0]
 8014efc:	687b      	ldr	r3, [r7, #4]
 8014efe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8014f00:	687b      	ldr	r3, [r7, #4]
 8014f02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014f04:	4b1b      	ldr	r3, [pc, #108]	@ (8014f74 <prvAddNewTaskToReadyList+0xd4>)
 8014f06:	681b      	ldr	r3, [r3, #0]
 8014f08:	429a      	cmp	r2, r3
 8014f0a:	d903      	bls.n	8014f14 <prvAddNewTaskToReadyList+0x74>
 8014f0c:	687b      	ldr	r3, [r7, #4]
 8014f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014f10:	4a18      	ldr	r2, [pc, #96]	@ (8014f74 <prvAddNewTaskToReadyList+0xd4>)
 8014f12:	6013      	str	r3, [r2, #0]
 8014f14:	687b      	ldr	r3, [r7, #4]
 8014f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014f18:	4613      	mov	r3, r2
 8014f1a:	009b      	lsls	r3, r3, #2
 8014f1c:	4413      	add	r3, r2
 8014f1e:	009b      	lsls	r3, r3, #2
 8014f20:	4a15      	ldr	r2, [pc, #84]	@ (8014f78 <prvAddNewTaskToReadyList+0xd8>)
 8014f22:	441a      	add	r2, r3
 8014f24:	687b      	ldr	r3, [r7, #4]
 8014f26:	3304      	adds	r3, #4
 8014f28:	4619      	mov	r1, r3
 8014f2a:	4610      	mov	r0, r2
 8014f2c:	f7fe ff53 	bl	8013dd6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8014f30:	f001 fcac 	bl	801688c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8014f34:	4b0d      	ldr	r3, [pc, #52]	@ (8014f6c <prvAddNewTaskToReadyList+0xcc>)
 8014f36:	681b      	ldr	r3, [r3, #0]
 8014f38:	2b00      	cmp	r3, #0
 8014f3a:	d00e      	beq.n	8014f5a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8014f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8014f68 <prvAddNewTaskToReadyList+0xc8>)
 8014f3e:	681b      	ldr	r3, [r3, #0]
 8014f40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014f42:	687b      	ldr	r3, [r7, #4]
 8014f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014f46:	429a      	cmp	r2, r3
 8014f48:	d207      	bcs.n	8014f5a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8014f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8014f7c <prvAddNewTaskToReadyList+0xdc>)
 8014f4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014f50:	601a      	str	r2, [r3, #0]
 8014f52:	f3bf 8f4f 	dsb	sy
 8014f56:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014f5a:	bf00      	nop
 8014f5c:	3708      	adds	r7, #8
 8014f5e:	46bd      	mov	sp, r7
 8014f60:	bd80      	pop	{r7, pc}
 8014f62:	bf00      	nop
 8014f64:	20006ea4 	.word	0x20006ea4
 8014f68:	200069d0 	.word	0x200069d0
 8014f6c:	20006eb0 	.word	0x20006eb0
 8014f70:	20006ec0 	.word	0x20006ec0
 8014f74:	20006eac 	.word	0x20006eac
 8014f78:	200069d4 	.word	0x200069d4
 8014f7c:	e000ed04 	.word	0xe000ed04

08014f80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8014f80:	b580      	push	{r7, lr}
 8014f82:	b084      	sub	sp, #16
 8014f84:	af00      	add	r7, sp, #0
 8014f86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8014f88:	2300      	movs	r3, #0
 8014f8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014f8c:	687b      	ldr	r3, [r7, #4]
 8014f8e:	2b00      	cmp	r3, #0
 8014f90:	d018      	beq.n	8014fc4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8014f92:	4b14      	ldr	r3, [pc, #80]	@ (8014fe4 <vTaskDelay+0x64>)
 8014f94:	681b      	ldr	r3, [r3, #0]
 8014f96:	2b00      	cmp	r3, #0
 8014f98:	d00b      	beq.n	8014fb2 <vTaskDelay+0x32>
	__asm volatile
 8014f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f9e:	f383 8811 	msr	BASEPRI, r3
 8014fa2:	f3bf 8f6f 	isb	sy
 8014fa6:	f3bf 8f4f 	dsb	sy
 8014faa:	60bb      	str	r3, [r7, #8]
}
 8014fac:	bf00      	nop
 8014fae:	bf00      	nop
 8014fb0:	e7fd      	b.n	8014fae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8014fb2:	f000 f88b 	bl	80150cc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8014fb6:	2100      	movs	r1, #0
 8014fb8:	6878      	ldr	r0, [r7, #4]
 8014fba:	f000 fefb 	bl	8015db4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8014fbe:	f000 f893 	bl	80150e8 <xTaskResumeAll>
 8014fc2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8014fc4:	68fb      	ldr	r3, [r7, #12]
 8014fc6:	2b00      	cmp	r3, #0
 8014fc8:	d107      	bne.n	8014fda <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8014fca:	4b07      	ldr	r3, [pc, #28]	@ (8014fe8 <vTaskDelay+0x68>)
 8014fcc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014fd0:	601a      	str	r2, [r3, #0]
 8014fd2:	f3bf 8f4f 	dsb	sy
 8014fd6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014fda:	bf00      	nop
 8014fdc:	3710      	adds	r7, #16
 8014fde:	46bd      	mov	sp, r7
 8014fe0:	bd80      	pop	{r7, pc}
 8014fe2:	bf00      	nop
 8014fe4:	20006ecc 	.word	0x20006ecc
 8014fe8:	e000ed04 	.word	0xe000ed04

08014fec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8014fec:	b580      	push	{r7, lr}
 8014fee:	b08a      	sub	sp, #40	@ 0x28
 8014ff0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8014ff2:	2300      	movs	r3, #0
 8014ff4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8014ff6:	2300      	movs	r3, #0
 8014ff8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8014ffa:	463a      	mov	r2, r7
 8014ffc:	1d39      	adds	r1, r7, #4
 8014ffe:	f107 0308 	add.w	r3, r7, #8
 8015002:	4618      	mov	r0, r3
 8015004:	f7fe fe86 	bl	8013d14 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8015008:	6839      	ldr	r1, [r7, #0]
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	68ba      	ldr	r2, [r7, #8]
 801500e:	9202      	str	r2, [sp, #8]
 8015010:	9301      	str	r3, [sp, #4]
 8015012:	2300      	movs	r3, #0
 8015014:	9300      	str	r3, [sp, #0]
 8015016:	2300      	movs	r3, #0
 8015018:	460a      	mov	r2, r1
 801501a:	4924      	ldr	r1, [pc, #144]	@ (80150ac <vTaskStartScheduler+0xc0>)
 801501c:	4824      	ldr	r0, [pc, #144]	@ (80150b0 <vTaskStartScheduler+0xc4>)
 801501e:	f7ff fdf1 	bl	8014c04 <xTaskCreateStatic>
 8015022:	4603      	mov	r3, r0
 8015024:	4a23      	ldr	r2, [pc, #140]	@ (80150b4 <vTaskStartScheduler+0xc8>)
 8015026:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8015028:	4b22      	ldr	r3, [pc, #136]	@ (80150b4 <vTaskStartScheduler+0xc8>)
 801502a:	681b      	ldr	r3, [r3, #0]
 801502c:	2b00      	cmp	r3, #0
 801502e:	d002      	beq.n	8015036 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8015030:	2301      	movs	r3, #1
 8015032:	617b      	str	r3, [r7, #20]
 8015034:	e001      	b.n	801503a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8015036:	2300      	movs	r3, #0
 8015038:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801503a:	697b      	ldr	r3, [r7, #20]
 801503c:	2b01      	cmp	r3, #1
 801503e:	d102      	bne.n	8015046 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8015040:	f000 ff0c 	bl	8015e5c <xTimerCreateTimerTask>
 8015044:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8015046:	697b      	ldr	r3, [r7, #20]
 8015048:	2b01      	cmp	r3, #1
 801504a:	d11b      	bne.n	8015084 <vTaskStartScheduler+0x98>
	__asm volatile
 801504c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015050:	f383 8811 	msr	BASEPRI, r3
 8015054:	f3bf 8f6f 	isb	sy
 8015058:	f3bf 8f4f 	dsb	sy
 801505c:	613b      	str	r3, [r7, #16]
}
 801505e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015060:	4b15      	ldr	r3, [pc, #84]	@ (80150b8 <vTaskStartScheduler+0xcc>)
 8015062:	681b      	ldr	r3, [r3, #0]
 8015064:	3354      	adds	r3, #84	@ 0x54
 8015066:	4a15      	ldr	r2, [pc, #84]	@ (80150bc <vTaskStartScheduler+0xd0>)
 8015068:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801506a:	4b15      	ldr	r3, [pc, #84]	@ (80150c0 <vTaskStartScheduler+0xd4>)
 801506c:	f04f 32ff 	mov.w	r2, #4294967295
 8015070:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8015072:	4b14      	ldr	r3, [pc, #80]	@ (80150c4 <vTaskStartScheduler+0xd8>)
 8015074:	2201      	movs	r2, #1
 8015076:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8015078:	4b13      	ldr	r3, [pc, #76]	@ (80150c8 <vTaskStartScheduler+0xdc>)
 801507a:	2200      	movs	r2, #0
 801507c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801507e:	f001 fb2f 	bl	80166e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8015082:	e00f      	b.n	80150a4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8015084:	697b      	ldr	r3, [r7, #20]
 8015086:	f1b3 3fff 	cmp.w	r3, #4294967295
 801508a:	d10b      	bne.n	80150a4 <vTaskStartScheduler+0xb8>
	__asm volatile
 801508c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015090:	f383 8811 	msr	BASEPRI, r3
 8015094:	f3bf 8f6f 	isb	sy
 8015098:	f3bf 8f4f 	dsb	sy
 801509c:	60fb      	str	r3, [r7, #12]
}
 801509e:	bf00      	nop
 80150a0:	bf00      	nop
 80150a2:	e7fd      	b.n	80150a0 <vTaskStartScheduler+0xb4>
}
 80150a4:	bf00      	nop
 80150a6:	3718      	adds	r7, #24
 80150a8:	46bd      	mov	sp, r7
 80150aa:	bd80      	pop	{r7, pc}
 80150ac:	08020214 	.word	0x08020214
 80150b0:	080156fd 	.word	0x080156fd
 80150b4:	20006ec8 	.word	0x20006ec8
 80150b8:	200069d0 	.word	0x200069d0
 80150bc:	20000160 	.word	0x20000160
 80150c0:	20006ec4 	.word	0x20006ec4
 80150c4:	20006eb0 	.word	0x20006eb0
 80150c8:	20006ea8 	.word	0x20006ea8

080150cc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80150cc:	b480      	push	{r7}
 80150ce:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80150d0:	4b04      	ldr	r3, [pc, #16]	@ (80150e4 <vTaskSuspendAll+0x18>)
 80150d2:	681b      	ldr	r3, [r3, #0]
 80150d4:	3301      	adds	r3, #1
 80150d6:	4a03      	ldr	r2, [pc, #12]	@ (80150e4 <vTaskSuspendAll+0x18>)
 80150d8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80150da:	bf00      	nop
 80150dc:	46bd      	mov	sp, r7
 80150de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150e2:	4770      	bx	lr
 80150e4:	20006ecc 	.word	0x20006ecc

080150e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80150e8:	b580      	push	{r7, lr}
 80150ea:	b084      	sub	sp, #16
 80150ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80150ee:	2300      	movs	r3, #0
 80150f0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80150f2:	2300      	movs	r3, #0
 80150f4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80150f6:	4b42      	ldr	r3, [pc, #264]	@ (8015200 <xTaskResumeAll+0x118>)
 80150f8:	681b      	ldr	r3, [r3, #0]
 80150fa:	2b00      	cmp	r3, #0
 80150fc:	d10b      	bne.n	8015116 <xTaskResumeAll+0x2e>
	__asm volatile
 80150fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015102:	f383 8811 	msr	BASEPRI, r3
 8015106:	f3bf 8f6f 	isb	sy
 801510a:	f3bf 8f4f 	dsb	sy
 801510e:	603b      	str	r3, [r7, #0]
}
 8015110:	bf00      	nop
 8015112:	bf00      	nop
 8015114:	e7fd      	b.n	8015112 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8015116:	f001 fb87 	bl	8016828 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801511a:	4b39      	ldr	r3, [pc, #228]	@ (8015200 <xTaskResumeAll+0x118>)
 801511c:	681b      	ldr	r3, [r3, #0]
 801511e:	3b01      	subs	r3, #1
 8015120:	4a37      	ldr	r2, [pc, #220]	@ (8015200 <xTaskResumeAll+0x118>)
 8015122:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015124:	4b36      	ldr	r3, [pc, #216]	@ (8015200 <xTaskResumeAll+0x118>)
 8015126:	681b      	ldr	r3, [r3, #0]
 8015128:	2b00      	cmp	r3, #0
 801512a:	d162      	bne.n	80151f2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801512c:	4b35      	ldr	r3, [pc, #212]	@ (8015204 <xTaskResumeAll+0x11c>)
 801512e:	681b      	ldr	r3, [r3, #0]
 8015130:	2b00      	cmp	r3, #0
 8015132:	d05e      	beq.n	80151f2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015134:	e02f      	b.n	8015196 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015136:	4b34      	ldr	r3, [pc, #208]	@ (8015208 <xTaskResumeAll+0x120>)
 8015138:	68db      	ldr	r3, [r3, #12]
 801513a:	68db      	ldr	r3, [r3, #12]
 801513c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801513e:	68fb      	ldr	r3, [r7, #12]
 8015140:	3318      	adds	r3, #24
 8015142:	4618      	mov	r0, r3
 8015144:	f7fe fea4 	bl	8013e90 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015148:	68fb      	ldr	r3, [r7, #12]
 801514a:	3304      	adds	r3, #4
 801514c:	4618      	mov	r0, r3
 801514e:	f7fe fe9f 	bl	8013e90 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015152:	68fb      	ldr	r3, [r7, #12]
 8015154:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015156:	4b2d      	ldr	r3, [pc, #180]	@ (801520c <xTaskResumeAll+0x124>)
 8015158:	681b      	ldr	r3, [r3, #0]
 801515a:	429a      	cmp	r2, r3
 801515c:	d903      	bls.n	8015166 <xTaskResumeAll+0x7e>
 801515e:	68fb      	ldr	r3, [r7, #12]
 8015160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015162:	4a2a      	ldr	r2, [pc, #168]	@ (801520c <xTaskResumeAll+0x124>)
 8015164:	6013      	str	r3, [r2, #0]
 8015166:	68fb      	ldr	r3, [r7, #12]
 8015168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801516a:	4613      	mov	r3, r2
 801516c:	009b      	lsls	r3, r3, #2
 801516e:	4413      	add	r3, r2
 8015170:	009b      	lsls	r3, r3, #2
 8015172:	4a27      	ldr	r2, [pc, #156]	@ (8015210 <xTaskResumeAll+0x128>)
 8015174:	441a      	add	r2, r3
 8015176:	68fb      	ldr	r3, [r7, #12]
 8015178:	3304      	adds	r3, #4
 801517a:	4619      	mov	r1, r3
 801517c:	4610      	mov	r0, r2
 801517e:	f7fe fe2a 	bl	8013dd6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015182:	68fb      	ldr	r3, [r7, #12]
 8015184:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015186:	4b23      	ldr	r3, [pc, #140]	@ (8015214 <xTaskResumeAll+0x12c>)
 8015188:	681b      	ldr	r3, [r3, #0]
 801518a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801518c:	429a      	cmp	r2, r3
 801518e:	d302      	bcc.n	8015196 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8015190:	4b21      	ldr	r3, [pc, #132]	@ (8015218 <xTaskResumeAll+0x130>)
 8015192:	2201      	movs	r2, #1
 8015194:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015196:	4b1c      	ldr	r3, [pc, #112]	@ (8015208 <xTaskResumeAll+0x120>)
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	2b00      	cmp	r3, #0
 801519c:	d1cb      	bne.n	8015136 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801519e:	68fb      	ldr	r3, [r7, #12]
 80151a0:	2b00      	cmp	r3, #0
 80151a2:	d001      	beq.n	80151a8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80151a4:	f000 fb66 	bl	8015874 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80151a8:	4b1c      	ldr	r3, [pc, #112]	@ (801521c <xTaskResumeAll+0x134>)
 80151aa:	681b      	ldr	r3, [r3, #0]
 80151ac:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	2b00      	cmp	r3, #0
 80151b2:	d010      	beq.n	80151d6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80151b4:	f000 f846 	bl	8015244 <xTaskIncrementTick>
 80151b8:	4603      	mov	r3, r0
 80151ba:	2b00      	cmp	r3, #0
 80151bc:	d002      	beq.n	80151c4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80151be:	4b16      	ldr	r3, [pc, #88]	@ (8015218 <xTaskResumeAll+0x130>)
 80151c0:	2201      	movs	r2, #1
 80151c2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	3b01      	subs	r3, #1
 80151c8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80151ca:	687b      	ldr	r3, [r7, #4]
 80151cc:	2b00      	cmp	r3, #0
 80151ce:	d1f1      	bne.n	80151b4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80151d0:	4b12      	ldr	r3, [pc, #72]	@ (801521c <xTaskResumeAll+0x134>)
 80151d2:	2200      	movs	r2, #0
 80151d4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80151d6:	4b10      	ldr	r3, [pc, #64]	@ (8015218 <xTaskResumeAll+0x130>)
 80151d8:	681b      	ldr	r3, [r3, #0]
 80151da:	2b00      	cmp	r3, #0
 80151dc:	d009      	beq.n	80151f2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80151de:	2301      	movs	r3, #1
 80151e0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80151e2:	4b0f      	ldr	r3, [pc, #60]	@ (8015220 <xTaskResumeAll+0x138>)
 80151e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80151e8:	601a      	str	r2, [r3, #0]
 80151ea:	f3bf 8f4f 	dsb	sy
 80151ee:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80151f2:	f001 fb4b 	bl	801688c <vPortExitCritical>

	return xAlreadyYielded;
 80151f6:	68bb      	ldr	r3, [r7, #8]
}
 80151f8:	4618      	mov	r0, r3
 80151fa:	3710      	adds	r7, #16
 80151fc:	46bd      	mov	sp, r7
 80151fe:	bd80      	pop	{r7, pc}
 8015200:	20006ecc 	.word	0x20006ecc
 8015204:	20006ea4 	.word	0x20006ea4
 8015208:	20006e64 	.word	0x20006e64
 801520c:	20006eac 	.word	0x20006eac
 8015210:	200069d4 	.word	0x200069d4
 8015214:	200069d0 	.word	0x200069d0
 8015218:	20006eb8 	.word	0x20006eb8
 801521c:	20006eb4 	.word	0x20006eb4
 8015220:	e000ed04 	.word	0xe000ed04

08015224 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8015224:	b480      	push	{r7}
 8015226:	b083      	sub	sp, #12
 8015228:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801522a:	4b05      	ldr	r3, [pc, #20]	@ (8015240 <xTaskGetTickCount+0x1c>)
 801522c:	681b      	ldr	r3, [r3, #0]
 801522e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8015230:	687b      	ldr	r3, [r7, #4]
}
 8015232:	4618      	mov	r0, r3
 8015234:	370c      	adds	r7, #12
 8015236:	46bd      	mov	sp, r7
 8015238:	f85d 7b04 	ldr.w	r7, [sp], #4
 801523c:	4770      	bx	lr
 801523e:	bf00      	nop
 8015240:	20006ea8 	.word	0x20006ea8

08015244 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8015244:	b580      	push	{r7, lr}
 8015246:	b086      	sub	sp, #24
 8015248:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801524a:	2300      	movs	r3, #0
 801524c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801524e:	4b4f      	ldr	r3, [pc, #316]	@ (801538c <xTaskIncrementTick+0x148>)
 8015250:	681b      	ldr	r3, [r3, #0]
 8015252:	2b00      	cmp	r3, #0
 8015254:	f040 8090 	bne.w	8015378 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8015258:	4b4d      	ldr	r3, [pc, #308]	@ (8015390 <xTaskIncrementTick+0x14c>)
 801525a:	681b      	ldr	r3, [r3, #0]
 801525c:	3301      	adds	r3, #1
 801525e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8015260:	4a4b      	ldr	r2, [pc, #300]	@ (8015390 <xTaskIncrementTick+0x14c>)
 8015262:	693b      	ldr	r3, [r7, #16]
 8015264:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8015266:	693b      	ldr	r3, [r7, #16]
 8015268:	2b00      	cmp	r3, #0
 801526a:	d121      	bne.n	80152b0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 801526c:	4b49      	ldr	r3, [pc, #292]	@ (8015394 <xTaskIncrementTick+0x150>)
 801526e:	681b      	ldr	r3, [r3, #0]
 8015270:	681b      	ldr	r3, [r3, #0]
 8015272:	2b00      	cmp	r3, #0
 8015274:	d00b      	beq.n	801528e <xTaskIncrementTick+0x4a>
	__asm volatile
 8015276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801527a:	f383 8811 	msr	BASEPRI, r3
 801527e:	f3bf 8f6f 	isb	sy
 8015282:	f3bf 8f4f 	dsb	sy
 8015286:	603b      	str	r3, [r7, #0]
}
 8015288:	bf00      	nop
 801528a:	bf00      	nop
 801528c:	e7fd      	b.n	801528a <xTaskIncrementTick+0x46>
 801528e:	4b41      	ldr	r3, [pc, #260]	@ (8015394 <xTaskIncrementTick+0x150>)
 8015290:	681b      	ldr	r3, [r3, #0]
 8015292:	60fb      	str	r3, [r7, #12]
 8015294:	4b40      	ldr	r3, [pc, #256]	@ (8015398 <xTaskIncrementTick+0x154>)
 8015296:	681b      	ldr	r3, [r3, #0]
 8015298:	4a3e      	ldr	r2, [pc, #248]	@ (8015394 <xTaskIncrementTick+0x150>)
 801529a:	6013      	str	r3, [r2, #0]
 801529c:	4a3e      	ldr	r2, [pc, #248]	@ (8015398 <xTaskIncrementTick+0x154>)
 801529e:	68fb      	ldr	r3, [r7, #12]
 80152a0:	6013      	str	r3, [r2, #0]
 80152a2:	4b3e      	ldr	r3, [pc, #248]	@ (801539c <xTaskIncrementTick+0x158>)
 80152a4:	681b      	ldr	r3, [r3, #0]
 80152a6:	3301      	adds	r3, #1
 80152a8:	4a3c      	ldr	r2, [pc, #240]	@ (801539c <xTaskIncrementTick+0x158>)
 80152aa:	6013      	str	r3, [r2, #0]
 80152ac:	f000 fae2 	bl	8015874 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80152b0:	4b3b      	ldr	r3, [pc, #236]	@ (80153a0 <xTaskIncrementTick+0x15c>)
 80152b2:	681b      	ldr	r3, [r3, #0]
 80152b4:	693a      	ldr	r2, [r7, #16]
 80152b6:	429a      	cmp	r2, r3
 80152b8:	d349      	bcc.n	801534e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80152ba:	4b36      	ldr	r3, [pc, #216]	@ (8015394 <xTaskIncrementTick+0x150>)
 80152bc:	681b      	ldr	r3, [r3, #0]
 80152be:	681b      	ldr	r3, [r3, #0]
 80152c0:	2b00      	cmp	r3, #0
 80152c2:	d104      	bne.n	80152ce <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80152c4:	4b36      	ldr	r3, [pc, #216]	@ (80153a0 <xTaskIncrementTick+0x15c>)
 80152c6:	f04f 32ff 	mov.w	r2, #4294967295
 80152ca:	601a      	str	r2, [r3, #0]
					break;
 80152cc:	e03f      	b.n	801534e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80152ce:	4b31      	ldr	r3, [pc, #196]	@ (8015394 <xTaskIncrementTick+0x150>)
 80152d0:	681b      	ldr	r3, [r3, #0]
 80152d2:	68db      	ldr	r3, [r3, #12]
 80152d4:	68db      	ldr	r3, [r3, #12]
 80152d6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80152d8:	68bb      	ldr	r3, [r7, #8]
 80152da:	685b      	ldr	r3, [r3, #4]
 80152dc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80152de:	693a      	ldr	r2, [r7, #16]
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	429a      	cmp	r2, r3
 80152e4:	d203      	bcs.n	80152ee <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80152e6:	4a2e      	ldr	r2, [pc, #184]	@ (80153a0 <xTaskIncrementTick+0x15c>)
 80152e8:	687b      	ldr	r3, [r7, #4]
 80152ea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80152ec:	e02f      	b.n	801534e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80152ee:	68bb      	ldr	r3, [r7, #8]
 80152f0:	3304      	adds	r3, #4
 80152f2:	4618      	mov	r0, r3
 80152f4:	f7fe fdcc 	bl	8013e90 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80152f8:	68bb      	ldr	r3, [r7, #8]
 80152fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80152fc:	2b00      	cmp	r3, #0
 80152fe:	d004      	beq.n	801530a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015300:	68bb      	ldr	r3, [r7, #8]
 8015302:	3318      	adds	r3, #24
 8015304:	4618      	mov	r0, r3
 8015306:	f7fe fdc3 	bl	8013e90 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801530a:	68bb      	ldr	r3, [r7, #8]
 801530c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801530e:	4b25      	ldr	r3, [pc, #148]	@ (80153a4 <xTaskIncrementTick+0x160>)
 8015310:	681b      	ldr	r3, [r3, #0]
 8015312:	429a      	cmp	r2, r3
 8015314:	d903      	bls.n	801531e <xTaskIncrementTick+0xda>
 8015316:	68bb      	ldr	r3, [r7, #8]
 8015318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801531a:	4a22      	ldr	r2, [pc, #136]	@ (80153a4 <xTaskIncrementTick+0x160>)
 801531c:	6013      	str	r3, [r2, #0]
 801531e:	68bb      	ldr	r3, [r7, #8]
 8015320:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015322:	4613      	mov	r3, r2
 8015324:	009b      	lsls	r3, r3, #2
 8015326:	4413      	add	r3, r2
 8015328:	009b      	lsls	r3, r3, #2
 801532a:	4a1f      	ldr	r2, [pc, #124]	@ (80153a8 <xTaskIncrementTick+0x164>)
 801532c:	441a      	add	r2, r3
 801532e:	68bb      	ldr	r3, [r7, #8]
 8015330:	3304      	adds	r3, #4
 8015332:	4619      	mov	r1, r3
 8015334:	4610      	mov	r0, r2
 8015336:	f7fe fd4e 	bl	8013dd6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801533a:	68bb      	ldr	r3, [r7, #8]
 801533c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801533e:	4b1b      	ldr	r3, [pc, #108]	@ (80153ac <xTaskIncrementTick+0x168>)
 8015340:	681b      	ldr	r3, [r3, #0]
 8015342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015344:	429a      	cmp	r2, r3
 8015346:	d3b8      	bcc.n	80152ba <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8015348:	2301      	movs	r3, #1
 801534a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801534c:	e7b5      	b.n	80152ba <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801534e:	4b17      	ldr	r3, [pc, #92]	@ (80153ac <xTaskIncrementTick+0x168>)
 8015350:	681b      	ldr	r3, [r3, #0]
 8015352:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015354:	4914      	ldr	r1, [pc, #80]	@ (80153a8 <xTaskIncrementTick+0x164>)
 8015356:	4613      	mov	r3, r2
 8015358:	009b      	lsls	r3, r3, #2
 801535a:	4413      	add	r3, r2
 801535c:	009b      	lsls	r3, r3, #2
 801535e:	440b      	add	r3, r1
 8015360:	681b      	ldr	r3, [r3, #0]
 8015362:	2b01      	cmp	r3, #1
 8015364:	d901      	bls.n	801536a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8015366:	2301      	movs	r3, #1
 8015368:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801536a:	4b11      	ldr	r3, [pc, #68]	@ (80153b0 <xTaskIncrementTick+0x16c>)
 801536c:	681b      	ldr	r3, [r3, #0]
 801536e:	2b00      	cmp	r3, #0
 8015370:	d007      	beq.n	8015382 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8015372:	2301      	movs	r3, #1
 8015374:	617b      	str	r3, [r7, #20]
 8015376:	e004      	b.n	8015382 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8015378:	4b0e      	ldr	r3, [pc, #56]	@ (80153b4 <xTaskIncrementTick+0x170>)
 801537a:	681b      	ldr	r3, [r3, #0]
 801537c:	3301      	adds	r3, #1
 801537e:	4a0d      	ldr	r2, [pc, #52]	@ (80153b4 <xTaskIncrementTick+0x170>)
 8015380:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8015382:	697b      	ldr	r3, [r7, #20]
}
 8015384:	4618      	mov	r0, r3
 8015386:	3718      	adds	r7, #24
 8015388:	46bd      	mov	sp, r7
 801538a:	bd80      	pop	{r7, pc}
 801538c:	20006ecc 	.word	0x20006ecc
 8015390:	20006ea8 	.word	0x20006ea8
 8015394:	20006e5c 	.word	0x20006e5c
 8015398:	20006e60 	.word	0x20006e60
 801539c:	20006ebc 	.word	0x20006ebc
 80153a0:	20006ec4 	.word	0x20006ec4
 80153a4:	20006eac 	.word	0x20006eac
 80153a8:	200069d4 	.word	0x200069d4
 80153ac:	200069d0 	.word	0x200069d0
 80153b0:	20006eb8 	.word	0x20006eb8
 80153b4:	20006eb4 	.word	0x20006eb4

080153b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80153b8:	b480      	push	{r7}
 80153ba:	b085      	sub	sp, #20
 80153bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80153be:	4b2b      	ldr	r3, [pc, #172]	@ (801546c <vTaskSwitchContext+0xb4>)
 80153c0:	681b      	ldr	r3, [r3, #0]
 80153c2:	2b00      	cmp	r3, #0
 80153c4:	d003      	beq.n	80153ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80153c6:	4b2a      	ldr	r3, [pc, #168]	@ (8015470 <vTaskSwitchContext+0xb8>)
 80153c8:	2201      	movs	r2, #1
 80153ca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80153cc:	e047      	b.n	801545e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80153ce:	4b28      	ldr	r3, [pc, #160]	@ (8015470 <vTaskSwitchContext+0xb8>)
 80153d0:	2200      	movs	r2, #0
 80153d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80153d4:	4b27      	ldr	r3, [pc, #156]	@ (8015474 <vTaskSwitchContext+0xbc>)
 80153d6:	681b      	ldr	r3, [r3, #0]
 80153d8:	60fb      	str	r3, [r7, #12]
 80153da:	e011      	b.n	8015400 <vTaskSwitchContext+0x48>
 80153dc:	68fb      	ldr	r3, [r7, #12]
 80153de:	2b00      	cmp	r3, #0
 80153e0:	d10b      	bne.n	80153fa <vTaskSwitchContext+0x42>
	__asm volatile
 80153e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153e6:	f383 8811 	msr	BASEPRI, r3
 80153ea:	f3bf 8f6f 	isb	sy
 80153ee:	f3bf 8f4f 	dsb	sy
 80153f2:	607b      	str	r3, [r7, #4]
}
 80153f4:	bf00      	nop
 80153f6:	bf00      	nop
 80153f8:	e7fd      	b.n	80153f6 <vTaskSwitchContext+0x3e>
 80153fa:	68fb      	ldr	r3, [r7, #12]
 80153fc:	3b01      	subs	r3, #1
 80153fe:	60fb      	str	r3, [r7, #12]
 8015400:	491d      	ldr	r1, [pc, #116]	@ (8015478 <vTaskSwitchContext+0xc0>)
 8015402:	68fa      	ldr	r2, [r7, #12]
 8015404:	4613      	mov	r3, r2
 8015406:	009b      	lsls	r3, r3, #2
 8015408:	4413      	add	r3, r2
 801540a:	009b      	lsls	r3, r3, #2
 801540c:	440b      	add	r3, r1
 801540e:	681b      	ldr	r3, [r3, #0]
 8015410:	2b00      	cmp	r3, #0
 8015412:	d0e3      	beq.n	80153dc <vTaskSwitchContext+0x24>
 8015414:	68fa      	ldr	r2, [r7, #12]
 8015416:	4613      	mov	r3, r2
 8015418:	009b      	lsls	r3, r3, #2
 801541a:	4413      	add	r3, r2
 801541c:	009b      	lsls	r3, r3, #2
 801541e:	4a16      	ldr	r2, [pc, #88]	@ (8015478 <vTaskSwitchContext+0xc0>)
 8015420:	4413      	add	r3, r2
 8015422:	60bb      	str	r3, [r7, #8]
 8015424:	68bb      	ldr	r3, [r7, #8]
 8015426:	685b      	ldr	r3, [r3, #4]
 8015428:	685a      	ldr	r2, [r3, #4]
 801542a:	68bb      	ldr	r3, [r7, #8]
 801542c:	605a      	str	r2, [r3, #4]
 801542e:	68bb      	ldr	r3, [r7, #8]
 8015430:	685a      	ldr	r2, [r3, #4]
 8015432:	68bb      	ldr	r3, [r7, #8]
 8015434:	3308      	adds	r3, #8
 8015436:	429a      	cmp	r2, r3
 8015438:	d104      	bne.n	8015444 <vTaskSwitchContext+0x8c>
 801543a:	68bb      	ldr	r3, [r7, #8]
 801543c:	685b      	ldr	r3, [r3, #4]
 801543e:	685a      	ldr	r2, [r3, #4]
 8015440:	68bb      	ldr	r3, [r7, #8]
 8015442:	605a      	str	r2, [r3, #4]
 8015444:	68bb      	ldr	r3, [r7, #8]
 8015446:	685b      	ldr	r3, [r3, #4]
 8015448:	68db      	ldr	r3, [r3, #12]
 801544a:	4a0c      	ldr	r2, [pc, #48]	@ (801547c <vTaskSwitchContext+0xc4>)
 801544c:	6013      	str	r3, [r2, #0]
 801544e:	4a09      	ldr	r2, [pc, #36]	@ (8015474 <vTaskSwitchContext+0xbc>)
 8015450:	68fb      	ldr	r3, [r7, #12]
 8015452:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015454:	4b09      	ldr	r3, [pc, #36]	@ (801547c <vTaskSwitchContext+0xc4>)
 8015456:	681b      	ldr	r3, [r3, #0]
 8015458:	3354      	adds	r3, #84	@ 0x54
 801545a:	4a09      	ldr	r2, [pc, #36]	@ (8015480 <vTaskSwitchContext+0xc8>)
 801545c:	6013      	str	r3, [r2, #0]
}
 801545e:	bf00      	nop
 8015460:	3714      	adds	r7, #20
 8015462:	46bd      	mov	sp, r7
 8015464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015468:	4770      	bx	lr
 801546a:	bf00      	nop
 801546c:	20006ecc 	.word	0x20006ecc
 8015470:	20006eb8 	.word	0x20006eb8
 8015474:	20006eac 	.word	0x20006eac
 8015478:	200069d4 	.word	0x200069d4
 801547c:	200069d0 	.word	0x200069d0
 8015480:	20000160 	.word	0x20000160

08015484 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8015484:	b580      	push	{r7, lr}
 8015486:	b084      	sub	sp, #16
 8015488:	af00      	add	r7, sp, #0
 801548a:	6078      	str	r0, [r7, #4]
 801548c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	2b00      	cmp	r3, #0
 8015492:	d10b      	bne.n	80154ac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8015494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015498:	f383 8811 	msr	BASEPRI, r3
 801549c:	f3bf 8f6f 	isb	sy
 80154a0:	f3bf 8f4f 	dsb	sy
 80154a4:	60fb      	str	r3, [r7, #12]
}
 80154a6:	bf00      	nop
 80154a8:	bf00      	nop
 80154aa:	e7fd      	b.n	80154a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80154ac:	4b07      	ldr	r3, [pc, #28]	@ (80154cc <vTaskPlaceOnEventList+0x48>)
 80154ae:	681b      	ldr	r3, [r3, #0]
 80154b0:	3318      	adds	r3, #24
 80154b2:	4619      	mov	r1, r3
 80154b4:	6878      	ldr	r0, [r7, #4]
 80154b6:	f7fe fcb2 	bl	8013e1e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80154ba:	2101      	movs	r1, #1
 80154bc:	6838      	ldr	r0, [r7, #0]
 80154be:	f000 fc79 	bl	8015db4 <prvAddCurrentTaskToDelayedList>
}
 80154c2:	bf00      	nop
 80154c4:	3710      	adds	r7, #16
 80154c6:	46bd      	mov	sp, r7
 80154c8:	bd80      	pop	{r7, pc}
 80154ca:	bf00      	nop
 80154cc:	200069d0 	.word	0x200069d0

080154d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80154d0:	b580      	push	{r7, lr}
 80154d2:	b086      	sub	sp, #24
 80154d4:	af00      	add	r7, sp, #0
 80154d6:	60f8      	str	r0, [r7, #12]
 80154d8:	60b9      	str	r1, [r7, #8]
 80154da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80154dc:	68fb      	ldr	r3, [r7, #12]
 80154de:	2b00      	cmp	r3, #0
 80154e0:	d10b      	bne.n	80154fa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80154e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154e6:	f383 8811 	msr	BASEPRI, r3
 80154ea:	f3bf 8f6f 	isb	sy
 80154ee:	f3bf 8f4f 	dsb	sy
 80154f2:	617b      	str	r3, [r7, #20]
}
 80154f4:	bf00      	nop
 80154f6:	bf00      	nop
 80154f8:	e7fd      	b.n	80154f6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80154fa:	4b0a      	ldr	r3, [pc, #40]	@ (8015524 <vTaskPlaceOnEventListRestricted+0x54>)
 80154fc:	681b      	ldr	r3, [r3, #0]
 80154fe:	3318      	adds	r3, #24
 8015500:	4619      	mov	r1, r3
 8015502:	68f8      	ldr	r0, [r7, #12]
 8015504:	f7fe fc67 	bl	8013dd6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	2b00      	cmp	r3, #0
 801550c:	d002      	beq.n	8015514 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 801550e:	f04f 33ff 	mov.w	r3, #4294967295
 8015512:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8015514:	6879      	ldr	r1, [r7, #4]
 8015516:	68b8      	ldr	r0, [r7, #8]
 8015518:	f000 fc4c 	bl	8015db4 <prvAddCurrentTaskToDelayedList>
	}
 801551c:	bf00      	nop
 801551e:	3718      	adds	r7, #24
 8015520:	46bd      	mov	sp, r7
 8015522:	bd80      	pop	{r7, pc}
 8015524:	200069d0 	.word	0x200069d0

08015528 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8015528:	b580      	push	{r7, lr}
 801552a:	b086      	sub	sp, #24
 801552c:	af00      	add	r7, sp, #0
 801552e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015530:	687b      	ldr	r3, [r7, #4]
 8015532:	68db      	ldr	r3, [r3, #12]
 8015534:	68db      	ldr	r3, [r3, #12]
 8015536:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8015538:	693b      	ldr	r3, [r7, #16]
 801553a:	2b00      	cmp	r3, #0
 801553c:	d10b      	bne.n	8015556 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801553e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015542:	f383 8811 	msr	BASEPRI, r3
 8015546:	f3bf 8f6f 	isb	sy
 801554a:	f3bf 8f4f 	dsb	sy
 801554e:	60fb      	str	r3, [r7, #12]
}
 8015550:	bf00      	nop
 8015552:	bf00      	nop
 8015554:	e7fd      	b.n	8015552 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8015556:	693b      	ldr	r3, [r7, #16]
 8015558:	3318      	adds	r3, #24
 801555a:	4618      	mov	r0, r3
 801555c:	f7fe fc98 	bl	8013e90 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015560:	4b1d      	ldr	r3, [pc, #116]	@ (80155d8 <xTaskRemoveFromEventList+0xb0>)
 8015562:	681b      	ldr	r3, [r3, #0]
 8015564:	2b00      	cmp	r3, #0
 8015566:	d11d      	bne.n	80155a4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8015568:	693b      	ldr	r3, [r7, #16]
 801556a:	3304      	adds	r3, #4
 801556c:	4618      	mov	r0, r3
 801556e:	f7fe fc8f 	bl	8013e90 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8015572:	693b      	ldr	r3, [r7, #16]
 8015574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015576:	4b19      	ldr	r3, [pc, #100]	@ (80155dc <xTaskRemoveFromEventList+0xb4>)
 8015578:	681b      	ldr	r3, [r3, #0]
 801557a:	429a      	cmp	r2, r3
 801557c:	d903      	bls.n	8015586 <xTaskRemoveFromEventList+0x5e>
 801557e:	693b      	ldr	r3, [r7, #16]
 8015580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015582:	4a16      	ldr	r2, [pc, #88]	@ (80155dc <xTaskRemoveFromEventList+0xb4>)
 8015584:	6013      	str	r3, [r2, #0]
 8015586:	693b      	ldr	r3, [r7, #16]
 8015588:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801558a:	4613      	mov	r3, r2
 801558c:	009b      	lsls	r3, r3, #2
 801558e:	4413      	add	r3, r2
 8015590:	009b      	lsls	r3, r3, #2
 8015592:	4a13      	ldr	r2, [pc, #76]	@ (80155e0 <xTaskRemoveFromEventList+0xb8>)
 8015594:	441a      	add	r2, r3
 8015596:	693b      	ldr	r3, [r7, #16]
 8015598:	3304      	adds	r3, #4
 801559a:	4619      	mov	r1, r3
 801559c:	4610      	mov	r0, r2
 801559e:	f7fe fc1a 	bl	8013dd6 <vListInsertEnd>
 80155a2:	e005      	b.n	80155b0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80155a4:	693b      	ldr	r3, [r7, #16]
 80155a6:	3318      	adds	r3, #24
 80155a8:	4619      	mov	r1, r3
 80155aa:	480e      	ldr	r0, [pc, #56]	@ (80155e4 <xTaskRemoveFromEventList+0xbc>)
 80155ac:	f7fe fc13 	bl	8013dd6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80155b0:	693b      	ldr	r3, [r7, #16]
 80155b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80155b4:	4b0c      	ldr	r3, [pc, #48]	@ (80155e8 <xTaskRemoveFromEventList+0xc0>)
 80155b6:	681b      	ldr	r3, [r3, #0]
 80155b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80155ba:	429a      	cmp	r2, r3
 80155bc:	d905      	bls.n	80155ca <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80155be:	2301      	movs	r3, #1
 80155c0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80155c2:	4b0a      	ldr	r3, [pc, #40]	@ (80155ec <xTaskRemoveFromEventList+0xc4>)
 80155c4:	2201      	movs	r2, #1
 80155c6:	601a      	str	r2, [r3, #0]
 80155c8:	e001      	b.n	80155ce <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80155ca:	2300      	movs	r3, #0
 80155cc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80155ce:	697b      	ldr	r3, [r7, #20]
}
 80155d0:	4618      	mov	r0, r3
 80155d2:	3718      	adds	r7, #24
 80155d4:	46bd      	mov	sp, r7
 80155d6:	bd80      	pop	{r7, pc}
 80155d8:	20006ecc 	.word	0x20006ecc
 80155dc:	20006eac 	.word	0x20006eac
 80155e0:	200069d4 	.word	0x200069d4
 80155e4:	20006e64 	.word	0x20006e64
 80155e8:	200069d0 	.word	0x200069d0
 80155ec:	20006eb8 	.word	0x20006eb8

080155f0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80155f0:	b480      	push	{r7}
 80155f2:	b083      	sub	sp, #12
 80155f4:	af00      	add	r7, sp, #0
 80155f6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80155f8:	4b06      	ldr	r3, [pc, #24]	@ (8015614 <vTaskInternalSetTimeOutState+0x24>)
 80155fa:	681a      	ldr	r2, [r3, #0]
 80155fc:	687b      	ldr	r3, [r7, #4]
 80155fe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8015600:	4b05      	ldr	r3, [pc, #20]	@ (8015618 <vTaskInternalSetTimeOutState+0x28>)
 8015602:	681a      	ldr	r2, [r3, #0]
 8015604:	687b      	ldr	r3, [r7, #4]
 8015606:	605a      	str	r2, [r3, #4]
}
 8015608:	bf00      	nop
 801560a:	370c      	adds	r7, #12
 801560c:	46bd      	mov	sp, r7
 801560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015612:	4770      	bx	lr
 8015614:	20006ebc 	.word	0x20006ebc
 8015618:	20006ea8 	.word	0x20006ea8

0801561c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801561c:	b580      	push	{r7, lr}
 801561e:	b088      	sub	sp, #32
 8015620:	af00      	add	r7, sp, #0
 8015622:	6078      	str	r0, [r7, #4]
 8015624:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	2b00      	cmp	r3, #0
 801562a:	d10b      	bne.n	8015644 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801562c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015630:	f383 8811 	msr	BASEPRI, r3
 8015634:	f3bf 8f6f 	isb	sy
 8015638:	f3bf 8f4f 	dsb	sy
 801563c:	613b      	str	r3, [r7, #16]
}
 801563e:	bf00      	nop
 8015640:	bf00      	nop
 8015642:	e7fd      	b.n	8015640 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8015644:	683b      	ldr	r3, [r7, #0]
 8015646:	2b00      	cmp	r3, #0
 8015648:	d10b      	bne.n	8015662 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801564a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801564e:	f383 8811 	msr	BASEPRI, r3
 8015652:	f3bf 8f6f 	isb	sy
 8015656:	f3bf 8f4f 	dsb	sy
 801565a:	60fb      	str	r3, [r7, #12]
}
 801565c:	bf00      	nop
 801565e:	bf00      	nop
 8015660:	e7fd      	b.n	801565e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8015662:	f001 f8e1 	bl	8016828 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8015666:	4b1d      	ldr	r3, [pc, #116]	@ (80156dc <xTaskCheckForTimeOut+0xc0>)
 8015668:	681b      	ldr	r3, [r3, #0]
 801566a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801566c:	687b      	ldr	r3, [r7, #4]
 801566e:	685b      	ldr	r3, [r3, #4]
 8015670:	69ba      	ldr	r2, [r7, #24]
 8015672:	1ad3      	subs	r3, r2, r3
 8015674:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8015676:	683b      	ldr	r3, [r7, #0]
 8015678:	681b      	ldr	r3, [r3, #0]
 801567a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801567e:	d102      	bne.n	8015686 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8015680:	2300      	movs	r3, #0
 8015682:	61fb      	str	r3, [r7, #28]
 8015684:	e023      	b.n	80156ce <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8015686:	687b      	ldr	r3, [r7, #4]
 8015688:	681a      	ldr	r2, [r3, #0]
 801568a:	4b15      	ldr	r3, [pc, #84]	@ (80156e0 <xTaskCheckForTimeOut+0xc4>)
 801568c:	681b      	ldr	r3, [r3, #0]
 801568e:	429a      	cmp	r2, r3
 8015690:	d007      	beq.n	80156a2 <xTaskCheckForTimeOut+0x86>
 8015692:	687b      	ldr	r3, [r7, #4]
 8015694:	685b      	ldr	r3, [r3, #4]
 8015696:	69ba      	ldr	r2, [r7, #24]
 8015698:	429a      	cmp	r2, r3
 801569a:	d302      	bcc.n	80156a2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801569c:	2301      	movs	r3, #1
 801569e:	61fb      	str	r3, [r7, #28]
 80156a0:	e015      	b.n	80156ce <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80156a2:	683b      	ldr	r3, [r7, #0]
 80156a4:	681b      	ldr	r3, [r3, #0]
 80156a6:	697a      	ldr	r2, [r7, #20]
 80156a8:	429a      	cmp	r2, r3
 80156aa:	d20b      	bcs.n	80156c4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80156ac:	683b      	ldr	r3, [r7, #0]
 80156ae:	681a      	ldr	r2, [r3, #0]
 80156b0:	697b      	ldr	r3, [r7, #20]
 80156b2:	1ad2      	subs	r2, r2, r3
 80156b4:	683b      	ldr	r3, [r7, #0]
 80156b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80156b8:	6878      	ldr	r0, [r7, #4]
 80156ba:	f7ff ff99 	bl	80155f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80156be:	2300      	movs	r3, #0
 80156c0:	61fb      	str	r3, [r7, #28]
 80156c2:	e004      	b.n	80156ce <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80156c4:	683b      	ldr	r3, [r7, #0]
 80156c6:	2200      	movs	r2, #0
 80156c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80156ca:	2301      	movs	r3, #1
 80156cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80156ce:	f001 f8dd 	bl	801688c <vPortExitCritical>

	return xReturn;
 80156d2:	69fb      	ldr	r3, [r7, #28]
}
 80156d4:	4618      	mov	r0, r3
 80156d6:	3720      	adds	r7, #32
 80156d8:	46bd      	mov	sp, r7
 80156da:	bd80      	pop	{r7, pc}
 80156dc:	20006ea8 	.word	0x20006ea8
 80156e0:	20006ebc 	.word	0x20006ebc

080156e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80156e4:	b480      	push	{r7}
 80156e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80156e8:	4b03      	ldr	r3, [pc, #12]	@ (80156f8 <vTaskMissedYield+0x14>)
 80156ea:	2201      	movs	r2, #1
 80156ec:	601a      	str	r2, [r3, #0]
}
 80156ee:	bf00      	nop
 80156f0:	46bd      	mov	sp, r7
 80156f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156f6:	4770      	bx	lr
 80156f8:	20006eb8 	.word	0x20006eb8

080156fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80156fc:	b580      	push	{r7, lr}
 80156fe:	b082      	sub	sp, #8
 8015700:	af00      	add	r7, sp, #0
 8015702:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8015704:	f000 f852 	bl	80157ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8015708:	4b06      	ldr	r3, [pc, #24]	@ (8015724 <prvIdleTask+0x28>)
 801570a:	681b      	ldr	r3, [r3, #0]
 801570c:	2b01      	cmp	r3, #1
 801570e:	d9f9      	bls.n	8015704 <prvIdleTask+0x8>
			{
				taskYIELD();
 8015710:	4b05      	ldr	r3, [pc, #20]	@ (8015728 <prvIdleTask+0x2c>)
 8015712:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015716:	601a      	str	r2, [r3, #0]
 8015718:	f3bf 8f4f 	dsb	sy
 801571c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8015720:	e7f0      	b.n	8015704 <prvIdleTask+0x8>
 8015722:	bf00      	nop
 8015724:	200069d4 	.word	0x200069d4
 8015728:	e000ed04 	.word	0xe000ed04

0801572c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801572c:	b580      	push	{r7, lr}
 801572e:	b082      	sub	sp, #8
 8015730:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8015732:	2300      	movs	r3, #0
 8015734:	607b      	str	r3, [r7, #4]
 8015736:	e00c      	b.n	8015752 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8015738:	687a      	ldr	r2, [r7, #4]
 801573a:	4613      	mov	r3, r2
 801573c:	009b      	lsls	r3, r3, #2
 801573e:	4413      	add	r3, r2
 8015740:	009b      	lsls	r3, r3, #2
 8015742:	4a12      	ldr	r2, [pc, #72]	@ (801578c <prvInitialiseTaskLists+0x60>)
 8015744:	4413      	add	r3, r2
 8015746:	4618      	mov	r0, r3
 8015748:	f7fe fb18 	bl	8013d7c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	3301      	adds	r3, #1
 8015750:	607b      	str	r3, [r7, #4]
 8015752:	687b      	ldr	r3, [r7, #4]
 8015754:	2b37      	cmp	r3, #55	@ 0x37
 8015756:	d9ef      	bls.n	8015738 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8015758:	480d      	ldr	r0, [pc, #52]	@ (8015790 <prvInitialiseTaskLists+0x64>)
 801575a:	f7fe fb0f 	bl	8013d7c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801575e:	480d      	ldr	r0, [pc, #52]	@ (8015794 <prvInitialiseTaskLists+0x68>)
 8015760:	f7fe fb0c 	bl	8013d7c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8015764:	480c      	ldr	r0, [pc, #48]	@ (8015798 <prvInitialiseTaskLists+0x6c>)
 8015766:	f7fe fb09 	bl	8013d7c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801576a:	480c      	ldr	r0, [pc, #48]	@ (801579c <prvInitialiseTaskLists+0x70>)
 801576c:	f7fe fb06 	bl	8013d7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8015770:	480b      	ldr	r0, [pc, #44]	@ (80157a0 <prvInitialiseTaskLists+0x74>)
 8015772:	f7fe fb03 	bl	8013d7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8015776:	4b0b      	ldr	r3, [pc, #44]	@ (80157a4 <prvInitialiseTaskLists+0x78>)
 8015778:	4a05      	ldr	r2, [pc, #20]	@ (8015790 <prvInitialiseTaskLists+0x64>)
 801577a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801577c:	4b0a      	ldr	r3, [pc, #40]	@ (80157a8 <prvInitialiseTaskLists+0x7c>)
 801577e:	4a05      	ldr	r2, [pc, #20]	@ (8015794 <prvInitialiseTaskLists+0x68>)
 8015780:	601a      	str	r2, [r3, #0]
}
 8015782:	bf00      	nop
 8015784:	3708      	adds	r7, #8
 8015786:	46bd      	mov	sp, r7
 8015788:	bd80      	pop	{r7, pc}
 801578a:	bf00      	nop
 801578c:	200069d4 	.word	0x200069d4
 8015790:	20006e34 	.word	0x20006e34
 8015794:	20006e48 	.word	0x20006e48
 8015798:	20006e64 	.word	0x20006e64
 801579c:	20006e78 	.word	0x20006e78
 80157a0:	20006e90 	.word	0x20006e90
 80157a4:	20006e5c 	.word	0x20006e5c
 80157a8:	20006e60 	.word	0x20006e60

080157ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80157ac:	b580      	push	{r7, lr}
 80157ae:	b082      	sub	sp, #8
 80157b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80157b2:	e019      	b.n	80157e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80157b4:	f001 f838 	bl	8016828 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80157b8:	4b10      	ldr	r3, [pc, #64]	@ (80157fc <prvCheckTasksWaitingTermination+0x50>)
 80157ba:	68db      	ldr	r3, [r3, #12]
 80157bc:	68db      	ldr	r3, [r3, #12]
 80157be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80157c0:	687b      	ldr	r3, [r7, #4]
 80157c2:	3304      	adds	r3, #4
 80157c4:	4618      	mov	r0, r3
 80157c6:	f7fe fb63 	bl	8013e90 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80157ca:	4b0d      	ldr	r3, [pc, #52]	@ (8015800 <prvCheckTasksWaitingTermination+0x54>)
 80157cc:	681b      	ldr	r3, [r3, #0]
 80157ce:	3b01      	subs	r3, #1
 80157d0:	4a0b      	ldr	r2, [pc, #44]	@ (8015800 <prvCheckTasksWaitingTermination+0x54>)
 80157d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80157d4:	4b0b      	ldr	r3, [pc, #44]	@ (8015804 <prvCheckTasksWaitingTermination+0x58>)
 80157d6:	681b      	ldr	r3, [r3, #0]
 80157d8:	3b01      	subs	r3, #1
 80157da:	4a0a      	ldr	r2, [pc, #40]	@ (8015804 <prvCheckTasksWaitingTermination+0x58>)
 80157dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80157de:	f001 f855 	bl	801688c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80157e2:	6878      	ldr	r0, [r7, #4]
 80157e4:	f000 f810 	bl	8015808 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80157e8:	4b06      	ldr	r3, [pc, #24]	@ (8015804 <prvCheckTasksWaitingTermination+0x58>)
 80157ea:	681b      	ldr	r3, [r3, #0]
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	d1e1      	bne.n	80157b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80157f0:	bf00      	nop
 80157f2:	bf00      	nop
 80157f4:	3708      	adds	r7, #8
 80157f6:	46bd      	mov	sp, r7
 80157f8:	bd80      	pop	{r7, pc}
 80157fa:	bf00      	nop
 80157fc:	20006e78 	.word	0x20006e78
 8015800:	20006ea4 	.word	0x20006ea4
 8015804:	20006e8c 	.word	0x20006e8c

08015808 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8015808:	b580      	push	{r7, lr}
 801580a:	b084      	sub	sp, #16
 801580c:	af00      	add	r7, sp, #0
 801580e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8015810:	687b      	ldr	r3, [r7, #4]
 8015812:	3354      	adds	r3, #84	@ 0x54
 8015814:	4618      	mov	r0, r3
 8015816:	f004 fef9 	bl	801a60c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801581a:	687b      	ldr	r3, [r7, #4]
 801581c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8015820:	2b00      	cmp	r3, #0
 8015822:	d108      	bne.n	8015836 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8015824:	687b      	ldr	r3, [r7, #4]
 8015826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015828:	4618      	mov	r0, r3
 801582a:	f001 f9ed 	bl	8016c08 <vPortFree>
				vPortFree( pxTCB );
 801582e:	6878      	ldr	r0, [r7, #4]
 8015830:	f001 f9ea 	bl	8016c08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8015834:	e019      	b.n	801586a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8015836:	687b      	ldr	r3, [r7, #4]
 8015838:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801583c:	2b01      	cmp	r3, #1
 801583e:	d103      	bne.n	8015848 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8015840:	6878      	ldr	r0, [r7, #4]
 8015842:	f001 f9e1 	bl	8016c08 <vPortFree>
	}
 8015846:	e010      	b.n	801586a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8015848:	687b      	ldr	r3, [r7, #4]
 801584a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801584e:	2b02      	cmp	r3, #2
 8015850:	d00b      	beq.n	801586a <prvDeleteTCB+0x62>
	__asm volatile
 8015852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015856:	f383 8811 	msr	BASEPRI, r3
 801585a:	f3bf 8f6f 	isb	sy
 801585e:	f3bf 8f4f 	dsb	sy
 8015862:	60fb      	str	r3, [r7, #12]
}
 8015864:	bf00      	nop
 8015866:	bf00      	nop
 8015868:	e7fd      	b.n	8015866 <prvDeleteTCB+0x5e>
	}
 801586a:	bf00      	nop
 801586c:	3710      	adds	r7, #16
 801586e:	46bd      	mov	sp, r7
 8015870:	bd80      	pop	{r7, pc}
	...

08015874 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8015874:	b480      	push	{r7}
 8015876:	b083      	sub	sp, #12
 8015878:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801587a:	4b0c      	ldr	r3, [pc, #48]	@ (80158ac <prvResetNextTaskUnblockTime+0x38>)
 801587c:	681b      	ldr	r3, [r3, #0]
 801587e:	681b      	ldr	r3, [r3, #0]
 8015880:	2b00      	cmp	r3, #0
 8015882:	d104      	bne.n	801588e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8015884:	4b0a      	ldr	r3, [pc, #40]	@ (80158b0 <prvResetNextTaskUnblockTime+0x3c>)
 8015886:	f04f 32ff 	mov.w	r2, #4294967295
 801588a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801588c:	e008      	b.n	80158a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801588e:	4b07      	ldr	r3, [pc, #28]	@ (80158ac <prvResetNextTaskUnblockTime+0x38>)
 8015890:	681b      	ldr	r3, [r3, #0]
 8015892:	68db      	ldr	r3, [r3, #12]
 8015894:	68db      	ldr	r3, [r3, #12]
 8015896:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8015898:	687b      	ldr	r3, [r7, #4]
 801589a:	685b      	ldr	r3, [r3, #4]
 801589c:	4a04      	ldr	r2, [pc, #16]	@ (80158b0 <prvResetNextTaskUnblockTime+0x3c>)
 801589e:	6013      	str	r3, [r2, #0]
}
 80158a0:	bf00      	nop
 80158a2:	370c      	adds	r7, #12
 80158a4:	46bd      	mov	sp, r7
 80158a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158aa:	4770      	bx	lr
 80158ac:	20006e5c 	.word	0x20006e5c
 80158b0:	20006ec4 	.word	0x20006ec4

080158b4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80158b4:	b480      	push	{r7}
 80158b6:	b083      	sub	sp, #12
 80158b8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80158ba:	4b05      	ldr	r3, [pc, #20]	@ (80158d0 <xTaskGetCurrentTaskHandle+0x1c>)
 80158bc:	681b      	ldr	r3, [r3, #0]
 80158be:	607b      	str	r3, [r7, #4]

		return xReturn;
 80158c0:	687b      	ldr	r3, [r7, #4]
	}
 80158c2:	4618      	mov	r0, r3
 80158c4:	370c      	adds	r7, #12
 80158c6:	46bd      	mov	sp, r7
 80158c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158cc:	4770      	bx	lr
 80158ce:	bf00      	nop
 80158d0:	200069d0 	.word	0x200069d0

080158d4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80158d4:	b480      	push	{r7}
 80158d6:	b083      	sub	sp, #12
 80158d8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80158da:	4b0b      	ldr	r3, [pc, #44]	@ (8015908 <xTaskGetSchedulerState+0x34>)
 80158dc:	681b      	ldr	r3, [r3, #0]
 80158de:	2b00      	cmp	r3, #0
 80158e0:	d102      	bne.n	80158e8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80158e2:	2301      	movs	r3, #1
 80158e4:	607b      	str	r3, [r7, #4]
 80158e6:	e008      	b.n	80158fa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80158e8:	4b08      	ldr	r3, [pc, #32]	@ (801590c <xTaskGetSchedulerState+0x38>)
 80158ea:	681b      	ldr	r3, [r3, #0]
 80158ec:	2b00      	cmp	r3, #0
 80158ee:	d102      	bne.n	80158f6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80158f0:	2302      	movs	r3, #2
 80158f2:	607b      	str	r3, [r7, #4]
 80158f4:	e001      	b.n	80158fa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80158f6:	2300      	movs	r3, #0
 80158f8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80158fa:	687b      	ldr	r3, [r7, #4]
	}
 80158fc:	4618      	mov	r0, r3
 80158fe:	370c      	adds	r7, #12
 8015900:	46bd      	mov	sp, r7
 8015902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015906:	4770      	bx	lr
 8015908:	20006eb0 	.word	0x20006eb0
 801590c:	20006ecc 	.word	0x20006ecc

08015910 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8015910:	b580      	push	{r7, lr}
 8015912:	b084      	sub	sp, #16
 8015914:	af00      	add	r7, sp, #0
 8015916:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8015918:	687b      	ldr	r3, [r7, #4]
 801591a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801591c:	2300      	movs	r3, #0
 801591e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	2b00      	cmp	r3, #0
 8015924:	d051      	beq.n	80159ca <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8015926:	68bb      	ldr	r3, [r7, #8]
 8015928:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801592a:	4b2a      	ldr	r3, [pc, #168]	@ (80159d4 <xTaskPriorityInherit+0xc4>)
 801592c:	681b      	ldr	r3, [r3, #0]
 801592e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015930:	429a      	cmp	r2, r3
 8015932:	d241      	bcs.n	80159b8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8015934:	68bb      	ldr	r3, [r7, #8]
 8015936:	699b      	ldr	r3, [r3, #24]
 8015938:	2b00      	cmp	r3, #0
 801593a:	db06      	blt.n	801594a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801593c:	4b25      	ldr	r3, [pc, #148]	@ (80159d4 <xTaskPriorityInherit+0xc4>)
 801593e:	681b      	ldr	r3, [r3, #0]
 8015940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015942:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015946:	68bb      	ldr	r3, [r7, #8]
 8015948:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801594a:	68bb      	ldr	r3, [r7, #8]
 801594c:	6959      	ldr	r1, [r3, #20]
 801594e:	68bb      	ldr	r3, [r7, #8]
 8015950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015952:	4613      	mov	r3, r2
 8015954:	009b      	lsls	r3, r3, #2
 8015956:	4413      	add	r3, r2
 8015958:	009b      	lsls	r3, r3, #2
 801595a:	4a1f      	ldr	r2, [pc, #124]	@ (80159d8 <xTaskPriorityInherit+0xc8>)
 801595c:	4413      	add	r3, r2
 801595e:	4299      	cmp	r1, r3
 8015960:	d122      	bne.n	80159a8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015962:	68bb      	ldr	r3, [r7, #8]
 8015964:	3304      	adds	r3, #4
 8015966:	4618      	mov	r0, r3
 8015968:	f7fe fa92 	bl	8013e90 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801596c:	4b19      	ldr	r3, [pc, #100]	@ (80159d4 <xTaskPriorityInherit+0xc4>)
 801596e:	681b      	ldr	r3, [r3, #0]
 8015970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015972:	68bb      	ldr	r3, [r7, #8]
 8015974:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8015976:	68bb      	ldr	r3, [r7, #8]
 8015978:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801597a:	4b18      	ldr	r3, [pc, #96]	@ (80159dc <xTaskPriorityInherit+0xcc>)
 801597c:	681b      	ldr	r3, [r3, #0]
 801597e:	429a      	cmp	r2, r3
 8015980:	d903      	bls.n	801598a <xTaskPriorityInherit+0x7a>
 8015982:	68bb      	ldr	r3, [r7, #8]
 8015984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015986:	4a15      	ldr	r2, [pc, #84]	@ (80159dc <xTaskPriorityInherit+0xcc>)
 8015988:	6013      	str	r3, [r2, #0]
 801598a:	68bb      	ldr	r3, [r7, #8]
 801598c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801598e:	4613      	mov	r3, r2
 8015990:	009b      	lsls	r3, r3, #2
 8015992:	4413      	add	r3, r2
 8015994:	009b      	lsls	r3, r3, #2
 8015996:	4a10      	ldr	r2, [pc, #64]	@ (80159d8 <xTaskPriorityInherit+0xc8>)
 8015998:	441a      	add	r2, r3
 801599a:	68bb      	ldr	r3, [r7, #8]
 801599c:	3304      	adds	r3, #4
 801599e:	4619      	mov	r1, r3
 80159a0:	4610      	mov	r0, r2
 80159a2:	f7fe fa18 	bl	8013dd6 <vListInsertEnd>
 80159a6:	e004      	b.n	80159b2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80159a8:	4b0a      	ldr	r3, [pc, #40]	@ (80159d4 <xTaskPriorityInherit+0xc4>)
 80159aa:	681b      	ldr	r3, [r3, #0]
 80159ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80159ae:	68bb      	ldr	r3, [r7, #8]
 80159b0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80159b2:	2301      	movs	r3, #1
 80159b4:	60fb      	str	r3, [r7, #12]
 80159b6:	e008      	b.n	80159ca <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80159b8:	68bb      	ldr	r3, [r7, #8]
 80159ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80159bc:	4b05      	ldr	r3, [pc, #20]	@ (80159d4 <xTaskPriorityInherit+0xc4>)
 80159be:	681b      	ldr	r3, [r3, #0]
 80159c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80159c2:	429a      	cmp	r2, r3
 80159c4:	d201      	bcs.n	80159ca <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80159c6:	2301      	movs	r3, #1
 80159c8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80159ca:	68fb      	ldr	r3, [r7, #12]
	}
 80159cc:	4618      	mov	r0, r3
 80159ce:	3710      	adds	r7, #16
 80159d0:	46bd      	mov	sp, r7
 80159d2:	bd80      	pop	{r7, pc}
 80159d4:	200069d0 	.word	0x200069d0
 80159d8:	200069d4 	.word	0x200069d4
 80159dc:	20006eac 	.word	0x20006eac

080159e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80159e0:	b580      	push	{r7, lr}
 80159e2:	b086      	sub	sp, #24
 80159e4:	af00      	add	r7, sp, #0
 80159e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80159e8:	687b      	ldr	r3, [r7, #4]
 80159ea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80159ec:	2300      	movs	r3, #0
 80159ee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80159f0:	687b      	ldr	r3, [r7, #4]
 80159f2:	2b00      	cmp	r3, #0
 80159f4:	d058      	beq.n	8015aa8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80159f6:	4b2f      	ldr	r3, [pc, #188]	@ (8015ab4 <xTaskPriorityDisinherit+0xd4>)
 80159f8:	681b      	ldr	r3, [r3, #0]
 80159fa:	693a      	ldr	r2, [r7, #16]
 80159fc:	429a      	cmp	r2, r3
 80159fe:	d00b      	beq.n	8015a18 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8015a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a04:	f383 8811 	msr	BASEPRI, r3
 8015a08:	f3bf 8f6f 	isb	sy
 8015a0c:	f3bf 8f4f 	dsb	sy
 8015a10:	60fb      	str	r3, [r7, #12]
}
 8015a12:	bf00      	nop
 8015a14:	bf00      	nop
 8015a16:	e7fd      	b.n	8015a14 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8015a18:	693b      	ldr	r3, [r7, #16]
 8015a1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015a1c:	2b00      	cmp	r3, #0
 8015a1e:	d10b      	bne.n	8015a38 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8015a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a24:	f383 8811 	msr	BASEPRI, r3
 8015a28:	f3bf 8f6f 	isb	sy
 8015a2c:	f3bf 8f4f 	dsb	sy
 8015a30:	60bb      	str	r3, [r7, #8]
}
 8015a32:	bf00      	nop
 8015a34:	bf00      	nop
 8015a36:	e7fd      	b.n	8015a34 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8015a38:	693b      	ldr	r3, [r7, #16]
 8015a3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015a3c:	1e5a      	subs	r2, r3, #1
 8015a3e:	693b      	ldr	r3, [r7, #16]
 8015a40:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8015a42:	693b      	ldr	r3, [r7, #16]
 8015a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015a46:	693b      	ldr	r3, [r7, #16]
 8015a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015a4a:	429a      	cmp	r2, r3
 8015a4c:	d02c      	beq.n	8015aa8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8015a4e:	693b      	ldr	r3, [r7, #16]
 8015a50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015a52:	2b00      	cmp	r3, #0
 8015a54:	d128      	bne.n	8015aa8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015a56:	693b      	ldr	r3, [r7, #16]
 8015a58:	3304      	adds	r3, #4
 8015a5a:	4618      	mov	r0, r3
 8015a5c:	f7fe fa18 	bl	8013e90 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8015a60:	693b      	ldr	r3, [r7, #16]
 8015a62:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015a64:	693b      	ldr	r3, [r7, #16]
 8015a66:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015a68:	693b      	ldr	r3, [r7, #16]
 8015a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a6c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015a70:	693b      	ldr	r3, [r7, #16]
 8015a72:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8015a74:	693b      	ldr	r3, [r7, #16]
 8015a76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015a78:	4b0f      	ldr	r3, [pc, #60]	@ (8015ab8 <xTaskPriorityDisinherit+0xd8>)
 8015a7a:	681b      	ldr	r3, [r3, #0]
 8015a7c:	429a      	cmp	r2, r3
 8015a7e:	d903      	bls.n	8015a88 <xTaskPriorityDisinherit+0xa8>
 8015a80:	693b      	ldr	r3, [r7, #16]
 8015a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a84:	4a0c      	ldr	r2, [pc, #48]	@ (8015ab8 <xTaskPriorityDisinherit+0xd8>)
 8015a86:	6013      	str	r3, [r2, #0]
 8015a88:	693b      	ldr	r3, [r7, #16]
 8015a8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015a8c:	4613      	mov	r3, r2
 8015a8e:	009b      	lsls	r3, r3, #2
 8015a90:	4413      	add	r3, r2
 8015a92:	009b      	lsls	r3, r3, #2
 8015a94:	4a09      	ldr	r2, [pc, #36]	@ (8015abc <xTaskPriorityDisinherit+0xdc>)
 8015a96:	441a      	add	r2, r3
 8015a98:	693b      	ldr	r3, [r7, #16]
 8015a9a:	3304      	adds	r3, #4
 8015a9c:	4619      	mov	r1, r3
 8015a9e:	4610      	mov	r0, r2
 8015aa0:	f7fe f999 	bl	8013dd6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8015aa4:	2301      	movs	r3, #1
 8015aa6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015aa8:	697b      	ldr	r3, [r7, #20]
	}
 8015aaa:	4618      	mov	r0, r3
 8015aac:	3718      	adds	r7, #24
 8015aae:	46bd      	mov	sp, r7
 8015ab0:	bd80      	pop	{r7, pc}
 8015ab2:	bf00      	nop
 8015ab4:	200069d0 	.word	0x200069d0
 8015ab8:	20006eac 	.word	0x20006eac
 8015abc:	200069d4 	.word	0x200069d4

08015ac0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8015ac0:	b580      	push	{r7, lr}
 8015ac2:	b088      	sub	sp, #32
 8015ac4:	af00      	add	r7, sp, #0
 8015ac6:	6078      	str	r0, [r7, #4]
 8015ac8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8015aca:	687b      	ldr	r3, [r7, #4]
 8015acc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8015ace:	2301      	movs	r3, #1
 8015ad0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8015ad2:	687b      	ldr	r3, [r7, #4]
 8015ad4:	2b00      	cmp	r3, #0
 8015ad6:	d06c      	beq.n	8015bb2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8015ad8:	69bb      	ldr	r3, [r7, #24]
 8015ada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015adc:	2b00      	cmp	r3, #0
 8015ade:	d10b      	bne.n	8015af8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8015ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ae4:	f383 8811 	msr	BASEPRI, r3
 8015ae8:	f3bf 8f6f 	isb	sy
 8015aec:	f3bf 8f4f 	dsb	sy
 8015af0:	60fb      	str	r3, [r7, #12]
}
 8015af2:	bf00      	nop
 8015af4:	bf00      	nop
 8015af6:	e7fd      	b.n	8015af4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8015af8:	69bb      	ldr	r3, [r7, #24]
 8015afa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015afc:	683a      	ldr	r2, [r7, #0]
 8015afe:	429a      	cmp	r2, r3
 8015b00:	d902      	bls.n	8015b08 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8015b02:	683b      	ldr	r3, [r7, #0]
 8015b04:	61fb      	str	r3, [r7, #28]
 8015b06:	e002      	b.n	8015b0e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8015b08:	69bb      	ldr	r3, [r7, #24]
 8015b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015b0c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8015b0e:	69bb      	ldr	r3, [r7, #24]
 8015b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b12:	69fa      	ldr	r2, [r7, #28]
 8015b14:	429a      	cmp	r2, r3
 8015b16:	d04c      	beq.n	8015bb2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8015b18:	69bb      	ldr	r3, [r7, #24]
 8015b1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015b1c:	697a      	ldr	r2, [r7, #20]
 8015b1e:	429a      	cmp	r2, r3
 8015b20:	d147      	bne.n	8015bb2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8015b22:	4b26      	ldr	r3, [pc, #152]	@ (8015bbc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8015b24:	681b      	ldr	r3, [r3, #0]
 8015b26:	69ba      	ldr	r2, [r7, #24]
 8015b28:	429a      	cmp	r2, r3
 8015b2a:	d10b      	bne.n	8015b44 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8015b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b30:	f383 8811 	msr	BASEPRI, r3
 8015b34:	f3bf 8f6f 	isb	sy
 8015b38:	f3bf 8f4f 	dsb	sy
 8015b3c:	60bb      	str	r3, [r7, #8]
}
 8015b3e:	bf00      	nop
 8015b40:	bf00      	nop
 8015b42:	e7fd      	b.n	8015b40 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8015b44:	69bb      	ldr	r3, [r7, #24]
 8015b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b48:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8015b4a:	69bb      	ldr	r3, [r7, #24]
 8015b4c:	69fa      	ldr	r2, [r7, #28]
 8015b4e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8015b50:	69bb      	ldr	r3, [r7, #24]
 8015b52:	699b      	ldr	r3, [r3, #24]
 8015b54:	2b00      	cmp	r3, #0
 8015b56:	db04      	blt.n	8015b62 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015b58:	69fb      	ldr	r3, [r7, #28]
 8015b5a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015b5e:	69bb      	ldr	r3, [r7, #24]
 8015b60:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8015b62:	69bb      	ldr	r3, [r7, #24]
 8015b64:	6959      	ldr	r1, [r3, #20]
 8015b66:	693a      	ldr	r2, [r7, #16]
 8015b68:	4613      	mov	r3, r2
 8015b6a:	009b      	lsls	r3, r3, #2
 8015b6c:	4413      	add	r3, r2
 8015b6e:	009b      	lsls	r3, r3, #2
 8015b70:	4a13      	ldr	r2, [pc, #76]	@ (8015bc0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8015b72:	4413      	add	r3, r2
 8015b74:	4299      	cmp	r1, r3
 8015b76:	d11c      	bne.n	8015bb2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015b78:	69bb      	ldr	r3, [r7, #24]
 8015b7a:	3304      	adds	r3, #4
 8015b7c:	4618      	mov	r0, r3
 8015b7e:	f7fe f987 	bl	8013e90 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8015b82:	69bb      	ldr	r3, [r7, #24]
 8015b84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015b86:	4b0f      	ldr	r3, [pc, #60]	@ (8015bc4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8015b88:	681b      	ldr	r3, [r3, #0]
 8015b8a:	429a      	cmp	r2, r3
 8015b8c:	d903      	bls.n	8015b96 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8015b8e:	69bb      	ldr	r3, [r7, #24]
 8015b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b92:	4a0c      	ldr	r2, [pc, #48]	@ (8015bc4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8015b94:	6013      	str	r3, [r2, #0]
 8015b96:	69bb      	ldr	r3, [r7, #24]
 8015b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015b9a:	4613      	mov	r3, r2
 8015b9c:	009b      	lsls	r3, r3, #2
 8015b9e:	4413      	add	r3, r2
 8015ba0:	009b      	lsls	r3, r3, #2
 8015ba2:	4a07      	ldr	r2, [pc, #28]	@ (8015bc0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8015ba4:	441a      	add	r2, r3
 8015ba6:	69bb      	ldr	r3, [r7, #24]
 8015ba8:	3304      	adds	r3, #4
 8015baa:	4619      	mov	r1, r3
 8015bac:	4610      	mov	r0, r2
 8015bae:	f7fe f912 	bl	8013dd6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015bb2:	bf00      	nop
 8015bb4:	3720      	adds	r7, #32
 8015bb6:	46bd      	mov	sp, r7
 8015bb8:	bd80      	pop	{r7, pc}
 8015bba:	bf00      	nop
 8015bbc:	200069d0 	.word	0x200069d0
 8015bc0:	200069d4 	.word	0x200069d4
 8015bc4:	20006eac 	.word	0x20006eac

08015bc8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8015bc8:	b480      	push	{r7}
 8015bca:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8015bcc:	4b07      	ldr	r3, [pc, #28]	@ (8015bec <pvTaskIncrementMutexHeldCount+0x24>)
 8015bce:	681b      	ldr	r3, [r3, #0]
 8015bd0:	2b00      	cmp	r3, #0
 8015bd2:	d004      	beq.n	8015bde <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8015bd4:	4b05      	ldr	r3, [pc, #20]	@ (8015bec <pvTaskIncrementMutexHeldCount+0x24>)
 8015bd6:	681b      	ldr	r3, [r3, #0]
 8015bd8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015bda:	3201      	adds	r2, #1
 8015bdc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8015bde:	4b03      	ldr	r3, [pc, #12]	@ (8015bec <pvTaskIncrementMutexHeldCount+0x24>)
 8015be0:	681b      	ldr	r3, [r3, #0]
	}
 8015be2:	4618      	mov	r0, r3
 8015be4:	46bd      	mov	sp, r7
 8015be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bea:	4770      	bx	lr
 8015bec:	200069d0 	.word	0x200069d0

08015bf0 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8015bf0:	b580      	push	{r7, lr}
 8015bf2:	b084      	sub	sp, #16
 8015bf4:	af00      	add	r7, sp, #0
 8015bf6:	6078      	str	r0, [r7, #4]
 8015bf8:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8015bfa:	f000 fe15 	bl	8016828 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8015bfe:	4b20      	ldr	r3, [pc, #128]	@ (8015c80 <ulTaskNotifyTake+0x90>)
 8015c00:	681b      	ldr	r3, [r3, #0]
 8015c02:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8015c06:	2b00      	cmp	r3, #0
 8015c08:	d113      	bne.n	8015c32 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8015c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8015c80 <ulTaskNotifyTake+0x90>)
 8015c0c:	681b      	ldr	r3, [r3, #0]
 8015c0e:	2201      	movs	r2, #1
 8015c10:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8015c14:	683b      	ldr	r3, [r7, #0]
 8015c16:	2b00      	cmp	r3, #0
 8015c18:	d00b      	beq.n	8015c32 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8015c1a:	2101      	movs	r1, #1
 8015c1c:	6838      	ldr	r0, [r7, #0]
 8015c1e:	f000 f8c9 	bl	8015db4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8015c22:	4b18      	ldr	r3, [pc, #96]	@ (8015c84 <ulTaskNotifyTake+0x94>)
 8015c24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015c28:	601a      	str	r2, [r3, #0]
 8015c2a:	f3bf 8f4f 	dsb	sy
 8015c2e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8015c32:	f000 fe2b 	bl	801688c <vPortExitCritical>

		taskENTER_CRITICAL();
 8015c36:	f000 fdf7 	bl	8016828 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8015c3a:	4b11      	ldr	r3, [pc, #68]	@ (8015c80 <ulTaskNotifyTake+0x90>)
 8015c3c:	681b      	ldr	r3, [r3, #0]
 8015c3e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8015c42:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8015c44:	68fb      	ldr	r3, [r7, #12]
 8015c46:	2b00      	cmp	r3, #0
 8015c48:	d00e      	beq.n	8015c68 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8015c4a:	687b      	ldr	r3, [r7, #4]
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	d005      	beq.n	8015c5c <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8015c50:	4b0b      	ldr	r3, [pc, #44]	@ (8015c80 <ulTaskNotifyTake+0x90>)
 8015c52:	681b      	ldr	r3, [r3, #0]
 8015c54:	2200      	movs	r2, #0
 8015c56:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8015c5a:	e005      	b.n	8015c68 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8015c5c:	4b08      	ldr	r3, [pc, #32]	@ (8015c80 <ulTaskNotifyTake+0x90>)
 8015c5e:	681b      	ldr	r3, [r3, #0]
 8015c60:	68fa      	ldr	r2, [r7, #12]
 8015c62:	3a01      	subs	r2, #1
 8015c64:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015c68:	4b05      	ldr	r3, [pc, #20]	@ (8015c80 <ulTaskNotifyTake+0x90>)
 8015c6a:	681b      	ldr	r3, [r3, #0]
 8015c6c:	2200      	movs	r2, #0
 8015c6e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8015c72:	f000 fe0b 	bl	801688c <vPortExitCritical>

		return ulReturn;
 8015c76:	68fb      	ldr	r3, [r7, #12]
	}
 8015c78:	4618      	mov	r0, r3
 8015c7a:	3710      	adds	r7, #16
 8015c7c:	46bd      	mov	sp, r7
 8015c7e:	bd80      	pop	{r7, pc}
 8015c80:	200069d0 	.word	0x200069d0
 8015c84:	e000ed04 	.word	0xe000ed04

08015c88 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8015c88:	b580      	push	{r7, lr}
 8015c8a:	b08a      	sub	sp, #40	@ 0x28
 8015c8c:	af00      	add	r7, sp, #0
 8015c8e:	6078      	str	r0, [r7, #4]
 8015c90:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8015c92:	687b      	ldr	r3, [r7, #4]
 8015c94:	2b00      	cmp	r3, #0
 8015c96:	d10b      	bne.n	8015cb0 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8015c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c9c:	f383 8811 	msr	BASEPRI, r3
 8015ca0:	f3bf 8f6f 	isb	sy
 8015ca4:	f3bf 8f4f 	dsb	sy
 8015ca8:	61bb      	str	r3, [r7, #24]
}
 8015caa:	bf00      	nop
 8015cac:	bf00      	nop
 8015cae:	e7fd      	b.n	8015cac <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015cb0:	f000 fe9a 	bl	80169e8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8015cb4:	687b      	ldr	r3, [r7, #4]
 8015cb6:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8015cb8:	f3ef 8211 	mrs	r2, BASEPRI
 8015cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015cc0:	f383 8811 	msr	BASEPRI, r3
 8015cc4:	f3bf 8f6f 	isb	sy
 8015cc8:	f3bf 8f4f 	dsb	sy
 8015ccc:	617a      	str	r2, [r7, #20]
 8015cce:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8015cd0:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015cd2:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8015cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015cd6:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8015cda:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8015cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015cde:	2202      	movs	r2, #2
 8015ce0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8015ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ce6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8015cea:	1c5a      	adds	r2, r3, #1
 8015cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015cee:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8015cf2:	7ffb      	ldrb	r3, [r7, #31]
 8015cf4:	2b01      	cmp	r3, #1
 8015cf6:	d147      	bne.n	8015d88 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8015cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015cfc:	2b00      	cmp	r3, #0
 8015cfe:	d00b      	beq.n	8015d18 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8015d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d04:	f383 8811 	msr	BASEPRI, r3
 8015d08:	f3bf 8f6f 	isb	sy
 8015d0c:	f3bf 8f4f 	dsb	sy
 8015d10:	60fb      	str	r3, [r7, #12]
}
 8015d12:	bf00      	nop
 8015d14:	bf00      	nop
 8015d16:	e7fd      	b.n	8015d14 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015d18:	4b20      	ldr	r3, [pc, #128]	@ (8015d9c <vTaskNotifyGiveFromISR+0x114>)
 8015d1a:	681b      	ldr	r3, [r3, #0]
 8015d1c:	2b00      	cmp	r3, #0
 8015d1e:	d11d      	bne.n	8015d5c <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d22:	3304      	adds	r3, #4
 8015d24:	4618      	mov	r0, r3
 8015d26:	f7fe f8b3 	bl	8013e90 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d2e:	4b1c      	ldr	r3, [pc, #112]	@ (8015da0 <vTaskNotifyGiveFromISR+0x118>)
 8015d30:	681b      	ldr	r3, [r3, #0]
 8015d32:	429a      	cmp	r2, r3
 8015d34:	d903      	bls.n	8015d3e <vTaskNotifyGiveFromISR+0xb6>
 8015d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d3a:	4a19      	ldr	r2, [pc, #100]	@ (8015da0 <vTaskNotifyGiveFromISR+0x118>)
 8015d3c:	6013      	str	r3, [r2, #0]
 8015d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d42:	4613      	mov	r3, r2
 8015d44:	009b      	lsls	r3, r3, #2
 8015d46:	4413      	add	r3, r2
 8015d48:	009b      	lsls	r3, r3, #2
 8015d4a:	4a16      	ldr	r2, [pc, #88]	@ (8015da4 <vTaskNotifyGiveFromISR+0x11c>)
 8015d4c:	441a      	add	r2, r3
 8015d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d50:	3304      	adds	r3, #4
 8015d52:	4619      	mov	r1, r3
 8015d54:	4610      	mov	r0, r2
 8015d56:	f7fe f83e 	bl	8013dd6 <vListInsertEnd>
 8015d5a:	e005      	b.n	8015d68 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8015d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d5e:	3318      	adds	r3, #24
 8015d60:	4619      	mov	r1, r3
 8015d62:	4811      	ldr	r0, [pc, #68]	@ (8015da8 <vTaskNotifyGiveFromISR+0x120>)
 8015d64:	f7fe f837 	bl	8013dd6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8015d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8015dac <vTaskNotifyGiveFromISR+0x124>)
 8015d6e:	681b      	ldr	r3, [r3, #0]
 8015d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d72:	429a      	cmp	r2, r3
 8015d74:	d908      	bls.n	8015d88 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8015d76:	683b      	ldr	r3, [r7, #0]
 8015d78:	2b00      	cmp	r3, #0
 8015d7a:	d002      	beq.n	8015d82 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8015d7c:	683b      	ldr	r3, [r7, #0]
 8015d7e:	2201      	movs	r2, #1
 8015d80:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8015d82:	4b0b      	ldr	r3, [pc, #44]	@ (8015db0 <vTaskNotifyGiveFromISR+0x128>)
 8015d84:	2201      	movs	r2, #1
 8015d86:	601a      	str	r2, [r3, #0]
 8015d88:	6a3b      	ldr	r3, [r7, #32]
 8015d8a:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8015d8c:	68bb      	ldr	r3, [r7, #8]
 8015d8e:	f383 8811 	msr	BASEPRI, r3
}
 8015d92:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8015d94:	bf00      	nop
 8015d96:	3728      	adds	r7, #40	@ 0x28
 8015d98:	46bd      	mov	sp, r7
 8015d9a:	bd80      	pop	{r7, pc}
 8015d9c:	20006ecc 	.word	0x20006ecc
 8015da0:	20006eac 	.word	0x20006eac
 8015da4:	200069d4 	.word	0x200069d4
 8015da8:	20006e64 	.word	0x20006e64
 8015dac:	200069d0 	.word	0x200069d0
 8015db0:	20006eb8 	.word	0x20006eb8

08015db4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8015db4:	b580      	push	{r7, lr}
 8015db6:	b084      	sub	sp, #16
 8015db8:	af00      	add	r7, sp, #0
 8015dba:	6078      	str	r0, [r7, #4]
 8015dbc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8015dbe:	4b21      	ldr	r3, [pc, #132]	@ (8015e44 <prvAddCurrentTaskToDelayedList+0x90>)
 8015dc0:	681b      	ldr	r3, [r3, #0]
 8015dc2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015dc4:	4b20      	ldr	r3, [pc, #128]	@ (8015e48 <prvAddCurrentTaskToDelayedList+0x94>)
 8015dc6:	681b      	ldr	r3, [r3, #0]
 8015dc8:	3304      	adds	r3, #4
 8015dca:	4618      	mov	r0, r3
 8015dcc:	f7fe f860 	bl	8013e90 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015dd6:	d10a      	bne.n	8015dee <prvAddCurrentTaskToDelayedList+0x3a>
 8015dd8:	683b      	ldr	r3, [r7, #0]
 8015dda:	2b00      	cmp	r3, #0
 8015ddc:	d007      	beq.n	8015dee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015dde:	4b1a      	ldr	r3, [pc, #104]	@ (8015e48 <prvAddCurrentTaskToDelayedList+0x94>)
 8015de0:	681b      	ldr	r3, [r3, #0]
 8015de2:	3304      	adds	r3, #4
 8015de4:	4619      	mov	r1, r3
 8015de6:	4819      	ldr	r0, [pc, #100]	@ (8015e4c <prvAddCurrentTaskToDelayedList+0x98>)
 8015de8:	f7fd fff5 	bl	8013dd6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8015dec:	e026      	b.n	8015e3c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8015dee:	68fa      	ldr	r2, [r7, #12]
 8015df0:	687b      	ldr	r3, [r7, #4]
 8015df2:	4413      	add	r3, r2
 8015df4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8015df6:	4b14      	ldr	r3, [pc, #80]	@ (8015e48 <prvAddCurrentTaskToDelayedList+0x94>)
 8015df8:	681b      	ldr	r3, [r3, #0]
 8015dfa:	68ba      	ldr	r2, [r7, #8]
 8015dfc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8015dfe:	68ba      	ldr	r2, [r7, #8]
 8015e00:	68fb      	ldr	r3, [r7, #12]
 8015e02:	429a      	cmp	r2, r3
 8015e04:	d209      	bcs.n	8015e1a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015e06:	4b12      	ldr	r3, [pc, #72]	@ (8015e50 <prvAddCurrentTaskToDelayedList+0x9c>)
 8015e08:	681a      	ldr	r2, [r3, #0]
 8015e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8015e48 <prvAddCurrentTaskToDelayedList+0x94>)
 8015e0c:	681b      	ldr	r3, [r3, #0]
 8015e0e:	3304      	adds	r3, #4
 8015e10:	4619      	mov	r1, r3
 8015e12:	4610      	mov	r0, r2
 8015e14:	f7fe f803 	bl	8013e1e <vListInsert>
}
 8015e18:	e010      	b.n	8015e3c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8015e54 <prvAddCurrentTaskToDelayedList+0xa0>)
 8015e1c:	681a      	ldr	r2, [r3, #0]
 8015e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8015e48 <prvAddCurrentTaskToDelayedList+0x94>)
 8015e20:	681b      	ldr	r3, [r3, #0]
 8015e22:	3304      	adds	r3, #4
 8015e24:	4619      	mov	r1, r3
 8015e26:	4610      	mov	r0, r2
 8015e28:	f7fd fff9 	bl	8013e1e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8015e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8015e58 <prvAddCurrentTaskToDelayedList+0xa4>)
 8015e2e:	681b      	ldr	r3, [r3, #0]
 8015e30:	68ba      	ldr	r2, [r7, #8]
 8015e32:	429a      	cmp	r2, r3
 8015e34:	d202      	bcs.n	8015e3c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8015e36:	4a08      	ldr	r2, [pc, #32]	@ (8015e58 <prvAddCurrentTaskToDelayedList+0xa4>)
 8015e38:	68bb      	ldr	r3, [r7, #8]
 8015e3a:	6013      	str	r3, [r2, #0]
}
 8015e3c:	bf00      	nop
 8015e3e:	3710      	adds	r7, #16
 8015e40:	46bd      	mov	sp, r7
 8015e42:	bd80      	pop	{r7, pc}
 8015e44:	20006ea8 	.word	0x20006ea8
 8015e48:	200069d0 	.word	0x200069d0
 8015e4c:	20006e90 	.word	0x20006e90
 8015e50:	20006e60 	.word	0x20006e60
 8015e54:	20006e5c 	.word	0x20006e5c
 8015e58:	20006ec4 	.word	0x20006ec4

08015e5c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8015e5c:	b580      	push	{r7, lr}
 8015e5e:	b08a      	sub	sp, #40	@ 0x28
 8015e60:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8015e62:	2300      	movs	r3, #0
 8015e64:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8015e66:	f000 fb71 	bl	801654c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8015e6a:	4b1d      	ldr	r3, [pc, #116]	@ (8015ee0 <xTimerCreateTimerTask+0x84>)
 8015e6c:	681b      	ldr	r3, [r3, #0]
 8015e6e:	2b00      	cmp	r3, #0
 8015e70:	d021      	beq.n	8015eb6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8015e72:	2300      	movs	r3, #0
 8015e74:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8015e76:	2300      	movs	r3, #0
 8015e78:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8015e7a:	1d3a      	adds	r2, r7, #4
 8015e7c:	f107 0108 	add.w	r1, r7, #8
 8015e80:	f107 030c 	add.w	r3, r7, #12
 8015e84:	4618      	mov	r0, r3
 8015e86:	f7fd ff5f 	bl	8013d48 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8015e8a:	6879      	ldr	r1, [r7, #4]
 8015e8c:	68bb      	ldr	r3, [r7, #8]
 8015e8e:	68fa      	ldr	r2, [r7, #12]
 8015e90:	9202      	str	r2, [sp, #8]
 8015e92:	9301      	str	r3, [sp, #4]
 8015e94:	2302      	movs	r3, #2
 8015e96:	9300      	str	r3, [sp, #0]
 8015e98:	2300      	movs	r3, #0
 8015e9a:	460a      	mov	r2, r1
 8015e9c:	4911      	ldr	r1, [pc, #68]	@ (8015ee4 <xTimerCreateTimerTask+0x88>)
 8015e9e:	4812      	ldr	r0, [pc, #72]	@ (8015ee8 <xTimerCreateTimerTask+0x8c>)
 8015ea0:	f7fe feb0 	bl	8014c04 <xTaskCreateStatic>
 8015ea4:	4603      	mov	r3, r0
 8015ea6:	4a11      	ldr	r2, [pc, #68]	@ (8015eec <xTimerCreateTimerTask+0x90>)
 8015ea8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8015eaa:	4b10      	ldr	r3, [pc, #64]	@ (8015eec <xTimerCreateTimerTask+0x90>)
 8015eac:	681b      	ldr	r3, [r3, #0]
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	d001      	beq.n	8015eb6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8015eb2:	2301      	movs	r3, #1
 8015eb4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8015eb6:	697b      	ldr	r3, [r7, #20]
 8015eb8:	2b00      	cmp	r3, #0
 8015eba:	d10b      	bne.n	8015ed4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8015ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ec0:	f383 8811 	msr	BASEPRI, r3
 8015ec4:	f3bf 8f6f 	isb	sy
 8015ec8:	f3bf 8f4f 	dsb	sy
 8015ecc:	613b      	str	r3, [r7, #16]
}
 8015ece:	bf00      	nop
 8015ed0:	bf00      	nop
 8015ed2:	e7fd      	b.n	8015ed0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8015ed4:	697b      	ldr	r3, [r7, #20]
}
 8015ed6:	4618      	mov	r0, r3
 8015ed8:	3718      	adds	r7, #24
 8015eda:	46bd      	mov	sp, r7
 8015edc:	bd80      	pop	{r7, pc}
 8015ede:	bf00      	nop
 8015ee0:	20006f00 	.word	0x20006f00
 8015ee4:	0802021c 	.word	0x0802021c
 8015ee8:	080160e5 	.word	0x080160e5
 8015eec:	20006f04 	.word	0x20006f04

08015ef0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8015ef0:	b580      	push	{r7, lr}
 8015ef2:	b088      	sub	sp, #32
 8015ef4:	af02      	add	r7, sp, #8
 8015ef6:	60f8      	str	r0, [r7, #12]
 8015ef8:	60b9      	str	r1, [r7, #8]
 8015efa:	607a      	str	r2, [r7, #4]
 8015efc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8015efe:	202c      	movs	r0, #44	@ 0x2c
 8015f00:	f000 fdb4 	bl	8016a6c <pvPortMalloc>
 8015f04:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8015f06:	697b      	ldr	r3, [r7, #20]
 8015f08:	2b00      	cmp	r3, #0
 8015f0a:	d00d      	beq.n	8015f28 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8015f0c:	697b      	ldr	r3, [r7, #20]
 8015f0e:	2200      	movs	r2, #0
 8015f10:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8015f14:	697b      	ldr	r3, [r7, #20]
 8015f16:	9301      	str	r3, [sp, #4]
 8015f18:	6a3b      	ldr	r3, [r7, #32]
 8015f1a:	9300      	str	r3, [sp, #0]
 8015f1c:	683b      	ldr	r3, [r7, #0]
 8015f1e:	687a      	ldr	r2, [r7, #4]
 8015f20:	68b9      	ldr	r1, [r7, #8]
 8015f22:	68f8      	ldr	r0, [r7, #12]
 8015f24:	f000 f805 	bl	8015f32 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8015f28:	697b      	ldr	r3, [r7, #20]
	}
 8015f2a:	4618      	mov	r0, r3
 8015f2c:	3718      	adds	r7, #24
 8015f2e:	46bd      	mov	sp, r7
 8015f30:	bd80      	pop	{r7, pc}

08015f32 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8015f32:	b580      	push	{r7, lr}
 8015f34:	b086      	sub	sp, #24
 8015f36:	af00      	add	r7, sp, #0
 8015f38:	60f8      	str	r0, [r7, #12]
 8015f3a:	60b9      	str	r1, [r7, #8]
 8015f3c:	607a      	str	r2, [r7, #4]
 8015f3e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8015f40:	68bb      	ldr	r3, [r7, #8]
 8015f42:	2b00      	cmp	r3, #0
 8015f44:	d10b      	bne.n	8015f5e <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8015f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f4a:	f383 8811 	msr	BASEPRI, r3
 8015f4e:	f3bf 8f6f 	isb	sy
 8015f52:	f3bf 8f4f 	dsb	sy
 8015f56:	617b      	str	r3, [r7, #20]
}
 8015f58:	bf00      	nop
 8015f5a:	bf00      	nop
 8015f5c:	e7fd      	b.n	8015f5a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8015f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f60:	2b00      	cmp	r3, #0
 8015f62:	d01e      	beq.n	8015fa2 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8015f64:	f000 faf2 	bl	801654c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8015f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f6a:	68fa      	ldr	r2, [r7, #12]
 8015f6c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8015f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f70:	68ba      	ldr	r2, [r7, #8]
 8015f72:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8015f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f76:	683a      	ldr	r2, [r7, #0]
 8015f78:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8015f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f7c:	6a3a      	ldr	r2, [r7, #32]
 8015f7e:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8015f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f82:	3304      	adds	r3, #4
 8015f84:	4618      	mov	r0, r3
 8015f86:	f7fd ff19 	bl	8013dbc <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8015f8a:	687b      	ldr	r3, [r7, #4]
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d008      	beq.n	8015fa2 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8015f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015f96:	f043 0304 	orr.w	r3, r3, #4
 8015f9a:	b2da      	uxtb	r2, r3
 8015f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f9e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8015fa2:	bf00      	nop
 8015fa4:	3718      	adds	r7, #24
 8015fa6:	46bd      	mov	sp, r7
 8015fa8:	bd80      	pop	{r7, pc}
	...

08015fac <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8015fac:	b580      	push	{r7, lr}
 8015fae:	b08a      	sub	sp, #40	@ 0x28
 8015fb0:	af00      	add	r7, sp, #0
 8015fb2:	60f8      	str	r0, [r7, #12]
 8015fb4:	60b9      	str	r1, [r7, #8]
 8015fb6:	607a      	str	r2, [r7, #4]
 8015fb8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8015fba:	2300      	movs	r3, #0
 8015fbc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8015fbe:	68fb      	ldr	r3, [r7, #12]
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d10b      	bne.n	8015fdc <xTimerGenericCommand+0x30>
	__asm volatile
 8015fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fc8:	f383 8811 	msr	BASEPRI, r3
 8015fcc:	f3bf 8f6f 	isb	sy
 8015fd0:	f3bf 8f4f 	dsb	sy
 8015fd4:	623b      	str	r3, [r7, #32]
}
 8015fd6:	bf00      	nop
 8015fd8:	bf00      	nop
 8015fda:	e7fd      	b.n	8015fd8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8015fdc:	4b19      	ldr	r3, [pc, #100]	@ (8016044 <xTimerGenericCommand+0x98>)
 8015fde:	681b      	ldr	r3, [r3, #0]
 8015fe0:	2b00      	cmp	r3, #0
 8015fe2:	d02a      	beq.n	801603a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8015fe4:	68bb      	ldr	r3, [r7, #8]
 8015fe6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8015fe8:	687b      	ldr	r3, [r7, #4]
 8015fea:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8015fec:	68fb      	ldr	r3, [r7, #12]
 8015fee:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8015ff0:	68bb      	ldr	r3, [r7, #8]
 8015ff2:	2b05      	cmp	r3, #5
 8015ff4:	dc18      	bgt.n	8016028 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8015ff6:	f7ff fc6d 	bl	80158d4 <xTaskGetSchedulerState>
 8015ffa:	4603      	mov	r3, r0
 8015ffc:	2b02      	cmp	r3, #2
 8015ffe:	d109      	bne.n	8016014 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8016000:	4b10      	ldr	r3, [pc, #64]	@ (8016044 <xTimerGenericCommand+0x98>)
 8016002:	6818      	ldr	r0, [r3, #0]
 8016004:	f107 0110 	add.w	r1, r7, #16
 8016008:	2300      	movs	r3, #0
 801600a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801600c:	f7fe f8e2 	bl	80141d4 <xQueueGenericSend>
 8016010:	6278      	str	r0, [r7, #36]	@ 0x24
 8016012:	e012      	b.n	801603a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8016014:	4b0b      	ldr	r3, [pc, #44]	@ (8016044 <xTimerGenericCommand+0x98>)
 8016016:	6818      	ldr	r0, [r3, #0]
 8016018:	f107 0110 	add.w	r1, r7, #16
 801601c:	2300      	movs	r3, #0
 801601e:	2200      	movs	r2, #0
 8016020:	f7fe f8d8 	bl	80141d4 <xQueueGenericSend>
 8016024:	6278      	str	r0, [r7, #36]	@ 0x24
 8016026:	e008      	b.n	801603a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8016028:	4b06      	ldr	r3, [pc, #24]	@ (8016044 <xTimerGenericCommand+0x98>)
 801602a:	6818      	ldr	r0, [r3, #0]
 801602c:	f107 0110 	add.w	r1, r7, #16
 8016030:	2300      	movs	r3, #0
 8016032:	683a      	ldr	r2, [r7, #0]
 8016034:	f7fe f9d0 	bl	80143d8 <xQueueGenericSendFromISR>
 8016038:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801603a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801603c:	4618      	mov	r0, r3
 801603e:	3728      	adds	r7, #40	@ 0x28
 8016040:	46bd      	mov	sp, r7
 8016042:	bd80      	pop	{r7, pc}
 8016044:	20006f00 	.word	0x20006f00

08016048 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8016048:	b580      	push	{r7, lr}
 801604a:	b088      	sub	sp, #32
 801604c:	af02      	add	r7, sp, #8
 801604e:	6078      	str	r0, [r7, #4]
 8016050:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016052:	4b23      	ldr	r3, [pc, #140]	@ (80160e0 <prvProcessExpiredTimer+0x98>)
 8016054:	681b      	ldr	r3, [r3, #0]
 8016056:	68db      	ldr	r3, [r3, #12]
 8016058:	68db      	ldr	r3, [r3, #12]
 801605a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801605c:	697b      	ldr	r3, [r7, #20]
 801605e:	3304      	adds	r3, #4
 8016060:	4618      	mov	r0, r3
 8016062:	f7fd ff15 	bl	8013e90 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8016066:	697b      	ldr	r3, [r7, #20]
 8016068:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801606c:	f003 0304 	and.w	r3, r3, #4
 8016070:	2b00      	cmp	r3, #0
 8016072:	d023      	beq.n	80160bc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8016074:	697b      	ldr	r3, [r7, #20]
 8016076:	699a      	ldr	r2, [r3, #24]
 8016078:	687b      	ldr	r3, [r7, #4]
 801607a:	18d1      	adds	r1, r2, r3
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	683a      	ldr	r2, [r7, #0]
 8016080:	6978      	ldr	r0, [r7, #20]
 8016082:	f000 f8d5 	bl	8016230 <prvInsertTimerInActiveList>
 8016086:	4603      	mov	r3, r0
 8016088:	2b00      	cmp	r3, #0
 801608a:	d020      	beq.n	80160ce <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801608c:	2300      	movs	r3, #0
 801608e:	9300      	str	r3, [sp, #0]
 8016090:	2300      	movs	r3, #0
 8016092:	687a      	ldr	r2, [r7, #4]
 8016094:	2100      	movs	r1, #0
 8016096:	6978      	ldr	r0, [r7, #20]
 8016098:	f7ff ff88 	bl	8015fac <xTimerGenericCommand>
 801609c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801609e:	693b      	ldr	r3, [r7, #16]
 80160a0:	2b00      	cmp	r3, #0
 80160a2:	d114      	bne.n	80160ce <prvProcessExpiredTimer+0x86>
	__asm volatile
 80160a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80160a8:	f383 8811 	msr	BASEPRI, r3
 80160ac:	f3bf 8f6f 	isb	sy
 80160b0:	f3bf 8f4f 	dsb	sy
 80160b4:	60fb      	str	r3, [r7, #12]
}
 80160b6:	bf00      	nop
 80160b8:	bf00      	nop
 80160ba:	e7fd      	b.n	80160b8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80160bc:	697b      	ldr	r3, [r7, #20]
 80160be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80160c2:	f023 0301 	bic.w	r3, r3, #1
 80160c6:	b2da      	uxtb	r2, r3
 80160c8:	697b      	ldr	r3, [r7, #20]
 80160ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80160ce:	697b      	ldr	r3, [r7, #20]
 80160d0:	6a1b      	ldr	r3, [r3, #32]
 80160d2:	6978      	ldr	r0, [r7, #20]
 80160d4:	4798      	blx	r3
}
 80160d6:	bf00      	nop
 80160d8:	3718      	adds	r7, #24
 80160da:	46bd      	mov	sp, r7
 80160dc:	bd80      	pop	{r7, pc}
 80160de:	bf00      	nop
 80160e0:	20006ef8 	.word	0x20006ef8

080160e4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80160e4:	b580      	push	{r7, lr}
 80160e6:	b084      	sub	sp, #16
 80160e8:	af00      	add	r7, sp, #0
 80160ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80160ec:	f107 0308 	add.w	r3, r7, #8
 80160f0:	4618      	mov	r0, r3
 80160f2:	f000 f859 	bl	80161a8 <prvGetNextExpireTime>
 80160f6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80160f8:	68bb      	ldr	r3, [r7, #8]
 80160fa:	4619      	mov	r1, r3
 80160fc:	68f8      	ldr	r0, [r7, #12]
 80160fe:	f000 f805 	bl	801610c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8016102:	f000 f8d7 	bl	80162b4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8016106:	bf00      	nop
 8016108:	e7f0      	b.n	80160ec <prvTimerTask+0x8>
	...

0801610c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801610c:	b580      	push	{r7, lr}
 801610e:	b084      	sub	sp, #16
 8016110:	af00      	add	r7, sp, #0
 8016112:	6078      	str	r0, [r7, #4]
 8016114:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8016116:	f7fe ffd9 	bl	80150cc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801611a:	f107 0308 	add.w	r3, r7, #8
 801611e:	4618      	mov	r0, r3
 8016120:	f000 f866 	bl	80161f0 <prvSampleTimeNow>
 8016124:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8016126:	68bb      	ldr	r3, [r7, #8]
 8016128:	2b00      	cmp	r3, #0
 801612a:	d130      	bne.n	801618e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801612c:	683b      	ldr	r3, [r7, #0]
 801612e:	2b00      	cmp	r3, #0
 8016130:	d10a      	bne.n	8016148 <prvProcessTimerOrBlockTask+0x3c>
 8016132:	687a      	ldr	r2, [r7, #4]
 8016134:	68fb      	ldr	r3, [r7, #12]
 8016136:	429a      	cmp	r2, r3
 8016138:	d806      	bhi.n	8016148 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801613a:	f7fe ffd5 	bl	80150e8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801613e:	68f9      	ldr	r1, [r7, #12]
 8016140:	6878      	ldr	r0, [r7, #4]
 8016142:	f7ff ff81 	bl	8016048 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8016146:	e024      	b.n	8016192 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8016148:	683b      	ldr	r3, [r7, #0]
 801614a:	2b00      	cmp	r3, #0
 801614c:	d008      	beq.n	8016160 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801614e:	4b13      	ldr	r3, [pc, #76]	@ (801619c <prvProcessTimerOrBlockTask+0x90>)
 8016150:	681b      	ldr	r3, [r3, #0]
 8016152:	681b      	ldr	r3, [r3, #0]
 8016154:	2b00      	cmp	r3, #0
 8016156:	d101      	bne.n	801615c <prvProcessTimerOrBlockTask+0x50>
 8016158:	2301      	movs	r3, #1
 801615a:	e000      	b.n	801615e <prvProcessTimerOrBlockTask+0x52>
 801615c:	2300      	movs	r3, #0
 801615e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8016160:	4b0f      	ldr	r3, [pc, #60]	@ (80161a0 <prvProcessTimerOrBlockTask+0x94>)
 8016162:	6818      	ldr	r0, [r3, #0]
 8016164:	687a      	ldr	r2, [r7, #4]
 8016166:	68fb      	ldr	r3, [r7, #12]
 8016168:	1ad3      	subs	r3, r2, r3
 801616a:	683a      	ldr	r2, [r7, #0]
 801616c:	4619      	mov	r1, r3
 801616e:	f7fe fd15 	bl	8014b9c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8016172:	f7fe ffb9 	bl	80150e8 <xTaskResumeAll>
 8016176:	4603      	mov	r3, r0
 8016178:	2b00      	cmp	r3, #0
 801617a:	d10a      	bne.n	8016192 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801617c:	4b09      	ldr	r3, [pc, #36]	@ (80161a4 <prvProcessTimerOrBlockTask+0x98>)
 801617e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016182:	601a      	str	r2, [r3, #0]
 8016184:	f3bf 8f4f 	dsb	sy
 8016188:	f3bf 8f6f 	isb	sy
}
 801618c:	e001      	b.n	8016192 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801618e:	f7fe ffab 	bl	80150e8 <xTaskResumeAll>
}
 8016192:	bf00      	nop
 8016194:	3710      	adds	r7, #16
 8016196:	46bd      	mov	sp, r7
 8016198:	bd80      	pop	{r7, pc}
 801619a:	bf00      	nop
 801619c:	20006efc 	.word	0x20006efc
 80161a0:	20006f00 	.word	0x20006f00
 80161a4:	e000ed04 	.word	0xe000ed04

080161a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80161a8:	b480      	push	{r7}
 80161aa:	b085      	sub	sp, #20
 80161ac:	af00      	add	r7, sp, #0
 80161ae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80161b0:	4b0e      	ldr	r3, [pc, #56]	@ (80161ec <prvGetNextExpireTime+0x44>)
 80161b2:	681b      	ldr	r3, [r3, #0]
 80161b4:	681b      	ldr	r3, [r3, #0]
 80161b6:	2b00      	cmp	r3, #0
 80161b8:	d101      	bne.n	80161be <prvGetNextExpireTime+0x16>
 80161ba:	2201      	movs	r2, #1
 80161bc:	e000      	b.n	80161c0 <prvGetNextExpireTime+0x18>
 80161be:	2200      	movs	r2, #0
 80161c0:	687b      	ldr	r3, [r7, #4]
 80161c2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80161c4:	687b      	ldr	r3, [r7, #4]
 80161c6:	681b      	ldr	r3, [r3, #0]
 80161c8:	2b00      	cmp	r3, #0
 80161ca:	d105      	bne.n	80161d8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80161cc:	4b07      	ldr	r3, [pc, #28]	@ (80161ec <prvGetNextExpireTime+0x44>)
 80161ce:	681b      	ldr	r3, [r3, #0]
 80161d0:	68db      	ldr	r3, [r3, #12]
 80161d2:	681b      	ldr	r3, [r3, #0]
 80161d4:	60fb      	str	r3, [r7, #12]
 80161d6:	e001      	b.n	80161dc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80161d8:	2300      	movs	r3, #0
 80161da:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80161dc:	68fb      	ldr	r3, [r7, #12]
}
 80161de:	4618      	mov	r0, r3
 80161e0:	3714      	adds	r7, #20
 80161e2:	46bd      	mov	sp, r7
 80161e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161e8:	4770      	bx	lr
 80161ea:	bf00      	nop
 80161ec:	20006ef8 	.word	0x20006ef8

080161f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80161f0:	b580      	push	{r7, lr}
 80161f2:	b084      	sub	sp, #16
 80161f4:	af00      	add	r7, sp, #0
 80161f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80161f8:	f7ff f814 	bl	8015224 <xTaskGetTickCount>
 80161fc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80161fe:	4b0b      	ldr	r3, [pc, #44]	@ (801622c <prvSampleTimeNow+0x3c>)
 8016200:	681b      	ldr	r3, [r3, #0]
 8016202:	68fa      	ldr	r2, [r7, #12]
 8016204:	429a      	cmp	r2, r3
 8016206:	d205      	bcs.n	8016214 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8016208:	f000 f93a 	bl	8016480 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801620c:	687b      	ldr	r3, [r7, #4]
 801620e:	2201      	movs	r2, #1
 8016210:	601a      	str	r2, [r3, #0]
 8016212:	e002      	b.n	801621a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8016214:	687b      	ldr	r3, [r7, #4]
 8016216:	2200      	movs	r2, #0
 8016218:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801621a:	4a04      	ldr	r2, [pc, #16]	@ (801622c <prvSampleTimeNow+0x3c>)
 801621c:	68fb      	ldr	r3, [r7, #12]
 801621e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8016220:	68fb      	ldr	r3, [r7, #12]
}
 8016222:	4618      	mov	r0, r3
 8016224:	3710      	adds	r7, #16
 8016226:	46bd      	mov	sp, r7
 8016228:	bd80      	pop	{r7, pc}
 801622a:	bf00      	nop
 801622c:	20006f08 	.word	0x20006f08

08016230 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8016230:	b580      	push	{r7, lr}
 8016232:	b086      	sub	sp, #24
 8016234:	af00      	add	r7, sp, #0
 8016236:	60f8      	str	r0, [r7, #12]
 8016238:	60b9      	str	r1, [r7, #8]
 801623a:	607a      	str	r2, [r7, #4]
 801623c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801623e:	2300      	movs	r3, #0
 8016240:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8016242:	68fb      	ldr	r3, [r7, #12]
 8016244:	68ba      	ldr	r2, [r7, #8]
 8016246:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8016248:	68fb      	ldr	r3, [r7, #12]
 801624a:	68fa      	ldr	r2, [r7, #12]
 801624c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801624e:	68ba      	ldr	r2, [r7, #8]
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	429a      	cmp	r2, r3
 8016254:	d812      	bhi.n	801627c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016256:	687a      	ldr	r2, [r7, #4]
 8016258:	683b      	ldr	r3, [r7, #0]
 801625a:	1ad2      	subs	r2, r2, r3
 801625c:	68fb      	ldr	r3, [r7, #12]
 801625e:	699b      	ldr	r3, [r3, #24]
 8016260:	429a      	cmp	r2, r3
 8016262:	d302      	bcc.n	801626a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8016264:	2301      	movs	r3, #1
 8016266:	617b      	str	r3, [r7, #20]
 8016268:	e01b      	b.n	80162a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801626a:	4b10      	ldr	r3, [pc, #64]	@ (80162ac <prvInsertTimerInActiveList+0x7c>)
 801626c:	681a      	ldr	r2, [r3, #0]
 801626e:	68fb      	ldr	r3, [r7, #12]
 8016270:	3304      	adds	r3, #4
 8016272:	4619      	mov	r1, r3
 8016274:	4610      	mov	r0, r2
 8016276:	f7fd fdd2 	bl	8013e1e <vListInsert>
 801627a:	e012      	b.n	80162a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 801627c:	687a      	ldr	r2, [r7, #4]
 801627e:	683b      	ldr	r3, [r7, #0]
 8016280:	429a      	cmp	r2, r3
 8016282:	d206      	bcs.n	8016292 <prvInsertTimerInActiveList+0x62>
 8016284:	68ba      	ldr	r2, [r7, #8]
 8016286:	683b      	ldr	r3, [r7, #0]
 8016288:	429a      	cmp	r2, r3
 801628a:	d302      	bcc.n	8016292 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 801628c:	2301      	movs	r3, #1
 801628e:	617b      	str	r3, [r7, #20]
 8016290:	e007      	b.n	80162a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8016292:	4b07      	ldr	r3, [pc, #28]	@ (80162b0 <prvInsertTimerInActiveList+0x80>)
 8016294:	681a      	ldr	r2, [r3, #0]
 8016296:	68fb      	ldr	r3, [r7, #12]
 8016298:	3304      	adds	r3, #4
 801629a:	4619      	mov	r1, r3
 801629c:	4610      	mov	r0, r2
 801629e:	f7fd fdbe 	bl	8013e1e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80162a2:	697b      	ldr	r3, [r7, #20]
}
 80162a4:	4618      	mov	r0, r3
 80162a6:	3718      	adds	r7, #24
 80162a8:	46bd      	mov	sp, r7
 80162aa:	bd80      	pop	{r7, pc}
 80162ac:	20006efc 	.word	0x20006efc
 80162b0:	20006ef8 	.word	0x20006ef8

080162b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80162b4:	b580      	push	{r7, lr}
 80162b6:	b08e      	sub	sp, #56	@ 0x38
 80162b8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80162ba:	e0ce      	b.n	801645a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80162bc:	687b      	ldr	r3, [r7, #4]
 80162be:	2b00      	cmp	r3, #0
 80162c0:	da19      	bge.n	80162f6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80162c2:	1d3b      	adds	r3, r7, #4
 80162c4:	3304      	adds	r3, #4
 80162c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80162c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162ca:	2b00      	cmp	r3, #0
 80162cc:	d10b      	bne.n	80162e6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80162ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162d2:	f383 8811 	msr	BASEPRI, r3
 80162d6:	f3bf 8f6f 	isb	sy
 80162da:	f3bf 8f4f 	dsb	sy
 80162de:	61fb      	str	r3, [r7, #28]
}
 80162e0:	bf00      	nop
 80162e2:	bf00      	nop
 80162e4:	e7fd      	b.n	80162e2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80162e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162e8:	681b      	ldr	r3, [r3, #0]
 80162ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80162ec:	6850      	ldr	r0, [r2, #4]
 80162ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80162f0:	6892      	ldr	r2, [r2, #8]
 80162f2:	4611      	mov	r1, r2
 80162f4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80162f6:	687b      	ldr	r3, [r7, #4]
 80162f8:	2b00      	cmp	r3, #0
 80162fa:	f2c0 80ae 	blt.w	801645a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80162fe:	68fb      	ldr	r3, [r7, #12]
 8016300:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8016302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016304:	695b      	ldr	r3, [r3, #20]
 8016306:	2b00      	cmp	r3, #0
 8016308:	d004      	beq.n	8016314 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801630a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801630c:	3304      	adds	r3, #4
 801630e:	4618      	mov	r0, r3
 8016310:	f7fd fdbe 	bl	8013e90 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8016314:	463b      	mov	r3, r7
 8016316:	4618      	mov	r0, r3
 8016318:	f7ff ff6a 	bl	80161f0 <prvSampleTimeNow>
 801631c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801631e:	687b      	ldr	r3, [r7, #4]
 8016320:	2b09      	cmp	r3, #9
 8016322:	f200 8097 	bhi.w	8016454 <prvProcessReceivedCommands+0x1a0>
 8016326:	a201      	add	r2, pc, #4	@ (adr r2, 801632c <prvProcessReceivedCommands+0x78>)
 8016328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801632c:	08016355 	.word	0x08016355
 8016330:	08016355 	.word	0x08016355
 8016334:	08016355 	.word	0x08016355
 8016338:	080163cb 	.word	0x080163cb
 801633c:	080163df 	.word	0x080163df
 8016340:	0801642b 	.word	0x0801642b
 8016344:	08016355 	.word	0x08016355
 8016348:	08016355 	.word	0x08016355
 801634c:	080163cb 	.word	0x080163cb
 8016350:	080163df 	.word	0x080163df
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8016354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016356:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801635a:	f043 0301 	orr.w	r3, r3, #1
 801635e:	b2da      	uxtb	r2, r3
 8016360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016362:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8016366:	68ba      	ldr	r2, [r7, #8]
 8016368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801636a:	699b      	ldr	r3, [r3, #24]
 801636c:	18d1      	adds	r1, r2, r3
 801636e:	68bb      	ldr	r3, [r7, #8]
 8016370:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016372:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016374:	f7ff ff5c 	bl	8016230 <prvInsertTimerInActiveList>
 8016378:	4603      	mov	r3, r0
 801637a:	2b00      	cmp	r3, #0
 801637c:	d06c      	beq.n	8016458 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801637e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016380:	6a1b      	ldr	r3, [r3, #32]
 8016382:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016384:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8016386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016388:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801638c:	f003 0304 	and.w	r3, r3, #4
 8016390:	2b00      	cmp	r3, #0
 8016392:	d061      	beq.n	8016458 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8016394:	68ba      	ldr	r2, [r7, #8]
 8016396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016398:	699b      	ldr	r3, [r3, #24]
 801639a:	441a      	add	r2, r3
 801639c:	2300      	movs	r3, #0
 801639e:	9300      	str	r3, [sp, #0]
 80163a0:	2300      	movs	r3, #0
 80163a2:	2100      	movs	r1, #0
 80163a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80163a6:	f7ff fe01 	bl	8015fac <xTimerGenericCommand>
 80163aa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80163ac:	6a3b      	ldr	r3, [r7, #32]
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	d152      	bne.n	8016458 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80163b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80163b6:	f383 8811 	msr	BASEPRI, r3
 80163ba:	f3bf 8f6f 	isb	sy
 80163be:	f3bf 8f4f 	dsb	sy
 80163c2:	61bb      	str	r3, [r7, #24]
}
 80163c4:	bf00      	nop
 80163c6:	bf00      	nop
 80163c8:	e7fd      	b.n	80163c6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80163ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80163cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80163d0:	f023 0301 	bic.w	r3, r3, #1
 80163d4:	b2da      	uxtb	r2, r3
 80163d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80163d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80163dc:	e03d      	b.n	801645a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80163de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80163e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80163e4:	f043 0301 	orr.w	r3, r3, #1
 80163e8:	b2da      	uxtb	r2, r3
 80163ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80163ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80163f0:	68ba      	ldr	r2, [r7, #8]
 80163f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80163f4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80163f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80163f8:	699b      	ldr	r3, [r3, #24]
 80163fa:	2b00      	cmp	r3, #0
 80163fc:	d10b      	bne.n	8016416 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80163fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016402:	f383 8811 	msr	BASEPRI, r3
 8016406:	f3bf 8f6f 	isb	sy
 801640a:	f3bf 8f4f 	dsb	sy
 801640e:	617b      	str	r3, [r7, #20]
}
 8016410:	bf00      	nop
 8016412:	bf00      	nop
 8016414:	e7fd      	b.n	8016412 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8016416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016418:	699a      	ldr	r2, [r3, #24]
 801641a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801641c:	18d1      	adds	r1, r2, r3
 801641e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016420:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016422:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016424:	f7ff ff04 	bl	8016230 <prvInsertTimerInActiveList>
					break;
 8016428:	e017      	b.n	801645a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801642a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801642c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016430:	f003 0302 	and.w	r3, r3, #2
 8016434:	2b00      	cmp	r3, #0
 8016436:	d103      	bne.n	8016440 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8016438:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801643a:	f000 fbe5 	bl	8016c08 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801643e:	e00c      	b.n	801645a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8016440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016442:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016446:	f023 0301 	bic.w	r3, r3, #1
 801644a:	b2da      	uxtb	r2, r3
 801644c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801644e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8016452:	e002      	b.n	801645a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8016454:	bf00      	nop
 8016456:	e000      	b.n	801645a <prvProcessReceivedCommands+0x1a6>
					break;
 8016458:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801645a:	4b08      	ldr	r3, [pc, #32]	@ (801647c <prvProcessReceivedCommands+0x1c8>)
 801645c:	681b      	ldr	r3, [r3, #0]
 801645e:	1d39      	adds	r1, r7, #4
 8016460:	2200      	movs	r2, #0
 8016462:	4618      	mov	r0, r3
 8016464:	f7fe f856 	bl	8014514 <xQueueReceive>
 8016468:	4603      	mov	r3, r0
 801646a:	2b00      	cmp	r3, #0
 801646c:	f47f af26 	bne.w	80162bc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8016470:	bf00      	nop
 8016472:	bf00      	nop
 8016474:	3730      	adds	r7, #48	@ 0x30
 8016476:	46bd      	mov	sp, r7
 8016478:	bd80      	pop	{r7, pc}
 801647a:	bf00      	nop
 801647c:	20006f00 	.word	0x20006f00

08016480 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8016480:	b580      	push	{r7, lr}
 8016482:	b088      	sub	sp, #32
 8016484:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8016486:	e049      	b.n	801651c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8016488:	4b2e      	ldr	r3, [pc, #184]	@ (8016544 <prvSwitchTimerLists+0xc4>)
 801648a:	681b      	ldr	r3, [r3, #0]
 801648c:	68db      	ldr	r3, [r3, #12]
 801648e:	681b      	ldr	r3, [r3, #0]
 8016490:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016492:	4b2c      	ldr	r3, [pc, #176]	@ (8016544 <prvSwitchTimerLists+0xc4>)
 8016494:	681b      	ldr	r3, [r3, #0]
 8016496:	68db      	ldr	r3, [r3, #12]
 8016498:	68db      	ldr	r3, [r3, #12]
 801649a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801649c:	68fb      	ldr	r3, [r7, #12]
 801649e:	3304      	adds	r3, #4
 80164a0:	4618      	mov	r0, r3
 80164a2:	f7fd fcf5 	bl	8013e90 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80164a6:	68fb      	ldr	r3, [r7, #12]
 80164a8:	6a1b      	ldr	r3, [r3, #32]
 80164aa:	68f8      	ldr	r0, [r7, #12]
 80164ac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80164ae:	68fb      	ldr	r3, [r7, #12]
 80164b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80164b4:	f003 0304 	and.w	r3, r3, #4
 80164b8:	2b00      	cmp	r3, #0
 80164ba:	d02f      	beq.n	801651c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80164bc:	68fb      	ldr	r3, [r7, #12]
 80164be:	699b      	ldr	r3, [r3, #24]
 80164c0:	693a      	ldr	r2, [r7, #16]
 80164c2:	4413      	add	r3, r2
 80164c4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80164c6:	68ba      	ldr	r2, [r7, #8]
 80164c8:	693b      	ldr	r3, [r7, #16]
 80164ca:	429a      	cmp	r2, r3
 80164cc:	d90e      	bls.n	80164ec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80164ce:	68fb      	ldr	r3, [r7, #12]
 80164d0:	68ba      	ldr	r2, [r7, #8]
 80164d2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80164d4:	68fb      	ldr	r3, [r7, #12]
 80164d6:	68fa      	ldr	r2, [r7, #12]
 80164d8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80164da:	4b1a      	ldr	r3, [pc, #104]	@ (8016544 <prvSwitchTimerLists+0xc4>)
 80164dc:	681a      	ldr	r2, [r3, #0]
 80164de:	68fb      	ldr	r3, [r7, #12]
 80164e0:	3304      	adds	r3, #4
 80164e2:	4619      	mov	r1, r3
 80164e4:	4610      	mov	r0, r2
 80164e6:	f7fd fc9a 	bl	8013e1e <vListInsert>
 80164ea:	e017      	b.n	801651c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80164ec:	2300      	movs	r3, #0
 80164ee:	9300      	str	r3, [sp, #0]
 80164f0:	2300      	movs	r3, #0
 80164f2:	693a      	ldr	r2, [r7, #16]
 80164f4:	2100      	movs	r1, #0
 80164f6:	68f8      	ldr	r0, [r7, #12]
 80164f8:	f7ff fd58 	bl	8015fac <xTimerGenericCommand>
 80164fc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80164fe:	687b      	ldr	r3, [r7, #4]
 8016500:	2b00      	cmp	r3, #0
 8016502:	d10b      	bne.n	801651c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8016504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016508:	f383 8811 	msr	BASEPRI, r3
 801650c:	f3bf 8f6f 	isb	sy
 8016510:	f3bf 8f4f 	dsb	sy
 8016514:	603b      	str	r3, [r7, #0]
}
 8016516:	bf00      	nop
 8016518:	bf00      	nop
 801651a:	e7fd      	b.n	8016518 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801651c:	4b09      	ldr	r3, [pc, #36]	@ (8016544 <prvSwitchTimerLists+0xc4>)
 801651e:	681b      	ldr	r3, [r3, #0]
 8016520:	681b      	ldr	r3, [r3, #0]
 8016522:	2b00      	cmp	r3, #0
 8016524:	d1b0      	bne.n	8016488 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8016526:	4b07      	ldr	r3, [pc, #28]	@ (8016544 <prvSwitchTimerLists+0xc4>)
 8016528:	681b      	ldr	r3, [r3, #0]
 801652a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801652c:	4b06      	ldr	r3, [pc, #24]	@ (8016548 <prvSwitchTimerLists+0xc8>)
 801652e:	681b      	ldr	r3, [r3, #0]
 8016530:	4a04      	ldr	r2, [pc, #16]	@ (8016544 <prvSwitchTimerLists+0xc4>)
 8016532:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8016534:	4a04      	ldr	r2, [pc, #16]	@ (8016548 <prvSwitchTimerLists+0xc8>)
 8016536:	697b      	ldr	r3, [r7, #20]
 8016538:	6013      	str	r3, [r2, #0]
}
 801653a:	bf00      	nop
 801653c:	3718      	adds	r7, #24
 801653e:	46bd      	mov	sp, r7
 8016540:	bd80      	pop	{r7, pc}
 8016542:	bf00      	nop
 8016544:	20006ef8 	.word	0x20006ef8
 8016548:	20006efc 	.word	0x20006efc

0801654c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801654c:	b580      	push	{r7, lr}
 801654e:	b082      	sub	sp, #8
 8016550:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8016552:	f000 f969 	bl	8016828 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8016556:	4b15      	ldr	r3, [pc, #84]	@ (80165ac <prvCheckForValidListAndQueue+0x60>)
 8016558:	681b      	ldr	r3, [r3, #0]
 801655a:	2b00      	cmp	r3, #0
 801655c:	d120      	bne.n	80165a0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801655e:	4814      	ldr	r0, [pc, #80]	@ (80165b0 <prvCheckForValidListAndQueue+0x64>)
 8016560:	f7fd fc0c 	bl	8013d7c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8016564:	4813      	ldr	r0, [pc, #76]	@ (80165b4 <prvCheckForValidListAndQueue+0x68>)
 8016566:	f7fd fc09 	bl	8013d7c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801656a:	4b13      	ldr	r3, [pc, #76]	@ (80165b8 <prvCheckForValidListAndQueue+0x6c>)
 801656c:	4a10      	ldr	r2, [pc, #64]	@ (80165b0 <prvCheckForValidListAndQueue+0x64>)
 801656e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8016570:	4b12      	ldr	r3, [pc, #72]	@ (80165bc <prvCheckForValidListAndQueue+0x70>)
 8016572:	4a10      	ldr	r2, [pc, #64]	@ (80165b4 <prvCheckForValidListAndQueue+0x68>)
 8016574:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8016576:	2300      	movs	r3, #0
 8016578:	9300      	str	r3, [sp, #0]
 801657a:	4b11      	ldr	r3, [pc, #68]	@ (80165c0 <prvCheckForValidListAndQueue+0x74>)
 801657c:	4a11      	ldr	r2, [pc, #68]	@ (80165c4 <prvCheckForValidListAndQueue+0x78>)
 801657e:	2110      	movs	r1, #16
 8016580:	200a      	movs	r0, #10
 8016582:	f7fd fd19 	bl	8013fb8 <xQueueGenericCreateStatic>
 8016586:	4603      	mov	r3, r0
 8016588:	4a08      	ldr	r2, [pc, #32]	@ (80165ac <prvCheckForValidListAndQueue+0x60>)
 801658a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801658c:	4b07      	ldr	r3, [pc, #28]	@ (80165ac <prvCheckForValidListAndQueue+0x60>)
 801658e:	681b      	ldr	r3, [r3, #0]
 8016590:	2b00      	cmp	r3, #0
 8016592:	d005      	beq.n	80165a0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8016594:	4b05      	ldr	r3, [pc, #20]	@ (80165ac <prvCheckForValidListAndQueue+0x60>)
 8016596:	681b      	ldr	r3, [r3, #0]
 8016598:	490b      	ldr	r1, [pc, #44]	@ (80165c8 <prvCheckForValidListAndQueue+0x7c>)
 801659a:	4618      	mov	r0, r3
 801659c:	f7fe fad4 	bl	8014b48 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80165a0:	f000 f974 	bl	801688c <vPortExitCritical>
}
 80165a4:	bf00      	nop
 80165a6:	46bd      	mov	sp, r7
 80165a8:	bd80      	pop	{r7, pc}
 80165aa:	bf00      	nop
 80165ac:	20006f00 	.word	0x20006f00
 80165b0:	20006ed0 	.word	0x20006ed0
 80165b4:	20006ee4 	.word	0x20006ee4
 80165b8:	20006ef8 	.word	0x20006ef8
 80165bc:	20006efc 	.word	0x20006efc
 80165c0:	20006fac 	.word	0x20006fac
 80165c4:	20006f0c 	.word	0x20006f0c
 80165c8:	08020224 	.word	0x08020224

080165cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80165cc:	b480      	push	{r7}
 80165ce:	b085      	sub	sp, #20
 80165d0:	af00      	add	r7, sp, #0
 80165d2:	60f8      	str	r0, [r7, #12]
 80165d4:	60b9      	str	r1, [r7, #8]
 80165d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80165d8:	68fb      	ldr	r3, [r7, #12]
 80165da:	3b04      	subs	r3, #4
 80165dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80165de:	68fb      	ldr	r3, [r7, #12]
 80165e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80165e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80165e6:	68fb      	ldr	r3, [r7, #12]
 80165e8:	3b04      	subs	r3, #4
 80165ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80165ec:	68bb      	ldr	r3, [r7, #8]
 80165ee:	f023 0201 	bic.w	r2, r3, #1
 80165f2:	68fb      	ldr	r3, [r7, #12]
 80165f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80165f6:	68fb      	ldr	r3, [r7, #12]
 80165f8:	3b04      	subs	r3, #4
 80165fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80165fc:	4a0c      	ldr	r2, [pc, #48]	@ (8016630 <pxPortInitialiseStack+0x64>)
 80165fe:	68fb      	ldr	r3, [r7, #12]
 8016600:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8016602:	68fb      	ldr	r3, [r7, #12]
 8016604:	3b14      	subs	r3, #20
 8016606:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016608:	687a      	ldr	r2, [r7, #4]
 801660a:	68fb      	ldr	r3, [r7, #12]
 801660c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801660e:	68fb      	ldr	r3, [r7, #12]
 8016610:	3b04      	subs	r3, #4
 8016612:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016614:	68fb      	ldr	r3, [r7, #12]
 8016616:	f06f 0202 	mvn.w	r2, #2
 801661a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801661c:	68fb      	ldr	r3, [r7, #12]
 801661e:	3b20      	subs	r3, #32
 8016620:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8016622:	68fb      	ldr	r3, [r7, #12]
}
 8016624:	4618      	mov	r0, r3
 8016626:	3714      	adds	r7, #20
 8016628:	46bd      	mov	sp, r7
 801662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801662e:	4770      	bx	lr
 8016630:	08016635 	.word	0x08016635

08016634 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016634:	b480      	push	{r7}
 8016636:	b085      	sub	sp, #20
 8016638:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801663a:	2300      	movs	r3, #0
 801663c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801663e:	4b13      	ldr	r3, [pc, #76]	@ (801668c <prvTaskExitError+0x58>)
 8016640:	681b      	ldr	r3, [r3, #0]
 8016642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016646:	d00b      	beq.n	8016660 <prvTaskExitError+0x2c>
	__asm volatile
 8016648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801664c:	f383 8811 	msr	BASEPRI, r3
 8016650:	f3bf 8f6f 	isb	sy
 8016654:	f3bf 8f4f 	dsb	sy
 8016658:	60fb      	str	r3, [r7, #12]
}
 801665a:	bf00      	nop
 801665c:	bf00      	nop
 801665e:	e7fd      	b.n	801665c <prvTaskExitError+0x28>
	__asm volatile
 8016660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016664:	f383 8811 	msr	BASEPRI, r3
 8016668:	f3bf 8f6f 	isb	sy
 801666c:	f3bf 8f4f 	dsb	sy
 8016670:	60bb      	str	r3, [r7, #8]
}
 8016672:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016674:	bf00      	nop
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	2b00      	cmp	r3, #0
 801667a:	d0fc      	beq.n	8016676 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801667c:	bf00      	nop
 801667e:	bf00      	nop
 8016680:	3714      	adds	r7, #20
 8016682:	46bd      	mov	sp, r7
 8016684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016688:	4770      	bx	lr
 801668a:	bf00      	nop
 801668c:	200000ec 	.word	0x200000ec

08016690 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016690:	4b07      	ldr	r3, [pc, #28]	@ (80166b0 <pxCurrentTCBConst2>)
 8016692:	6819      	ldr	r1, [r3, #0]
 8016694:	6808      	ldr	r0, [r1, #0]
 8016696:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801669a:	f380 8809 	msr	PSP, r0
 801669e:	f3bf 8f6f 	isb	sy
 80166a2:	f04f 0000 	mov.w	r0, #0
 80166a6:	f380 8811 	msr	BASEPRI, r0
 80166aa:	4770      	bx	lr
 80166ac:	f3af 8000 	nop.w

080166b0 <pxCurrentTCBConst2>:
 80166b0:	200069d0 	.word	0x200069d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80166b4:	bf00      	nop
 80166b6:	bf00      	nop

080166b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80166b8:	4808      	ldr	r0, [pc, #32]	@ (80166dc <prvPortStartFirstTask+0x24>)
 80166ba:	6800      	ldr	r0, [r0, #0]
 80166bc:	6800      	ldr	r0, [r0, #0]
 80166be:	f380 8808 	msr	MSP, r0
 80166c2:	f04f 0000 	mov.w	r0, #0
 80166c6:	f380 8814 	msr	CONTROL, r0
 80166ca:	b662      	cpsie	i
 80166cc:	b661      	cpsie	f
 80166ce:	f3bf 8f4f 	dsb	sy
 80166d2:	f3bf 8f6f 	isb	sy
 80166d6:	df00      	svc	0
 80166d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80166da:	bf00      	nop
 80166dc:	e000ed08 	.word	0xe000ed08

080166e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80166e0:	b580      	push	{r7, lr}
 80166e2:	b086      	sub	sp, #24
 80166e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80166e6:	4b47      	ldr	r3, [pc, #284]	@ (8016804 <xPortStartScheduler+0x124>)
 80166e8:	681b      	ldr	r3, [r3, #0]
 80166ea:	4a47      	ldr	r2, [pc, #284]	@ (8016808 <xPortStartScheduler+0x128>)
 80166ec:	4293      	cmp	r3, r2
 80166ee:	d10b      	bne.n	8016708 <xPortStartScheduler+0x28>
	__asm volatile
 80166f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80166f4:	f383 8811 	msr	BASEPRI, r3
 80166f8:	f3bf 8f6f 	isb	sy
 80166fc:	f3bf 8f4f 	dsb	sy
 8016700:	60fb      	str	r3, [r7, #12]
}
 8016702:	bf00      	nop
 8016704:	bf00      	nop
 8016706:	e7fd      	b.n	8016704 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8016708:	4b3e      	ldr	r3, [pc, #248]	@ (8016804 <xPortStartScheduler+0x124>)
 801670a:	681b      	ldr	r3, [r3, #0]
 801670c:	4a3f      	ldr	r2, [pc, #252]	@ (801680c <xPortStartScheduler+0x12c>)
 801670e:	4293      	cmp	r3, r2
 8016710:	d10b      	bne.n	801672a <xPortStartScheduler+0x4a>
	__asm volatile
 8016712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016716:	f383 8811 	msr	BASEPRI, r3
 801671a:	f3bf 8f6f 	isb	sy
 801671e:	f3bf 8f4f 	dsb	sy
 8016722:	613b      	str	r3, [r7, #16]
}
 8016724:	bf00      	nop
 8016726:	bf00      	nop
 8016728:	e7fd      	b.n	8016726 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801672a:	4b39      	ldr	r3, [pc, #228]	@ (8016810 <xPortStartScheduler+0x130>)
 801672c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801672e:	697b      	ldr	r3, [r7, #20]
 8016730:	781b      	ldrb	r3, [r3, #0]
 8016732:	b2db      	uxtb	r3, r3
 8016734:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016736:	697b      	ldr	r3, [r7, #20]
 8016738:	22ff      	movs	r2, #255	@ 0xff
 801673a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801673c:	697b      	ldr	r3, [r7, #20]
 801673e:	781b      	ldrb	r3, [r3, #0]
 8016740:	b2db      	uxtb	r3, r3
 8016742:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016744:	78fb      	ldrb	r3, [r7, #3]
 8016746:	b2db      	uxtb	r3, r3
 8016748:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801674c:	b2da      	uxtb	r2, r3
 801674e:	4b31      	ldr	r3, [pc, #196]	@ (8016814 <xPortStartScheduler+0x134>)
 8016750:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016752:	4b31      	ldr	r3, [pc, #196]	@ (8016818 <xPortStartScheduler+0x138>)
 8016754:	2207      	movs	r2, #7
 8016756:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016758:	e009      	b.n	801676e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801675a:	4b2f      	ldr	r3, [pc, #188]	@ (8016818 <xPortStartScheduler+0x138>)
 801675c:	681b      	ldr	r3, [r3, #0]
 801675e:	3b01      	subs	r3, #1
 8016760:	4a2d      	ldr	r2, [pc, #180]	@ (8016818 <xPortStartScheduler+0x138>)
 8016762:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016764:	78fb      	ldrb	r3, [r7, #3]
 8016766:	b2db      	uxtb	r3, r3
 8016768:	005b      	lsls	r3, r3, #1
 801676a:	b2db      	uxtb	r3, r3
 801676c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801676e:	78fb      	ldrb	r3, [r7, #3]
 8016770:	b2db      	uxtb	r3, r3
 8016772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016776:	2b80      	cmp	r3, #128	@ 0x80
 8016778:	d0ef      	beq.n	801675a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801677a:	4b27      	ldr	r3, [pc, #156]	@ (8016818 <xPortStartScheduler+0x138>)
 801677c:	681b      	ldr	r3, [r3, #0]
 801677e:	f1c3 0307 	rsb	r3, r3, #7
 8016782:	2b04      	cmp	r3, #4
 8016784:	d00b      	beq.n	801679e <xPortStartScheduler+0xbe>
	__asm volatile
 8016786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801678a:	f383 8811 	msr	BASEPRI, r3
 801678e:	f3bf 8f6f 	isb	sy
 8016792:	f3bf 8f4f 	dsb	sy
 8016796:	60bb      	str	r3, [r7, #8]
}
 8016798:	bf00      	nop
 801679a:	bf00      	nop
 801679c:	e7fd      	b.n	801679a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801679e:	4b1e      	ldr	r3, [pc, #120]	@ (8016818 <xPortStartScheduler+0x138>)
 80167a0:	681b      	ldr	r3, [r3, #0]
 80167a2:	021b      	lsls	r3, r3, #8
 80167a4:	4a1c      	ldr	r2, [pc, #112]	@ (8016818 <xPortStartScheduler+0x138>)
 80167a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80167a8:	4b1b      	ldr	r3, [pc, #108]	@ (8016818 <xPortStartScheduler+0x138>)
 80167aa:	681b      	ldr	r3, [r3, #0]
 80167ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80167b0:	4a19      	ldr	r2, [pc, #100]	@ (8016818 <xPortStartScheduler+0x138>)
 80167b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80167b4:	687b      	ldr	r3, [r7, #4]
 80167b6:	b2da      	uxtb	r2, r3
 80167b8:	697b      	ldr	r3, [r7, #20]
 80167ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80167bc:	4b17      	ldr	r3, [pc, #92]	@ (801681c <xPortStartScheduler+0x13c>)
 80167be:	681b      	ldr	r3, [r3, #0]
 80167c0:	4a16      	ldr	r2, [pc, #88]	@ (801681c <xPortStartScheduler+0x13c>)
 80167c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80167c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80167c8:	4b14      	ldr	r3, [pc, #80]	@ (801681c <xPortStartScheduler+0x13c>)
 80167ca:	681b      	ldr	r3, [r3, #0]
 80167cc:	4a13      	ldr	r2, [pc, #76]	@ (801681c <xPortStartScheduler+0x13c>)
 80167ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80167d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80167d4:	f000 f8da 	bl	801698c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80167d8:	4b11      	ldr	r3, [pc, #68]	@ (8016820 <xPortStartScheduler+0x140>)
 80167da:	2200      	movs	r2, #0
 80167dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80167de:	f000 f8f9 	bl	80169d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80167e2:	4b10      	ldr	r3, [pc, #64]	@ (8016824 <xPortStartScheduler+0x144>)
 80167e4:	681b      	ldr	r3, [r3, #0]
 80167e6:	4a0f      	ldr	r2, [pc, #60]	@ (8016824 <xPortStartScheduler+0x144>)
 80167e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80167ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80167ee:	f7ff ff63 	bl	80166b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80167f2:	f7fe fde1 	bl	80153b8 <vTaskSwitchContext>
	prvTaskExitError();
 80167f6:	f7ff ff1d 	bl	8016634 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80167fa:	2300      	movs	r3, #0
}
 80167fc:	4618      	mov	r0, r3
 80167fe:	3718      	adds	r7, #24
 8016800:	46bd      	mov	sp, r7
 8016802:	bd80      	pop	{r7, pc}
 8016804:	e000ed00 	.word	0xe000ed00
 8016808:	410fc271 	.word	0x410fc271
 801680c:	410fc270 	.word	0x410fc270
 8016810:	e000e400 	.word	0xe000e400
 8016814:	20006ffc 	.word	0x20006ffc
 8016818:	20007000 	.word	0x20007000
 801681c:	e000ed20 	.word	0xe000ed20
 8016820:	200000ec 	.word	0x200000ec
 8016824:	e000ef34 	.word	0xe000ef34

08016828 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8016828:	b480      	push	{r7}
 801682a:	b083      	sub	sp, #12
 801682c:	af00      	add	r7, sp, #0
	__asm volatile
 801682e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016832:	f383 8811 	msr	BASEPRI, r3
 8016836:	f3bf 8f6f 	isb	sy
 801683a:	f3bf 8f4f 	dsb	sy
 801683e:	607b      	str	r3, [r7, #4]
}
 8016840:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8016842:	4b10      	ldr	r3, [pc, #64]	@ (8016884 <vPortEnterCritical+0x5c>)
 8016844:	681b      	ldr	r3, [r3, #0]
 8016846:	3301      	adds	r3, #1
 8016848:	4a0e      	ldr	r2, [pc, #56]	@ (8016884 <vPortEnterCritical+0x5c>)
 801684a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801684c:	4b0d      	ldr	r3, [pc, #52]	@ (8016884 <vPortEnterCritical+0x5c>)
 801684e:	681b      	ldr	r3, [r3, #0]
 8016850:	2b01      	cmp	r3, #1
 8016852:	d110      	bne.n	8016876 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8016854:	4b0c      	ldr	r3, [pc, #48]	@ (8016888 <vPortEnterCritical+0x60>)
 8016856:	681b      	ldr	r3, [r3, #0]
 8016858:	b2db      	uxtb	r3, r3
 801685a:	2b00      	cmp	r3, #0
 801685c:	d00b      	beq.n	8016876 <vPortEnterCritical+0x4e>
	__asm volatile
 801685e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016862:	f383 8811 	msr	BASEPRI, r3
 8016866:	f3bf 8f6f 	isb	sy
 801686a:	f3bf 8f4f 	dsb	sy
 801686e:	603b      	str	r3, [r7, #0]
}
 8016870:	bf00      	nop
 8016872:	bf00      	nop
 8016874:	e7fd      	b.n	8016872 <vPortEnterCritical+0x4a>
	}
}
 8016876:	bf00      	nop
 8016878:	370c      	adds	r7, #12
 801687a:	46bd      	mov	sp, r7
 801687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016880:	4770      	bx	lr
 8016882:	bf00      	nop
 8016884:	200000ec 	.word	0x200000ec
 8016888:	e000ed04 	.word	0xe000ed04

0801688c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801688c:	b480      	push	{r7}
 801688e:	b083      	sub	sp, #12
 8016890:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8016892:	4b12      	ldr	r3, [pc, #72]	@ (80168dc <vPortExitCritical+0x50>)
 8016894:	681b      	ldr	r3, [r3, #0]
 8016896:	2b00      	cmp	r3, #0
 8016898:	d10b      	bne.n	80168b2 <vPortExitCritical+0x26>
	__asm volatile
 801689a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801689e:	f383 8811 	msr	BASEPRI, r3
 80168a2:	f3bf 8f6f 	isb	sy
 80168a6:	f3bf 8f4f 	dsb	sy
 80168aa:	607b      	str	r3, [r7, #4]
}
 80168ac:	bf00      	nop
 80168ae:	bf00      	nop
 80168b0:	e7fd      	b.n	80168ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80168b2:	4b0a      	ldr	r3, [pc, #40]	@ (80168dc <vPortExitCritical+0x50>)
 80168b4:	681b      	ldr	r3, [r3, #0]
 80168b6:	3b01      	subs	r3, #1
 80168b8:	4a08      	ldr	r2, [pc, #32]	@ (80168dc <vPortExitCritical+0x50>)
 80168ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80168bc:	4b07      	ldr	r3, [pc, #28]	@ (80168dc <vPortExitCritical+0x50>)
 80168be:	681b      	ldr	r3, [r3, #0]
 80168c0:	2b00      	cmp	r3, #0
 80168c2:	d105      	bne.n	80168d0 <vPortExitCritical+0x44>
 80168c4:	2300      	movs	r3, #0
 80168c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80168c8:	683b      	ldr	r3, [r7, #0]
 80168ca:	f383 8811 	msr	BASEPRI, r3
}
 80168ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80168d0:	bf00      	nop
 80168d2:	370c      	adds	r7, #12
 80168d4:	46bd      	mov	sp, r7
 80168d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168da:	4770      	bx	lr
 80168dc:	200000ec 	.word	0x200000ec

080168e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80168e0:	f3ef 8009 	mrs	r0, PSP
 80168e4:	f3bf 8f6f 	isb	sy
 80168e8:	4b15      	ldr	r3, [pc, #84]	@ (8016940 <pxCurrentTCBConst>)
 80168ea:	681a      	ldr	r2, [r3, #0]
 80168ec:	f01e 0f10 	tst.w	lr, #16
 80168f0:	bf08      	it	eq
 80168f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80168f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168fa:	6010      	str	r0, [r2, #0]
 80168fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8016900:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8016904:	f380 8811 	msr	BASEPRI, r0
 8016908:	f3bf 8f4f 	dsb	sy
 801690c:	f3bf 8f6f 	isb	sy
 8016910:	f7fe fd52 	bl	80153b8 <vTaskSwitchContext>
 8016914:	f04f 0000 	mov.w	r0, #0
 8016918:	f380 8811 	msr	BASEPRI, r0
 801691c:	bc09      	pop	{r0, r3}
 801691e:	6819      	ldr	r1, [r3, #0]
 8016920:	6808      	ldr	r0, [r1, #0]
 8016922:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016926:	f01e 0f10 	tst.w	lr, #16
 801692a:	bf08      	it	eq
 801692c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8016930:	f380 8809 	msr	PSP, r0
 8016934:	f3bf 8f6f 	isb	sy
 8016938:	4770      	bx	lr
 801693a:	bf00      	nop
 801693c:	f3af 8000 	nop.w

08016940 <pxCurrentTCBConst>:
 8016940:	200069d0 	.word	0x200069d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8016944:	bf00      	nop
 8016946:	bf00      	nop

08016948 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8016948:	b580      	push	{r7, lr}
 801694a:	b082      	sub	sp, #8
 801694c:	af00      	add	r7, sp, #0
	__asm volatile
 801694e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016952:	f383 8811 	msr	BASEPRI, r3
 8016956:	f3bf 8f6f 	isb	sy
 801695a:	f3bf 8f4f 	dsb	sy
 801695e:	607b      	str	r3, [r7, #4]
}
 8016960:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8016962:	f7fe fc6f 	bl	8015244 <xTaskIncrementTick>
 8016966:	4603      	mov	r3, r0
 8016968:	2b00      	cmp	r3, #0
 801696a:	d003      	beq.n	8016974 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801696c:	4b06      	ldr	r3, [pc, #24]	@ (8016988 <xPortSysTickHandler+0x40>)
 801696e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016972:	601a      	str	r2, [r3, #0]
 8016974:	2300      	movs	r3, #0
 8016976:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016978:	683b      	ldr	r3, [r7, #0]
 801697a:	f383 8811 	msr	BASEPRI, r3
}
 801697e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8016980:	bf00      	nop
 8016982:	3708      	adds	r7, #8
 8016984:	46bd      	mov	sp, r7
 8016986:	bd80      	pop	{r7, pc}
 8016988:	e000ed04 	.word	0xe000ed04

0801698c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801698c:	b480      	push	{r7}
 801698e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8016990:	4b0b      	ldr	r3, [pc, #44]	@ (80169c0 <vPortSetupTimerInterrupt+0x34>)
 8016992:	2200      	movs	r2, #0
 8016994:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8016996:	4b0b      	ldr	r3, [pc, #44]	@ (80169c4 <vPortSetupTimerInterrupt+0x38>)
 8016998:	2200      	movs	r2, #0
 801699a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801699c:	4b0a      	ldr	r3, [pc, #40]	@ (80169c8 <vPortSetupTimerInterrupt+0x3c>)
 801699e:	681b      	ldr	r3, [r3, #0]
 80169a0:	4a0a      	ldr	r2, [pc, #40]	@ (80169cc <vPortSetupTimerInterrupt+0x40>)
 80169a2:	fba2 2303 	umull	r2, r3, r2, r3
 80169a6:	099b      	lsrs	r3, r3, #6
 80169a8:	4a09      	ldr	r2, [pc, #36]	@ (80169d0 <vPortSetupTimerInterrupt+0x44>)
 80169aa:	3b01      	subs	r3, #1
 80169ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80169ae:	4b04      	ldr	r3, [pc, #16]	@ (80169c0 <vPortSetupTimerInterrupt+0x34>)
 80169b0:	2207      	movs	r2, #7
 80169b2:	601a      	str	r2, [r3, #0]
}
 80169b4:	bf00      	nop
 80169b6:	46bd      	mov	sp, r7
 80169b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169bc:	4770      	bx	lr
 80169be:	bf00      	nop
 80169c0:	e000e010 	.word	0xe000e010
 80169c4:	e000e018 	.word	0xe000e018
 80169c8:	20000054 	.word	0x20000054
 80169cc:	10624dd3 	.word	0x10624dd3
 80169d0:	e000e014 	.word	0xe000e014

080169d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80169d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80169e4 <vPortEnableVFP+0x10>
 80169d8:	6801      	ldr	r1, [r0, #0]
 80169da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80169de:	6001      	str	r1, [r0, #0]
 80169e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80169e2:	bf00      	nop
 80169e4:	e000ed88 	.word	0xe000ed88

080169e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80169e8:	b480      	push	{r7}
 80169ea:	b085      	sub	sp, #20
 80169ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80169ee:	f3ef 8305 	mrs	r3, IPSR
 80169f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80169f4:	68fb      	ldr	r3, [r7, #12]
 80169f6:	2b0f      	cmp	r3, #15
 80169f8:	d915      	bls.n	8016a26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80169fa:	4a18      	ldr	r2, [pc, #96]	@ (8016a5c <vPortValidateInterruptPriority+0x74>)
 80169fc:	68fb      	ldr	r3, [r7, #12]
 80169fe:	4413      	add	r3, r2
 8016a00:	781b      	ldrb	r3, [r3, #0]
 8016a02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8016a04:	4b16      	ldr	r3, [pc, #88]	@ (8016a60 <vPortValidateInterruptPriority+0x78>)
 8016a06:	781b      	ldrb	r3, [r3, #0]
 8016a08:	7afa      	ldrb	r2, [r7, #11]
 8016a0a:	429a      	cmp	r2, r3
 8016a0c:	d20b      	bcs.n	8016a26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8016a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a12:	f383 8811 	msr	BASEPRI, r3
 8016a16:	f3bf 8f6f 	isb	sy
 8016a1a:	f3bf 8f4f 	dsb	sy
 8016a1e:	607b      	str	r3, [r7, #4]
}
 8016a20:	bf00      	nop
 8016a22:	bf00      	nop
 8016a24:	e7fd      	b.n	8016a22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8016a26:	4b0f      	ldr	r3, [pc, #60]	@ (8016a64 <vPortValidateInterruptPriority+0x7c>)
 8016a28:	681b      	ldr	r3, [r3, #0]
 8016a2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8016a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8016a68 <vPortValidateInterruptPriority+0x80>)
 8016a30:	681b      	ldr	r3, [r3, #0]
 8016a32:	429a      	cmp	r2, r3
 8016a34:	d90b      	bls.n	8016a4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8016a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a3a:	f383 8811 	msr	BASEPRI, r3
 8016a3e:	f3bf 8f6f 	isb	sy
 8016a42:	f3bf 8f4f 	dsb	sy
 8016a46:	603b      	str	r3, [r7, #0]
}
 8016a48:	bf00      	nop
 8016a4a:	bf00      	nop
 8016a4c:	e7fd      	b.n	8016a4a <vPortValidateInterruptPriority+0x62>
	}
 8016a4e:	bf00      	nop
 8016a50:	3714      	adds	r7, #20
 8016a52:	46bd      	mov	sp, r7
 8016a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a58:	4770      	bx	lr
 8016a5a:	bf00      	nop
 8016a5c:	e000e3f0 	.word	0xe000e3f0
 8016a60:	20006ffc 	.word	0x20006ffc
 8016a64:	e000ed0c 	.word	0xe000ed0c
 8016a68:	20007000 	.word	0x20007000

08016a6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8016a6c:	b580      	push	{r7, lr}
 8016a6e:	b08a      	sub	sp, #40	@ 0x28
 8016a70:	af00      	add	r7, sp, #0
 8016a72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8016a74:	2300      	movs	r3, #0
 8016a76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8016a78:	f7fe fb28 	bl	80150cc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8016a7c:	4b5c      	ldr	r3, [pc, #368]	@ (8016bf0 <pvPortMalloc+0x184>)
 8016a7e:	681b      	ldr	r3, [r3, #0]
 8016a80:	2b00      	cmp	r3, #0
 8016a82:	d101      	bne.n	8016a88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8016a84:	f000 f924 	bl	8016cd0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8016a88:	4b5a      	ldr	r3, [pc, #360]	@ (8016bf4 <pvPortMalloc+0x188>)
 8016a8a:	681a      	ldr	r2, [r3, #0]
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	4013      	ands	r3, r2
 8016a90:	2b00      	cmp	r3, #0
 8016a92:	f040 8095 	bne.w	8016bc0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8016a96:	687b      	ldr	r3, [r7, #4]
 8016a98:	2b00      	cmp	r3, #0
 8016a9a:	d01e      	beq.n	8016ada <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8016a9c:	2208      	movs	r2, #8
 8016a9e:	687b      	ldr	r3, [r7, #4]
 8016aa0:	4413      	add	r3, r2
 8016aa2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8016aa4:	687b      	ldr	r3, [r7, #4]
 8016aa6:	f003 0307 	and.w	r3, r3, #7
 8016aaa:	2b00      	cmp	r3, #0
 8016aac:	d015      	beq.n	8016ada <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8016aae:	687b      	ldr	r3, [r7, #4]
 8016ab0:	f023 0307 	bic.w	r3, r3, #7
 8016ab4:	3308      	adds	r3, #8
 8016ab6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016ab8:	687b      	ldr	r3, [r7, #4]
 8016aba:	f003 0307 	and.w	r3, r3, #7
 8016abe:	2b00      	cmp	r3, #0
 8016ac0:	d00b      	beq.n	8016ada <pvPortMalloc+0x6e>
	__asm volatile
 8016ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ac6:	f383 8811 	msr	BASEPRI, r3
 8016aca:	f3bf 8f6f 	isb	sy
 8016ace:	f3bf 8f4f 	dsb	sy
 8016ad2:	617b      	str	r3, [r7, #20]
}
 8016ad4:	bf00      	nop
 8016ad6:	bf00      	nop
 8016ad8:	e7fd      	b.n	8016ad6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8016ada:	687b      	ldr	r3, [r7, #4]
 8016adc:	2b00      	cmp	r3, #0
 8016ade:	d06f      	beq.n	8016bc0 <pvPortMalloc+0x154>
 8016ae0:	4b45      	ldr	r3, [pc, #276]	@ (8016bf8 <pvPortMalloc+0x18c>)
 8016ae2:	681b      	ldr	r3, [r3, #0]
 8016ae4:	687a      	ldr	r2, [r7, #4]
 8016ae6:	429a      	cmp	r2, r3
 8016ae8:	d86a      	bhi.n	8016bc0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8016aea:	4b44      	ldr	r3, [pc, #272]	@ (8016bfc <pvPortMalloc+0x190>)
 8016aec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8016aee:	4b43      	ldr	r3, [pc, #268]	@ (8016bfc <pvPortMalloc+0x190>)
 8016af0:	681b      	ldr	r3, [r3, #0]
 8016af2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016af4:	e004      	b.n	8016b00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8016af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016af8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8016afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016afc:	681b      	ldr	r3, [r3, #0]
 8016afe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b02:	685b      	ldr	r3, [r3, #4]
 8016b04:	687a      	ldr	r2, [r7, #4]
 8016b06:	429a      	cmp	r2, r3
 8016b08:	d903      	bls.n	8016b12 <pvPortMalloc+0xa6>
 8016b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b0c:	681b      	ldr	r3, [r3, #0]
 8016b0e:	2b00      	cmp	r3, #0
 8016b10:	d1f1      	bne.n	8016af6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8016b12:	4b37      	ldr	r3, [pc, #220]	@ (8016bf0 <pvPortMalloc+0x184>)
 8016b14:	681b      	ldr	r3, [r3, #0]
 8016b16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016b18:	429a      	cmp	r2, r3
 8016b1a:	d051      	beq.n	8016bc0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8016b1c:	6a3b      	ldr	r3, [r7, #32]
 8016b1e:	681b      	ldr	r3, [r3, #0]
 8016b20:	2208      	movs	r2, #8
 8016b22:	4413      	add	r3, r2
 8016b24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8016b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b28:	681a      	ldr	r2, [r3, #0]
 8016b2a:	6a3b      	ldr	r3, [r7, #32]
 8016b2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8016b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b30:	685a      	ldr	r2, [r3, #4]
 8016b32:	687b      	ldr	r3, [r7, #4]
 8016b34:	1ad2      	subs	r2, r2, r3
 8016b36:	2308      	movs	r3, #8
 8016b38:	005b      	lsls	r3, r3, #1
 8016b3a:	429a      	cmp	r2, r3
 8016b3c:	d920      	bls.n	8016b80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8016b3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	4413      	add	r3, r2
 8016b44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016b46:	69bb      	ldr	r3, [r7, #24]
 8016b48:	f003 0307 	and.w	r3, r3, #7
 8016b4c:	2b00      	cmp	r3, #0
 8016b4e:	d00b      	beq.n	8016b68 <pvPortMalloc+0xfc>
	__asm volatile
 8016b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b54:	f383 8811 	msr	BASEPRI, r3
 8016b58:	f3bf 8f6f 	isb	sy
 8016b5c:	f3bf 8f4f 	dsb	sy
 8016b60:	613b      	str	r3, [r7, #16]
}
 8016b62:	bf00      	nop
 8016b64:	bf00      	nop
 8016b66:	e7fd      	b.n	8016b64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8016b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b6a:	685a      	ldr	r2, [r3, #4]
 8016b6c:	687b      	ldr	r3, [r7, #4]
 8016b6e:	1ad2      	subs	r2, r2, r3
 8016b70:	69bb      	ldr	r3, [r7, #24]
 8016b72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8016b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b76:	687a      	ldr	r2, [r7, #4]
 8016b78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8016b7a:	69b8      	ldr	r0, [r7, #24]
 8016b7c:	f000 f90a 	bl	8016d94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8016b80:	4b1d      	ldr	r3, [pc, #116]	@ (8016bf8 <pvPortMalloc+0x18c>)
 8016b82:	681a      	ldr	r2, [r3, #0]
 8016b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b86:	685b      	ldr	r3, [r3, #4]
 8016b88:	1ad3      	subs	r3, r2, r3
 8016b8a:	4a1b      	ldr	r2, [pc, #108]	@ (8016bf8 <pvPortMalloc+0x18c>)
 8016b8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8016b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8016bf8 <pvPortMalloc+0x18c>)
 8016b90:	681a      	ldr	r2, [r3, #0]
 8016b92:	4b1b      	ldr	r3, [pc, #108]	@ (8016c00 <pvPortMalloc+0x194>)
 8016b94:	681b      	ldr	r3, [r3, #0]
 8016b96:	429a      	cmp	r2, r3
 8016b98:	d203      	bcs.n	8016ba2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8016b9a:	4b17      	ldr	r3, [pc, #92]	@ (8016bf8 <pvPortMalloc+0x18c>)
 8016b9c:	681b      	ldr	r3, [r3, #0]
 8016b9e:	4a18      	ldr	r2, [pc, #96]	@ (8016c00 <pvPortMalloc+0x194>)
 8016ba0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8016ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ba4:	685a      	ldr	r2, [r3, #4]
 8016ba6:	4b13      	ldr	r3, [pc, #76]	@ (8016bf4 <pvPortMalloc+0x188>)
 8016ba8:	681b      	ldr	r3, [r3, #0]
 8016baa:	431a      	orrs	r2, r3
 8016bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016bae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8016bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016bb2:	2200      	movs	r2, #0
 8016bb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8016bb6:	4b13      	ldr	r3, [pc, #76]	@ (8016c04 <pvPortMalloc+0x198>)
 8016bb8:	681b      	ldr	r3, [r3, #0]
 8016bba:	3301      	adds	r3, #1
 8016bbc:	4a11      	ldr	r2, [pc, #68]	@ (8016c04 <pvPortMalloc+0x198>)
 8016bbe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8016bc0:	f7fe fa92 	bl	80150e8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8016bc4:	69fb      	ldr	r3, [r7, #28]
 8016bc6:	f003 0307 	and.w	r3, r3, #7
 8016bca:	2b00      	cmp	r3, #0
 8016bcc:	d00b      	beq.n	8016be6 <pvPortMalloc+0x17a>
	__asm volatile
 8016bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016bd2:	f383 8811 	msr	BASEPRI, r3
 8016bd6:	f3bf 8f6f 	isb	sy
 8016bda:	f3bf 8f4f 	dsb	sy
 8016bde:	60fb      	str	r3, [r7, #12]
}
 8016be0:	bf00      	nop
 8016be2:	bf00      	nop
 8016be4:	e7fd      	b.n	8016be2 <pvPortMalloc+0x176>
	return pvReturn;
 8016be6:	69fb      	ldr	r3, [r7, #28]
}
 8016be8:	4618      	mov	r0, r3
 8016bea:	3728      	adds	r7, #40	@ 0x28
 8016bec:	46bd      	mov	sp, r7
 8016bee:	bd80      	pop	{r7, pc}
 8016bf0:	2000ac0c 	.word	0x2000ac0c
 8016bf4:	2000ac20 	.word	0x2000ac20
 8016bf8:	2000ac10 	.word	0x2000ac10
 8016bfc:	2000ac04 	.word	0x2000ac04
 8016c00:	2000ac14 	.word	0x2000ac14
 8016c04:	2000ac18 	.word	0x2000ac18

08016c08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8016c08:	b580      	push	{r7, lr}
 8016c0a:	b086      	sub	sp, #24
 8016c0c:	af00      	add	r7, sp, #0
 8016c0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8016c10:	687b      	ldr	r3, [r7, #4]
 8016c12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8016c14:	687b      	ldr	r3, [r7, #4]
 8016c16:	2b00      	cmp	r3, #0
 8016c18:	d04f      	beq.n	8016cba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8016c1a:	2308      	movs	r3, #8
 8016c1c:	425b      	negs	r3, r3
 8016c1e:	697a      	ldr	r2, [r7, #20]
 8016c20:	4413      	add	r3, r2
 8016c22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8016c24:	697b      	ldr	r3, [r7, #20]
 8016c26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8016c28:	693b      	ldr	r3, [r7, #16]
 8016c2a:	685a      	ldr	r2, [r3, #4]
 8016c2c:	4b25      	ldr	r3, [pc, #148]	@ (8016cc4 <vPortFree+0xbc>)
 8016c2e:	681b      	ldr	r3, [r3, #0]
 8016c30:	4013      	ands	r3, r2
 8016c32:	2b00      	cmp	r3, #0
 8016c34:	d10b      	bne.n	8016c4e <vPortFree+0x46>
	__asm volatile
 8016c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c3a:	f383 8811 	msr	BASEPRI, r3
 8016c3e:	f3bf 8f6f 	isb	sy
 8016c42:	f3bf 8f4f 	dsb	sy
 8016c46:	60fb      	str	r3, [r7, #12]
}
 8016c48:	bf00      	nop
 8016c4a:	bf00      	nop
 8016c4c:	e7fd      	b.n	8016c4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8016c4e:	693b      	ldr	r3, [r7, #16]
 8016c50:	681b      	ldr	r3, [r3, #0]
 8016c52:	2b00      	cmp	r3, #0
 8016c54:	d00b      	beq.n	8016c6e <vPortFree+0x66>
	__asm volatile
 8016c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c5a:	f383 8811 	msr	BASEPRI, r3
 8016c5e:	f3bf 8f6f 	isb	sy
 8016c62:	f3bf 8f4f 	dsb	sy
 8016c66:	60bb      	str	r3, [r7, #8]
}
 8016c68:	bf00      	nop
 8016c6a:	bf00      	nop
 8016c6c:	e7fd      	b.n	8016c6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8016c6e:	693b      	ldr	r3, [r7, #16]
 8016c70:	685a      	ldr	r2, [r3, #4]
 8016c72:	4b14      	ldr	r3, [pc, #80]	@ (8016cc4 <vPortFree+0xbc>)
 8016c74:	681b      	ldr	r3, [r3, #0]
 8016c76:	4013      	ands	r3, r2
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	d01e      	beq.n	8016cba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8016c7c:	693b      	ldr	r3, [r7, #16]
 8016c7e:	681b      	ldr	r3, [r3, #0]
 8016c80:	2b00      	cmp	r3, #0
 8016c82:	d11a      	bne.n	8016cba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8016c84:	693b      	ldr	r3, [r7, #16]
 8016c86:	685a      	ldr	r2, [r3, #4]
 8016c88:	4b0e      	ldr	r3, [pc, #56]	@ (8016cc4 <vPortFree+0xbc>)
 8016c8a:	681b      	ldr	r3, [r3, #0]
 8016c8c:	43db      	mvns	r3, r3
 8016c8e:	401a      	ands	r2, r3
 8016c90:	693b      	ldr	r3, [r7, #16]
 8016c92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8016c94:	f7fe fa1a 	bl	80150cc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8016c98:	693b      	ldr	r3, [r7, #16]
 8016c9a:	685a      	ldr	r2, [r3, #4]
 8016c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8016cc8 <vPortFree+0xc0>)
 8016c9e:	681b      	ldr	r3, [r3, #0]
 8016ca0:	4413      	add	r3, r2
 8016ca2:	4a09      	ldr	r2, [pc, #36]	@ (8016cc8 <vPortFree+0xc0>)
 8016ca4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8016ca6:	6938      	ldr	r0, [r7, #16]
 8016ca8:	f000 f874 	bl	8016d94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8016cac:	4b07      	ldr	r3, [pc, #28]	@ (8016ccc <vPortFree+0xc4>)
 8016cae:	681b      	ldr	r3, [r3, #0]
 8016cb0:	3301      	adds	r3, #1
 8016cb2:	4a06      	ldr	r2, [pc, #24]	@ (8016ccc <vPortFree+0xc4>)
 8016cb4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8016cb6:	f7fe fa17 	bl	80150e8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8016cba:	bf00      	nop
 8016cbc:	3718      	adds	r7, #24
 8016cbe:	46bd      	mov	sp, r7
 8016cc0:	bd80      	pop	{r7, pc}
 8016cc2:	bf00      	nop
 8016cc4:	2000ac20 	.word	0x2000ac20
 8016cc8:	2000ac10 	.word	0x2000ac10
 8016ccc:	2000ac1c 	.word	0x2000ac1c

08016cd0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8016cd0:	b480      	push	{r7}
 8016cd2:	b085      	sub	sp, #20
 8016cd4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8016cd6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8016cda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8016cdc:	4b27      	ldr	r3, [pc, #156]	@ (8016d7c <prvHeapInit+0xac>)
 8016cde:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8016ce0:	68fb      	ldr	r3, [r7, #12]
 8016ce2:	f003 0307 	and.w	r3, r3, #7
 8016ce6:	2b00      	cmp	r3, #0
 8016ce8:	d00c      	beq.n	8016d04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8016cea:	68fb      	ldr	r3, [r7, #12]
 8016cec:	3307      	adds	r3, #7
 8016cee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016cf0:	68fb      	ldr	r3, [r7, #12]
 8016cf2:	f023 0307 	bic.w	r3, r3, #7
 8016cf6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8016cf8:	68ba      	ldr	r2, [r7, #8]
 8016cfa:	68fb      	ldr	r3, [r7, #12]
 8016cfc:	1ad3      	subs	r3, r2, r3
 8016cfe:	4a1f      	ldr	r2, [pc, #124]	@ (8016d7c <prvHeapInit+0xac>)
 8016d00:	4413      	add	r3, r2
 8016d02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016d04:	68fb      	ldr	r3, [r7, #12]
 8016d06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8016d08:	4a1d      	ldr	r2, [pc, #116]	@ (8016d80 <prvHeapInit+0xb0>)
 8016d0a:	687b      	ldr	r3, [r7, #4]
 8016d0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8016d0e:	4b1c      	ldr	r3, [pc, #112]	@ (8016d80 <prvHeapInit+0xb0>)
 8016d10:	2200      	movs	r2, #0
 8016d12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8016d14:	687b      	ldr	r3, [r7, #4]
 8016d16:	68ba      	ldr	r2, [r7, #8]
 8016d18:	4413      	add	r3, r2
 8016d1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8016d1c:	2208      	movs	r2, #8
 8016d1e:	68fb      	ldr	r3, [r7, #12]
 8016d20:	1a9b      	subs	r3, r3, r2
 8016d22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016d24:	68fb      	ldr	r3, [r7, #12]
 8016d26:	f023 0307 	bic.w	r3, r3, #7
 8016d2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8016d2c:	68fb      	ldr	r3, [r7, #12]
 8016d2e:	4a15      	ldr	r2, [pc, #84]	@ (8016d84 <prvHeapInit+0xb4>)
 8016d30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8016d32:	4b14      	ldr	r3, [pc, #80]	@ (8016d84 <prvHeapInit+0xb4>)
 8016d34:	681b      	ldr	r3, [r3, #0]
 8016d36:	2200      	movs	r2, #0
 8016d38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8016d3a:	4b12      	ldr	r3, [pc, #72]	@ (8016d84 <prvHeapInit+0xb4>)
 8016d3c:	681b      	ldr	r3, [r3, #0]
 8016d3e:	2200      	movs	r2, #0
 8016d40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8016d42:	687b      	ldr	r3, [r7, #4]
 8016d44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8016d46:	683b      	ldr	r3, [r7, #0]
 8016d48:	68fa      	ldr	r2, [r7, #12]
 8016d4a:	1ad2      	subs	r2, r2, r3
 8016d4c:	683b      	ldr	r3, [r7, #0]
 8016d4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8016d50:	4b0c      	ldr	r3, [pc, #48]	@ (8016d84 <prvHeapInit+0xb4>)
 8016d52:	681a      	ldr	r2, [r3, #0]
 8016d54:	683b      	ldr	r3, [r7, #0]
 8016d56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016d58:	683b      	ldr	r3, [r7, #0]
 8016d5a:	685b      	ldr	r3, [r3, #4]
 8016d5c:	4a0a      	ldr	r2, [pc, #40]	@ (8016d88 <prvHeapInit+0xb8>)
 8016d5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016d60:	683b      	ldr	r3, [r7, #0]
 8016d62:	685b      	ldr	r3, [r3, #4]
 8016d64:	4a09      	ldr	r2, [pc, #36]	@ (8016d8c <prvHeapInit+0xbc>)
 8016d66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8016d68:	4b09      	ldr	r3, [pc, #36]	@ (8016d90 <prvHeapInit+0xc0>)
 8016d6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8016d6e:	601a      	str	r2, [r3, #0]
}
 8016d70:	bf00      	nop
 8016d72:	3714      	adds	r7, #20
 8016d74:	46bd      	mov	sp, r7
 8016d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d7a:	4770      	bx	lr
 8016d7c:	20007004 	.word	0x20007004
 8016d80:	2000ac04 	.word	0x2000ac04
 8016d84:	2000ac0c 	.word	0x2000ac0c
 8016d88:	2000ac14 	.word	0x2000ac14
 8016d8c:	2000ac10 	.word	0x2000ac10
 8016d90:	2000ac20 	.word	0x2000ac20

08016d94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8016d94:	b480      	push	{r7}
 8016d96:	b085      	sub	sp, #20
 8016d98:	af00      	add	r7, sp, #0
 8016d9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8016d9c:	4b28      	ldr	r3, [pc, #160]	@ (8016e40 <prvInsertBlockIntoFreeList+0xac>)
 8016d9e:	60fb      	str	r3, [r7, #12]
 8016da0:	e002      	b.n	8016da8 <prvInsertBlockIntoFreeList+0x14>
 8016da2:	68fb      	ldr	r3, [r7, #12]
 8016da4:	681b      	ldr	r3, [r3, #0]
 8016da6:	60fb      	str	r3, [r7, #12]
 8016da8:	68fb      	ldr	r3, [r7, #12]
 8016daa:	681b      	ldr	r3, [r3, #0]
 8016dac:	687a      	ldr	r2, [r7, #4]
 8016dae:	429a      	cmp	r2, r3
 8016db0:	d8f7      	bhi.n	8016da2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8016db2:	68fb      	ldr	r3, [r7, #12]
 8016db4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8016db6:	68fb      	ldr	r3, [r7, #12]
 8016db8:	685b      	ldr	r3, [r3, #4]
 8016dba:	68ba      	ldr	r2, [r7, #8]
 8016dbc:	4413      	add	r3, r2
 8016dbe:	687a      	ldr	r2, [r7, #4]
 8016dc0:	429a      	cmp	r2, r3
 8016dc2:	d108      	bne.n	8016dd6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8016dc4:	68fb      	ldr	r3, [r7, #12]
 8016dc6:	685a      	ldr	r2, [r3, #4]
 8016dc8:	687b      	ldr	r3, [r7, #4]
 8016dca:	685b      	ldr	r3, [r3, #4]
 8016dcc:	441a      	add	r2, r3
 8016dce:	68fb      	ldr	r3, [r7, #12]
 8016dd0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8016dd2:	68fb      	ldr	r3, [r7, #12]
 8016dd4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8016dd6:	687b      	ldr	r3, [r7, #4]
 8016dd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8016dda:	687b      	ldr	r3, [r7, #4]
 8016ddc:	685b      	ldr	r3, [r3, #4]
 8016dde:	68ba      	ldr	r2, [r7, #8]
 8016de0:	441a      	add	r2, r3
 8016de2:	68fb      	ldr	r3, [r7, #12]
 8016de4:	681b      	ldr	r3, [r3, #0]
 8016de6:	429a      	cmp	r2, r3
 8016de8:	d118      	bne.n	8016e1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8016dea:	68fb      	ldr	r3, [r7, #12]
 8016dec:	681a      	ldr	r2, [r3, #0]
 8016dee:	4b15      	ldr	r3, [pc, #84]	@ (8016e44 <prvInsertBlockIntoFreeList+0xb0>)
 8016df0:	681b      	ldr	r3, [r3, #0]
 8016df2:	429a      	cmp	r2, r3
 8016df4:	d00d      	beq.n	8016e12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8016df6:	687b      	ldr	r3, [r7, #4]
 8016df8:	685a      	ldr	r2, [r3, #4]
 8016dfa:	68fb      	ldr	r3, [r7, #12]
 8016dfc:	681b      	ldr	r3, [r3, #0]
 8016dfe:	685b      	ldr	r3, [r3, #4]
 8016e00:	441a      	add	r2, r3
 8016e02:	687b      	ldr	r3, [r7, #4]
 8016e04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8016e06:	68fb      	ldr	r3, [r7, #12]
 8016e08:	681b      	ldr	r3, [r3, #0]
 8016e0a:	681a      	ldr	r2, [r3, #0]
 8016e0c:	687b      	ldr	r3, [r7, #4]
 8016e0e:	601a      	str	r2, [r3, #0]
 8016e10:	e008      	b.n	8016e24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8016e12:	4b0c      	ldr	r3, [pc, #48]	@ (8016e44 <prvInsertBlockIntoFreeList+0xb0>)
 8016e14:	681a      	ldr	r2, [r3, #0]
 8016e16:	687b      	ldr	r3, [r7, #4]
 8016e18:	601a      	str	r2, [r3, #0]
 8016e1a:	e003      	b.n	8016e24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8016e1c:	68fb      	ldr	r3, [r7, #12]
 8016e1e:	681a      	ldr	r2, [r3, #0]
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8016e24:	68fa      	ldr	r2, [r7, #12]
 8016e26:	687b      	ldr	r3, [r7, #4]
 8016e28:	429a      	cmp	r2, r3
 8016e2a:	d002      	beq.n	8016e32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8016e2c:	68fb      	ldr	r3, [r7, #12]
 8016e2e:	687a      	ldr	r2, [r7, #4]
 8016e30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016e32:	bf00      	nop
 8016e34:	3714      	adds	r7, #20
 8016e36:	46bd      	mov	sp, r7
 8016e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e3c:	4770      	bx	lr
 8016e3e:	bf00      	nop
 8016e40:	2000ac04 	.word	0x2000ac04
 8016e44:	2000ac0c 	.word	0x2000ac0c

08016e48 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8016e48:	b580      	push	{r7, lr}
 8016e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8016e4c:	2200      	movs	r2, #0
 8016e4e:	4912      	ldr	r1, [pc, #72]	@ (8016e98 <MX_USB_DEVICE_Init+0x50>)
 8016e50:	4812      	ldr	r0, [pc, #72]	@ (8016e9c <MX_USB_DEVICE_Init+0x54>)
 8016e52:	f7fb fb21 	bl	8012498 <USBD_Init>
 8016e56:	4603      	mov	r3, r0
 8016e58:	2b00      	cmp	r3, #0
 8016e5a:	d001      	beq.n	8016e60 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8016e5c:	f7f1 fbfc 	bl	8008658 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8016e60:	490f      	ldr	r1, [pc, #60]	@ (8016ea0 <MX_USB_DEVICE_Init+0x58>)
 8016e62:	480e      	ldr	r0, [pc, #56]	@ (8016e9c <MX_USB_DEVICE_Init+0x54>)
 8016e64:	f7fb fb48 	bl	80124f8 <USBD_RegisterClass>
 8016e68:	4603      	mov	r3, r0
 8016e6a:	2b00      	cmp	r3, #0
 8016e6c:	d001      	beq.n	8016e72 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8016e6e:	f7f1 fbf3 	bl	8008658 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8016e72:	490c      	ldr	r1, [pc, #48]	@ (8016ea4 <MX_USB_DEVICE_Init+0x5c>)
 8016e74:	4809      	ldr	r0, [pc, #36]	@ (8016e9c <MX_USB_DEVICE_Init+0x54>)
 8016e76:	f7fb fa7f 	bl	8012378 <USBD_CDC_RegisterInterface>
 8016e7a:	4603      	mov	r3, r0
 8016e7c:	2b00      	cmp	r3, #0
 8016e7e:	d001      	beq.n	8016e84 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8016e80:	f7f1 fbea 	bl	8008658 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8016e84:	4805      	ldr	r0, [pc, #20]	@ (8016e9c <MX_USB_DEVICE_Init+0x54>)
 8016e86:	f7fb fb6d 	bl	8012564 <USBD_Start>
 8016e8a:	4603      	mov	r3, r0
 8016e8c:	2b00      	cmp	r3, #0
 8016e8e:	d001      	beq.n	8016e94 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8016e90:	f7f1 fbe2 	bl	8008658 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8016e94:	bf00      	nop
 8016e96:	bd80      	pop	{r7, pc}
 8016e98:	20000104 	.word	0x20000104
 8016e9c:	2000ac24 	.word	0x2000ac24
 8016ea0:	2000006c 	.word	0x2000006c
 8016ea4:	200000f0 	.word	0x200000f0

08016ea8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8016ea8:	b580      	push	{r7, lr}
 8016eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8016eac:	2200      	movs	r2, #0
 8016eae:	4905      	ldr	r1, [pc, #20]	@ (8016ec4 <CDC_Init_FS+0x1c>)
 8016eb0:	4805      	ldr	r0, [pc, #20]	@ (8016ec8 <CDC_Init_FS+0x20>)
 8016eb2:	f7fb fa7b 	bl	80123ac <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8016eb6:	4905      	ldr	r1, [pc, #20]	@ (8016ecc <CDC_Init_FS+0x24>)
 8016eb8:	4803      	ldr	r0, [pc, #12]	@ (8016ec8 <CDC_Init_FS+0x20>)
 8016eba:	f7fb fa99 	bl	80123f0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8016ebe:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8016ec0:	4618      	mov	r0, r3
 8016ec2:	bd80      	pop	{r7, pc}
 8016ec4:	2000b700 	.word	0x2000b700
 8016ec8:	2000ac24 	.word	0x2000ac24
 8016ecc:	2000af00 	.word	0x2000af00

08016ed0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8016ed0:	b480      	push	{r7}
 8016ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8016ed4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8016ed6:	4618      	mov	r0, r3
 8016ed8:	46bd      	mov	sp, r7
 8016eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ede:	4770      	bx	lr

08016ee0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8016ee0:	b480      	push	{r7}
 8016ee2:	b083      	sub	sp, #12
 8016ee4:	af00      	add	r7, sp, #0
 8016ee6:	4603      	mov	r3, r0
 8016ee8:	6039      	str	r1, [r7, #0]
 8016eea:	71fb      	strb	r3, [r7, #7]
 8016eec:	4613      	mov	r3, r2
 8016eee:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8016ef0:	79fb      	ldrb	r3, [r7, #7]
 8016ef2:	2b23      	cmp	r3, #35	@ 0x23
 8016ef4:	d84a      	bhi.n	8016f8c <CDC_Control_FS+0xac>
 8016ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8016efc <CDC_Control_FS+0x1c>)
 8016ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016efc:	08016f8d 	.word	0x08016f8d
 8016f00:	08016f8d 	.word	0x08016f8d
 8016f04:	08016f8d 	.word	0x08016f8d
 8016f08:	08016f8d 	.word	0x08016f8d
 8016f0c:	08016f8d 	.word	0x08016f8d
 8016f10:	08016f8d 	.word	0x08016f8d
 8016f14:	08016f8d 	.word	0x08016f8d
 8016f18:	08016f8d 	.word	0x08016f8d
 8016f1c:	08016f8d 	.word	0x08016f8d
 8016f20:	08016f8d 	.word	0x08016f8d
 8016f24:	08016f8d 	.word	0x08016f8d
 8016f28:	08016f8d 	.word	0x08016f8d
 8016f2c:	08016f8d 	.word	0x08016f8d
 8016f30:	08016f8d 	.word	0x08016f8d
 8016f34:	08016f8d 	.word	0x08016f8d
 8016f38:	08016f8d 	.word	0x08016f8d
 8016f3c:	08016f8d 	.word	0x08016f8d
 8016f40:	08016f8d 	.word	0x08016f8d
 8016f44:	08016f8d 	.word	0x08016f8d
 8016f48:	08016f8d 	.word	0x08016f8d
 8016f4c:	08016f8d 	.word	0x08016f8d
 8016f50:	08016f8d 	.word	0x08016f8d
 8016f54:	08016f8d 	.word	0x08016f8d
 8016f58:	08016f8d 	.word	0x08016f8d
 8016f5c:	08016f8d 	.word	0x08016f8d
 8016f60:	08016f8d 	.word	0x08016f8d
 8016f64:	08016f8d 	.word	0x08016f8d
 8016f68:	08016f8d 	.word	0x08016f8d
 8016f6c:	08016f8d 	.word	0x08016f8d
 8016f70:	08016f8d 	.word	0x08016f8d
 8016f74:	08016f8d 	.word	0x08016f8d
 8016f78:	08016f8d 	.word	0x08016f8d
 8016f7c:	08016f8d 	.word	0x08016f8d
 8016f80:	08016f8d 	.word	0x08016f8d
 8016f84:	08016f8d 	.word	0x08016f8d
 8016f88:	08016f8d 	.word	0x08016f8d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8016f8c:	bf00      	nop
  }

  return (USBD_OK);
 8016f8e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8016f90:	4618      	mov	r0, r3
 8016f92:	370c      	adds	r7, #12
 8016f94:	46bd      	mov	sp, r7
 8016f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f9a:	4770      	bx	lr

08016f9c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8016f9c:	b580      	push	{r7, lr}
 8016f9e:	b082      	sub	sp, #8
 8016fa0:	af00      	add	r7, sp, #0
 8016fa2:	6078      	str	r0, [r7, #4]
 8016fa4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8016fa6:	6879      	ldr	r1, [r7, #4]
 8016fa8:	4805      	ldr	r0, [pc, #20]	@ (8016fc0 <CDC_Receive_FS+0x24>)
 8016faa:	f7fb fa21 	bl	80123f0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8016fae:	4804      	ldr	r0, [pc, #16]	@ (8016fc0 <CDC_Receive_FS+0x24>)
 8016fb0:	f7fb fa3c 	bl	801242c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8016fb4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8016fb6:	4618      	mov	r0, r3
 8016fb8:	3708      	adds	r7, #8
 8016fba:	46bd      	mov	sp, r7
 8016fbc:	bd80      	pop	{r7, pc}
 8016fbe:	bf00      	nop
 8016fc0:	2000ac24 	.word	0x2000ac24

08016fc4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8016fc4:	b480      	push	{r7}
 8016fc6:	b087      	sub	sp, #28
 8016fc8:	af00      	add	r7, sp, #0
 8016fca:	60f8      	str	r0, [r7, #12]
 8016fcc:	60b9      	str	r1, [r7, #8]
 8016fce:	4613      	mov	r3, r2
 8016fd0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8016fd2:	2300      	movs	r3, #0
 8016fd4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8016fd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016fda:	4618      	mov	r0, r3
 8016fdc:	371c      	adds	r7, #28
 8016fde:	46bd      	mov	sp, r7
 8016fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fe4:	4770      	bx	lr
	...

08016fe8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016fe8:	b480      	push	{r7}
 8016fea:	b083      	sub	sp, #12
 8016fec:	af00      	add	r7, sp, #0
 8016fee:	4603      	mov	r3, r0
 8016ff0:	6039      	str	r1, [r7, #0]
 8016ff2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8016ff4:	683b      	ldr	r3, [r7, #0]
 8016ff6:	2212      	movs	r2, #18
 8016ff8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8016ffa:	4b03      	ldr	r3, [pc, #12]	@ (8017008 <USBD_FS_DeviceDescriptor+0x20>)
}
 8016ffc:	4618      	mov	r0, r3
 8016ffe:	370c      	adds	r7, #12
 8017000:	46bd      	mov	sp, r7
 8017002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017006:	4770      	bx	lr
 8017008:	20000120 	.word	0x20000120

0801700c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801700c:	b480      	push	{r7}
 801700e:	b083      	sub	sp, #12
 8017010:	af00      	add	r7, sp, #0
 8017012:	4603      	mov	r3, r0
 8017014:	6039      	str	r1, [r7, #0]
 8017016:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017018:	683b      	ldr	r3, [r7, #0]
 801701a:	2204      	movs	r2, #4
 801701c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801701e:	4b03      	ldr	r3, [pc, #12]	@ (801702c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8017020:	4618      	mov	r0, r3
 8017022:	370c      	adds	r7, #12
 8017024:	46bd      	mov	sp, r7
 8017026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801702a:	4770      	bx	lr
 801702c:	20000134 	.word	0x20000134

08017030 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017030:	b580      	push	{r7, lr}
 8017032:	b082      	sub	sp, #8
 8017034:	af00      	add	r7, sp, #0
 8017036:	4603      	mov	r3, r0
 8017038:	6039      	str	r1, [r7, #0]
 801703a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801703c:	79fb      	ldrb	r3, [r7, #7]
 801703e:	2b00      	cmp	r3, #0
 8017040:	d105      	bne.n	801704e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017042:	683a      	ldr	r2, [r7, #0]
 8017044:	4907      	ldr	r1, [pc, #28]	@ (8017064 <USBD_FS_ProductStrDescriptor+0x34>)
 8017046:	4808      	ldr	r0, [pc, #32]	@ (8017068 <USBD_FS_ProductStrDescriptor+0x38>)
 8017048:	f7fc fc3c 	bl	80138c4 <USBD_GetString>
 801704c:	e004      	b.n	8017058 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801704e:	683a      	ldr	r2, [r7, #0]
 8017050:	4904      	ldr	r1, [pc, #16]	@ (8017064 <USBD_FS_ProductStrDescriptor+0x34>)
 8017052:	4805      	ldr	r0, [pc, #20]	@ (8017068 <USBD_FS_ProductStrDescriptor+0x38>)
 8017054:	f7fc fc36 	bl	80138c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017058:	4b02      	ldr	r3, [pc, #8]	@ (8017064 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801705a:	4618      	mov	r0, r3
 801705c:	3708      	adds	r7, #8
 801705e:	46bd      	mov	sp, r7
 8017060:	bd80      	pop	{r7, pc}
 8017062:	bf00      	nop
 8017064:	2000bf00 	.word	0x2000bf00
 8017068:	0802022c 	.word	0x0802022c

0801706c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801706c:	b580      	push	{r7, lr}
 801706e:	b082      	sub	sp, #8
 8017070:	af00      	add	r7, sp, #0
 8017072:	4603      	mov	r3, r0
 8017074:	6039      	str	r1, [r7, #0]
 8017076:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017078:	683a      	ldr	r2, [r7, #0]
 801707a:	4904      	ldr	r1, [pc, #16]	@ (801708c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801707c:	4804      	ldr	r0, [pc, #16]	@ (8017090 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801707e:	f7fc fc21 	bl	80138c4 <USBD_GetString>
  return USBD_StrDesc;
 8017082:	4b02      	ldr	r3, [pc, #8]	@ (801708c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8017084:	4618      	mov	r0, r3
 8017086:	3708      	adds	r7, #8
 8017088:	46bd      	mov	sp, r7
 801708a:	bd80      	pop	{r7, pc}
 801708c:	2000bf00 	.word	0x2000bf00
 8017090:	08020244 	.word	0x08020244

08017094 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017094:	b580      	push	{r7, lr}
 8017096:	b082      	sub	sp, #8
 8017098:	af00      	add	r7, sp, #0
 801709a:	4603      	mov	r3, r0
 801709c:	6039      	str	r1, [r7, #0]
 801709e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80170a0:	683b      	ldr	r3, [r7, #0]
 80170a2:	221a      	movs	r2, #26
 80170a4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80170a6:	f000 f843 	bl	8017130 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80170aa:	4b02      	ldr	r3, [pc, #8]	@ (80170b4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80170ac:	4618      	mov	r0, r3
 80170ae:	3708      	adds	r7, #8
 80170b0:	46bd      	mov	sp, r7
 80170b2:	bd80      	pop	{r7, pc}
 80170b4:	20000138 	.word	0x20000138

080170b8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80170b8:	b580      	push	{r7, lr}
 80170ba:	b082      	sub	sp, #8
 80170bc:	af00      	add	r7, sp, #0
 80170be:	4603      	mov	r3, r0
 80170c0:	6039      	str	r1, [r7, #0]
 80170c2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80170c4:	79fb      	ldrb	r3, [r7, #7]
 80170c6:	2b00      	cmp	r3, #0
 80170c8:	d105      	bne.n	80170d6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80170ca:	683a      	ldr	r2, [r7, #0]
 80170cc:	4907      	ldr	r1, [pc, #28]	@ (80170ec <USBD_FS_ConfigStrDescriptor+0x34>)
 80170ce:	4808      	ldr	r0, [pc, #32]	@ (80170f0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80170d0:	f7fc fbf8 	bl	80138c4 <USBD_GetString>
 80170d4:	e004      	b.n	80170e0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80170d6:	683a      	ldr	r2, [r7, #0]
 80170d8:	4904      	ldr	r1, [pc, #16]	@ (80170ec <USBD_FS_ConfigStrDescriptor+0x34>)
 80170da:	4805      	ldr	r0, [pc, #20]	@ (80170f0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80170dc:	f7fc fbf2 	bl	80138c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80170e0:	4b02      	ldr	r3, [pc, #8]	@ (80170ec <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80170e2:	4618      	mov	r0, r3
 80170e4:	3708      	adds	r7, #8
 80170e6:	46bd      	mov	sp, r7
 80170e8:	bd80      	pop	{r7, pc}
 80170ea:	bf00      	nop
 80170ec:	2000bf00 	.word	0x2000bf00
 80170f0:	08020258 	.word	0x08020258

080170f4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80170f4:	b580      	push	{r7, lr}
 80170f6:	b082      	sub	sp, #8
 80170f8:	af00      	add	r7, sp, #0
 80170fa:	4603      	mov	r3, r0
 80170fc:	6039      	str	r1, [r7, #0]
 80170fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017100:	79fb      	ldrb	r3, [r7, #7]
 8017102:	2b00      	cmp	r3, #0
 8017104:	d105      	bne.n	8017112 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8017106:	683a      	ldr	r2, [r7, #0]
 8017108:	4907      	ldr	r1, [pc, #28]	@ (8017128 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801710a:	4808      	ldr	r0, [pc, #32]	@ (801712c <USBD_FS_InterfaceStrDescriptor+0x38>)
 801710c:	f7fc fbda 	bl	80138c4 <USBD_GetString>
 8017110:	e004      	b.n	801711c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8017112:	683a      	ldr	r2, [r7, #0]
 8017114:	4904      	ldr	r1, [pc, #16]	@ (8017128 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8017116:	4805      	ldr	r0, [pc, #20]	@ (801712c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8017118:	f7fc fbd4 	bl	80138c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 801711c:	4b02      	ldr	r3, [pc, #8]	@ (8017128 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801711e:	4618      	mov	r0, r3
 8017120:	3708      	adds	r7, #8
 8017122:	46bd      	mov	sp, r7
 8017124:	bd80      	pop	{r7, pc}
 8017126:	bf00      	nop
 8017128:	2000bf00 	.word	0x2000bf00
 801712c:	08020264 	.word	0x08020264

08017130 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017130:	b580      	push	{r7, lr}
 8017132:	b084      	sub	sp, #16
 8017134:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8017136:	4b0f      	ldr	r3, [pc, #60]	@ (8017174 <Get_SerialNum+0x44>)
 8017138:	681b      	ldr	r3, [r3, #0]
 801713a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801713c:	4b0e      	ldr	r3, [pc, #56]	@ (8017178 <Get_SerialNum+0x48>)
 801713e:	681b      	ldr	r3, [r3, #0]
 8017140:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017142:	4b0e      	ldr	r3, [pc, #56]	@ (801717c <Get_SerialNum+0x4c>)
 8017144:	681b      	ldr	r3, [r3, #0]
 8017146:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017148:	68fa      	ldr	r2, [r7, #12]
 801714a:	687b      	ldr	r3, [r7, #4]
 801714c:	4413      	add	r3, r2
 801714e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017150:	68fb      	ldr	r3, [r7, #12]
 8017152:	2b00      	cmp	r3, #0
 8017154:	d009      	beq.n	801716a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8017156:	2208      	movs	r2, #8
 8017158:	4909      	ldr	r1, [pc, #36]	@ (8017180 <Get_SerialNum+0x50>)
 801715a:	68f8      	ldr	r0, [r7, #12]
 801715c:	f000 f814 	bl	8017188 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017160:	2204      	movs	r2, #4
 8017162:	4908      	ldr	r1, [pc, #32]	@ (8017184 <Get_SerialNum+0x54>)
 8017164:	68b8      	ldr	r0, [r7, #8]
 8017166:	f000 f80f 	bl	8017188 <IntToUnicode>
  }
}
 801716a:	bf00      	nop
 801716c:	3710      	adds	r7, #16
 801716e:	46bd      	mov	sp, r7
 8017170:	bd80      	pop	{r7, pc}
 8017172:	bf00      	nop
 8017174:	1fff7a10 	.word	0x1fff7a10
 8017178:	1fff7a14 	.word	0x1fff7a14
 801717c:	1fff7a18 	.word	0x1fff7a18
 8017180:	2000013a 	.word	0x2000013a
 8017184:	2000014a 	.word	0x2000014a

08017188 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017188:	b480      	push	{r7}
 801718a:	b087      	sub	sp, #28
 801718c:	af00      	add	r7, sp, #0
 801718e:	60f8      	str	r0, [r7, #12]
 8017190:	60b9      	str	r1, [r7, #8]
 8017192:	4613      	mov	r3, r2
 8017194:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8017196:	2300      	movs	r3, #0
 8017198:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801719a:	2300      	movs	r3, #0
 801719c:	75fb      	strb	r3, [r7, #23]
 801719e:	e027      	b.n	80171f0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80171a0:	68fb      	ldr	r3, [r7, #12]
 80171a2:	0f1b      	lsrs	r3, r3, #28
 80171a4:	2b09      	cmp	r3, #9
 80171a6:	d80b      	bhi.n	80171c0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80171a8:	68fb      	ldr	r3, [r7, #12]
 80171aa:	0f1b      	lsrs	r3, r3, #28
 80171ac:	b2da      	uxtb	r2, r3
 80171ae:	7dfb      	ldrb	r3, [r7, #23]
 80171b0:	005b      	lsls	r3, r3, #1
 80171b2:	4619      	mov	r1, r3
 80171b4:	68bb      	ldr	r3, [r7, #8]
 80171b6:	440b      	add	r3, r1
 80171b8:	3230      	adds	r2, #48	@ 0x30
 80171ba:	b2d2      	uxtb	r2, r2
 80171bc:	701a      	strb	r2, [r3, #0]
 80171be:	e00a      	b.n	80171d6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80171c0:	68fb      	ldr	r3, [r7, #12]
 80171c2:	0f1b      	lsrs	r3, r3, #28
 80171c4:	b2da      	uxtb	r2, r3
 80171c6:	7dfb      	ldrb	r3, [r7, #23]
 80171c8:	005b      	lsls	r3, r3, #1
 80171ca:	4619      	mov	r1, r3
 80171cc:	68bb      	ldr	r3, [r7, #8]
 80171ce:	440b      	add	r3, r1
 80171d0:	3237      	adds	r2, #55	@ 0x37
 80171d2:	b2d2      	uxtb	r2, r2
 80171d4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80171d6:	68fb      	ldr	r3, [r7, #12]
 80171d8:	011b      	lsls	r3, r3, #4
 80171da:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80171dc:	7dfb      	ldrb	r3, [r7, #23]
 80171de:	005b      	lsls	r3, r3, #1
 80171e0:	3301      	adds	r3, #1
 80171e2:	68ba      	ldr	r2, [r7, #8]
 80171e4:	4413      	add	r3, r2
 80171e6:	2200      	movs	r2, #0
 80171e8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80171ea:	7dfb      	ldrb	r3, [r7, #23]
 80171ec:	3301      	adds	r3, #1
 80171ee:	75fb      	strb	r3, [r7, #23]
 80171f0:	7dfa      	ldrb	r2, [r7, #23]
 80171f2:	79fb      	ldrb	r3, [r7, #7]
 80171f4:	429a      	cmp	r2, r3
 80171f6:	d3d3      	bcc.n	80171a0 <IntToUnicode+0x18>
  }
}
 80171f8:	bf00      	nop
 80171fa:	bf00      	nop
 80171fc:	371c      	adds	r7, #28
 80171fe:	46bd      	mov	sp, r7
 8017200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017204:	4770      	bx	lr
	...

08017208 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8017208:	b580      	push	{r7, lr}
 801720a:	b08a      	sub	sp, #40	@ 0x28
 801720c:	af00      	add	r7, sp, #0
 801720e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017210:	f107 0314 	add.w	r3, r7, #20
 8017214:	2200      	movs	r2, #0
 8017216:	601a      	str	r2, [r3, #0]
 8017218:	605a      	str	r2, [r3, #4]
 801721a:	609a      	str	r2, [r3, #8]
 801721c:	60da      	str	r2, [r3, #12]
 801721e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8017220:	687b      	ldr	r3, [r7, #4]
 8017222:	681b      	ldr	r3, [r3, #0]
 8017224:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8017228:	d13a      	bne.n	80172a0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801722a:	2300      	movs	r3, #0
 801722c:	613b      	str	r3, [r7, #16]
 801722e:	4b1e      	ldr	r3, [pc, #120]	@ (80172a8 <HAL_PCD_MspInit+0xa0>)
 8017230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017232:	4a1d      	ldr	r2, [pc, #116]	@ (80172a8 <HAL_PCD_MspInit+0xa0>)
 8017234:	f043 0301 	orr.w	r3, r3, #1
 8017238:	6313      	str	r3, [r2, #48]	@ 0x30
 801723a:	4b1b      	ldr	r3, [pc, #108]	@ (80172a8 <HAL_PCD_MspInit+0xa0>)
 801723c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801723e:	f003 0301 	and.w	r3, r3, #1
 8017242:	613b      	str	r3, [r7, #16]
 8017244:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8017246:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 801724a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801724c:	2302      	movs	r3, #2
 801724e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017250:	2300      	movs	r3, #0
 8017252:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017254:	2303      	movs	r3, #3
 8017256:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8017258:	230a      	movs	r3, #10
 801725a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801725c:	f107 0314 	add.w	r3, r7, #20
 8017260:	4619      	mov	r1, r3
 8017262:	4812      	ldr	r0, [pc, #72]	@ (80172ac <HAL_PCD_MspInit+0xa4>)
 8017264:	f7f3 feb2 	bl	800afcc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8017268:	4b0f      	ldr	r3, [pc, #60]	@ (80172a8 <HAL_PCD_MspInit+0xa0>)
 801726a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801726c:	4a0e      	ldr	r2, [pc, #56]	@ (80172a8 <HAL_PCD_MspInit+0xa0>)
 801726e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017272:	6353      	str	r3, [r2, #52]	@ 0x34
 8017274:	2300      	movs	r3, #0
 8017276:	60fb      	str	r3, [r7, #12]
 8017278:	4b0b      	ldr	r3, [pc, #44]	@ (80172a8 <HAL_PCD_MspInit+0xa0>)
 801727a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801727c:	4a0a      	ldr	r2, [pc, #40]	@ (80172a8 <HAL_PCD_MspInit+0xa0>)
 801727e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8017282:	6453      	str	r3, [r2, #68]	@ 0x44
 8017284:	4b08      	ldr	r3, [pc, #32]	@ (80172a8 <HAL_PCD_MspInit+0xa0>)
 8017286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017288:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801728c:	60fb      	str	r3, [r7, #12]
 801728e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8017290:	2200      	movs	r2, #0
 8017292:	2105      	movs	r1, #5
 8017294:	2043      	movs	r0, #67	@ 0x43
 8017296:	f7f3 fa01 	bl	800a69c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801729a:	2043      	movs	r0, #67	@ 0x43
 801729c:	f7f3 fa1a 	bl	800a6d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80172a0:	bf00      	nop
 80172a2:	3728      	adds	r7, #40	@ 0x28
 80172a4:	46bd      	mov	sp, r7
 80172a6:	bd80      	pop	{r7, pc}
 80172a8:	40023800 	.word	0x40023800
 80172ac:	40020000 	.word	0x40020000

080172b0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80172b0:	b580      	push	{r7, lr}
 80172b2:	b082      	sub	sp, #8
 80172b4:	af00      	add	r7, sp, #0
 80172b6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80172b8:	687b      	ldr	r3, [r7, #4]
 80172ba:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80172be:	687b      	ldr	r3, [r7, #4]
 80172c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80172c4:	4619      	mov	r1, r3
 80172c6:	4610      	mov	r0, r2
 80172c8:	f7fb f999 	bl	80125fe <USBD_LL_SetupStage>
}
 80172cc:	bf00      	nop
 80172ce:	3708      	adds	r7, #8
 80172d0:	46bd      	mov	sp, r7
 80172d2:	bd80      	pop	{r7, pc}

080172d4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80172d4:	b580      	push	{r7, lr}
 80172d6:	b082      	sub	sp, #8
 80172d8:	af00      	add	r7, sp, #0
 80172da:	6078      	str	r0, [r7, #4]
 80172dc:	460b      	mov	r3, r1
 80172de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80172e0:	687b      	ldr	r3, [r7, #4]
 80172e2:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80172e6:	78fa      	ldrb	r2, [r7, #3]
 80172e8:	6879      	ldr	r1, [r7, #4]
 80172ea:	4613      	mov	r3, r2
 80172ec:	00db      	lsls	r3, r3, #3
 80172ee:	4413      	add	r3, r2
 80172f0:	009b      	lsls	r3, r3, #2
 80172f2:	440b      	add	r3, r1
 80172f4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80172f8:	681a      	ldr	r2, [r3, #0]
 80172fa:	78fb      	ldrb	r3, [r7, #3]
 80172fc:	4619      	mov	r1, r3
 80172fe:	f7fb f9d3 	bl	80126a8 <USBD_LL_DataOutStage>
}
 8017302:	bf00      	nop
 8017304:	3708      	adds	r7, #8
 8017306:	46bd      	mov	sp, r7
 8017308:	bd80      	pop	{r7, pc}

0801730a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801730a:	b580      	push	{r7, lr}
 801730c:	b082      	sub	sp, #8
 801730e:	af00      	add	r7, sp, #0
 8017310:	6078      	str	r0, [r7, #4]
 8017312:	460b      	mov	r3, r1
 8017314:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8017316:	687b      	ldr	r3, [r7, #4]
 8017318:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801731c:	78fa      	ldrb	r2, [r7, #3]
 801731e:	6879      	ldr	r1, [r7, #4]
 8017320:	4613      	mov	r3, r2
 8017322:	00db      	lsls	r3, r3, #3
 8017324:	4413      	add	r3, r2
 8017326:	009b      	lsls	r3, r3, #2
 8017328:	440b      	add	r3, r1
 801732a:	3320      	adds	r3, #32
 801732c:	681a      	ldr	r2, [r3, #0]
 801732e:	78fb      	ldrb	r3, [r7, #3]
 8017330:	4619      	mov	r1, r3
 8017332:	f7fb fa6c 	bl	801280e <USBD_LL_DataInStage>
}
 8017336:	bf00      	nop
 8017338:	3708      	adds	r7, #8
 801733a:	46bd      	mov	sp, r7
 801733c:	bd80      	pop	{r7, pc}

0801733e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801733e:	b580      	push	{r7, lr}
 8017340:	b082      	sub	sp, #8
 8017342:	af00      	add	r7, sp, #0
 8017344:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8017346:	687b      	ldr	r3, [r7, #4]
 8017348:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801734c:	4618      	mov	r0, r3
 801734e:	f7fb fba6 	bl	8012a9e <USBD_LL_SOF>
}
 8017352:	bf00      	nop
 8017354:	3708      	adds	r7, #8
 8017356:	46bd      	mov	sp, r7
 8017358:	bd80      	pop	{r7, pc}

0801735a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801735a:	b580      	push	{r7, lr}
 801735c:	b084      	sub	sp, #16
 801735e:	af00      	add	r7, sp, #0
 8017360:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8017362:	2301      	movs	r3, #1
 8017364:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8017366:	687b      	ldr	r3, [r7, #4]
 8017368:	79db      	ldrb	r3, [r3, #7]
 801736a:	2b00      	cmp	r3, #0
 801736c:	d102      	bne.n	8017374 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801736e:	2300      	movs	r3, #0
 8017370:	73fb      	strb	r3, [r7, #15]
 8017372:	e008      	b.n	8017386 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8017374:	687b      	ldr	r3, [r7, #4]
 8017376:	79db      	ldrb	r3, [r3, #7]
 8017378:	2b02      	cmp	r3, #2
 801737a:	d102      	bne.n	8017382 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801737c:	2301      	movs	r3, #1
 801737e:	73fb      	strb	r3, [r7, #15]
 8017380:	e001      	b.n	8017386 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8017382:	f7f1 f969 	bl	8008658 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8017386:	687b      	ldr	r3, [r7, #4]
 8017388:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801738c:	7bfa      	ldrb	r2, [r7, #15]
 801738e:	4611      	mov	r1, r2
 8017390:	4618      	mov	r0, r3
 8017392:	f7fb fb40 	bl	8012a16 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8017396:	687b      	ldr	r3, [r7, #4]
 8017398:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801739c:	4618      	mov	r0, r3
 801739e:	f7fb fae8 	bl	8012972 <USBD_LL_Reset>
}
 80173a2:	bf00      	nop
 80173a4:	3710      	adds	r7, #16
 80173a6:	46bd      	mov	sp, r7
 80173a8:	bd80      	pop	{r7, pc}
	...

080173ac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80173ac:	b580      	push	{r7, lr}
 80173ae:	b082      	sub	sp, #8
 80173b0:	af00      	add	r7, sp, #0
 80173b2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80173b4:	687b      	ldr	r3, [r7, #4]
 80173b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80173ba:	4618      	mov	r0, r3
 80173bc:	f7fb fb3b 	bl	8012a36 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80173c0:	687b      	ldr	r3, [r7, #4]
 80173c2:	681b      	ldr	r3, [r3, #0]
 80173c4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80173c8:	681b      	ldr	r3, [r3, #0]
 80173ca:	687a      	ldr	r2, [r7, #4]
 80173cc:	6812      	ldr	r2, [r2, #0]
 80173ce:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80173d2:	f043 0301 	orr.w	r3, r3, #1
 80173d6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80173d8:	687b      	ldr	r3, [r7, #4]
 80173da:	7adb      	ldrb	r3, [r3, #11]
 80173dc:	2b00      	cmp	r3, #0
 80173de:	d005      	beq.n	80173ec <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80173e0:	4b04      	ldr	r3, [pc, #16]	@ (80173f4 <HAL_PCD_SuspendCallback+0x48>)
 80173e2:	691b      	ldr	r3, [r3, #16]
 80173e4:	4a03      	ldr	r2, [pc, #12]	@ (80173f4 <HAL_PCD_SuspendCallback+0x48>)
 80173e6:	f043 0306 	orr.w	r3, r3, #6
 80173ea:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80173ec:	bf00      	nop
 80173ee:	3708      	adds	r7, #8
 80173f0:	46bd      	mov	sp, r7
 80173f2:	bd80      	pop	{r7, pc}
 80173f4:	e000ed00 	.word	0xe000ed00

080173f8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80173f8:	b580      	push	{r7, lr}
 80173fa:	b082      	sub	sp, #8
 80173fc:	af00      	add	r7, sp, #0
 80173fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017406:	4618      	mov	r0, r3
 8017408:	f7fb fb31 	bl	8012a6e <USBD_LL_Resume>
}
 801740c:	bf00      	nop
 801740e:	3708      	adds	r7, #8
 8017410:	46bd      	mov	sp, r7
 8017412:	bd80      	pop	{r7, pc}

08017414 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017414:	b580      	push	{r7, lr}
 8017416:	b082      	sub	sp, #8
 8017418:	af00      	add	r7, sp, #0
 801741a:	6078      	str	r0, [r7, #4]
 801741c:	460b      	mov	r3, r1
 801741e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017420:	687b      	ldr	r3, [r7, #4]
 8017422:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017426:	78fa      	ldrb	r2, [r7, #3]
 8017428:	4611      	mov	r1, r2
 801742a:	4618      	mov	r0, r3
 801742c:	f7fb fb89 	bl	8012b42 <USBD_LL_IsoOUTIncomplete>
}
 8017430:	bf00      	nop
 8017432:	3708      	adds	r7, #8
 8017434:	46bd      	mov	sp, r7
 8017436:	bd80      	pop	{r7, pc}

08017438 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017438:	b580      	push	{r7, lr}
 801743a:	b082      	sub	sp, #8
 801743c:	af00      	add	r7, sp, #0
 801743e:	6078      	str	r0, [r7, #4]
 8017440:	460b      	mov	r3, r1
 8017442:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017444:	687b      	ldr	r3, [r7, #4]
 8017446:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801744a:	78fa      	ldrb	r2, [r7, #3]
 801744c:	4611      	mov	r1, r2
 801744e:	4618      	mov	r0, r3
 8017450:	f7fb fb45 	bl	8012ade <USBD_LL_IsoINIncomplete>
}
 8017454:	bf00      	nop
 8017456:	3708      	adds	r7, #8
 8017458:	46bd      	mov	sp, r7
 801745a:	bd80      	pop	{r7, pc}

0801745c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801745c:	b580      	push	{r7, lr}
 801745e:	b082      	sub	sp, #8
 8017460:	af00      	add	r7, sp, #0
 8017462:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8017464:	687b      	ldr	r3, [r7, #4]
 8017466:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801746a:	4618      	mov	r0, r3
 801746c:	f7fb fb9b 	bl	8012ba6 <USBD_LL_DevConnected>
}
 8017470:	bf00      	nop
 8017472:	3708      	adds	r7, #8
 8017474:	46bd      	mov	sp, r7
 8017476:	bd80      	pop	{r7, pc}

08017478 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017478:	b580      	push	{r7, lr}
 801747a:	b082      	sub	sp, #8
 801747c:	af00      	add	r7, sp, #0
 801747e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8017480:	687b      	ldr	r3, [r7, #4]
 8017482:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017486:	4618      	mov	r0, r3
 8017488:	f7fb fb98 	bl	8012bbc <USBD_LL_DevDisconnected>
}
 801748c:	bf00      	nop
 801748e:	3708      	adds	r7, #8
 8017490:	46bd      	mov	sp, r7
 8017492:	bd80      	pop	{r7, pc}

08017494 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017494:	b580      	push	{r7, lr}
 8017496:	b082      	sub	sp, #8
 8017498:	af00      	add	r7, sp, #0
 801749a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801749c:	687b      	ldr	r3, [r7, #4]
 801749e:	781b      	ldrb	r3, [r3, #0]
 80174a0:	2b00      	cmp	r3, #0
 80174a2:	d13c      	bne.n	801751e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80174a4:	4a20      	ldr	r2, [pc, #128]	@ (8017528 <USBD_LL_Init+0x94>)
 80174a6:	687b      	ldr	r3, [r7, #4]
 80174a8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80174ac:	687b      	ldr	r3, [r7, #4]
 80174ae:	4a1e      	ldr	r2, [pc, #120]	@ (8017528 <USBD_LL_Init+0x94>)
 80174b0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80174b4:	4b1c      	ldr	r3, [pc, #112]	@ (8017528 <USBD_LL_Init+0x94>)
 80174b6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80174ba:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80174bc:	4b1a      	ldr	r3, [pc, #104]	@ (8017528 <USBD_LL_Init+0x94>)
 80174be:	2204      	movs	r2, #4
 80174c0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80174c2:	4b19      	ldr	r3, [pc, #100]	@ (8017528 <USBD_LL_Init+0x94>)
 80174c4:	2202      	movs	r2, #2
 80174c6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80174c8:	4b17      	ldr	r3, [pc, #92]	@ (8017528 <USBD_LL_Init+0x94>)
 80174ca:	2200      	movs	r2, #0
 80174cc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80174ce:	4b16      	ldr	r3, [pc, #88]	@ (8017528 <USBD_LL_Init+0x94>)
 80174d0:	2202      	movs	r2, #2
 80174d2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80174d4:	4b14      	ldr	r3, [pc, #80]	@ (8017528 <USBD_LL_Init+0x94>)
 80174d6:	2200      	movs	r2, #0
 80174d8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80174da:	4b13      	ldr	r3, [pc, #76]	@ (8017528 <USBD_LL_Init+0x94>)
 80174dc:	2200      	movs	r2, #0
 80174de:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80174e0:	4b11      	ldr	r3, [pc, #68]	@ (8017528 <USBD_LL_Init+0x94>)
 80174e2:	2200      	movs	r2, #0
 80174e4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80174e6:	4b10      	ldr	r3, [pc, #64]	@ (8017528 <USBD_LL_Init+0x94>)
 80174e8:	2200      	movs	r2, #0
 80174ea:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80174ec:	4b0e      	ldr	r3, [pc, #56]	@ (8017528 <USBD_LL_Init+0x94>)
 80174ee:	2200      	movs	r2, #0
 80174f0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80174f2:	480d      	ldr	r0, [pc, #52]	@ (8017528 <USBD_LL_Init+0x94>)
 80174f4:	f7f4 f81b 	bl	800b52e <HAL_PCD_Init>
 80174f8:	4603      	mov	r3, r0
 80174fa:	2b00      	cmp	r3, #0
 80174fc:	d001      	beq.n	8017502 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80174fe:	f7f1 f8ab 	bl	8008658 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8017502:	2180      	movs	r1, #128	@ 0x80
 8017504:	4808      	ldr	r0, [pc, #32]	@ (8017528 <USBD_LL_Init+0x94>)
 8017506:	f7f5 fa48 	bl	800c99a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801750a:	2240      	movs	r2, #64	@ 0x40
 801750c:	2100      	movs	r1, #0
 801750e:	4806      	ldr	r0, [pc, #24]	@ (8017528 <USBD_LL_Init+0x94>)
 8017510:	f7f5 f9fc 	bl	800c90c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8017514:	2280      	movs	r2, #128	@ 0x80
 8017516:	2101      	movs	r1, #1
 8017518:	4803      	ldr	r0, [pc, #12]	@ (8017528 <USBD_LL_Init+0x94>)
 801751a:	f7f5 f9f7 	bl	800c90c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801751e:	2300      	movs	r3, #0
}
 8017520:	4618      	mov	r0, r3
 8017522:	3708      	adds	r7, #8
 8017524:	46bd      	mov	sp, r7
 8017526:	bd80      	pop	{r7, pc}
 8017528:	2000c100 	.word	0x2000c100

0801752c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801752c:	b580      	push	{r7, lr}
 801752e:	b084      	sub	sp, #16
 8017530:	af00      	add	r7, sp, #0
 8017532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017534:	2300      	movs	r3, #0
 8017536:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017538:	2300      	movs	r3, #0
 801753a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801753c:	687b      	ldr	r3, [r7, #4]
 801753e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017542:	4618      	mov	r0, r3
 8017544:	f7f4 f902 	bl	800b74c <HAL_PCD_Start>
 8017548:	4603      	mov	r3, r0
 801754a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801754c:	7bfb      	ldrb	r3, [r7, #15]
 801754e:	4618      	mov	r0, r3
 8017550:	f000 f942 	bl	80177d8 <USBD_Get_USB_Status>
 8017554:	4603      	mov	r3, r0
 8017556:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017558:	7bbb      	ldrb	r3, [r7, #14]
}
 801755a:	4618      	mov	r0, r3
 801755c:	3710      	adds	r7, #16
 801755e:	46bd      	mov	sp, r7
 8017560:	bd80      	pop	{r7, pc}

08017562 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017562:	b580      	push	{r7, lr}
 8017564:	b084      	sub	sp, #16
 8017566:	af00      	add	r7, sp, #0
 8017568:	6078      	str	r0, [r7, #4]
 801756a:	4608      	mov	r0, r1
 801756c:	4611      	mov	r1, r2
 801756e:	461a      	mov	r2, r3
 8017570:	4603      	mov	r3, r0
 8017572:	70fb      	strb	r3, [r7, #3]
 8017574:	460b      	mov	r3, r1
 8017576:	70bb      	strb	r3, [r7, #2]
 8017578:	4613      	mov	r3, r2
 801757a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801757c:	2300      	movs	r3, #0
 801757e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017580:	2300      	movs	r3, #0
 8017582:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017584:	687b      	ldr	r3, [r7, #4]
 8017586:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801758a:	78bb      	ldrb	r3, [r7, #2]
 801758c:	883a      	ldrh	r2, [r7, #0]
 801758e:	78f9      	ldrb	r1, [r7, #3]
 8017590:	f7f4 fdd6 	bl	800c140 <HAL_PCD_EP_Open>
 8017594:	4603      	mov	r3, r0
 8017596:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017598:	7bfb      	ldrb	r3, [r7, #15]
 801759a:	4618      	mov	r0, r3
 801759c:	f000 f91c 	bl	80177d8 <USBD_Get_USB_Status>
 80175a0:	4603      	mov	r3, r0
 80175a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80175a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80175a6:	4618      	mov	r0, r3
 80175a8:	3710      	adds	r7, #16
 80175aa:	46bd      	mov	sp, r7
 80175ac:	bd80      	pop	{r7, pc}

080175ae <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80175ae:	b580      	push	{r7, lr}
 80175b0:	b084      	sub	sp, #16
 80175b2:	af00      	add	r7, sp, #0
 80175b4:	6078      	str	r0, [r7, #4]
 80175b6:	460b      	mov	r3, r1
 80175b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80175ba:	2300      	movs	r3, #0
 80175bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80175be:	2300      	movs	r3, #0
 80175c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80175c8:	78fa      	ldrb	r2, [r7, #3]
 80175ca:	4611      	mov	r1, r2
 80175cc:	4618      	mov	r0, r3
 80175ce:	f7f4 fe21 	bl	800c214 <HAL_PCD_EP_Close>
 80175d2:	4603      	mov	r3, r0
 80175d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80175d6:	7bfb      	ldrb	r3, [r7, #15]
 80175d8:	4618      	mov	r0, r3
 80175da:	f000 f8fd 	bl	80177d8 <USBD_Get_USB_Status>
 80175de:	4603      	mov	r3, r0
 80175e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80175e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80175e4:	4618      	mov	r0, r3
 80175e6:	3710      	adds	r7, #16
 80175e8:	46bd      	mov	sp, r7
 80175ea:	bd80      	pop	{r7, pc}

080175ec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80175ec:	b580      	push	{r7, lr}
 80175ee:	b084      	sub	sp, #16
 80175f0:	af00      	add	r7, sp, #0
 80175f2:	6078      	str	r0, [r7, #4]
 80175f4:	460b      	mov	r3, r1
 80175f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80175f8:	2300      	movs	r3, #0
 80175fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80175fc:	2300      	movs	r3, #0
 80175fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017606:	78fa      	ldrb	r2, [r7, #3]
 8017608:	4611      	mov	r1, r2
 801760a:	4618      	mov	r0, r3
 801760c:	f7f4 fed9 	bl	800c3c2 <HAL_PCD_EP_SetStall>
 8017610:	4603      	mov	r3, r0
 8017612:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017614:	7bfb      	ldrb	r3, [r7, #15]
 8017616:	4618      	mov	r0, r3
 8017618:	f000 f8de 	bl	80177d8 <USBD_Get_USB_Status>
 801761c:	4603      	mov	r3, r0
 801761e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017620:	7bbb      	ldrb	r3, [r7, #14]
}
 8017622:	4618      	mov	r0, r3
 8017624:	3710      	adds	r7, #16
 8017626:	46bd      	mov	sp, r7
 8017628:	bd80      	pop	{r7, pc}

0801762a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801762a:	b580      	push	{r7, lr}
 801762c:	b084      	sub	sp, #16
 801762e:	af00      	add	r7, sp, #0
 8017630:	6078      	str	r0, [r7, #4]
 8017632:	460b      	mov	r3, r1
 8017634:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017636:	2300      	movs	r3, #0
 8017638:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801763a:	2300      	movs	r3, #0
 801763c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801763e:	687b      	ldr	r3, [r7, #4]
 8017640:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017644:	78fa      	ldrb	r2, [r7, #3]
 8017646:	4611      	mov	r1, r2
 8017648:	4618      	mov	r0, r3
 801764a:	f7f4 ff1d 	bl	800c488 <HAL_PCD_EP_ClrStall>
 801764e:	4603      	mov	r3, r0
 8017650:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017652:	7bfb      	ldrb	r3, [r7, #15]
 8017654:	4618      	mov	r0, r3
 8017656:	f000 f8bf 	bl	80177d8 <USBD_Get_USB_Status>
 801765a:	4603      	mov	r3, r0
 801765c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801765e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017660:	4618      	mov	r0, r3
 8017662:	3710      	adds	r7, #16
 8017664:	46bd      	mov	sp, r7
 8017666:	bd80      	pop	{r7, pc}

08017668 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017668:	b480      	push	{r7}
 801766a:	b085      	sub	sp, #20
 801766c:	af00      	add	r7, sp, #0
 801766e:	6078      	str	r0, [r7, #4]
 8017670:	460b      	mov	r3, r1
 8017672:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017674:	687b      	ldr	r3, [r7, #4]
 8017676:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801767a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801767c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017680:	2b00      	cmp	r3, #0
 8017682:	da0b      	bge.n	801769c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017684:	78fb      	ldrb	r3, [r7, #3]
 8017686:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801768a:	68f9      	ldr	r1, [r7, #12]
 801768c:	4613      	mov	r3, r2
 801768e:	00db      	lsls	r3, r3, #3
 8017690:	4413      	add	r3, r2
 8017692:	009b      	lsls	r3, r3, #2
 8017694:	440b      	add	r3, r1
 8017696:	3316      	adds	r3, #22
 8017698:	781b      	ldrb	r3, [r3, #0]
 801769a:	e00b      	b.n	80176b4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801769c:	78fb      	ldrb	r3, [r7, #3]
 801769e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80176a2:	68f9      	ldr	r1, [r7, #12]
 80176a4:	4613      	mov	r3, r2
 80176a6:	00db      	lsls	r3, r3, #3
 80176a8:	4413      	add	r3, r2
 80176aa:	009b      	lsls	r3, r3, #2
 80176ac:	440b      	add	r3, r1
 80176ae:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80176b2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80176b4:	4618      	mov	r0, r3
 80176b6:	3714      	adds	r7, #20
 80176b8:	46bd      	mov	sp, r7
 80176ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176be:	4770      	bx	lr

080176c0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80176c0:	b580      	push	{r7, lr}
 80176c2:	b084      	sub	sp, #16
 80176c4:	af00      	add	r7, sp, #0
 80176c6:	6078      	str	r0, [r7, #4]
 80176c8:	460b      	mov	r3, r1
 80176ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80176cc:	2300      	movs	r3, #0
 80176ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80176d0:	2300      	movs	r3, #0
 80176d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80176d4:	687b      	ldr	r3, [r7, #4]
 80176d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80176da:	78fa      	ldrb	r2, [r7, #3]
 80176dc:	4611      	mov	r1, r2
 80176de:	4618      	mov	r0, r3
 80176e0:	f7f4 fd0a 	bl	800c0f8 <HAL_PCD_SetAddress>
 80176e4:	4603      	mov	r3, r0
 80176e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80176e8:	7bfb      	ldrb	r3, [r7, #15]
 80176ea:	4618      	mov	r0, r3
 80176ec:	f000 f874 	bl	80177d8 <USBD_Get_USB_Status>
 80176f0:	4603      	mov	r3, r0
 80176f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80176f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80176f6:	4618      	mov	r0, r3
 80176f8:	3710      	adds	r7, #16
 80176fa:	46bd      	mov	sp, r7
 80176fc:	bd80      	pop	{r7, pc}

080176fe <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80176fe:	b580      	push	{r7, lr}
 8017700:	b086      	sub	sp, #24
 8017702:	af00      	add	r7, sp, #0
 8017704:	60f8      	str	r0, [r7, #12]
 8017706:	607a      	str	r2, [r7, #4]
 8017708:	603b      	str	r3, [r7, #0]
 801770a:	460b      	mov	r3, r1
 801770c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801770e:	2300      	movs	r3, #0
 8017710:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017712:	2300      	movs	r3, #0
 8017714:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017716:	68fb      	ldr	r3, [r7, #12]
 8017718:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801771c:	7af9      	ldrb	r1, [r7, #11]
 801771e:	683b      	ldr	r3, [r7, #0]
 8017720:	687a      	ldr	r2, [r7, #4]
 8017722:	f7f4 fe14 	bl	800c34e <HAL_PCD_EP_Transmit>
 8017726:	4603      	mov	r3, r0
 8017728:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801772a:	7dfb      	ldrb	r3, [r7, #23]
 801772c:	4618      	mov	r0, r3
 801772e:	f000 f853 	bl	80177d8 <USBD_Get_USB_Status>
 8017732:	4603      	mov	r3, r0
 8017734:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017736:	7dbb      	ldrb	r3, [r7, #22]
}
 8017738:	4618      	mov	r0, r3
 801773a:	3718      	adds	r7, #24
 801773c:	46bd      	mov	sp, r7
 801773e:	bd80      	pop	{r7, pc}

08017740 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017740:	b580      	push	{r7, lr}
 8017742:	b086      	sub	sp, #24
 8017744:	af00      	add	r7, sp, #0
 8017746:	60f8      	str	r0, [r7, #12]
 8017748:	607a      	str	r2, [r7, #4]
 801774a:	603b      	str	r3, [r7, #0]
 801774c:	460b      	mov	r3, r1
 801774e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017750:	2300      	movs	r3, #0
 8017752:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017754:	2300      	movs	r3, #0
 8017756:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017758:	68fb      	ldr	r3, [r7, #12]
 801775a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801775e:	7af9      	ldrb	r1, [r7, #11]
 8017760:	683b      	ldr	r3, [r7, #0]
 8017762:	687a      	ldr	r2, [r7, #4]
 8017764:	f7f4 fda0 	bl	800c2a8 <HAL_PCD_EP_Receive>
 8017768:	4603      	mov	r3, r0
 801776a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801776c:	7dfb      	ldrb	r3, [r7, #23]
 801776e:	4618      	mov	r0, r3
 8017770:	f000 f832 	bl	80177d8 <USBD_Get_USB_Status>
 8017774:	4603      	mov	r3, r0
 8017776:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017778:	7dbb      	ldrb	r3, [r7, #22]
}
 801777a:	4618      	mov	r0, r3
 801777c:	3718      	adds	r7, #24
 801777e:	46bd      	mov	sp, r7
 8017780:	bd80      	pop	{r7, pc}

08017782 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017782:	b580      	push	{r7, lr}
 8017784:	b082      	sub	sp, #8
 8017786:	af00      	add	r7, sp, #0
 8017788:	6078      	str	r0, [r7, #4]
 801778a:	460b      	mov	r3, r1
 801778c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801778e:	687b      	ldr	r3, [r7, #4]
 8017790:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017794:	78fa      	ldrb	r2, [r7, #3]
 8017796:	4611      	mov	r1, r2
 8017798:	4618      	mov	r0, r3
 801779a:	f7f4 fdc0 	bl	800c31e <HAL_PCD_EP_GetRxCount>
 801779e:	4603      	mov	r3, r0
}
 80177a0:	4618      	mov	r0, r3
 80177a2:	3708      	adds	r7, #8
 80177a4:	46bd      	mov	sp, r7
 80177a6:	bd80      	pop	{r7, pc}

080177a8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80177a8:	b480      	push	{r7}
 80177aa:	b083      	sub	sp, #12
 80177ac:	af00      	add	r7, sp, #0
 80177ae:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80177b0:	4b03      	ldr	r3, [pc, #12]	@ (80177c0 <USBD_static_malloc+0x18>)
}
 80177b2:	4618      	mov	r0, r3
 80177b4:	370c      	adds	r7, #12
 80177b6:	46bd      	mov	sp, r7
 80177b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177bc:	4770      	bx	lr
 80177be:	bf00      	nop
 80177c0:	2000c5e4 	.word	0x2000c5e4

080177c4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80177c4:	b480      	push	{r7}
 80177c6:	b083      	sub	sp, #12
 80177c8:	af00      	add	r7, sp, #0
 80177ca:	6078      	str	r0, [r7, #4]

}
 80177cc:	bf00      	nop
 80177ce:	370c      	adds	r7, #12
 80177d0:	46bd      	mov	sp, r7
 80177d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177d6:	4770      	bx	lr

080177d8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80177d8:	b480      	push	{r7}
 80177da:	b085      	sub	sp, #20
 80177dc:	af00      	add	r7, sp, #0
 80177de:	4603      	mov	r3, r0
 80177e0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80177e2:	2300      	movs	r3, #0
 80177e4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80177e6:	79fb      	ldrb	r3, [r7, #7]
 80177e8:	2b03      	cmp	r3, #3
 80177ea:	d817      	bhi.n	801781c <USBD_Get_USB_Status+0x44>
 80177ec:	a201      	add	r2, pc, #4	@ (adr r2, 80177f4 <USBD_Get_USB_Status+0x1c>)
 80177ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80177f2:	bf00      	nop
 80177f4:	08017805 	.word	0x08017805
 80177f8:	0801780b 	.word	0x0801780b
 80177fc:	08017811 	.word	0x08017811
 8017800:	08017817 	.word	0x08017817
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017804:	2300      	movs	r3, #0
 8017806:	73fb      	strb	r3, [r7, #15]
    break;
 8017808:	e00b      	b.n	8017822 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801780a:	2303      	movs	r3, #3
 801780c:	73fb      	strb	r3, [r7, #15]
    break;
 801780e:	e008      	b.n	8017822 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017810:	2301      	movs	r3, #1
 8017812:	73fb      	strb	r3, [r7, #15]
    break;
 8017814:	e005      	b.n	8017822 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017816:	2303      	movs	r3, #3
 8017818:	73fb      	strb	r3, [r7, #15]
    break;
 801781a:	e002      	b.n	8017822 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801781c:	2303      	movs	r3, #3
 801781e:	73fb      	strb	r3, [r7, #15]
    break;
 8017820:	bf00      	nop
  }
  return usb_status;
 8017822:	7bfb      	ldrb	r3, [r7, #15]
}
 8017824:	4618      	mov	r0, r3
 8017826:	3714      	adds	r7, #20
 8017828:	46bd      	mov	sp, r7
 801782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801782e:	4770      	bx	lr

08017830 <acosf>:
 8017830:	b508      	push	{r3, lr}
 8017832:	ed2d 8b02 	vpush	{d8}
 8017836:	eeb0 8a40 	vmov.f32	s16, s0
 801783a:	f000 faef 	bl	8017e1c <__ieee754_acosf>
 801783e:	eeb4 8a48 	vcmp.f32	s16, s16
 8017842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017846:	eef0 8a40 	vmov.f32	s17, s0
 801784a:	d615      	bvs.n	8017878 <acosf+0x48>
 801784c:	eeb0 0a48 	vmov.f32	s0, s16
 8017850:	f000 f9d6 	bl	8017c00 <fabsf>
 8017854:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8017858:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801785c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017860:	dd0a      	ble.n	8017878 <acosf+0x48>
 8017862:	f002 ff67 	bl	801a734 <__errno>
 8017866:	ecbd 8b02 	vpop	{d8}
 801786a:	2321      	movs	r3, #33	@ 0x21
 801786c:	6003      	str	r3, [r0, #0]
 801786e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8017872:	4804      	ldr	r0, [pc, #16]	@ (8017884 <acosf+0x54>)
 8017874:	f000 ba28 	b.w	8017cc8 <nanf>
 8017878:	eeb0 0a68 	vmov.f32	s0, s17
 801787c:	ecbd 8b02 	vpop	{d8}
 8017880:	bd08      	pop	{r3, pc}
 8017882:	bf00      	nop
 8017884:	0802039b 	.word	0x0802039b

08017888 <asinf>:
 8017888:	b508      	push	{r3, lr}
 801788a:	ed2d 8b02 	vpush	{d8}
 801788e:	eeb0 8a40 	vmov.f32	s16, s0
 8017892:	f000 fbb9 	bl	8018008 <__ieee754_asinf>
 8017896:	eeb4 8a48 	vcmp.f32	s16, s16
 801789a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801789e:	eef0 8a40 	vmov.f32	s17, s0
 80178a2:	d615      	bvs.n	80178d0 <asinf+0x48>
 80178a4:	eeb0 0a48 	vmov.f32	s0, s16
 80178a8:	f000 f9aa 	bl	8017c00 <fabsf>
 80178ac:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80178b0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80178b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80178b8:	dd0a      	ble.n	80178d0 <asinf+0x48>
 80178ba:	f002 ff3b 	bl	801a734 <__errno>
 80178be:	ecbd 8b02 	vpop	{d8}
 80178c2:	2321      	movs	r3, #33	@ 0x21
 80178c4:	6003      	str	r3, [r0, #0]
 80178c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80178ca:	4804      	ldr	r0, [pc, #16]	@ (80178dc <asinf+0x54>)
 80178cc:	f000 b9fc 	b.w	8017cc8 <nanf>
 80178d0:	eeb0 0a68 	vmov.f32	s0, s17
 80178d4:	ecbd 8b02 	vpop	{d8}
 80178d8:	bd08      	pop	{r3, pc}
 80178da:	bf00      	nop
 80178dc:	0802039b 	.word	0x0802039b

080178e0 <atan2f>:
 80178e0:	f000 bc76 	b.w	80181d0 <__ieee754_atan2f>

080178e4 <powf>:
 80178e4:	b508      	push	{r3, lr}
 80178e6:	ed2d 8b04 	vpush	{d8-d9}
 80178ea:	eeb0 8a60 	vmov.f32	s16, s1
 80178ee:	eeb0 9a40 	vmov.f32	s18, s0
 80178f2:	f000 fd0d 	bl	8018310 <__ieee754_powf>
 80178f6:	eeb4 8a48 	vcmp.f32	s16, s16
 80178fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80178fe:	eef0 8a40 	vmov.f32	s17, s0
 8017902:	d63e      	bvs.n	8017982 <powf+0x9e>
 8017904:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8017908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801790c:	d112      	bne.n	8017934 <powf+0x50>
 801790e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8017912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017916:	d039      	beq.n	801798c <powf+0xa8>
 8017918:	eeb0 0a48 	vmov.f32	s0, s16
 801791c:	f000 f9be 	bl	8017c9c <finitef>
 8017920:	b378      	cbz	r0, 8017982 <powf+0x9e>
 8017922:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8017926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801792a:	d52a      	bpl.n	8017982 <powf+0x9e>
 801792c:	f002 ff02 	bl	801a734 <__errno>
 8017930:	2322      	movs	r3, #34	@ 0x22
 8017932:	e014      	b.n	801795e <powf+0x7a>
 8017934:	f000 f9b2 	bl	8017c9c <finitef>
 8017938:	b998      	cbnz	r0, 8017962 <powf+0x7e>
 801793a:	eeb0 0a49 	vmov.f32	s0, s18
 801793e:	f000 f9ad 	bl	8017c9c <finitef>
 8017942:	b170      	cbz	r0, 8017962 <powf+0x7e>
 8017944:	eeb0 0a48 	vmov.f32	s0, s16
 8017948:	f000 f9a8 	bl	8017c9c <finitef>
 801794c:	b148      	cbz	r0, 8017962 <powf+0x7e>
 801794e:	eef4 8a68 	vcmp.f32	s17, s17
 8017952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017956:	d7e9      	bvc.n	801792c <powf+0x48>
 8017958:	f002 feec 	bl	801a734 <__errno>
 801795c:	2321      	movs	r3, #33	@ 0x21
 801795e:	6003      	str	r3, [r0, #0]
 8017960:	e00f      	b.n	8017982 <powf+0x9e>
 8017962:	eef5 8a40 	vcmp.f32	s17, #0.0
 8017966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801796a:	d10a      	bne.n	8017982 <powf+0x9e>
 801796c:	eeb0 0a49 	vmov.f32	s0, s18
 8017970:	f000 f994 	bl	8017c9c <finitef>
 8017974:	b128      	cbz	r0, 8017982 <powf+0x9e>
 8017976:	eeb0 0a48 	vmov.f32	s0, s16
 801797a:	f000 f98f 	bl	8017c9c <finitef>
 801797e:	2800      	cmp	r0, #0
 8017980:	d1d4      	bne.n	801792c <powf+0x48>
 8017982:	eeb0 0a68 	vmov.f32	s0, s17
 8017986:	ecbd 8b04 	vpop	{d8-d9}
 801798a:	bd08      	pop	{r3, pc}
 801798c:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8017990:	e7f7      	b.n	8017982 <powf+0x9e>
	...

08017994 <sqrtf>:
 8017994:	b508      	push	{r3, lr}
 8017996:	ed2d 8b02 	vpush	{d8}
 801799a:	eeb0 8a40 	vmov.f32	s16, s0
 801799e:	f000 f999 	bl	8017cd4 <__ieee754_sqrtf>
 80179a2:	eeb4 8a48 	vcmp.f32	s16, s16
 80179a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80179aa:	d60c      	bvs.n	80179c6 <sqrtf+0x32>
 80179ac:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80179cc <sqrtf+0x38>
 80179b0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80179b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80179b8:	d505      	bpl.n	80179c6 <sqrtf+0x32>
 80179ba:	f002 febb 	bl	801a734 <__errno>
 80179be:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80179c2:	2321      	movs	r3, #33	@ 0x21
 80179c4:	6003      	str	r3, [r0, #0]
 80179c6:	ecbd 8b02 	vpop	{d8}
 80179ca:	bd08      	pop	{r3, pc}
 80179cc:	00000000 	.word	0x00000000

080179d0 <atanf>:
 80179d0:	b538      	push	{r3, r4, r5, lr}
 80179d2:	ee10 5a10 	vmov	r5, s0
 80179d6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80179da:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80179de:	eef0 7a40 	vmov.f32	s15, s0
 80179e2:	d310      	bcc.n	8017a06 <atanf+0x36>
 80179e4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80179e8:	d904      	bls.n	80179f4 <atanf+0x24>
 80179ea:	ee70 7a00 	vadd.f32	s15, s0, s0
 80179ee:	eeb0 0a67 	vmov.f32	s0, s15
 80179f2:	bd38      	pop	{r3, r4, r5, pc}
 80179f4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8017b2c <atanf+0x15c>
 80179f8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8017b30 <atanf+0x160>
 80179fc:	2d00      	cmp	r5, #0
 80179fe:	bfc8      	it	gt
 8017a00:	eef0 7a47 	vmovgt.f32	s15, s14
 8017a04:	e7f3      	b.n	80179ee <atanf+0x1e>
 8017a06:	4b4b      	ldr	r3, [pc, #300]	@ (8017b34 <atanf+0x164>)
 8017a08:	429c      	cmp	r4, r3
 8017a0a:	d810      	bhi.n	8017a2e <atanf+0x5e>
 8017a0c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8017a10:	d20a      	bcs.n	8017a28 <atanf+0x58>
 8017a12:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8017b38 <atanf+0x168>
 8017a16:	ee30 7a07 	vadd.f32	s14, s0, s14
 8017a1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8017a1e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8017a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017a26:	dce2      	bgt.n	80179ee <atanf+0x1e>
 8017a28:	f04f 33ff 	mov.w	r3, #4294967295
 8017a2c:	e013      	b.n	8017a56 <atanf+0x86>
 8017a2e:	f000 f8e7 	bl	8017c00 <fabsf>
 8017a32:	4b42      	ldr	r3, [pc, #264]	@ (8017b3c <atanf+0x16c>)
 8017a34:	429c      	cmp	r4, r3
 8017a36:	d84f      	bhi.n	8017ad8 <atanf+0x108>
 8017a38:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8017a3c:	429c      	cmp	r4, r3
 8017a3e:	d841      	bhi.n	8017ac4 <atanf+0xf4>
 8017a40:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8017a44:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8017a48:	eea0 7a27 	vfma.f32	s14, s0, s15
 8017a4c:	2300      	movs	r3, #0
 8017a4e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8017a52:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8017a56:	1c5a      	adds	r2, r3, #1
 8017a58:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8017a5c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8017b40 <atanf+0x170>
 8017a60:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8017b44 <atanf+0x174>
 8017a64:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8017b48 <atanf+0x178>
 8017a68:	ee66 6a06 	vmul.f32	s13, s12, s12
 8017a6c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8017a70:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8017b4c <atanf+0x17c>
 8017a74:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8017a78:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8017b50 <atanf+0x180>
 8017a7c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8017a80:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8017b54 <atanf+0x184>
 8017a84:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8017a88:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8017b58 <atanf+0x188>
 8017a8c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8017a90:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8017b5c <atanf+0x18c>
 8017a94:	eea6 5a87 	vfma.f32	s10, s13, s14
 8017a98:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8017b60 <atanf+0x190>
 8017a9c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8017aa0:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8017b64 <atanf+0x194>
 8017aa4:	eea7 5a26 	vfma.f32	s10, s14, s13
 8017aa8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8017b68 <atanf+0x198>
 8017aac:	eea5 7a26 	vfma.f32	s14, s10, s13
 8017ab0:	ee27 7a26 	vmul.f32	s14, s14, s13
 8017ab4:	eea5 7a86 	vfma.f32	s14, s11, s12
 8017ab8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8017abc:	d121      	bne.n	8017b02 <atanf+0x132>
 8017abe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017ac2:	e794      	b.n	80179ee <atanf+0x1e>
 8017ac4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8017ac8:	ee30 7a67 	vsub.f32	s14, s0, s15
 8017acc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8017ad0:	2301      	movs	r3, #1
 8017ad2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8017ad6:	e7be      	b.n	8017a56 <atanf+0x86>
 8017ad8:	4b24      	ldr	r3, [pc, #144]	@ (8017b6c <atanf+0x19c>)
 8017ada:	429c      	cmp	r4, r3
 8017adc:	d80b      	bhi.n	8017af6 <atanf+0x126>
 8017ade:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8017ae2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8017ae6:	eea0 7a27 	vfma.f32	s14, s0, s15
 8017aea:	2302      	movs	r3, #2
 8017aec:	ee70 6a67 	vsub.f32	s13, s0, s15
 8017af0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8017af4:	e7af      	b.n	8017a56 <atanf+0x86>
 8017af6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8017afa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8017afe:	2303      	movs	r3, #3
 8017b00:	e7a9      	b.n	8017a56 <atanf+0x86>
 8017b02:	4a1b      	ldr	r2, [pc, #108]	@ (8017b70 <atanf+0x1a0>)
 8017b04:	491b      	ldr	r1, [pc, #108]	@ (8017b74 <atanf+0x1a4>)
 8017b06:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8017b0a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8017b0e:	edd3 6a00 	vldr	s13, [r3]
 8017b12:	ee37 7a66 	vsub.f32	s14, s14, s13
 8017b16:	2d00      	cmp	r5, #0
 8017b18:	ee37 7a67 	vsub.f32	s14, s14, s15
 8017b1c:	edd2 7a00 	vldr	s15, [r2]
 8017b20:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017b24:	bfb8      	it	lt
 8017b26:	eef1 7a67 	vneglt.f32	s15, s15
 8017b2a:	e760      	b.n	80179ee <atanf+0x1e>
 8017b2c:	bfc90fdb 	.word	0xbfc90fdb
 8017b30:	3fc90fdb 	.word	0x3fc90fdb
 8017b34:	3edfffff 	.word	0x3edfffff
 8017b38:	7149f2ca 	.word	0x7149f2ca
 8017b3c:	3f97ffff 	.word	0x3f97ffff
 8017b40:	3c8569d7 	.word	0x3c8569d7
 8017b44:	3d4bda59 	.word	0x3d4bda59
 8017b48:	bd6ef16b 	.word	0xbd6ef16b
 8017b4c:	3d886b35 	.word	0x3d886b35
 8017b50:	3dba2e6e 	.word	0x3dba2e6e
 8017b54:	3e124925 	.word	0x3e124925
 8017b58:	3eaaaaab 	.word	0x3eaaaaab
 8017b5c:	bd15a221 	.word	0xbd15a221
 8017b60:	bd9d8795 	.word	0xbd9d8795
 8017b64:	bde38e38 	.word	0xbde38e38
 8017b68:	be4ccccd 	.word	0xbe4ccccd
 8017b6c:	401bffff 	.word	0x401bffff
 8017b70:	08020518 	.word	0x08020518
 8017b74:	08020508 	.word	0x08020508

08017b78 <cosf>:
 8017b78:	ee10 3a10 	vmov	r3, s0
 8017b7c:	b507      	push	{r0, r1, r2, lr}
 8017b7e:	4a1e      	ldr	r2, [pc, #120]	@ (8017bf8 <cosf+0x80>)
 8017b80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017b84:	4293      	cmp	r3, r2
 8017b86:	d806      	bhi.n	8017b96 <cosf+0x1e>
 8017b88:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8017bfc <cosf+0x84>
 8017b8c:	b003      	add	sp, #12
 8017b8e:	f85d eb04 	ldr.w	lr, [sp], #4
 8017b92:	f000 b8a3 	b.w	8017cdc <__kernel_cosf>
 8017b96:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8017b9a:	d304      	bcc.n	8017ba6 <cosf+0x2e>
 8017b9c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8017ba0:	b003      	add	sp, #12
 8017ba2:	f85d fb04 	ldr.w	pc, [sp], #4
 8017ba6:	4668      	mov	r0, sp
 8017ba8:	f000 fe80 	bl	80188ac <__ieee754_rem_pio2f>
 8017bac:	f000 0003 	and.w	r0, r0, #3
 8017bb0:	2801      	cmp	r0, #1
 8017bb2:	d009      	beq.n	8017bc8 <cosf+0x50>
 8017bb4:	2802      	cmp	r0, #2
 8017bb6:	d010      	beq.n	8017bda <cosf+0x62>
 8017bb8:	b9b0      	cbnz	r0, 8017be8 <cosf+0x70>
 8017bba:	eddd 0a01 	vldr	s1, [sp, #4]
 8017bbe:	ed9d 0a00 	vldr	s0, [sp]
 8017bc2:	f000 f88b 	bl	8017cdc <__kernel_cosf>
 8017bc6:	e7eb      	b.n	8017ba0 <cosf+0x28>
 8017bc8:	eddd 0a01 	vldr	s1, [sp, #4]
 8017bcc:	ed9d 0a00 	vldr	s0, [sp]
 8017bd0:	f000 f8dc 	bl	8017d8c <__kernel_sinf>
 8017bd4:	eeb1 0a40 	vneg.f32	s0, s0
 8017bd8:	e7e2      	b.n	8017ba0 <cosf+0x28>
 8017bda:	eddd 0a01 	vldr	s1, [sp, #4]
 8017bde:	ed9d 0a00 	vldr	s0, [sp]
 8017be2:	f000 f87b 	bl	8017cdc <__kernel_cosf>
 8017be6:	e7f5      	b.n	8017bd4 <cosf+0x5c>
 8017be8:	eddd 0a01 	vldr	s1, [sp, #4]
 8017bec:	ed9d 0a00 	vldr	s0, [sp]
 8017bf0:	2001      	movs	r0, #1
 8017bf2:	f000 f8cb 	bl	8017d8c <__kernel_sinf>
 8017bf6:	e7d3      	b.n	8017ba0 <cosf+0x28>
 8017bf8:	3f490fd8 	.word	0x3f490fd8
 8017bfc:	00000000 	.word	0x00000000

08017c00 <fabsf>:
 8017c00:	ee10 3a10 	vmov	r3, s0
 8017c04:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017c08:	ee00 3a10 	vmov	s0, r3
 8017c0c:	4770      	bx	lr
	...

08017c10 <sinf>:
 8017c10:	ee10 3a10 	vmov	r3, s0
 8017c14:	b507      	push	{r0, r1, r2, lr}
 8017c16:	4a1f      	ldr	r2, [pc, #124]	@ (8017c94 <sinf+0x84>)
 8017c18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017c1c:	4293      	cmp	r3, r2
 8017c1e:	d807      	bhi.n	8017c30 <sinf+0x20>
 8017c20:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8017c98 <sinf+0x88>
 8017c24:	2000      	movs	r0, #0
 8017c26:	b003      	add	sp, #12
 8017c28:	f85d eb04 	ldr.w	lr, [sp], #4
 8017c2c:	f000 b8ae 	b.w	8017d8c <__kernel_sinf>
 8017c30:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8017c34:	d304      	bcc.n	8017c40 <sinf+0x30>
 8017c36:	ee30 0a40 	vsub.f32	s0, s0, s0
 8017c3a:	b003      	add	sp, #12
 8017c3c:	f85d fb04 	ldr.w	pc, [sp], #4
 8017c40:	4668      	mov	r0, sp
 8017c42:	f000 fe33 	bl	80188ac <__ieee754_rem_pio2f>
 8017c46:	f000 0003 	and.w	r0, r0, #3
 8017c4a:	2801      	cmp	r0, #1
 8017c4c:	d00a      	beq.n	8017c64 <sinf+0x54>
 8017c4e:	2802      	cmp	r0, #2
 8017c50:	d00f      	beq.n	8017c72 <sinf+0x62>
 8017c52:	b9c0      	cbnz	r0, 8017c86 <sinf+0x76>
 8017c54:	eddd 0a01 	vldr	s1, [sp, #4]
 8017c58:	ed9d 0a00 	vldr	s0, [sp]
 8017c5c:	2001      	movs	r0, #1
 8017c5e:	f000 f895 	bl	8017d8c <__kernel_sinf>
 8017c62:	e7ea      	b.n	8017c3a <sinf+0x2a>
 8017c64:	eddd 0a01 	vldr	s1, [sp, #4]
 8017c68:	ed9d 0a00 	vldr	s0, [sp]
 8017c6c:	f000 f836 	bl	8017cdc <__kernel_cosf>
 8017c70:	e7e3      	b.n	8017c3a <sinf+0x2a>
 8017c72:	eddd 0a01 	vldr	s1, [sp, #4]
 8017c76:	ed9d 0a00 	vldr	s0, [sp]
 8017c7a:	2001      	movs	r0, #1
 8017c7c:	f000 f886 	bl	8017d8c <__kernel_sinf>
 8017c80:	eeb1 0a40 	vneg.f32	s0, s0
 8017c84:	e7d9      	b.n	8017c3a <sinf+0x2a>
 8017c86:	eddd 0a01 	vldr	s1, [sp, #4]
 8017c8a:	ed9d 0a00 	vldr	s0, [sp]
 8017c8e:	f000 f825 	bl	8017cdc <__kernel_cosf>
 8017c92:	e7f5      	b.n	8017c80 <sinf+0x70>
 8017c94:	3f490fd8 	.word	0x3f490fd8
 8017c98:	00000000 	.word	0x00000000

08017c9c <finitef>:
 8017c9c:	ee10 3a10 	vmov	r3, s0
 8017ca0:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8017ca4:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8017ca8:	bfac      	ite	ge
 8017caa:	2000      	movge	r0, #0
 8017cac:	2001      	movlt	r0, #1
 8017cae:	4770      	bx	lr

08017cb0 <copysignf>:
 8017cb0:	ee10 2a10 	vmov	r2, s0
 8017cb4:	ee10 3a90 	vmov	r3, s1
 8017cb8:	f362 031e 	bfi	r3, r2, #0, #31
 8017cbc:	ee00 3a90 	vmov	s1, r3
 8017cc0:	eeb0 0a60 	vmov.f32	s0, s1
 8017cc4:	4770      	bx	lr
	...

08017cc8 <nanf>:
 8017cc8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8017cd0 <nanf+0x8>
 8017ccc:	4770      	bx	lr
 8017cce:	bf00      	nop
 8017cd0:	7fc00000 	.word	0x7fc00000

08017cd4 <__ieee754_sqrtf>:
 8017cd4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8017cd8:	4770      	bx	lr
	...

08017cdc <__kernel_cosf>:
 8017cdc:	ee10 3a10 	vmov	r3, s0
 8017ce0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017ce4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8017ce8:	eef0 6a40 	vmov.f32	s13, s0
 8017cec:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8017cf0:	d204      	bcs.n	8017cfc <__kernel_cosf+0x20>
 8017cf2:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8017cf6:	ee17 2a90 	vmov	r2, s15
 8017cfa:	b342      	cbz	r2, 8017d4e <__kernel_cosf+0x72>
 8017cfc:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8017d00:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8017d6c <__kernel_cosf+0x90>
 8017d04:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8017d70 <__kernel_cosf+0x94>
 8017d08:	4a1a      	ldr	r2, [pc, #104]	@ (8017d74 <__kernel_cosf+0x98>)
 8017d0a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8017d0e:	4293      	cmp	r3, r2
 8017d10:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8017d78 <__kernel_cosf+0x9c>
 8017d14:	eee6 7a07 	vfma.f32	s15, s12, s14
 8017d18:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8017d7c <__kernel_cosf+0xa0>
 8017d1c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8017d20:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8017d80 <__kernel_cosf+0xa4>
 8017d24:	eee6 7a07 	vfma.f32	s15, s12, s14
 8017d28:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8017d84 <__kernel_cosf+0xa8>
 8017d2c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8017d30:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8017d34:	ee26 6a07 	vmul.f32	s12, s12, s14
 8017d38:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8017d3c:	eee7 0a06 	vfma.f32	s1, s14, s12
 8017d40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017d44:	d804      	bhi.n	8017d50 <__kernel_cosf+0x74>
 8017d46:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8017d4a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8017d4e:	4770      	bx	lr
 8017d50:	4a0d      	ldr	r2, [pc, #52]	@ (8017d88 <__kernel_cosf+0xac>)
 8017d52:	4293      	cmp	r3, r2
 8017d54:	bf9a      	itte	ls
 8017d56:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8017d5a:	ee07 3a10 	vmovls	s14, r3
 8017d5e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8017d62:	ee30 0a47 	vsub.f32	s0, s0, s14
 8017d66:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017d6a:	e7ec      	b.n	8017d46 <__kernel_cosf+0x6a>
 8017d6c:	ad47d74e 	.word	0xad47d74e
 8017d70:	310f74f6 	.word	0x310f74f6
 8017d74:	3e999999 	.word	0x3e999999
 8017d78:	b493f27c 	.word	0xb493f27c
 8017d7c:	37d00d01 	.word	0x37d00d01
 8017d80:	bab60b61 	.word	0xbab60b61
 8017d84:	3d2aaaab 	.word	0x3d2aaaab
 8017d88:	3f480000 	.word	0x3f480000

08017d8c <__kernel_sinf>:
 8017d8c:	ee10 3a10 	vmov	r3, s0
 8017d90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017d94:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8017d98:	d204      	bcs.n	8017da4 <__kernel_sinf+0x18>
 8017d9a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8017d9e:	ee17 3a90 	vmov	r3, s15
 8017da2:	b35b      	cbz	r3, 8017dfc <__kernel_sinf+0x70>
 8017da4:	ee20 7a00 	vmul.f32	s14, s0, s0
 8017da8:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8017e00 <__kernel_sinf+0x74>
 8017dac:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8017e04 <__kernel_sinf+0x78>
 8017db0:	eea7 6a27 	vfma.f32	s12, s14, s15
 8017db4:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8017e08 <__kernel_sinf+0x7c>
 8017db8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8017dbc:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8017e0c <__kernel_sinf+0x80>
 8017dc0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8017dc4:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8017e10 <__kernel_sinf+0x84>
 8017dc8:	ee60 6a07 	vmul.f32	s13, s0, s14
 8017dcc:	eee6 7a07 	vfma.f32	s15, s12, s14
 8017dd0:	b930      	cbnz	r0, 8017de0 <__kernel_sinf+0x54>
 8017dd2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8017e14 <__kernel_sinf+0x88>
 8017dd6:	eea7 6a27 	vfma.f32	s12, s14, s15
 8017dda:	eea6 0a26 	vfma.f32	s0, s12, s13
 8017dde:	4770      	bx	lr
 8017de0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8017de4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8017de8:	eee0 7a86 	vfma.f32	s15, s1, s12
 8017dec:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8017df0:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8017e18 <__kernel_sinf+0x8c>
 8017df4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8017df8:	ee30 0a60 	vsub.f32	s0, s0, s1
 8017dfc:	4770      	bx	lr
 8017dfe:	bf00      	nop
 8017e00:	2f2ec9d3 	.word	0x2f2ec9d3
 8017e04:	b2d72f34 	.word	0xb2d72f34
 8017e08:	3638ef1b 	.word	0x3638ef1b
 8017e0c:	b9500d01 	.word	0xb9500d01
 8017e10:	3c088889 	.word	0x3c088889
 8017e14:	be2aaaab 	.word	0xbe2aaaab
 8017e18:	3e2aaaab 	.word	0x3e2aaaab

08017e1c <__ieee754_acosf>:
 8017e1c:	b508      	push	{r3, lr}
 8017e1e:	ee10 3a10 	vmov	r3, s0
 8017e22:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8017e26:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8017e2a:	ed2d 8b0c 	vpush	{d8-d13}
 8017e2e:	d10a      	bne.n	8017e46 <__ieee754_acosf+0x2a>
 8017e30:	ed9f 0a64 	vldr	s0, [pc, #400]	@ 8017fc4 <__ieee754_acosf+0x1a8>
 8017e34:	eddf 7a64 	vldr	s15, [pc, #400]	@ 8017fc8 <__ieee754_acosf+0x1ac>
 8017e38:	2b00      	cmp	r3, #0
 8017e3a:	bfc8      	it	gt
 8017e3c:	eeb0 0a67 	vmovgt.f32	s0, s15
 8017e40:	ecbd 8b0c 	vpop	{d8-d13}
 8017e44:	bd08      	pop	{r3, pc}
 8017e46:	d904      	bls.n	8017e52 <__ieee754_acosf+0x36>
 8017e48:	ee30 8a40 	vsub.f32	s16, s0, s0
 8017e4c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8017e50:	e7f6      	b.n	8017e40 <__ieee754_acosf+0x24>
 8017e52:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 8017e56:	d23c      	bcs.n	8017ed2 <__ieee754_acosf+0xb6>
 8017e58:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 8017e5c:	f240 80af 	bls.w	8017fbe <__ieee754_acosf+0x1a2>
 8017e60:	ee60 7a00 	vmul.f32	s15, s0, s0
 8017e64:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8017fcc <__ieee754_acosf+0x1b0>
 8017e68:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8017fd0 <__ieee754_acosf+0x1b4>
 8017e6c:	ed9f 6a59 	vldr	s12, [pc, #356]	@ 8017fd4 <__ieee754_acosf+0x1b8>
 8017e70:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8017e74:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8017fd8 <__ieee754_acosf+0x1bc>
 8017e78:	eee7 6a27 	vfma.f32	s13, s14, s15
 8017e7c:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8017fdc <__ieee754_acosf+0x1c0>
 8017e80:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8017e84:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8017fe0 <__ieee754_acosf+0x1c4>
 8017e88:	eee7 6a27 	vfma.f32	s13, s14, s15
 8017e8c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8017fe4 <__ieee754_acosf+0x1c8>
 8017e90:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8017e94:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8017fe8 <__ieee754_acosf+0x1cc>
 8017e98:	eea7 6aa6 	vfma.f32	s12, s15, s13
 8017e9c:	eddf 6a53 	vldr	s13, [pc, #332]	@ 8017fec <__ieee754_acosf+0x1d0>
 8017ea0:	eee6 6a27 	vfma.f32	s13, s12, s15
 8017ea4:	ed9f 6a52 	vldr	s12, [pc, #328]	@ 8017ff0 <__ieee754_acosf+0x1d4>
 8017ea8:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8017eac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8017eb0:	eee6 6a27 	vfma.f32	s13, s12, s15
 8017eb4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8017eb8:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 8017ff4 <__ieee754_acosf+0x1d8>
 8017ebc:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8017ec0:	eee0 7a46 	vfms.f32	s15, s0, s12
 8017ec4:	ee70 7a67 	vsub.f32	s15, s0, s15
 8017ec8:	ed9f 0a4b 	vldr	s0, [pc, #300]	@ 8017ff8 <__ieee754_acosf+0x1dc>
 8017ecc:	ee30 0a67 	vsub.f32	s0, s0, s15
 8017ed0:	e7b6      	b.n	8017e40 <__ieee754_acosf+0x24>
 8017ed2:	2b00      	cmp	r3, #0
 8017ed4:	eddf da3d 	vldr	s27, [pc, #244]	@ 8017fcc <__ieee754_acosf+0x1b0>
 8017ed8:	eddf ca3d 	vldr	s25, [pc, #244]	@ 8017fd0 <__ieee754_acosf+0x1b4>
 8017edc:	ed9f ca3e 	vldr	s24, [pc, #248]	@ 8017fd8 <__ieee754_acosf+0x1bc>
 8017ee0:	eddf ba3e 	vldr	s23, [pc, #248]	@ 8017fdc <__ieee754_acosf+0x1c0>
 8017ee4:	ed9f ba3e 	vldr	s22, [pc, #248]	@ 8017fe0 <__ieee754_acosf+0x1c4>
 8017ee8:	eddf 8a3e 	vldr	s17, [pc, #248]	@ 8017fe4 <__ieee754_acosf+0x1c8>
 8017eec:	ed9f da3e 	vldr	s26, [pc, #248]	@ 8017fe8 <__ieee754_acosf+0x1cc>
 8017ef0:	eddf aa38 	vldr	s21, [pc, #224]	@ 8017fd4 <__ieee754_acosf+0x1b8>
 8017ef4:	ed9f aa3d 	vldr	s20, [pc, #244]	@ 8017fec <__ieee754_acosf+0x1d0>
 8017ef8:	eddf 9a3d 	vldr	s19, [pc, #244]	@ 8017ff0 <__ieee754_acosf+0x1d4>
 8017efc:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 8017f00:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8017f04:	da28      	bge.n	8017f58 <__ieee754_acosf+0x13c>
 8017f06:	ee30 8a09 	vadd.f32	s16, s0, s18
 8017f0a:	ee28 0a27 	vmul.f32	s0, s16, s15
 8017f0e:	eee0 ca2d 	vfma.f32	s25, s0, s27
 8017f12:	eee0 aa0d 	vfma.f32	s21, s0, s26
 8017f16:	eeac ca80 	vfma.f32	s24, s25, s0
 8017f1a:	eeaa aa80 	vfma.f32	s20, s21, s0
 8017f1e:	eeec ba00 	vfma.f32	s23, s24, s0
 8017f22:	eeea 9a00 	vfma.f32	s19, s20, s0
 8017f26:	eeab ba80 	vfma.f32	s22, s23, s0
 8017f2a:	eea9 9a80 	vfma.f32	s18, s19, s0
 8017f2e:	eeeb 8a00 	vfma.f32	s17, s22, s0
 8017f32:	ee68 8a80 	vmul.f32	s17, s17, s0
 8017f36:	f7ff fecd 	bl	8017cd4 <__ieee754_sqrtf>
 8017f3a:	ee88 7a89 	vdiv.f32	s14, s17, s18
 8017f3e:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8017ffc <__ieee754_acosf+0x1e0>
 8017f42:	eee0 7a07 	vfma.f32	s15, s0, s14
 8017f46:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8017f4a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8017f4e:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 8018000 <__ieee754_acosf+0x1e4>
 8017f52:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8017f56:	e773      	b.n	8017e40 <__ieee754_acosf+0x24>
 8017f58:	ee39 8a40 	vsub.f32	s16, s18, s0
 8017f5c:	ee28 8a27 	vmul.f32	s16, s16, s15
 8017f60:	eeb0 0a48 	vmov.f32	s0, s16
 8017f64:	f7ff feb6 	bl	8017cd4 <__ieee754_sqrtf>
 8017f68:	eee8 ca2d 	vfma.f32	s25, s16, s27
 8017f6c:	eee8 aa0d 	vfma.f32	s21, s16, s26
 8017f70:	eeac ca88 	vfma.f32	s24, s25, s16
 8017f74:	eeaa aa88 	vfma.f32	s20, s21, s16
 8017f78:	eeec ba08 	vfma.f32	s23, s24, s16
 8017f7c:	ee10 3a10 	vmov	r3, s0
 8017f80:	eeab ba88 	vfma.f32	s22, s23, s16
 8017f84:	f36f 030b 	bfc	r3, #0, #12
 8017f88:	eeea 9a08 	vfma.f32	s19, s20, s16
 8017f8c:	ee07 3a90 	vmov	s15, r3
 8017f90:	eeeb 8a08 	vfma.f32	s17, s22, s16
 8017f94:	eeb0 6a48 	vmov.f32	s12, s16
 8017f98:	eea7 6ae7 	vfms.f32	s12, s15, s15
 8017f9c:	eea9 9a88 	vfma.f32	s18, s19, s16
 8017fa0:	ee70 6a27 	vadd.f32	s13, s0, s15
 8017fa4:	ee68 8a88 	vmul.f32	s17, s17, s16
 8017fa8:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8017fac:	eec8 6a89 	vdiv.f32	s13, s17, s18
 8017fb0:	eea0 7a26 	vfma.f32	s14, s0, s13
 8017fb4:	ee37 0a87 	vadd.f32	s0, s15, s14
 8017fb8:	ee30 0a00 	vadd.f32	s0, s0, s0
 8017fbc:	e740      	b.n	8017e40 <__ieee754_acosf+0x24>
 8017fbe:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 8018004 <__ieee754_acosf+0x1e8>
 8017fc2:	e73d      	b.n	8017e40 <__ieee754_acosf+0x24>
 8017fc4:	40490fdb 	.word	0x40490fdb
 8017fc8:	00000000 	.word	0x00000000
 8017fcc:	3811ef08 	.word	0x3811ef08
 8017fd0:	3a4f7f04 	.word	0x3a4f7f04
 8017fd4:	bf303361 	.word	0xbf303361
 8017fd8:	bd241146 	.word	0xbd241146
 8017fdc:	3e4e0aa8 	.word	0x3e4e0aa8
 8017fe0:	bea6b090 	.word	0xbea6b090
 8017fe4:	3e2aaaab 	.word	0x3e2aaaab
 8017fe8:	3d9dc62e 	.word	0x3d9dc62e
 8017fec:	4001572d 	.word	0x4001572d
 8017ff0:	c019d139 	.word	0xc019d139
 8017ff4:	33a22168 	.word	0x33a22168
 8017ff8:	3fc90fda 	.word	0x3fc90fda
 8017ffc:	b3a22168 	.word	0xb3a22168
 8018000:	40490fda 	.word	0x40490fda
 8018004:	3fc90fdb 	.word	0x3fc90fdb

08018008 <__ieee754_asinf>:
 8018008:	b538      	push	{r3, r4, r5, lr}
 801800a:	ee10 5a10 	vmov	r5, s0
 801800e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8018012:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 8018016:	ed2d 8b04 	vpush	{d8-d9}
 801801a:	d10c      	bne.n	8018036 <__ieee754_asinf+0x2e>
 801801c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8018190 <__ieee754_asinf+0x188>
 8018020:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8018194 <__ieee754_asinf+0x18c>
 8018024:	ee60 7a27 	vmul.f32	s15, s0, s15
 8018028:	eee0 7a07 	vfma.f32	s15, s0, s14
 801802c:	eeb0 0a67 	vmov.f32	s0, s15
 8018030:	ecbd 8b04 	vpop	{d8-d9}
 8018034:	bd38      	pop	{r3, r4, r5, pc}
 8018036:	d904      	bls.n	8018042 <__ieee754_asinf+0x3a>
 8018038:	ee70 7a40 	vsub.f32	s15, s0, s0
 801803c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8018040:	e7f6      	b.n	8018030 <__ieee754_asinf+0x28>
 8018042:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8018046:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 801804a:	d20b      	bcs.n	8018064 <__ieee754_asinf+0x5c>
 801804c:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8018050:	d252      	bcs.n	80180f8 <__ieee754_asinf+0xf0>
 8018052:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8018198 <__ieee754_asinf+0x190>
 8018056:	ee70 7a27 	vadd.f32	s15, s0, s15
 801805a:	eef4 7ae8 	vcmpe.f32	s15, s17
 801805e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018062:	dce5      	bgt.n	8018030 <__ieee754_asinf+0x28>
 8018064:	f7ff fdcc 	bl	8017c00 <fabsf>
 8018068:	ee38 8ac0 	vsub.f32	s16, s17, s0
 801806c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8018070:	ee28 8a27 	vmul.f32	s16, s16, s15
 8018074:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801819c <__ieee754_asinf+0x194>
 8018078:	eddf 7a49 	vldr	s15, [pc, #292]	@ 80181a0 <__ieee754_asinf+0x198>
 801807c:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 80181a4 <__ieee754_asinf+0x19c>
 8018080:	eea8 7a27 	vfma.f32	s14, s16, s15
 8018084:	eddf 7a48 	vldr	s15, [pc, #288]	@ 80181a8 <__ieee754_asinf+0x1a0>
 8018088:	eee7 7a08 	vfma.f32	s15, s14, s16
 801808c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80181ac <__ieee754_asinf+0x1a4>
 8018090:	eea7 7a88 	vfma.f32	s14, s15, s16
 8018094:	eddf 7a46 	vldr	s15, [pc, #280]	@ 80181b0 <__ieee754_asinf+0x1a8>
 8018098:	eee7 7a08 	vfma.f32	s15, s14, s16
 801809c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80181b4 <__ieee754_asinf+0x1ac>
 80180a0:	eea7 9a88 	vfma.f32	s18, s15, s16
 80180a4:	eddf 7a44 	vldr	s15, [pc, #272]	@ 80181b8 <__ieee754_asinf+0x1b0>
 80180a8:	eee8 7a07 	vfma.f32	s15, s16, s14
 80180ac:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80181bc <__ieee754_asinf+0x1b4>
 80180b0:	eea7 7a88 	vfma.f32	s14, s15, s16
 80180b4:	eddf 7a42 	vldr	s15, [pc, #264]	@ 80181c0 <__ieee754_asinf+0x1b8>
 80180b8:	eee7 7a08 	vfma.f32	s15, s14, s16
 80180bc:	eeb0 0a48 	vmov.f32	s0, s16
 80180c0:	eee7 8a88 	vfma.f32	s17, s15, s16
 80180c4:	f7ff fe06 	bl	8017cd4 <__ieee754_sqrtf>
 80180c8:	4b3e      	ldr	r3, [pc, #248]	@ (80181c4 <__ieee754_asinf+0x1bc>)
 80180ca:	ee29 9a08 	vmul.f32	s18, s18, s16
 80180ce:	429c      	cmp	r4, r3
 80180d0:	ee89 6a28 	vdiv.f32	s12, s18, s17
 80180d4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80180d8:	d93d      	bls.n	8018156 <__ieee754_asinf+0x14e>
 80180da:	eea0 0a06 	vfma.f32	s0, s0, s12
 80180de:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 80181c8 <__ieee754_asinf+0x1c0>
 80180e2:	eee0 7a26 	vfma.f32	s15, s0, s13
 80180e6:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8018194 <__ieee754_asinf+0x18c>
 80180ea:	ee30 0a67 	vsub.f32	s0, s0, s15
 80180ee:	2d00      	cmp	r5, #0
 80180f0:	bfd8      	it	le
 80180f2:	eeb1 0a40 	vnegle.f32	s0, s0
 80180f6:	e79b      	b.n	8018030 <__ieee754_asinf+0x28>
 80180f8:	ee60 7a00 	vmul.f32	s15, s0, s0
 80180fc:	eddf 6a28 	vldr	s13, [pc, #160]	@ 80181a0 <__ieee754_asinf+0x198>
 8018100:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801819c <__ieee754_asinf+0x194>
 8018104:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 80181b4 <__ieee754_asinf+0x1ac>
 8018108:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801810c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80181a8 <__ieee754_asinf+0x1a0>
 8018110:	eee7 6a27 	vfma.f32	s13, s14, s15
 8018114:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80181ac <__ieee754_asinf+0x1a4>
 8018118:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801811c:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80181b0 <__ieee754_asinf+0x1a8>
 8018120:	eee7 6a27 	vfma.f32	s13, s14, s15
 8018124:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80181a4 <__ieee754_asinf+0x19c>
 8018128:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801812c:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80181b8 <__ieee754_asinf+0x1b0>
 8018130:	eee7 6a86 	vfma.f32	s13, s15, s12
 8018134:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 80181bc <__ieee754_asinf+0x1b4>
 8018138:	eea6 6aa7 	vfma.f32	s12, s13, s15
 801813c:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80181c0 <__ieee754_asinf+0x1b8>
 8018140:	eee6 6a27 	vfma.f32	s13, s12, s15
 8018144:	ee27 7a27 	vmul.f32	s14, s14, s15
 8018148:	eee6 8aa7 	vfma.f32	s17, s13, s15
 801814c:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8018150:	eea0 0a27 	vfma.f32	s0, s0, s15
 8018154:	e76c      	b.n	8018030 <__ieee754_asinf+0x28>
 8018156:	ee10 3a10 	vmov	r3, s0
 801815a:	f36f 030b 	bfc	r3, #0, #12
 801815e:	ee07 3a10 	vmov	s14, r3
 8018162:	eea7 8a47 	vfms.f32	s16, s14, s14
 8018166:	ee70 5a00 	vadd.f32	s11, s0, s0
 801816a:	ee30 0a07 	vadd.f32	s0, s0, s14
 801816e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8018190 <__ieee754_asinf+0x188>
 8018172:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8018176:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 80181cc <__ieee754_asinf+0x1c4>
 801817a:	eee5 7a66 	vfms.f32	s15, s10, s13
 801817e:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8018182:	eeb0 6a40 	vmov.f32	s12, s0
 8018186:	eea7 6a66 	vfms.f32	s12, s14, s13
 801818a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801818e:	e7ac      	b.n	80180ea <__ieee754_asinf+0xe2>
 8018190:	b33bbd2e 	.word	0xb33bbd2e
 8018194:	3fc90fdb 	.word	0x3fc90fdb
 8018198:	7149f2ca 	.word	0x7149f2ca
 801819c:	3a4f7f04 	.word	0x3a4f7f04
 80181a0:	3811ef08 	.word	0x3811ef08
 80181a4:	3e2aaaab 	.word	0x3e2aaaab
 80181a8:	bd241146 	.word	0xbd241146
 80181ac:	3e4e0aa8 	.word	0x3e4e0aa8
 80181b0:	bea6b090 	.word	0xbea6b090
 80181b4:	3d9dc62e 	.word	0x3d9dc62e
 80181b8:	bf303361 	.word	0xbf303361
 80181bc:	4001572d 	.word	0x4001572d
 80181c0:	c019d139 	.word	0xc019d139
 80181c4:	3f799999 	.word	0x3f799999
 80181c8:	333bbd2e 	.word	0x333bbd2e
 80181cc:	3f490fdb 	.word	0x3f490fdb

080181d0 <__ieee754_atan2f>:
 80181d0:	ee10 2a90 	vmov	r2, s1
 80181d4:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 80181d8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80181dc:	b510      	push	{r4, lr}
 80181de:	eef0 7a40 	vmov.f32	s15, s0
 80181e2:	d806      	bhi.n	80181f2 <__ieee754_atan2f+0x22>
 80181e4:	ee10 0a10 	vmov	r0, s0
 80181e8:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80181ec:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80181f0:	d904      	bls.n	80181fc <__ieee754_atan2f+0x2c>
 80181f2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80181f6:	eeb0 0a67 	vmov.f32	s0, s15
 80181fa:	bd10      	pop	{r4, pc}
 80181fc:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8018200:	d103      	bne.n	801820a <__ieee754_atan2f+0x3a>
 8018202:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018206:	f7ff bbe3 	b.w	80179d0 <atanf>
 801820a:	1794      	asrs	r4, r2, #30
 801820c:	f004 0402 	and.w	r4, r4, #2
 8018210:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8018214:	b943      	cbnz	r3, 8018228 <__ieee754_atan2f+0x58>
 8018216:	2c02      	cmp	r4, #2
 8018218:	d05e      	beq.n	80182d8 <__ieee754_atan2f+0x108>
 801821a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80182ec <__ieee754_atan2f+0x11c>
 801821e:	2c03      	cmp	r4, #3
 8018220:	bf08      	it	eq
 8018222:	eef0 7a47 	vmoveq.f32	s15, s14
 8018226:	e7e6      	b.n	80181f6 <__ieee754_atan2f+0x26>
 8018228:	b941      	cbnz	r1, 801823c <__ieee754_atan2f+0x6c>
 801822a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80182f0 <__ieee754_atan2f+0x120>
 801822e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80182f4 <__ieee754_atan2f+0x124>
 8018232:	2800      	cmp	r0, #0
 8018234:	bfa8      	it	ge
 8018236:	eef0 7a47 	vmovge.f32	s15, s14
 801823a:	e7dc      	b.n	80181f6 <__ieee754_atan2f+0x26>
 801823c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8018240:	d110      	bne.n	8018264 <__ieee754_atan2f+0x94>
 8018242:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8018246:	f104 34ff 	add.w	r4, r4, #4294967295
 801824a:	d107      	bne.n	801825c <__ieee754_atan2f+0x8c>
 801824c:	2c02      	cmp	r4, #2
 801824e:	d846      	bhi.n	80182de <__ieee754_atan2f+0x10e>
 8018250:	4b29      	ldr	r3, [pc, #164]	@ (80182f8 <__ieee754_atan2f+0x128>)
 8018252:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8018256:	edd3 7a00 	vldr	s15, [r3]
 801825a:	e7cc      	b.n	80181f6 <__ieee754_atan2f+0x26>
 801825c:	2c02      	cmp	r4, #2
 801825e:	d841      	bhi.n	80182e4 <__ieee754_atan2f+0x114>
 8018260:	4b26      	ldr	r3, [pc, #152]	@ (80182fc <__ieee754_atan2f+0x12c>)
 8018262:	e7f6      	b.n	8018252 <__ieee754_atan2f+0x82>
 8018264:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8018268:	d0df      	beq.n	801822a <__ieee754_atan2f+0x5a>
 801826a:	1a5b      	subs	r3, r3, r1
 801826c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8018270:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8018274:	da1a      	bge.n	80182ac <__ieee754_atan2f+0xdc>
 8018276:	2a00      	cmp	r2, #0
 8018278:	da01      	bge.n	801827e <__ieee754_atan2f+0xae>
 801827a:	313c      	adds	r1, #60	@ 0x3c
 801827c:	db19      	blt.n	80182b2 <__ieee754_atan2f+0xe2>
 801827e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8018282:	f7ff fcbd 	bl	8017c00 <fabsf>
 8018286:	f7ff fba3 	bl	80179d0 <atanf>
 801828a:	eef0 7a40 	vmov.f32	s15, s0
 801828e:	2c01      	cmp	r4, #1
 8018290:	d012      	beq.n	80182b8 <__ieee754_atan2f+0xe8>
 8018292:	2c02      	cmp	r4, #2
 8018294:	d017      	beq.n	80182c6 <__ieee754_atan2f+0xf6>
 8018296:	2c00      	cmp	r4, #0
 8018298:	d0ad      	beq.n	80181f6 <__ieee754_atan2f+0x26>
 801829a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8018300 <__ieee754_atan2f+0x130>
 801829e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80182a2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8018304 <__ieee754_atan2f+0x134>
 80182a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80182aa:	e7a4      	b.n	80181f6 <__ieee754_atan2f+0x26>
 80182ac:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80182f4 <__ieee754_atan2f+0x124>
 80182b0:	e7ed      	b.n	801828e <__ieee754_atan2f+0xbe>
 80182b2:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8018308 <__ieee754_atan2f+0x138>
 80182b6:	e7ea      	b.n	801828e <__ieee754_atan2f+0xbe>
 80182b8:	ee17 3a90 	vmov	r3, s15
 80182bc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80182c0:	ee07 3a90 	vmov	s15, r3
 80182c4:	e797      	b.n	80181f6 <__ieee754_atan2f+0x26>
 80182c6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8018300 <__ieee754_atan2f+0x130>
 80182ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80182ce:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8018304 <__ieee754_atan2f+0x134>
 80182d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80182d6:	e78e      	b.n	80181f6 <__ieee754_atan2f+0x26>
 80182d8:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8018304 <__ieee754_atan2f+0x134>
 80182dc:	e78b      	b.n	80181f6 <__ieee754_atan2f+0x26>
 80182de:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 801830c <__ieee754_atan2f+0x13c>
 80182e2:	e788      	b.n	80181f6 <__ieee754_atan2f+0x26>
 80182e4:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8018308 <__ieee754_atan2f+0x138>
 80182e8:	e785      	b.n	80181f6 <__ieee754_atan2f+0x26>
 80182ea:	bf00      	nop
 80182ec:	c0490fdb 	.word	0xc0490fdb
 80182f0:	bfc90fdb 	.word	0xbfc90fdb
 80182f4:	3fc90fdb 	.word	0x3fc90fdb
 80182f8:	08020534 	.word	0x08020534
 80182fc:	08020528 	.word	0x08020528
 8018300:	33bbbd2e 	.word	0x33bbbd2e
 8018304:	40490fdb 	.word	0x40490fdb
 8018308:	00000000 	.word	0x00000000
 801830c:	3f490fdb 	.word	0x3f490fdb

08018310 <__ieee754_powf>:
 8018310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018314:	ee10 4a90 	vmov	r4, s1
 8018318:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 801831c:	ed2d 8b02 	vpush	{d8}
 8018320:	ee10 6a10 	vmov	r6, s0
 8018324:	eeb0 8a40 	vmov.f32	s16, s0
 8018328:	eef0 8a60 	vmov.f32	s17, s1
 801832c:	d10c      	bne.n	8018348 <__ieee754_powf+0x38>
 801832e:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8018332:	0076      	lsls	r6, r6, #1
 8018334:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8018338:	f240 8274 	bls.w	8018824 <__ieee754_powf+0x514>
 801833c:	ee38 0a28 	vadd.f32	s0, s16, s17
 8018340:	ecbd 8b02 	vpop	{d8}
 8018344:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018348:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 801834c:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8018350:	d802      	bhi.n	8018358 <__ieee754_powf+0x48>
 8018352:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8018356:	d908      	bls.n	801836a <__ieee754_powf+0x5a>
 8018358:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 801835c:	d1ee      	bne.n	801833c <__ieee754_powf+0x2c>
 801835e:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8018362:	0064      	lsls	r4, r4, #1
 8018364:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8018368:	e7e6      	b.n	8018338 <__ieee754_powf+0x28>
 801836a:	2e00      	cmp	r6, #0
 801836c:	da1f      	bge.n	80183ae <__ieee754_powf+0x9e>
 801836e:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8018372:	f080 8260 	bcs.w	8018836 <__ieee754_powf+0x526>
 8018376:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 801837a:	d32f      	bcc.n	80183dc <__ieee754_powf+0xcc>
 801837c:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8018380:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8018384:	fa49 f503 	asr.w	r5, r9, r3
 8018388:	fa05 f303 	lsl.w	r3, r5, r3
 801838c:	454b      	cmp	r3, r9
 801838e:	d123      	bne.n	80183d8 <__ieee754_powf+0xc8>
 8018390:	f005 0501 	and.w	r5, r5, #1
 8018394:	f1c5 0502 	rsb	r5, r5, #2
 8018398:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 801839c:	d11f      	bne.n	80183de <__ieee754_powf+0xce>
 801839e:	2c00      	cmp	r4, #0
 80183a0:	f280 8246 	bge.w	8018830 <__ieee754_powf+0x520>
 80183a4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80183a8:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80183ac:	e7c8      	b.n	8018340 <__ieee754_powf+0x30>
 80183ae:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80183b2:	d111      	bne.n	80183d8 <__ieee754_powf+0xc8>
 80183b4:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 80183b8:	f000 8234 	beq.w	8018824 <__ieee754_powf+0x514>
 80183bc:	d906      	bls.n	80183cc <__ieee754_powf+0xbc>
 80183be:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 80186d4 <__ieee754_powf+0x3c4>
 80183c2:	2c00      	cmp	r4, #0
 80183c4:	bfa8      	it	ge
 80183c6:	eeb0 0a68 	vmovge.f32	s0, s17
 80183ca:	e7b9      	b.n	8018340 <__ieee754_powf+0x30>
 80183cc:	2c00      	cmp	r4, #0
 80183ce:	f280 822c 	bge.w	801882a <__ieee754_powf+0x51a>
 80183d2:	eeb1 0a68 	vneg.f32	s0, s17
 80183d6:	e7b3      	b.n	8018340 <__ieee754_powf+0x30>
 80183d8:	2500      	movs	r5, #0
 80183da:	e7dd      	b.n	8018398 <__ieee754_powf+0x88>
 80183dc:	2500      	movs	r5, #0
 80183de:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 80183e2:	d102      	bne.n	80183ea <__ieee754_powf+0xda>
 80183e4:	ee28 0a08 	vmul.f32	s0, s16, s16
 80183e8:	e7aa      	b.n	8018340 <__ieee754_powf+0x30>
 80183ea:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80183ee:	f040 8227 	bne.w	8018840 <__ieee754_powf+0x530>
 80183f2:	2e00      	cmp	r6, #0
 80183f4:	f2c0 8224 	blt.w	8018840 <__ieee754_powf+0x530>
 80183f8:	eeb0 0a48 	vmov.f32	s0, s16
 80183fc:	ecbd 8b02 	vpop	{d8}
 8018400:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018404:	f7ff bc66 	b.w	8017cd4 <__ieee754_sqrtf>
 8018408:	2d01      	cmp	r5, #1
 801840a:	d199      	bne.n	8018340 <__ieee754_powf+0x30>
 801840c:	eeb1 0a40 	vneg.f32	s0, s0
 8018410:	e796      	b.n	8018340 <__ieee754_powf+0x30>
 8018412:	0ff0      	lsrs	r0, r6, #31
 8018414:	3801      	subs	r0, #1
 8018416:	ea55 0300 	orrs.w	r3, r5, r0
 801841a:	d104      	bne.n	8018426 <__ieee754_powf+0x116>
 801841c:	ee38 8a48 	vsub.f32	s16, s16, s16
 8018420:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8018424:	e78c      	b.n	8018340 <__ieee754_powf+0x30>
 8018426:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 801842a:	d96d      	bls.n	8018508 <__ieee754_powf+0x1f8>
 801842c:	4baa      	ldr	r3, [pc, #680]	@ (80186d8 <__ieee754_powf+0x3c8>)
 801842e:	4598      	cmp	r8, r3
 8018430:	d808      	bhi.n	8018444 <__ieee754_powf+0x134>
 8018432:	2c00      	cmp	r4, #0
 8018434:	da0b      	bge.n	801844e <__ieee754_powf+0x13e>
 8018436:	2000      	movs	r0, #0
 8018438:	ecbd 8b02 	vpop	{d8}
 801843c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018440:	f000 bbea 	b.w	8018c18 <__math_oflowf>
 8018444:	4ba5      	ldr	r3, [pc, #660]	@ (80186dc <__ieee754_powf+0x3cc>)
 8018446:	4598      	cmp	r8, r3
 8018448:	d908      	bls.n	801845c <__ieee754_powf+0x14c>
 801844a:	2c00      	cmp	r4, #0
 801844c:	dcf3      	bgt.n	8018436 <__ieee754_powf+0x126>
 801844e:	2000      	movs	r0, #0
 8018450:	ecbd 8b02 	vpop	{d8}
 8018454:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018458:	f000 bbd8 	b.w	8018c0c <__math_uflowf>
 801845c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8018460:	ee30 0a67 	vsub.f32	s0, s0, s15
 8018464:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 80186e0 <__ieee754_powf+0x3d0>
 8018468:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 801846c:	eee0 6a67 	vfms.f32	s13, s0, s15
 8018470:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8018474:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8018478:	ee20 7a00 	vmul.f32	s14, s0, s0
 801847c:	eddf 6a99 	vldr	s13, [pc, #612]	@ 80186e4 <__ieee754_powf+0x3d4>
 8018480:	ee27 7a27 	vmul.f32	s14, s14, s15
 8018484:	eddf 7a98 	vldr	s15, [pc, #608]	@ 80186e8 <__ieee754_powf+0x3d8>
 8018488:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 801848c:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80186ec <__ieee754_powf+0x3dc>
 8018490:	eee0 7a07 	vfma.f32	s15, s0, s14
 8018494:	eeb0 7a67 	vmov.f32	s14, s15
 8018498:	eea0 7a26 	vfma.f32	s14, s0, s13
 801849c:	ee17 3a10 	vmov	r3, s14
 80184a0:	f36f 030b 	bfc	r3, #0, #12
 80184a4:	ee07 3a10 	vmov	s14, r3
 80184a8:	eeb0 6a47 	vmov.f32	s12, s14
 80184ac:	eea0 6a66 	vfms.f32	s12, s0, s13
 80184b0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80184b4:	3d01      	subs	r5, #1
 80184b6:	4305      	orrs	r5, r0
 80184b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80184bc:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 80184c0:	f36f 040b 	bfc	r4, #0, #12
 80184c4:	bf18      	it	ne
 80184c6:	eeb0 8a66 	vmovne.f32	s16, s13
 80184ca:	ee06 4a90 	vmov	s13, r4
 80184ce:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80184d2:	ee38 6ae6 	vsub.f32	s12, s17, s13
 80184d6:	ee67 7a26 	vmul.f32	s15, s14, s13
 80184da:	eee6 0a07 	vfma.f32	s1, s12, s14
 80184de:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80184e2:	ee17 1a10 	vmov	r1, s14
 80184e6:	2900      	cmp	r1, #0
 80184e8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80184ec:	f340 80dd 	ble.w	80186aa <__ieee754_powf+0x39a>
 80184f0:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 80184f4:	f240 80ca 	bls.w	801868c <__ieee754_powf+0x37c>
 80184f8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80184fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018500:	bf4c      	ite	mi
 8018502:	2001      	movmi	r0, #1
 8018504:	2000      	movpl	r0, #0
 8018506:	e797      	b.n	8018438 <__ieee754_powf+0x128>
 8018508:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 801850c:	bf01      	itttt	eq
 801850e:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 80186f0 <__ieee754_powf+0x3e0>
 8018512:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8018516:	f06f 0317 	mvneq.w	r3, #23
 801851a:	ee17 7a90 	vmoveq	r7, s15
 801851e:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8018522:	bf18      	it	ne
 8018524:	2300      	movne	r3, #0
 8018526:	3a7f      	subs	r2, #127	@ 0x7f
 8018528:	441a      	add	r2, r3
 801852a:	4b72      	ldr	r3, [pc, #456]	@ (80186f4 <__ieee754_powf+0x3e4>)
 801852c:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8018530:	429f      	cmp	r7, r3
 8018532:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8018536:	dd06      	ble.n	8018546 <__ieee754_powf+0x236>
 8018538:	4b6f      	ldr	r3, [pc, #444]	@ (80186f8 <__ieee754_powf+0x3e8>)
 801853a:	429f      	cmp	r7, r3
 801853c:	f340 80a4 	ble.w	8018688 <__ieee754_powf+0x378>
 8018540:	3201      	adds	r2, #1
 8018542:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8018546:	2600      	movs	r6, #0
 8018548:	4b6c      	ldr	r3, [pc, #432]	@ (80186fc <__ieee754_powf+0x3ec>)
 801854a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 801854e:	ee07 1a10 	vmov	s14, r1
 8018552:	edd3 5a00 	vldr	s11, [r3]
 8018556:	4b6a      	ldr	r3, [pc, #424]	@ (8018700 <__ieee754_powf+0x3f0>)
 8018558:	ee75 7a87 	vadd.f32	s15, s11, s14
 801855c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8018560:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8018564:	1049      	asrs	r1, r1, #1
 8018566:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 801856a:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 801856e:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8018572:	ee37 6a65 	vsub.f32	s12, s14, s11
 8018576:	ee07 1a90 	vmov	s15, r1
 801857a:	ee26 5a24 	vmul.f32	s10, s12, s9
 801857e:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8018582:	ee15 7a10 	vmov	r7, s10
 8018586:	401f      	ands	r7, r3
 8018588:	ee06 7a90 	vmov	s13, r7
 801858c:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8018590:	ee37 7a65 	vsub.f32	s14, s14, s11
 8018594:	ee65 7a05 	vmul.f32	s15, s10, s10
 8018598:	eea6 6ac7 	vfms.f32	s12, s13, s14
 801859c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8018704 <__ieee754_powf+0x3f4>
 80185a0:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8018708 <__ieee754_powf+0x3f8>
 80185a4:	eee7 5a87 	vfma.f32	s11, s15, s14
 80185a8:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 801870c <__ieee754_powf+0x3fc>
 80185ac:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80185b0:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 80186e0 <__ieee754_powf+0x3d0>
 80185b4:	eee7 5a27 	vfma.f32	s11, s14, s15
 80185b8:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8018710 <__ieee754_powf+0x400>
 80185bc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80185c0:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8018714 <__ieee754_powf+0x404>
 80185c4:	ee26 6a24 	vmul.f32	s12, s12, s9
 80185c8:	eee7 5a27 	vfma.f32	s11, s14, s15
 80185cc:	ee35 7a26 	vadd.f32	s14, s10, s13
 80185d0:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80185d4:	ee27 7a06 	vmul.f32	s14, s14, s12
 80185d8:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80185dc:	eea4 7aa5 	vfma.f32	s14, s9, s11
 80185e0:	eef0 5a67 	vmov.f32	s11, s15
 80185e4:	eee6 5aa6 	vfma.f32	s11, s13, s13
 80185e8:	ee75 5a87 	vadd.f32	s11, s11, s14
 80185ec:	ee15 1a90 	vmov	r1, s11
 80185f0:	4019      	ands	r1, r3
 80185f2:	ee05 1a90 	vmov	s11, r1
 80185f6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80185fa:	eee6 7ae6 	vfms.f32	s15, s13, s13
 80185fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8018602:	ee67 7a85 	vmul.f32	s15, s15, s10
 8018606:	eee6 7a25 	vfma.f32	s15, s12, s11
 801860a:	eeb0 6a67 	vmov.f32	s12, s15
 801860e:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8018612:	ee16 1a10 	vmov	r1, s12
 8018616:	4019      	ands	r1, r3
 8018618:	ee06 1a10 	vmov	s12, r1
 801861c:	eeb0 7a46 	vmov.f32	s14, s12
 8018620:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8018624:	493c      	ldr	r1, [pc, #240]	@ (8018718 <__ieee754_powf+0x408>)
 8018626:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 801862a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801862e:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 801871c <__ieee754_powf+0x40c>
 8018632:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8018720 <__ieee754_powf+0x410>
 8018636:	ee67 7a87 	vmul.f32	s15, s15, s14
 801863a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8018724 <__ieee754_powf+0x414>
 801863e:	eee6 7a07 	vfma.f32	s15, s12, s14
 8018642:	ed91 7a00 	vldr	s14, [r1]
 8018646:	ee77 7a87 	vadd.f32	s15, s15, s14
 801864a:	ee07 2a10 	vmov	s14, r2
 801864e:	4a36      	ldr	r2, [pc, #216]	@ (8018728 <__ieee754_powf+0x418>)
 8018650:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8018654:	eeb0 7a67 	vmov.f32	s14, s15
 8018658:	eea6 7a25 	vfma.f32	s14, s12, s11
 801865c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8018660:	ed92 5a00 	vldr	s10, [r2]
 8018664:	ee37 7a05 	vadd.f32	s14, s14, s10
 8018668:	ee37 7a26 	vadd.f32	s14, s14, s13
 801866c:	ee17 2a10 	vmov	r2, s14
 8018670:	401a      	ands	r2, r3
 8018672:	ee07 2a10 	vmov	s14, r2
 8018676:	ee77 6a66 	vsub.f32	s13, s14, s13
 801867a:	ee76 6ac5 	vsub.f32	s13, s13, s10
 801867e:	eee6 6a65 	vfms.f32	s13, s12, s11
 8018682:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8018686:	e715      	b.n	80184b4 <__ieee754_powf+0x1a4>
 8018688:	2601      	movs	r6, #1
 801868a:	e75d      	b.n	8018548 <__ieee754_powf+0x238>
 801868c:	d152      	bne.n	8018734 <__ieee754_powf+0x424>
 801868e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 801872c <__ieee754_powf+0x41c>
 8018692:	ee37 7a67 	vsub.f32	s14, s14, s15
 8018696:	ee70 6aa6 	vadd.f32	s13, s1, s13
 801869a:	eef4 6ac7 	vcmpe.f32	s13, s14
 801869e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80186a2:	f73f af29 	bgt.w	80184f8 <__ieee754_powf+0x1e8>
 80186a6:	2386      	movs	r3, #134	@ 0x86
 80186a8:	e048      	b.n	801873c <__ieee754_powf+0x42c>
 80186aa:	4a21      	ldr	r2, [pc, #132]	@ (8018730 <__ieee754_powf+0x420>)
 80186ac:	4293      	cmp	r3, r2
 80186ae:	d907      	bls.n	80186c0 <__ieee754_powf+0x3b0>
 80186b0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80186b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80186b8:	bf4c      	ite	mi
 80186ba:	2001      	movmi	r0, #1
 80186bc:	2000      	movpl	r0, #0
 80186be:	e6c7      	b.n	8018450 <__ieee754_powf+0x140>
 80186c0:	d138      	bne.n	8018734 <__ieee754_powf+0x424>
 80186c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80186c6:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80186ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80186ce:	dbea      	blt.n	80186a6 <__ieee754_powf+0x396>
 80186d0:	e7ee      	b.n	80186b0 <__ieee754_powf+0x3a0>
 80186d2:	bf00      	nop
 80186d4:	00000000 	.word	0x00000000
 80186d8:	3f7ffff3 	.word	0x3f7ffff3
 80186dc:	3f800007 	.word	0x3f800007
 80186e0:	3eaaaaab 	.word	0x3eaaaaab
 80186e4:	3fb8aa00 	.word	0x3fb8aa00
 80186e8:	3fb8aa3b 	.word	0x3fb8aa3b
 80186ec:	36eca570 	.word	0x36eca570
 80186f0:	4b800000 	.word	0x4b800000
 80186f4:	001cc471 	.word	0x001cc471
 80186f8:	005db3d6 	.word	0x005db3d6
 80186fc:	08020550 	.word	0x08020550
 8018700:	fffff000 	.word	0xfffff000
 8018704:	3e6c3255 	.word	0x3e6c3255
 8018708:	3e53f142 	.word	0x3e53f142
 801870c:	3e8ba305 	.word	0x3e8ba305
 8018710:	3edb6db7 	.word	0x3edb6db7
 8018714:	3f19999a 	.word	0x3f19999a
 8018718:	08020540 	.word	0x08020540
 801871c:	3f76384f 	.word	0x3f76384f
 8018720:	3f763800 	.word	0x3f763800
 8018724:	369dc3a0 	.word	0x369dc3a0
 8018728:	08020548 	.word	0x08020548
 801872c:	3338aa3c 	.word	0x3338aa3c
 8018730:	43160000 	.word	0x43160000
 8018734:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8018738:	d96f      	bls.n	801881a <__ieee754_powf+0x50a>
 801873a:	15db      	asrs	r3, r3, #23
 801873c:	3b7e      	subs	r3, #126	@ 0x7e
 801873e:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8018742:	4118      	asrs	r0, r3
 8018744:	4408      	add	r0, r1
 8018746:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 801874a:	4a4e      	ldr	r2, [pc, #312]	@ (8018884 <__ieee754_powf+0x574>)
 801874c:	3b7f      	subs	r3, #127	@ 0x7f
 801874e:	411a      	asrs	r2, r3
 8018750:	4002      	ands	r2, r0
 8018752:	ee07 2a10 	vmov	s14, r2
 8018756:	f3c0 0016 	ubfx	r0, r0, #0, #23
 801875a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 801875e:	f1c3 0317 	rsb	r3, r3, #23
 8018762:	4118      	asrs	r0, r3
 8018764:	2900      	cmp	r1, #0
 8018766:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801876a:	bfb8      	it	lt
 801876c:	4240      	neglt	r0, r0
 801876e:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8018772:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8018888 <__ieee754_powf+0x578>
 8018776:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 801888c <__ieee754_powf+0x57c>
 801877a:	ee16 3a90 	vmov	r3, s13
 801877e:	f36f 030b 	bfc	r3, #0, #12
 8018782:	ee06 3a90 	vmov	s13, r3
 8018786:	ee76 7ae7 	vsub.f32	s15, s13, s15
 801878a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801878e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8018792:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8018890 <__ieee754_powf+0x580>
 8018796:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801879a:	eee0 7a87 	vfma.f32	s15, s1, s14
 801879e:	eeb0 7a67 	vmov.f32	s14, s15
 80187a2:	eea6 7a86 	vfma.f32	s14, s13, s12
 80187a6:	eef0 5a47 	vmov.f32	s11, s14
 80187aa:	eee6 5ac6 	vfms.f32	s11, s13, s12
 80187ae:	ee67 6a07 	vmul.f32	s13, s14, s14
 80187b2:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80187b6:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8018894 <__ieee754_powf+0x584>
 80187ba:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8018898 <__ieee754_powf+0x588>
 80187be:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80187c2:	eddf 5a36 	vldr	s11, [pc, #216]	@ 801889c <__ieee754_powf+0x58c>
 80187c6:	eee6 5a26 	vfma.f32	s11, s12, s13
 80187ca:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 80188a0 <__ieee754_powf+0x590>
 80187ce:	eea5 6aa6 	vfma.f32	s12, s11, s13
 80187d2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80188a4 <__ieee754_powf+0x594>
 80187d6:	eee6 5a26 	vfma.f32	s11, s12, s13
 80187da:	eeb0 6a47 	vmov.f32	s12, s14
 80187de:	eea5 6ae6 	vfms.f32	s12, s11, s13
 80187e2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80187e6:	ee67 5a06 	vmul.f32	s11, s14, s12
 80187ea:	ee36 6a66 	vsub.f32	s12, s12, s13
 80187ee:	eee7 7a27 	vfma.f32	s15, s14, s15
 80187f2:	eec5 6a86 	vdiv.f32	s13, s11, s12
 80187f6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80187fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80187fe:	ee30 0a67 	vsub.f32	s0, s0, s15
 8018802:	ee10 3a10 	vmov	r3, s0
 8018806:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 801880a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801880e:	da06      	bge.n	801881e <__ieee754_powf+0x50e>
 8018810:	f000 f97c 	bl	8018b0c <scalbnf>
 8018814:	ee20 0a08 	vmul.f32	s0, s0, s16
 8018818:	e592      	b.n	8018340 <__ieee754_powf+0x30>
 801881a:	2000      	movs	r0, #0
 801881c:	e7a7      	b.n	801876e <__ieee754_powf+0x45e>
 801881e:	ee00 3a10 	vmov	s0, r3
 8018822:	e7f7      	b.n	8018814 <__ieee754_powf+0x504>
 8018824:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8018828:	e58a      	b.n	8018340 <__ieee754_powf+0x30>
 801882a:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 80188a8 <__ieee754_powf+0x598>
 801882e:	e587      	b.n	8018340 <__ieee754_powf+0x30>
 8018830:	eeb0 0a48 	vmov.f32	s0, s16
 8018834:	e584      	b.n	8018340 <__ieee754_powf+0x30>
 8018836:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 801883a:	f43f adbb 	beq.w	80183b4 <__ieee754_powf+0xa4>
 801883e:	2502      	movs	r5, #2
 8018840:	eeb0 0a48 	vmov.f32	s0, s16
 8018844:	f7ff f9dc 	bl	8017c00 <fabsf>
 8018848:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 801884c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8018850:	4647      	mov	r7, r8
 8018852:	d003      	beq.n	801885c <__ieee754_powf+0x54c>
 8018854:	f1b8 0f00 	cmp.w	r8, #0
 8018858:	f47f addb 	bne.w	8018412 <__ieee754_powf+0x102>
 801885c:	2c00      	cmp	r4, #0
 801885e:	bfbc      	itt	lt
 8018860:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8018864:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8018868:	2e00      	cmp	r6, #0
 801886a:	f6bf ad69 	bge.w	8018340 <__ieee754_powf+0x30>
 801886e:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8018872:	ea58 0805 	orrs.w	r8, r8, r5
 8018876:	f47f adc7 	bne.w	8018408 <__ieee754_powf+0xf8>
 801887a:	ee70 7a40 	vsub.f32	s15, s0, s0
 801887e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8018882:	e55d      	b.n	8018340 <__ieee754_powf+0x30>
 8018884:	ff800000 	.word	0xff800000
 8018888:	3f317218 	.word	0x3f317218
 801888c:	3f317200 	.word	0x3f317200
 8018890:	35bfbe8c 	.word	0x35bfbe8c
 8018894:	b5ddea0e 	.word	0xb5ddea0e
 8018898:	3331bb4c 	.word	0x3331bb4c
 801889c:	388ab355 	.word	0x388ab355
 80188a0:	bb360b61 	.word	0xbb360b61
 80188a4:	3e2aaaab 	.word	0x3e2aaaab
 80188a8:	00000000 	.word	0x00000000

080188ac <__ieee754_rem_pio2f>:
 80188ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80188ae:	ee10 6a10 	vmov	r6, s0
 80188b2:	4b88      	ldr	r3, [pc, #544]	@ (8018ad4 <__ieee754_rem_pio2f+0x228>)
 80188b4:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80188b8:	429d      	cmp	r5, r3
 80188ba:	b087      	sub	sp, #28
 80188bc:	4604      	mov	r4, r0
 80188be:	d805      	bhi.n	80188cc <__ieee754_rem_pio2f+0x20>
 80188c0:	2300      	movs	r3, #0
 80188c2:	ed80 0a00 	vstr	s0, [r0]
 80188c6:	6043      	str	r3, [r0, #4]
 80188c8:	2000      	movs	r0, #0
 80188ca:	e022      	b.n	8018912 <__ieee754_rem_pio2f+0x66>
 80188cc:	4b82      	ldr	r3, [pc, #520]	@ (8018ad8 <__ieee754_rem_pio2f+0x22c>)
 80188ce:	429d      	cmp	r5, r3
 80188d0:	d83a      	bhi.n	8018948 <__ieee754_rem_pio2f+0x9c>
 80188d2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80188d6:	2e00      	cmp	r6, #0
 80188d8:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8018adc <__ieee754_rem_pio2f+0x230>
 80188dc:	4a80      	ldr	r2, [pc, #512]	@ (8018ae0 <__ieee754_rem_pio2f+0x234>)
 80188de:	f023 030f 	bic.w	r3, r3, #15
 80188e2:	dd18      	ble.n	8018916 <__ieee754_rem_pio2f+0x6a>
 80188e4:	4293      	cmp	r3, r2
 80188e6:	ee70 7a47 	vsub.f32	s15, s0, s14
 80188ea:	bf09      	itett	eq
 80188ec:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8018ae4 <__ieee754_rem_pio2f+0x238>
 80188f0:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8018ae8 <__ieee754_rem_pio2f+0x23c>
 80188f4:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8018aec <__ieee754_rem_pio2f+0x240>
 80188f8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80188fc:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8018900:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018904:	ed80 7a00 	vstr	s14, [r0]
 8018908:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801890c:	edc0 7a01 	vstr	s15, [r0, #4]
 8018910:	2001      	movs	r0, #1
 8018912:	b007      	add	sp, #28
 8018914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018916:	4293      	cmp	r3, r2
 8018918:	ee70 7a07 	vadd.f32	s15, s0, s14
 801891c:	bf09      	itett	eq
 801891e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8018ae4 <__ieee754_rem_pio2f+0x238>
 8018922:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8018ae8 <__ieee754_rem_pio2f+0x23c>
 8018926:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8018aec <__ieee754_rem_pio2f+0x240>
 801892a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 801892e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8018932:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018936:	ed80 7a00 	vstr	s14, [r0]
 801893a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801893e:	edc0 7a01 	vstr	s15, [r0, #4]
 8018942:	f04f 30ff 	mov.w	r0, #4294967295
 8018946:	e7e4      	b.n	8018912 <__ieee754_rem_pio2f+0x66>
 8018948:	4b69      	ldr	r3, [pc, #420]	@ (8018af0 <__ieee754_rem_pio2f+0x244>)
 801894a:	429d      	cmp	r5, r3
 801894c:	d873      	bhi.n	8018a36 <__ieee754_rem_pio2f+0x18a>
 801894e:	f7ff f957 	bl	8017c00 <fabsf>
 8018952:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8018af4 <__ieee754_rem_pio2f+0x248>
 8018956:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801895a:	eee0 7a07 	vfma.f32	s15, s0, s14
 801895e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018962:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8018966:	ee17 0a90 	vmov	r0, s15
 801896a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8018adc <__ieee754_rem_pio2f+0x230>
 801896e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8018972:	281f      	cmp	r0, #31
 8018974:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8018ae8 <__ieee754_rem_pio2f+0x23c>
 8018978:	ee67 7a27 	vmul.f32	s15, s14, s15
 801897c:	eeb1 6a47 	vneg.f32	s12, s14
 8018980:	ee70 6a67 	vsub.f32	s13, s0, s15
 8018984:	ee16 1a90 	vmov	r1, s13
 8018988:	dc09      	bgt.n	801899e <__ieee754_rem_pio2f+0xf2>
 801898a:	4a5b      	ldr	r2, [pc, #364]	@ (8018af8 <__ieee754_rem_pio2f+0x24c>)
 801898c:	1e47      	subs	r7, r0, #1
 801898e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8018992:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8018996:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801899a:	4293      	cmp	r3, r2
 801899c:	d107      	bne.n	80189ae <__ieee754_rem_pio2f+0x102>
 801899e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80189a2:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80189a6:	2a08      	cmp	r2, #8
 80189a8:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80189ac:	dc14      	bgt.n	80189d8 <__ieee754_rem_pio2f+0x12c>
 80189ae:	6021      	str	r1, [r4, #0]
 80189b0:	ed94 7a00 	vldr	s14, [r4]
 80189b4:	ee30 0a47 	vsub.f32	s0, s0, s14
 80189b8:	2e00      	cmp	r6, #0
 80189ba:	ee30 0a67 	vsub.f32	s0, s0, s15
 80189be:	ed84 0a01 	vstr	s0, [r4, #4]
 80189c2:	daa6      	bge.n	8018912 <__ieee754_rem_pio2f+0x66>
 80189c4:	eeb1 7a47 	vneg.f32	s14, s14
 80189c8:	eeb1 0a40 	vneg.f32	s0, s0
 80189cc:	ed84 7a00 	vstr	s14, [r4]
 80189d0:	ed84 0a01 	vstr	s0, [r4, #4]
 80189d4:	4240      	negs	r0, r0
 80189d6:	e79c      	b.n	8018912 <__ieee754_rem_pio2f+0x66>
 80189d8:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8018ae4 <__ieee754_rem_pio2f+0x238>
 80189dc:	eef0 6a40 	vmov.f32	s13, s0
 80189e0:	eee6 6a25 	vfma.f32	s13, s12, s11
 80189e4:	ee70 7a66 	vsub.f32	s15, s0, s13
 80189e8:	eee6 7a25 	vfma.f32	s15, s12, s11
 80189ec:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8018aec <__ieee754_rem_pio2f+0x240>
 80189f0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80189f4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80189f8:	ee15 2a90 	vmov	r2, s11
 80189fc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8018a00:	1a5b      	subs	r3, r3, r1
 8018a02:	2b19      	cmp	r3, #25
 8018a04:	dc04      	bgt.n	8018a10 <__ieee754_rem_pio2f+0x164>
 8018a06:	edc4 5a00 	vstr	s11, [r4]
 8018a0a:	eeb0 0a66 	vmov.f32	s0, s13
 8018a0e:	e7cf      	b.n	80189b0 <__ieee754_rem_pio2f+0x104>
 8018a10:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8018afc <__ieee754_rem_pio2f+0x250>
 8018a14:	eeb0 0a66 	vmov.f32	s0, s13
 8018a18:	eea6 0a25 	vfma.f32	s0, s12, s11
 8018a1c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8018a20:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8018b00 <__ieee754_rem_pio2f+0x254>
 8018a24:	eee6 7a25 	vfma.f32	s15, s12, s11
 8018a28:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8018a2c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8018a30:	ed84 7a00 	vstr	s14, [r4]
 8018a34:	e7bc      	b.n	80189b0 <__ieee754_rem_pio2f+0x104>
 8018a36:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8018a3a:	d306      	bcc.n	8018a4a <__ieee754_rem_pio2f+0x19e>
 8018a3c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8018a40:	edc0 7a01 	vstr	s15, [r0, #4]
 8018a44:	edc0 7a00 	vstr	s15, [r0]
 8018a48:	e73e      	b.n	80188c8 <__ieee754_rem_pio2f+0x1c>
 8018a4a:	15ea      	asrs	r2, r5, #23
 8018a4c:	3a86      	subs	r2, #134	@ 0x86
 8018a4e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8018a52:	ee07 3a90 	vmov	s15, r3
 8018a56:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8018a5a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8018b04 <__ieee754_rem_pio2f+0x258>
 8018a5e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8018a62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018a66:	ed8d 7a03 	vstr	s14, [sp, #12]
 8018a6a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8018a6e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8018a72:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8018a76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018a7a:	ed8d 7a04 	vstr	s14, [sp, #16]
 8018a7e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8018a82:	eef5 7a40 	vcmp.f32	s15, #0.0
 8018a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018a8a:	edcd 7a05 	vstr	s15, [sp, #20]
 8018a8e:	d11e      	bne.n	8018ace <__ieee754_rem_pio2f+0x222>
 8018a90:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8018a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018a98:	bf0c      	ite	eq
 8018a9a:	2301      	moveq	r3, #1
 8018a9c:	2302      	movne	r3, #2
 8018a9e:	491a      	ldr	r1, [pc, #104]	@ (8018b08 <__ieee754_rem_pio2f+0x25c>)
 8018aa0:	9101      	str	r1, [sp, #4]
 8018aa2:	2102      	movs	r1, #2
 8018aa4:	9100      	str	r1, [sp, #0]
 8018aa6:	a803      	add	r0, sp, #12
 8018aa8:	4621      	mov	r1, r4
 8018aaa:	f000 f8bb 	bl	8018c24 <__kernel_rem_pio2f>
 8018aae:	2e00      	cmp	r6, #0
 8018ab0:	f6bf af2f 	bge.w	8018912 <__ieee754_rem_pio2f+0x66>
 8018ab4:	edd4 7a00 	vldr	s15, [r4]
 8018ab8:	eef1 7a67 	vneg.f32	s15, s15
 8018abc:	edc4 7a00 	vstr	s15, [r4]
 8018ac0:	edd4 7a01 	vldr	s15, [r4, #4]
 8018ac4:	eef1 7a67 	vneg.f32	s15, s15
 8018ac8:	edc4 7a01 	vstr	s15, [r4, #4]
 8018acc:	e782      	b.n	80189d4 <__ieee754_rem_pio2f+0x128>
 8018ace:	2303      	movs	r3, #3
 8018ad0:	e7e5      	b.n	8018a9e <__ieee754_rem_pio2f+0x1f2>
 8018ad2:	bf00      	nop
 8018ad4:	3f490fd8 	.word	0x3f490fd8
 8018ad8:	4016cbe3 	.word	0x4016cbe3
 8018adc:	3fc90f80 	.word	0x3fc90f80
 8018ae0:	3fc90fd0 	.word	0x3fc90fd0
 8018ae4:	37354400 	.word	0x37354400
 8018ae8:	37354443 	.word	0x37354443
 8018aec:	2e85a308 	.word	0x2e85a308
 8018af0:	43490f80 	.word	0x43490f80
 8018af4:	3f22f984 	.word	0x3f22f984
 8018af8:	08020558 	.word	0x08020558
 8018afc:	2e85a300 	.word	0x2e85a300
 8018b00:	248d3132 	.word	0x248d3132
 8018b04:	43800000 	.word	0x43800000
 8018b08:	080205d8 	.word	0x080205d8

08018b0c <scalbnf>:
 8018b0c:	ee10 3a10 	vmov	r3, s0
 8018b10:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8018b14:	d02b      	beq.n	8018b6e <scalbnf+0x62>
 8018b16:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8018b1a:	d302      	bcc.n	8018b22 <scalbnf+0x16>
 8018b1c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8018b20:	4770      	bx	lr
 8018b22:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8018b26:	d123      	bne.n	8018b70 <scalbnf+0x64>
 8018b28:	4b24      	ldr	r3, [pc, #144]	@ (8018bbc <scalbnf+0xb0>)
 8018b2a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8018bc0 <scalbnf+0xb4>
 8018b2e:	4298      	cmp	r0, r3
 8018b30:	ee20 0a27 	vmul.f32	s0, s0, s15
 8018b34:	db17      	blt.n	8018b66 <scalbnf+0x5a>
 8018b36:	ee10 3a10 	vmov	r3, s0
 8018b3a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8018b3e:	3a19      	subs	r2, #25
 8018b40:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8018b44:	4288      	cmp	r0, r1
 8018b46:	dd15      	ble.n	8018b74 <scalbnf+0x68>
 8018b48:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8018bc4 <scalbnf+0xb8>
 8018b4c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8018bc8 <scalbnf+0xbc>
 8018b50:	ee10 3a10 	vmov	r3, s0
 8018b54:	eeb0 7a67 	vmov.f32	s14, s15
 8018b58:	2b00      	cmp	r3, #0
 8018b5a:	bfb8      	it	lt
 8018b5c:	eef0 7a66 	vmovlt.f32	s15, s13
 8018b60:	ee27 0a87 	vmul.f32	s0, s15, s14
 8018b64:	4770      	bx	lr
 8018b66:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8018bcc <scalbnf+0xc0>
 8018b6a:	ee27 0a80 	vmul.f32	s0, s15, s0
 8018b6e:	4770      	bx	lr
 8018b70:	0dd2      	lsrs	r2, r2, #23
 8018b72:	e7e5      	b.n	8018b40 <scalbnf+0x34>
 8018b74:	4410      	add	r0, r2
 8018b76:	28fe      	cmp	r0, #254	@ 0xfe
 8018b78:	dce6      	bgt.n	8018b48 <scalbnf+0x3c>
 8018b7a:	2800      	cmp	r0, #0
 8018b7c:	dd06      	ble.n	8018b8c <scalbnf+0x80>
 8018b7e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8018b82:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8018b86:	ee00 3a10 	vmov	s0, r3
 8018b8a:	4770      	bx	lr
 8018b8c:	f110 0f16 	cmn.w	r0, #22
 8018b90:	da09      	bge.n	8018ba6 <scalbnf+0x9a>
 8018b92:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8018bcc <scalbnf+0xc0>
 8018b96:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8018bd0 <scalbnf+0xc4>
 8018b9a:	ee10 3a10 	vmov	r3, s0
 8018b9e:	eeb0 7a67 	vmov.f32	s14, s15
 8018ba2:	2b00      	cmp	r3, #0
 8018ba4:	e7d9      	b.n	8018b5a <scalbnf+0x4e>
 8018ba6:	3019      	adds	r0, #25
 8018ba8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8018bac:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8018bb0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8018bd4 <scalbnf+0xc8>
 8018bb4:	ee07 3a90 	vmov	s15, r3
 8018bb8:	e7d7      	b.n	8018b6a <scalbnf+0x5e>
 8018bba:	bf00      	nop
 8018bbc:	ffff3cb0 	.word	0xffff3cb0
 8018bc0:	4c000000 	.word	0x4c000000
 8018bc4:	7149f2ca 	.word	0x7149f2ca
 8018bc8:	f149f2ca 	.word	0xf149f2ca
 8018bcc:	0da24260 	.word	0x0da24260
 8018bd0:	8da24260 	.word	0x8da24260
 8018bd4:	33000000 	.word	0x33000000

08018bd8 <with_errnof>:
 8018bd8:	b510      	push	{r4, lr}
 8018bda:	ed2d 8b02 	vpush	{d8}
 8018bde:	eeb0 8a40 	vmov.f32	s16, s0
 8018be2:	4604      	mov	r4, r0
 8018be4:	f001 fda6 	bl	801a734 <__errno>
 8018be8:	eeb0 0a48 	vmov.f32	s0, s16
 8018bec:	ecbd 8b02 	vpop	{d8}
 8018bf0:	6004      	str	r4, [r0, #0]
 8018bf2:	bd10      	pop	{r4, pc}

08018bf4 <xflowf>:
 8018bf4:	b130      	cbz	r0, 8018c04 <xflowf+0x10>
 8018bf6:	eef1 7a40 	vneg.f32	s15, s0
 8018bfa:	ee27 0a80 	vmul.f32	s0, s15, s0
 8018bfe:	2022      	movs	r0, #34	@ 0x22
 8018c00:	f7ff bfea 	b.w	8018bd8 <with_errnof>
 8018c04:	eef0 7a40 	vmov.f32	s15, s0
 8018c08:	e7f7      	b.n	8018bfa <xflowf+0x6>
	...

08018c0c <__math_uflowf>:
 8018c0c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8018c14 <__math_uflowf+0x8>
 8018c10:	f7ff bff0 	b.w	8018bf4 <xflowf>
 8018c14:	10000000 	.word	0x10000000

08018c18 <__math_oflowf>:
 8018c18:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8018c20 <__math_oflowf+0x8>
 8018c1c:	f7ff bfea 	b.w	8018bf4 <xflowf>
 8018c20:	70000000 	.word	0x70000000

08018c24 <__kernel_rem_pio2f>:
 8018c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018c28:	ed2d 8b04 	vpush	{d8-d9}
 8018c2c:	b0d9      	sub	sp, #356	@ 0x164
 8018c2e:	4690      	mov	r8, r2
 8018c30:	9001      	str	r0, [sp, #4]
 8018c32:	4ab6      	ldr	r2, [pc, #728]	@ (8018f0c <__kernel_rem_pio2f+0x2e8>)
 8018c34:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8018c36:	f118 0f04 	cmn.w	r8, #4
 8018c3a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8018c3e:	460f      	mov	r7, r1
 8018c40:	f103 3bff 	add.w	fp, r3, #4294967295
 8018c44:	db26      	blt.n	8018c94 <__kernel_rem_pio2f+0x70>
 8018c46:	f1b8 0203 	subs.w	r2, r8, #3
 8018c4a:	bf48      	it	mi
 8018c4c:	f108 0204 	addmi.w	r2, r8, #4
 8018c50:	10d2      	asrs	r2, r2, #3
 8018c52:	1c55      	adds	r5, r2, #1
 8018c54:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8018c56:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8018f1c <__kernel_rem_pio2f+0x2f8>
 8018c5a:	00e8      	lsls	r0, r5, #3
 8018c5c:	eba2 060b 	sub.w	r6, r2, fp
 8018c60:	9002      	str	r0, [sp, #8]
 8018c62:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8018c66:	eb0a 0c0b 	add.w	ip, sl, fp
 8018c6a:	ac1c      	add	r4, sp, #112	@ 0x70
 8018c6c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8018c70:	2000      	movs	r0, #0
 8018c72:	4560      	cmp	r0, ip
 8018c74:	dd10      	ble.n	8018c98 <__kernel_rem_pio2f+0x74>
 8018c76:	a91c      	add	r1, sp, #112	@ 0x70
 8018c78:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8018c7c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8018c80:	2600      	movs	r6, #0
 8018c82:	4556      	cmp	r6, sl
 8018c84:	dc24      	bgt.n	8018cd0 <__kernel_rem_pio2f+0xac>
 8018c86:	f8dd e004 	ldr.w	lr, [sp, #4]
 8018c8a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8018f1c <__kernel_rem_pio2f+0x2f8>
 8018c8e:	4684      	mov	ip, r0
 8018c90:	2400      	movs	r4, #0
 8018c92:	e016      	b.n	8018cc2 <__kernel_rem_pio2f+0x9e>
 8018c94:	2200      	movs	r2, #0
 8018c96:	e7dc      	b.n	8018c52 <__kernel_rem_pio2f+0x2e>
 8018c98:	42c6      	cmn	r6, r0
 8018c9a:	bf5d      	ittte	pl
 8018c9c:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8018ca0:	ee07 1a90 	vmovpl	s15, r1
 8018ca4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8018ca8:	eef0 7a47 	vmovmi.f32	s15, s14
 8018cac:	ece4 7a01 	vstmia	r4!, {s15}
 8018cb0:	3001      	adds	r0, #1
 8018cb2:	e7de      	b.n	8018c72 <__kernel_rem_pio2f+0x4e>
 8018cb4:	ecfe 6a01 	vldmia	lr!, {s13}
 8018cb8:	ed3c 7a01 	vldmdb	ip!, {s14}
 8018cbc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8018cc0:	3401      	adds	r4, #1
 8018cc2:	455c      	cmp	r4, fp
 8018cc4:	ddf6      	ble.n	8018cb4 <__kernel_rem_pio2f+0x90>
 8018cc6:	ece9 7a01 	vstmia	r9!, {s15}
 8018cca:	3601      	adds	r6, #1
 8018ccc:	3004      	adds	r0, #4
 8018cce:	e7d8      	b.n	8018c82 <__kernel_rem_pio2f+0x5e>
 8018cd0:	a908      	add	r1, sp, #32
 8018cd2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018cd6:	9104      	str	r1, [sp, #16]
 8018cd8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8018cda:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8018f18 <__kernel_rem_pio2f+0x2f4>
 8018cde:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8018f14 <__kernel_rem_pio2f+0x2f0>
 8018ce2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8018ce6:	9203      	str	r2, [sp, #12]
 8018ce8:	4654      	mov	r4, sl
 8018cea:	00a2      	lsls	r2, r4, #2
 8018cec:	9205      	str	r2, [sp, #20]
 8018cee:	aa58      	add	r2, sp, #352	@ 0x160
 8018cf0:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8018cf4:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8018cf8:	a944      	add	r1, sp, #272	@ 0x110
 8018cfa:	aa08      	add	r2, sp, #32
 8018cfc:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8018d00:	4694      	mov	ip, r2
 8018d02:	4626      	mov	r6, r4
 8018d04:	2e00      	cmp	r6, #0
 8018d06:	dc4c      	bgt.n	8018da2 <__kernel_rem_pio2f+0x17e>
 8018d08:	4628      	mov	r0, r5
 8018d0a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8018d0e:	f7ff fefd 	bl	8018b0c <scalbnf>
 8018d12:	eeb0 8a40 	vmov.f32	s16, s0
 8018d16:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8018d1a:	ee28 0a00 	vmul.f32	s0, s16, s0
 8018d1e:	f000 f9e9 	bl	80190f4 <floorf>
 8018d22:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8018d26:	eea0 8a67 	vfms.f32	s16, s0, s15
 8018d2a:	2d00      	cmp	r5, #0
 8018d2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018d30:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8018d34:	ee17 9a90 	vmov	r9, s15
 8018d38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018d3c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8018d40:	dd41      	ble.n	8018dc6 <__kernel_rem_pio2f+0x1a2>
 8018d42:	f104 3cff 	add.w	ip, r4, #4294967295
 8018d46:	a908      	add	r1, sp, #32
 8018d48:	f1c5 0e08 	rsb	lr, r5, #8
 8018d4c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8018d50:	fa46 f00e 	asr.w	r0, r6, lr
 8018d54:	4481      	add	r9, r0
 8018d56:	fa00 f00e 	lsl.w	r0, r0, lr
 8018d5a:	1a36      	subs	r6, r6, r0
 8018d5c:	f1c5 0007 	rsb	r0, r5, #7
 8018d60:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8018d64:	4106      	asrs	r6, r0
 8018d66:	2e00      	cmp	r6, #0
 8018d68:	dd3c      	ble.n	8018de4 <__kernel_rem_pio2f+0x1c0>
 8018d6a:	f04f 0e00 	mov.w	lr, #0
 8018d6e:	f109 0901 	add.w	r9, r9, #1
 8018d72:	4670      	mov	r0, lr
 8018d74:	4574      	cmp	r4, lr
 8018d76:	dc68      	bgt.n	8018e4a <__kernel_rem_pio2f+0x226>
 8018d78:	2d00      	cmp	r5, #0
 8018d7a:	dd03      	ble.n	8018d84 <__kernel_rem_pio2f+0x160>
 8018d7c:	2d01      	cmp	r5, #1
 8018d7e:	d074      	beq.n	8018e6a <__kernel_rem_pio2f+0x246>
 8018d80:	2d02      	cmp	r5, #2
 8018d82:	d07d      	beq.n	8018e80 <__kernel_rem_pio2f+0x25c>
 8018d84:	2e02      	cmp	r6, #2
 8018d86:	d12d      	bne.n	8018de4 <__kernel_rem_pio2f+0x1c0>
 8018d88:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8018d8c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8018d90:	b340      	cbz	r0, 8018de4 <__kernel_rem_pio2f+0x1c0>
 8018d92:	4628      	mov	r0, r5
 8018d94:	9306      	str	r3, [sp, #24]
 8018d96:	f7ff feb9 	bl	8018b0c <scalbnf>
 8018d9a:	9b06      	ldr	r3, [sp, #24]
 8018d9c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8018da0:	e020      	b.n	8018de4 <__kernel_rem_pio2f+0x1c0>
 8018da2:	ee60 7a28 	vmul.f32	s15, s0, s17
 8018da6:	3e01      	subs	r6, #1
 8018da8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018dac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018db0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8018db4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8018db8:	ecac 0a01 	vstmia	ip!, {s0}
 8018dbc:	ed30 0a01 	vldmdb	r0!, {s0}
 8018dc0:	ee37 0a80 	vadd.f32	s0, s15, s0
 8018dc4:	e79e      	b.n	8018d04 <__kernel_rem_pio2f+0xe0>
 8018dc6:	d105      	bne.n	8018dd4 <__kernel_rem_pio2f+0x1b0>
 8018dc8:	1e60      	subs	r0, r4, #1
 8018dca:	a908      	add	r1, sp, #32
 8018dcc:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8018dd0:	11f6      	asrs	r6, r6, #7
 8018dd2:	e7c8      	b.n	8018d66 <__kernel_rem_pio2f+0x142>
 8018dd4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8018dd8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8018ddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018de0:	da31      	bge.n	8018e46 <__kernel_rem_pio2f+0x222>
 8018de2:	2600      	movs	r6, #0
 8018de4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8018de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018dec:	f040 8098 	bne.w	8018f20 <__kernel_rem_pio2f+0x2fc>
 8018df0:	1e60      	subs	r0, r4, #1
 8018df2:	2200      	movs	r2, #0
 8018df4:	4550      	cmp	r0, sl
 8018df6:	da4b      	bge.n	8018e90 <__kernel_rem_pio2f+0x26c>
 8018df8:	2a00      	cmp	r2, #0
 8018dfa:	d065      	beq.n	8018ec8 <__kernel_rem_pio2f+0x2a4>
 8018dfc:	3c01      	subs	r4, #1
 8018dfe:	ab08      	add	r3, sp, #32
 8018e00:	3d08      	subs	r5, #8
 8018e02:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8018e06:	2b00      	cmp	r3, #0
 8018e08:	d0f8      	beq.n	8018dfc <__kernel_rem_pio2f+0x1d8>
 8018e0a:	4628      	mov	r0, r5
 8018e0c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8018e10:	f7ff fe7c 	bl	8018b0c <scalbnf>
 8018e14:	1c63      	adds	r3, r4, #1
 8018e16:	aa44      	add	r2, sp, #272	@ 0x110
 8018e18:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8018f18 <__kernel_rem_pio2f+0x2f4>
 8018e1c:	0099      	lsls	r1, r3, #2
 8018e1e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8018e22:	4623      	mov	r3, r4
 8018e24:	2b00      	cmp	r3, #0
 8018e26:	f280 80a9 	bge.w	8018f7c <__kernel_rem_pio2f+0x358>
 8018e2a:	4623      	mov	r3, r4
 8018e2c:	2b00      	cmp	r3, #0
 8018e2e:	f2c0 80c7 	blt.w	8018fc0 <__kernel_rem_pio2f+0x39c>
 8018e32:	aa44      	add	r2, sp, #272	@ 0x110
 8018e34:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8018e38:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8018f10 <__kernel_rem_pio2f+0x2ec>
 8018e3c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8018f1c <__kernel_rem_pio2f+0x2f8>
 8018e40:	2000      	movs	r0, #0
 8018e42:	1ae2      	subs	r2, r4, r3
 8018e44:	e0b1      	b.n	8018faa <__kernel_rem_pio2f+0x386>
 8018e46:	2602      	movs	r6, #2
 8018e48:	e78f      	b.n	8018d6a <__kernel_rem_pio2f+0x146>
 8018e4a:	f852 1b04 	ldr.w	r1, [r2], #4
 8018e4e:	b948      	cbnz	r0, 8018e64 <__kernel_rem_pio2f+0x240>
 8018e50:	b121      	cbz	r1, 8018e5c <__kernel_rem_pio2f+0x238>
 8018e52:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8018e56:	f842 1c04 	str.w	r1, [r2, #-4]
 8018e5a:	2101      	movs	r1, #1
 8018e5c:	f10e 0e01 	add.w	lr, lr, #1
 8018e60:	4608      	mov	r0, r1
 8018e62:	e787      	b.n	8018d74 <__kernel_rem_pio2f+0x150>
 8018e64:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8018e68:	e7f5      	b.n	8018e56 <__kernel_rem_pio2f+0x232>
 8018e6a:	f104 3cff 	add.w	ip, r4, #4294967295
 8018e6e:	aa08      	add	r2, sp, #32
 8018e70:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8018e74:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8018e78:	a908      	add	r1, sp, #32
 8018e7a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8018e7e:	e781      	b.n	8018d84 <__kernel_rem_pio2f+0x160>
 8018e80:	f104 3cff 	add.w	ip, r4, #4294967295
 8018e84:	aa08      	add	r2, sp, #32
 8018e86:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8018e8a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8018e8e:	e7f3      	b.n	8018e78 <__kernel_rem_pio2f+0x254>
 8018e90:	a908      	add	r1, sp, #32
 8018e92:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8018e96:	3801      	subs	r0, #1
 8018e98:	430a      	orrs	r2, r1
 8018e9a:	e7ab      	b.n	8018df4 <__kernel_rem_pio2f+0x1d0>
 8018e9c:	3201      	adds	r2, #1
 8018e9e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8018ea2:	2e00      	cmp	r6, #0
 8018ea4:	d0fa      	beq.n	8018e9c <__kernel_rem_pio2f+0x278>
 8018ea6:	9905      	ldr	r1, [sp, #20]
 8018ea8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8018eac:	eb0d 0001 	add.w	r0, sp, r1
 8018eb0:	18e6      	adds	r6, r4, r3
 8018eb2:	a91c      	add	r1, sp, #112	@ 0x70
 8018eb4:	f104 0c01 	add.w	ip, r4, #1
 8018eb8:	384c      	subs	r0, #76	@ 0x4c
 8018eba:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8018ebe:	4422      	add	r2, r4
 8018ec0:	4562      	cmp	r2, ip
 8018ec2:	da04      	bge.n	8018ece <__kernel_rem_pio2f+0x2aa>
 8018ec4:	4614      	mov	r4, r2
 8018ec6:	e710      	b.n	8018cea <__kernel_rem_pio2f+0xc6>
 8018ec8:	9804      	ldr	r0, [sp, #16]
 8018eca:	2201      	movs	r2, #1
 8018ecc:	e7e7      	b.n	8018e9e <__kernel_rem_pio2f+0x27a>
 8018ece:	9903      	ldr	r1, [sp, #12]
 8018ed0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8018ed4:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8018ed8:	9105      	str	r1, [sp, #20]
 8018eda:	ee07 1a90 	vmov	s15, r1
 8018ede:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018ee2:	2400      	movs	r4, #0
 8018ee4:	ece6 7a01 	vstmia	r6!, {s15}
 8018ee8:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8018f1c <__kernel_rem_pio2f+0x2f8>
 8018eec:	46b1      	mov	r9, r6
 8018eee:	455c      	cmp	r4, fp
 8018ef0:	dd04      	ble.n	8018efc <__kernel_rem_pio2f+0x2d8>
 8018ef2:	ece0 7a01 	vstmia	r0!, {s15}
 8018ef6:	f10c 0c01 	add.w	ip, ip, #1
 8018efa:	e7e1      	b.n	8018ec0 <__kernel_rem_pio2f+0x29c>
 8018efc:	ecfe 6a01 	vldmia	lr!, {s13}
 8018f00:	ed39 7a01 	vldmdb	r9!, {s14}
 8018f04:	3401      	adds	r4, #1
 8018f06:	eee6 7a87 	vfma.f32	s15, s13, s14
 8018f0a:	e7f0      	b.n	8018eee <__kernel_rem_pio2f+0x2ca>
 8018f0c:	0802091c 	.word	0x0802091c
 8018f10:	080208f0 	.word	0x080208f0
 8018f14:	43800000 	.word	0x43800000
 8018f18:	3b800000 	.word	0x3b800000
 8018f1c:	00000000 	.word	0x00000000
 8018f20:	9b02      	ldr	r3, [sp, #8]
 8018f22:	eeb0 0a48 	vmov.f32	s0, s16
 8018f26:	eba3 0008 	sub.w	r0, r3, r8
 8018f2a:	f7ff fdef 	bl	8018b0c <scalbnf>
 8018f2e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8018f14 <__kernel_rem_pio2f+0x2f0>
 8018f32:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8018f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018f3a:	db19      	blt.n	8018f70 <__kernel_rem_pio2f+0x34c>
 8018f3c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8018f18 <__kernel_rem_pio2f+0x2f4>
 8018f40:	ee60 7a27 	vmul.f32	s15, s0, s15
 8018f44:	aa08      	add	r2, sp, #32
 8018f46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018f4a:	3508      	adds	r5, #8
 8018f4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018f50:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8018f54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018f58:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8018f5c:	ee10 3a10 	vmov	r3, s0
 8018f60:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8018f64:	ee17 3a90 	vmov	r3, s15
 8018f68:	3401      	adds	r4, #1
 8018f6a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8018f6e:	e74c      	b.n	8018e0a <__kernel_rem_pio2f+0x1e6>
 8018f70:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8018f74:	aa08      	add	r2, sp, #32
 8018f76:	ee10 3a10 	vmov	r3, s0
 8018f7a:	e7f6      	b.n	8018f6a <__kernel_rem_pio2f+0x346>
 8018f7c:	a808      	add	r0, sp, #32
 8018f7e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8018f82:	9001      	str	r0, [sp, #4]
 8018f84:	ee07 0a90 	vmov	s15, r0
 8018f88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018f8c:	3b01      	subs	r3, #1
 8018f8e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8018f92:	ee20 0a07 	vmul.f32	s0, s0, s14
 8018f96:	ed62 7a01 	vstmdb	r2!, {s15}
 8018f9a:	e743      	b.n	8018e24 <__kernel_rem_pio2f+0x200>
 8018f9c:	ecfc 6a01 	vldmia	ip!, {s13}
 8018fa0:	ecb5 7a01 	vldmia	r5!, {s14}
 8018fa4:	eee6 7a87 	vfma.f32	s15, s13, s14
 8018fa8:	3001      	adds	r0, #1
 8018faa:	4550      	cmp	r0, sl
 8018fac:	dc01      	bgt.n	8018fb2 <__kernel_rem_pio2f+0x38e>
 8018fae:	4290      	cmp	r0, r2
 8018fb0:	ddf4      	ble.n	8018f9c <__kernel_rem_pio2f+0x378>
 8018fb2:	a858      	add	r0, sp, #352	@ 0x160
 8018fb4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8018fb8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8018fbc:	3b01      	subs	r3, #1
 8018fbe:	e735      	b.n	8018e2c <__kernel_rem_pio2f+0x208>
 8018fc0:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8018fc2:	2b02      	cmp	r3, #2
 8018fc4:	dc09      	bgt.n	8018fda <__kernel_rem_pio2f+0x3b6>
 8018fc6:	2b00      	cmp	r3, #0
 8018fc8:	dc27      	bgt.n	801901a <__kernel_rem_pio2f+0x3f6>
 8018fca:	d040      	beq.n	801904e <__kernel_rem_pio2f+0x42a>
 8018fcc:	f009 0007 	and.w	r0, r9, #7
 8018fd0:	b059      	add	sp, #356	@ 0x164
 8018fd2:	ecbd 8b04 	vpop	{d8-d9}
 8018fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018fda:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8018fdc:	2b03      	cmp	r3, #3
 8018fde:	d1f5      	bne.n	8018fcc <__kernel_rem_pio2f+0x3a8>
 8018fe0:	aa30      	add	r2, sp, #192	@ 0xc0
 8018fe2:	1f0b      	subs	r3, r1, #4
 8018fe4:	4413      	add	r3, r2
 8018fe6:	461a      	mov	r2, r3
 8018fe8:	4620      	mov	r0, r4
 8018fea:	2800      	cmp	r0, #0
 8018fec:	dc50      	bgt.n	8019090 <__kernel_rem_pio2f+0x46c>
 8018fee:	4622      	mov	r2, r4
 8018ff0:	2a01      	cmp	r2, #1
 8018ff2:	dc5d      	bgt.n	80190b0 <__kernel_rem_pio2f+0x48c>
 8018ff4:	ab30      	add	r3, sp, #192	@ 0xc0
 8018ff6:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8018f1c <__kernel_rem_pio2f+0x2f8>
 8018ffa:	440b      	add	r3, r1
 8018ffc:	2c01      	cmp	r4, #1
 8018ffe:	dc67      	bgt.n	80190d0 <__kernel_rem_pio2f+0x4ac>
 8019000:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8019004:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8019008:	2e00      	cmp	r6, #0
 801900a:	d167      	bne.n	80190dc <__kernel_rem_pio2f+0x4b8>
 801900c:	edc7 6a00 	vstr	s13, [r7]
 8019010:	ed87 7a01 	vstr	s14, [r7, #4]
 8019014:	edc7 7a02 	vstr	s15, [r7, #8]
 8019018:	e7d8      	b.n	8018fcc <__kernel_rem_pio2f+0x3a8>
 801901a:	ab30      	add	r3, sp, #192	@ 0xc0
 801901c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8018f1c <__kernel_rem_pio2f+0x2f8>
 8019020:	440b      	add	r3, r1
 8019022:	4622      	mov	r2, r4
 8019024:	2a00      	cmp	r2, #0
 8019026:	da24      	bge.n	8019072 <__kernel_rem_pio2f+0x44e>
 8019028:	b34e      	cbz	r6, 801907e <__kernel_rem_pio2f+0x45a>
 801902a:	eef1 7a47 	vneg.f32	s15, s14
 801902e:	edc7 7a00 	vstr	s15, [r7]
 8019032:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8019036:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801903a:	aa31      	add	r2, sp, #196	@ 0xc4
 801903c:	2301      	movs	r3, #1
 801903e:	429c      	cmp	r4, r3
 8019040:	da20      	bge.n	8019084 <__kernel_rem_pio2f+0x460>
 8019042:	b10e      	cbz	r6, 8019048 <__kernel_rem_pio2f+0x424>
 8019044:	eef1 7a67 	vneg.f32	s15, s15
 8019048:	edc7 7a01 	vstr	s15, [r7, #4]
 801904c:	e7be      	b.n	8018fcc <__kernel_rem_pio2f+0x3a8>
 801904e:	ab30      	add	r3, sp, #192	@ 0xc0
 8019050:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8018f1c <__kernel_rem_pio2f+0x2f8>
 8019054:	440b      	add	r3, r1
 8019056:	2c00      	cmp	r4, #0
 8019058:	da05      	bge.n	8019066 <__kernel_rem_pio2f+0x442>
 801905a:	b10e      	cbz	r6, 8019060 <__kernel_rem_pio2f+0x43c>
 801905c:	eef1 7a67 	vneg.f32	s15, s15
 8019060:	edc7 7a00 	vstr	s15, [r7]
 8019064:	e7b2      	b.n	8018fcc <__kernel_rem_pio2f+0x3a8>
 8019066:	ed33 7a01 	vldmdb	r3!, {s14}
 801906a:	3c01      	subs	r4, #1
 801906c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019070:	e7f1      	b.n	8019056 <__kernel_rem_pio2f+0x432>
 8019072:	ed73 7a01 	vldmdb	r3!, {s15}
 8019076:	3a01      	subs	r2, #1
 8019078:	ee37 7a27 	vadd.f32	s14, s14, s15
 801907c:	e7d2      	b.n	8019024 <__kernel_rem_pio2f+0x400>
 801907e:	eef0 7a47 	vmov.f32	s15, s14
 8019082:	e7d4      	b.n	801902e <__kernel_rem_pio2f+0x40a>
 8019084:	ecb2 7a01 	vldmia	r2!, {s14}
 8019088:	3301      	adds	r3, #1
 801908a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801908e:	e7d6      	b.n	801903e <__kernel_rem_pio2f+0x41a>
 8019090:	ed72 7a01 	vldmdb	r2!, {s15}
 8019094:	edd2 6a01 	vldr	s13, [r2, #4]
 8019098:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801909c:	3801      	subs	r0, #1
 801909e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80190a2:	ed82 7a00 	vstr	s14, [r2]
 80190a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80190aa:	edc2 7a01 	vstr	s15, [r2, #4]
 80190ae:	e79c      	b.n	8018fea <__kernel_rem_pio2f+0x3c6>
 80190b0:	ed73 7a01 	vldmdb	r3!, {s15}
 80190b4:	edd3 6a01 	vldr	s13, [r3, #4]
 80190b8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80190bc:	3a01      	subs	r2, #1
 80190be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80190c2:	ed83 7a00 	vstr	s14, [r3]
 80190c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80190ca:	edc3 7a01 	vstr	s15, [r3, #4]
 80190ce:	e78f      	b.n	8018ff0 <__kernel_rem_pio2f+0x3cc>
 80190d0:	ed33 7a01 	vldmdb	r3!, {s14}
 80190d4:	3c01      	subs	r4, #1
 80190d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80190da:	e78f      	b.n	8018ffc <__kernel_rem_pio2f+0x3d8>
 80190dc:	eef1 6a66 	vneg.f32	s13, s13
 80190e0:	eeb1 7a47 	vneg.f32	s14, s14
 80190e4:	edc7 6a00 	vstr	s13, [r7]
 80190e8:	ed87 7a01 	vstr	s14, [r7, #4]
 80190ec:	eef1 7a67 	vneg.f32	s15, s15
 80190f0:	e790      	b.n	8019014 <__kernel_rem_pio2f+0x3f0>
 80190f2:	bf00      	nop

080190f4 <floorf>:
 80190f4:	ee10 3a10 	vmov	r3, s0
 80190f8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80190fc:	3a7f      	subs	r2, #127	@ 0x7f
 80190fe:	2a16      	cmp	r2, #22
 8019100:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8019104:	dc2b      	bgt.n	801915e <floorf+0x6a>
 8019106:	2a00      	cmp	r2, #0
 8019108:	da12      	bge.n	8019130 <floorf+0x3c>
 801910a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8019170 <floorf+0x7c>
 801910e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019112:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8019116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801911a:	dd06      	ble.n	801912a <floorf+0x36>
 801911c:	2b00      	cmp	r3, #0
 801911e:	da24      	bge.n	801916a <floorf+0x76>
 8019120:	2900      	cmp	r1, #0
 8019122:	4b14      	ldr	r3, [pc, #80]	@ (8019174 <floorf+0x80>)
 8019124:	bf08      	it	eq
 8019126:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801912a:	ee00 3a10 	vmov	s0, r3
 801912e:	4770      	bx	lr
 8019130:	4911      	ldr	r1, [pc, #68]	@ (8019178 <floorf+0x84>)
 8019132:	4111      	asrs	r1, r2
 8019134:	420b      	tst	r3, r1
 8019136:	d0fa      	beq.n	801912e <floorf+0x3a>
 8019138:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8019170 <floorf+0x7c>
 801913c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019140:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8019144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019148:	ddef      	ble.n	801912a <floorf+0x36>
 801914a:	2b00      	cmp	r3, #0
 801914c:	bfbe      	ittt	lt
 801914e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8019152:	fa40 f202 	asrlt.w	r2, r0, r2
 8019156:	189b      	addlt	r3, r3, r2
 8019158:	ea23 0301 	bic.w	r3, r3, r1
 801915c:	e7e5      	b.n	801912a <floorf+0x36>
 801915e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8019162:	d3e4      	bcc.n	801912e <floorf+0x3a>
 8019164:	ee30 0a00 	vadd.f32	s0, s0, s0
 8019168:	4770      	bx	lr
 801916a:	2300      	movs	r3, #0
 801916c:	e7dd      	b.n	801912a <floorf+0x36>
 801916e:	bf00      	nop
 8019170:	7149f2ca 	.word	0x7149f2ca
 8019174:	bf800000 	.word	0xbf800000
 8019178:	007fffff 	.word	0x007fffff

0801917c <__cvt>:
 801917c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019180:	ec57 6b10 	vmov	r6, r7, d0
 8019184:	2f00      	cmp	r7, #0
 8019186:	460c      	mov	r4, r1
 8019188:	4619      	mov	r1, r3
 801918a:	463b      	mov	r3, r7
 801918c:	bfbb      	ittet	lt
 801918e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8019192:	461f      	movlt	r7, r3
 8019194:	2300      	movge	r3, #0
 8019196:	232d      	movlt	r3, #45	@ 0x2d
 8019198:	700b      	strb	r3, [r1, #0]
 801919a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801919c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80191a0:	4691      	mov	r9, r2
 80191a2:	f023 0820 	bic.w	r8, r3, #32
 80191a6:	bfbc      	itt	lt
 80191a8:	4632      	movlt	r2, r6
 80191aa:	4616      	movlt	r6, r2
 80191ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80191b0:	d005      	beq.n	80191be <__cvt+0x42>
 80191b2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80191b6:	d100      	bne.n	80191ba <__cvt+0x3e>
 80191b8:	3401      	adds	r4, #1
 80191ba:	2102      	movs	r1, #2
 80191bc:	e000      	b.n	80191c0 <__cvt+0x44>
 80191be:	2103      	movs	r1, #3
 80191c0:	ab03      	add	r3, sp, #12
 80191c2:	9301      	str	r3, [sp, #4]
 80191c4:	ab02      	add	r3, sp, #8
 80191c6:	9300      	str	r3, [sp, #0]
 80191c8:	ec47 6b10 	vmov	d0, r6, r7
 80191cc:	4653      	mov	r3, sl
 80191ce:	4622      	mov	r2, r4
 80191d0:	f001 fb92 	bl	801a8f8 <_dtoa_r>
 80191d4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80191d8:	4605      	mov	r5, r0
 80191da:	d119      	bne.n	8019210 <__cvt+0x94>
 80191dc:	f019 0f01 	tst.w	r9, #1
 80191e0:	d00e      	beq.n	8019200 <__cvt+0x84>
 80191e2:	eb00 0904 	add.w	r9, r0, r4
 80191e6:	2200      	movs	r2, #0
 80191e8:	2300      	movs	r3, #0
 80191ea:	4630      	mov	r0, r6
 80191ec:	4639      	mov	r1, r7
 80191ee:	f7e7 fc6b 	bl	8000ac8 <__aeabi_dcmpeq>
 80191f2:	b108      	cbz	r0, 80191f8 <__cvt+0x7c>
 80191f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80191f8:	2230      	movs	r2, #48	@ 0x30
 80191fa:	9b03      	ldr	r3, [sp, #12]
 80191fc:	454b      	cmp	r3, r9
 80191fe:	d31e      	bcc.n	801923e <__cvt+0xc2>
 8019200:	9b03      	ldr	r3, [sp, #12]
 8019202:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019204:	1b5b      	subs	r3, r3, r5
 8019206:	4628      	mov	r0, r5
 8019208:	6013      	str	r3, [r2, #0]
 801920a:	b004      	add	sp, #16
 801920c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019210:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8019214:	eb00 0904 	add.w	r9, r0, r4
 8019218:	d1e5      	bne.n	80191e6 <__cvt+0x6a>
 801921a:	7803      	ldrb	r3, [r0, #0]
 801921c:	2b30      	cmp	r3, #48	@ 0x30
 801921e:	d10a      	bne.n	8019236 <__cvt+0xba>
 8019220:	2200      	movs	r2, #0
 8019222:	2300      	movs	r3, #0
 8019224:	4630      	mov	r0, r6
 8019226:	4639      	mov	r1, r7
 8019228:	f7e7 fc4e 	bl	8000ac8 <__aeabi_dcmpeq>
 801922c:	b918      	cbnz	r0, 8019236 <__cvt+0xba>
 801922e:	f1c4 0401 	rsb	r4, r4, #1
 8019232:	f8ca 4000 	str.w	r4, [sl]
 8019236:	f8da 3000 	ldr.w	r3, [sl]
 801923a:	4499      	add	r9, r3
 801923c:	e7d3      	b.n	80191e6 <__cvt+0x6a>
 801923e:	1c59      	adds	r1, r3, #1
 8019240:	9103      	str	r1, [sp, #12]
 8019242:	701a      	strb	r2, [r3, #0]
 8019244:	e7d9      	b.n	80191fa <__cvt+0x7e>

08019246 <__exponent>:
 8019246:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019248:	2900      	cmp	r1, #0
 801924a:	bfba      	itte	lt
 801924c:	4249      	neglt	r1, r1
 801924e:	232d      	movlt	r3, #45	@ 0x2d
 8019250:	232b      	movge	r3, #43	@ 0x2b
 8019252:	2909      	cmp	r1, #9
 8019254:	7002      	strb	r2, [r0, #0]
 8019256:	7043      	strb	r3, [r0, #1]
 8019258:	dd29      	ble.n	80192ae <__exponent+0x68>
 801925a:	f10d 0307 	add.w	r3, sp, #7
 801925e:	461d      	mov	r5, r3
 8019260:	270a      	movs	r7, #10
 8019262:	461a      	mov	r2, r3
 8019264:	fbb1 f6f7 	udiv	r6, r1, r7
 8019268:	fb07 1416 	mls	r4, r7, r6, r1
 801926c:	3430      	adds	r4, #48	@ 0x30
 801926e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8019272:	460c      	mov	r4, r1
 8019274:	2c63      	cmp	r4, #99	@ 0x63
 8019276:	f103 33ff 	add.w	r3, r3, #4294967295
 801927a:	4631      	mov	r1, r6
 801927c:	dcf1      	bgt.n	8019262 <__exponent+0x1c>
 801927e:	3130      	adds	r1, #48	@ 0x30
 8019280:	1e94      	subs	r4, r2, #2
 8019282:	f803 1c01 	strb.w	r1, [r3, #-1]
 8019286:	1c41      	adds	r1, r0, #1
 8019288:	4623      	mov	r3, r4
 801928a:	42ab      	cmp	r3, r5
 801928c:	d30a      	bcc.n	80192a4 <__exponent+0x5e>
 801928e:	f10d 0309 	add.w	r3, sp, #9
 8019292:	1a9b      	subs	r3, r3, r2
 8019294:	42ac      	cmp	r4, r5
 8019296:	bf88      	it	hi
 8019298:	2300      	movhi	r3, #0
 801929a:	3302      	adds	r3, #2
 801929c:	4403      	add	r3, r0
 801929e:	1a18      	subs	r0, r3, r0
 80192a0:	b003      	add	sp, #12
 80192a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80192a4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80192a8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80192ac:	e7ed      	b.n	801928a <__exponent+0x44>
 80192ae:	2330      	movs	r3, #48	@ 0x30
 80192b0:	3130      	adds	r1, #48	@ 0x30
 80192b2:	7083      	strb	r3, [r0, #2]
 80192b4:	70c1      	strb	r1, [r0, #3]
 80192b6:	1d03      	adds	r3, r0, #4
 80192b8:	e7f1      	b.n	801929e <__exponent+0x58>
	...

080192bc <_printf_float>:
 80192bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192c0:	b08d      	sub	sp, #52	@ 0x34
 80192c2:	460c      	mov	r4, r1
 80192c4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80192c8:	4616      	mov	r6, r2
 80192ca:	461f      	mov	r7, r3
 80192cc:	4605      	mov	r5, r0
 80192ce:	f001 f989 	bl	801a5e4 <_localeconv_r>
 80192d2:	6803      	ldr	r3, [r0, #0]
 80192d4:	9304      	str	r3, [sp, #16]
 80192d6:	4618      	mov	r0, r3
 80192d8:	f7e6 ffca 	bl	8000270 <strlen>
 80192dc:	2300      	movs	r3, #0
 80192de:	930a      	str	r3, [sp, #40]	@ 0x28
 80192e0:	f8d8 3000 	ldr.w	r3, [r8]
 80192e4:	9005      	str	r0, [sp, #20]
 80192e6:	3307      	adds	r3, #7
 80192e8:	f023 0307 	bic.w	r3, r3, #7
 80192ec:	f103 0208 	add.w	r2, r3, #8
 80192f0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80192f4:	f8d4 b000 	ldr.w	fp, [r4]
 80192f8:	f8c8 2000 	str.w	r2, [r8]
 80192fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019300:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8019304:	9307      	str	r3, [sp, #28]
 8019306:	f8cd 8018 	str.w	r8, [sp, #24]
 801930a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801930e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019312:	4b9c      	ldr	r3, [pc, #624]	@ (8019584 <_printf_float+0x2c8>)
 8019314:	f04f 32ff 	mov.w	r2, #4294967295
 8019318:	f7e7 fc08 	bl	8000b2c <__aeabi_dcmpun>
 801931c:	bb70      	cbnz	r0, 801937c <_printf_float+0xc0>
 801931e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019322:	4b98      	ldr	r3, [pc, #608]	@ (8019584 <_printf_float+0x2c8>)
 8019324:	f04f 32ff 	mov.w	r2, #4294967295
 8019328:	f7e7 fbe2 	bl	8000af0 <__aeabi_dcmple>
 801932c:	bb30      	cbnz	r0, 801937c <_printf_float+0xc0>
 801932e:	2200      	movs	r2, #0
 8019330:	2300      	movs	r3, #0
 8019332:	4640      	mov	r0, r8
 8019334:	4649      	mov	r1, r9
 8019336:	f7e7 fbd1 	bl	8000adc <__aeabi_dcmplt>
 801933a:	b110      	cbz	r0, 8019342 <_printf_float+0x86>
 801933c:	232d      	movs	r3, #45	@ 0x2d
 801933e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019342:	4a91      	ldr	r2, [pc, #580]	@ (8019588 <_printf_float+0x2cc>)
 8019344:	4b91      	ldr	r3, [pc, #580]	@ (801958c <_printf_float+0x2d0>)
 8019346:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801934a:	bf8c      	ite	hi
 801934c:	4690      	movhi	r8, r2
 801934e:	4698      	movls	r8, r3
 8019350:	2303      	movs	r3, #3
 8019352:	6123      	str	r3, [r4, #16]
 8019354:	f02b 0304 	bic.w	r3, fp, #4
 8019358:	6023      	str	r3, [r4, #0]
 801935a:	f04f 0900 	mov.w	r9, #0
 801935e:	9700      	str	r7, [sp, #0]
 8019360:	4633      	mov	r3, r6
 8019362:	aa0b      	add	r2, sp, #44	@ 0x2c
 8019364:	4621      	mov	r1, r4
 8019366:	4628      	mov	r0, r5
 8019368:	f000 fb1e 	bl	80199a8 <_printf_common>
 801936c:	3001      	adds	r0, #1
 801936e:	f040 808d 	bne.w	801948c <_printf_float+0x1d0>
 8019372:	f04f 30ff 	mov.w	r0, #4294967295
 8019376:	b00d      	add	sp, #52	@ 0x34
 8019378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801937c:	4642      	mov	r2, r8
 801937e:	464b      	mov	r3, r9
 8019380:	4640      	mov	r0, r8
 8019382:	4649      	mov	r1, r9
 8019384:	f7e7 fbd2 	bl	8000b2c <__aeabi_dcmpun>
 8019388:	b140      	cbz	r0, 801939c <_printf_float+0xe0>
 801938a:	464b      	mov	r3, r9
 801938c:	2b00      	cmp	r3, #0
 801938e:	bfbc      	itt	lt
 8019390:	232d      	movlt	r3, #45	@ 0x2d
 8019392:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8019396:	4a7e      	ldr	r2, [pc, #504]	@ (8019590 <_printf_float+0x2d4>)
 8019398:	4b7e      	ldr	r3, [pc, #504]	@ (8019594 <_printf_float+0x2d8>)
 801939a:	e7d4      	b.n	8019346 <_printf_float+0x8a>
 801939c:	6863      	ldr	r3, [r4, #4]
 801939e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80193a2:	9206      	str	r2, [sp, #24]
 80193a4:	1c5a      	adds	r2, r3, #1
 80193a6:	d13b      	bne.n	8019420 <_printf_float+0x164>
 80193a8:	2306      	movs	r3, #6
 80193aa:	6063      	str	r3, [r4, #4]
 80193ac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80193b0:	2300      	movs	r3, #0
 80193b2:	6022      	str	r2, [r4, #0]
 80193b4:	9303      	str	r3, [sp, #12]
 80193b6:	ab0a      	add	r3, sp, #40	@ 0x28
 80193b8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80193bc:	ab09      	add	r3, sp, #36	@ 0x24
 80193be:	9300      	str	r3, [sp, #0]
 80193c0:	6861      	ldr	r1, [r4, #4]
 80193c2:	ec49 8b10 	vmov	d0, r8, r9
 80193c6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80193ca:	4628      	mov	r0, r5
 80193cc:	f7ff fed6 	bl	801917c <__cvt>
 80193d0:	9b06      	ldr	r3, [sp, #24]
 80193d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80193d4:	2b47      	cmp	r3, #71	@ 0x47
 80193d6:	4680      	mov	r8, r0
 80193d8:	d129      	bne.n	801942e <_printf_float+0x172>
 80193da:	1cc8      	adds	r0, r1, #3
 80193dc:	db02      	blt.n	80193e4 <_printf_float+0x128>
 80193de:	6863      	ldr	r3, [r4, #4]
 80193e0:	4299      	cmp	r1, r3
 80193e2:	dd41      	ble.n	8019468 <_printf_float+0x1ac>
 80193e4:	f1aa 0a02 	sub.w	sl, sl, #2
 80193e8:	fa5f fa8a 	uxtb.w	sl, sl
 80193ec:	3901      	subs	r1, #1
 80193ee:	4652      	mov	r2, sl
 80193f0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80193f4:	9109      	str	r1, [sp, #36]	@ 0x24
 80193f6:	f7ff ff26 	bl	8019246 <__exponent>
 80193fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80193fc:	1813      	adds	r3, r2, r0
 80193fe:	2a01      	cmp	r2, #1
 8019400:	4681      	mov	r9, r0
 8019402:	6123      	str	r3, [r4, #16]
 8019404:	dc02      	bgt.n	801940c <_printf_float+0x150>
 8019406:	6822      	ldr	r2, [r4, #0]
 8019408:	07d2      	lsls	r2, r2, #31
 801940a:	d501      	bpl.n	8019410 <_printf_float+0x154>
 801940c:	3301      	adds	r3, #1
 801940e:	6123      	str	r3, [r4, #16]
 8019410:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8019414:	2b00      	cmp	r3, #0
 8019416:	d0a2      	beq.n	801935e <_printf_float+0xa2>
 8019418:	232d      	movs	r3, #45	@ 0x2d
 801941a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801941e:	e79e      	b.n	801935e <_printf_float+0xa2>
 8019420:	9a06      	ldr	r2, [sp, #24]
 8019422:	2a47      	cmp	r2, #71	@ 0x47
 8019424:	d1c2      	bne.n	80193ac <_printf_float+0xf0>
 8019426:	2b00      	cmp	r3, #0
 8019428:	d1c0      	bne.n	80193ac <_printf_float+0xf0>
 801942a:	2301      	movs	r3, #1
 801942c:	e7bd      	b.n	80193aa <_printf_float+0xee>
 801942e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8019432:	d9db      	bls.n	80193ec <_printf_float+0x130>
 8019434:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8019438:	d118      	bne.n	801946c <_printf_float+0x1b0>
 801943a:	2900      	cmp	r1, #0
 801943c:	6863      	ldr	r3, [r4, #4]
 801943e:	dd0b      	ble.n	8019458 <_printf_float+0x19c>
 8019440:	6121      	str	r1, [r4, #16]
 8019442:	b913      	cbnz	r3, 801944a <_printf_float+0x18e>
 8019444:	6822      	ldr	r2, [r4, #0]
 8019446:	07d0      	lsls	r0, r2, #31
 8019448:	d502      	bpl.n	8019450 <_printf_float+0x194>
 801944a:	3301      	adds	r3, #1
 801944c:	440b      	add	r3, r1
 801944e:	6123      	str	r3, [r4, #16]
 8019450:	65a1      	str	r1, [r4, #88]	@ 0x58
 8019452:	f04f 0900 	mov.w	r9, #0
 8019456:	e7db      	b.n	8019410 <_printf_float+0x154>
 8019458:	b913      	cbnz	r3, 8019460 <_printf_float+0x1a4>
 801945a:	6822      	ldr	r2, [r4, #0]
 801945c:	07d2      	lsls	r2, r2, #31
 801945e:	d501      	bpl.n	8019464 <_printf_float+0x1a8>
 8019460:	3302      	adds	r3, #2
 8019462:	e7f4      	b.n	801944e <_printf_float+0x192>
 8019464:	2301      	movs	r3, #1
 8019466:	e7f2      	b.n	801944e <_printf_float+0x192>
 8019468:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801946c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801946e:	4299      	cmp	r1, r3
 8019470:	db05      	blt.n	801947e <_printf_float+0x1c2>
 8019472:	6823      	ldr	r3, [r4, #0]
 8019474:	6121      	str	r1, [r4, #16]
 8019476:	07d8      	lsls	r0, r3, #31
 8019478:	d5ea      	bpl.n	8019450 <_printf_float+0x194>
 801947a:	1c4b      	adds	r3, r1, #1
 801947c:	e7e7      	b.n	801944e <_printf_float+0x192>
 801947e:	2900      	cmp	r1, #0
 8019480:	bfd4      	ite	le
 8019482:	f1c1 0202 	rsble	r2, r1, #2
 8019486:	2201      	movgt	r2, #1
 8019488:	4413      	add	r3, r2
 801948a:	e7e0      	b.n	801944e <_printf_float+0x192>
 801948c:	6823      	ldr	r3, [r4, #0]
 801948e:	055a      	lsls	r2, r3, #21
 8019490:	d407      	bmi.n	80194a2 <_printf_float+0x1e6>
 8019492:	6923      	ldr	r3, [r4, #16]
 8019494:	4642      	mov	r2, r8
 8019496:	4631      	mov	r1, r6
 8019498:	4628      	mov	r0, r5
 801949a:	47b8      	blx	r7
 801949c:	3001      	adds	r0, #1
 801949e:	d12b      	bne.n	80194f8 <_printf_float+0x23c>
 80194a0:	e767      	b.n	8019372 <_printf_float+0xb6>
 80194a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80194a6:	f240 80dd 	bls.w	8019664 <_printf_float+0x3a8>
 80194aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80194ae:	2200      	movs	r2, #0
 80194b0:	2300      	movs	r3, #0
 80194b2:	f7e7 fb09 	bl	8000ac8 <__aeabi_dcmpeq>
 80194b6:	2800      	cmp	r0, #0
 80194b8:	d033      	beq.n	8019522 <_printf_float+0x266>
 80194ba:	4a37      	ldr	r2, [pc, #220]	@ (8019598 <_printf_float+0x2dc>)
 80194bc:	2301      	movs	r3, #1
 80194be:	4631      	mov	r1, r6
 80194c0:	4628      	mov	r0, r5
 80194c2:	47b8      	blx	r7
 80194c4:	3001      	adds	r0, #1
 80194c6:	f43f af54 	beq.w	8019372 <_printf_float+0xb6>
 80194ca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80194ce:	4543      	cmp	r3, r8
 80194d0:	db02      	blt.n	80194d8 <_printf_float+0x21c>
 80194d2:	6823      	ldr	r3, [r4, #0]
 80194d4:	07d8      	lsls	r0, r3, #31
 80194d6:	d50f      	bpl.n	80194f8 <_printf_float+0x23c>
 80194d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80194dc:	4631      	mov	r1, r6
 80194de:	4628      	mov	r0, r5
 80194e0:	47b8      	blx	r7
 80194e2:	3001      	adds	r0, #1
 80194e4:	f43f af45 	beq.w	8019372 <_printf_float+0xb6>
 80194e8:	f04f 0900 	mov.w	r9, #0
 80194ec:	f108 38ff 	add.w	r8, r8, #4294967295
 80194f0:	f104 0a1a 	add.w	sl, r4, #26
 80194f4:	45c8      	cmp	r8, r9
 80194f6:	dc09      	bgt.n	801950c <_printf_float+0x250>
 80194f8:	6823      	ldr	r3, [r4, #0]
 80194fa:	079b      	lsls	r3, r3, #30
 80194fc:	f100 8103 	bmi.w	8019706 <_printf_float+0x44a>
 8019500:	68e0      	ldr	r0, [r4, #12]
 8019502:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019504:	4298      	cmp	r0, r3
 8019506:	bfb8      	it	lt
 8019508:	4618      	movlt	r0, r3
 801950a:	e734      	b.n	8019376 <_printf_float+0xba>
 801950c:	2301      	movs	r3, #1
 801950e:	4652      	mov	r2, sl
 8019510:	4631      	mov	r1, r6
 8019512:	4628      	mov	r0, r5
 8019514:	47b8      	blx	r7
 8019516:	3001      	adds	r0, #1
 8019518:	f43f af2b 	beq.w	8019372 <_printf_float+0xb6>
 801951c:	f109 0901 	add.w	r9, r9, #1
 8019520:	e7e8      	b.n	80194f4 <_printf_float+0x238>
 8019522:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019524:	2b00      	cmp	r3, #0
 8019526:	dc39      	bgt.n	801959c <_printf_float+0x2e0>
 8019528:	4a1b      	ldr	r2, [pc, #108]	@ (8019598 <_printf_float+0x2dc>)
 801952a:	2301      	movs	r3, #1
 801952c:	4631      	mov	r1, r6
 801952e:	4628      	mov	r0, r5
 8019530:	47b8      	blx	r7
 8019532:	3001      	adds	r0, #1
 8019534:	f43f af1d 	beq.w	8019372 <_printf_float+0xb6>
 8019538:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801953c:	ea59 0303 	orrs.w	r3, r9, r3
 8019540:	d102      	bne.n	8019548 <_printf_float+0x28c>
 8019542:	6823      	ldr	r3, [r4, #0]
 8019544:	07d9      	lsls	r1, r3, #31
 8019546:	d5d7      	bpl.n	80194f8 <_printf_float+0x23c>
 8019548:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801954c:	4631      	mov	r1, r6
 801954e:	4628      	mov	r0, r5
 8019550:	47b8      	blx	r7
 8019552:	3001      	adds	r0, #1
 8019554:	f43f af0d 	beq.w	8019372 <_printf_float+0xb6>
 8019558:	f04f 0a00 	mov.w	sl, #0
 801955c:	f104 0b1a 	add.w	fp, r4, #26
 8019560:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019562:	425b      	negs	r3, r3
 8019564:	4553      	cmp	r3, sl
 8019566:	dc01      	bgt.n	801956c <_printf_float+0x2b0>
 8019568:	464b      	mov	r3, r9
 801956a:	e793      	b.n	8019494 <_printf_float+0x1d8>
 801956c:	2301      	movs	r3, #1
 801956e:	465a      	mov	r2, fp
 8019570:	4631      	mov	r1, r6
 8019572:	4628      	mov	r0, r5
 8019574:	47b8      	blx	r7
 8019576:	3001      	adds	r0, #1
 8019578:	f43f aefb 	beq.w	8019372 <_printf_float+0xb6>
 801957c:	f10a 0a01 	add.w	sl, sl, #1
 8019580:	e7ee      	b.n	8019560 <_printf_float+0x2a4>
 8019582:	bf00      	nop
 8019584:	7fefffff 	.word	0x7fefffff
 8019588:	0802031c 	.word	0x0802031c
 801958c:	08020318 	.word	0x08020318
 8019590:	08020324 	.word	0x08020324
 8019594:	08020320 	.word	0x08020320
 8019598:	0802049a 	.word	0x0802049a
 801959c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801959e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80195a2:	4553      	cmp	r3, sl
 80195a4:	bfa8      	it	ge
 80195a6:	4653      	movge	r3, sl
 80195a8:	2b00      	cmp	r3, #0
 80195aa:	4699      	mov	r9, r3
 80195ac:	dc36      	bgt.n	801961c <_printf_float+0x360>
 80195ae:	f04f 0b00 	mov.w	fp, #0
 80195b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80195b6:	f104 021a 	add.w	r2, r4, #26
 80195ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80195bc:	9306      	str	r3, [sp, #24]
 80195be:	eba3 0309 	sub.w	r3, r3, r9
 80195c2:	455b      	cmp	r3, fp
 80195c4:	dc31      	bgt.n	801962a <_printf_float+0x36e>
 80195c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80195c8:	459a      	cmp	sl, r3
 80195ca:	dc3a      	bgt.n	8019642 <_printf_float+0x386>
 80195cc:	6823      	ldr	r3, [r4, #0]
 80195ce:	07da      	lsls	r2, r3, #31
 80195d0:	d437      	bmi.n	8019642 <_printf_float+0x386>
 80195d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80195d4:	ebaa 0903 	sub.w	r9, sl, r3
 80195d8:	9b06      	ldr	r3, [sp, #24]
 80195da:	ebaa 0303 	sub.w	r3, sl, r3
 80195de:	4599      	cmp	r9, r3
 80195e0:	bfa8      	it	ge
 80195e2:	4699      	movge	r9, r3
 80195e4:	f1b9 0f00 	cmp.w	r9, #0
 80195e8:	dc33      	bgt.n	8019652 <_printf_float+0x396>
 80195ea:	f04f 0800 	mov.w	r8, #0
 80195ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80195f2:	f104 0b1a 	add.w	fp, r4, #26
 80195f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80195f8:	ebaa 0303 	sub.w	r3, sl, r3
 80195fc:	eba3 0309 	sub.w	r3, r3, r9
 8019600:	4543      	cmp	r3, r8
 8019602:	f77f af79 	ble.w	80194f8 <_printf_float+0x23c>
 8019606:	2301      	movs	r3, #1
 8019608:	465a      	mov	r2, fp
 801960a:	4631      	mov	r1, r6
 801960c:	4628      	mov	r0, r5
 801960e:	47b8      	blx	r7
 8019610:	3001      	adds	r0, #1
 8019612:	f43f aeae 	beq.w	8019372 <_printf_float+0xb6>
 8019616:	f108 0801 	add.w	r8, r8, #1
 801961a:	e7ec      	b.n	80195f6 <_printf_float+0x33a>
 801961c:	4642      	mov	r2, r8
 801961e:	4631      	mov	r1, r6
 8019620:	4628      	mov	r0, r5
 8019622:	47b8      	blx	r7
 8019624:	3001      	adds	r0, #1
 8019626:	d1c2      	bne.n	80195ae <_printf_float+0x2f2>
 8019628:	e6a3      	b.n	8019372 <_printf_float+0xb6>
 801962a:	2301      	movs	r3, #1
 801962c:	4631      	mov	r1, r6
 801962e:	4628      	mov	r0, r5
 8019630:	9206      	str	r2, [sp, #24]
 8019632:	47b8      	blx	r7
 8019634:	3001      	adds	r0, #1
 8019636:	f43f ae9c 	beq.w	8019372 <_printf_float+0xb6>
 801963a:	9a06      	ldr	r2, [sp, #24]
 801963c:	f10b 0b01 	add.w	fp, fp, #1
 8019640:	e7bb      	b.n	80195ba <_printf_float+0x2fe>
 8019642:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019646:	4631      	mov	r1, r6
 8019648:	4628      	mov	r0, r5
 801964a:	47b8      	blx	r7
 801964c:	3001      	adds	r0, #1
 801964e:	d1c0      	bne.n	80195d2 <_printf_float+0x316>
 8019650:	e68f      	b.n	8019372 <_printf_float+0xb6>
 8019652:	9a06      	ldr	r2, [sp, #24]
 8019654:	464b      	mov	r3, r9
 8019656:	4442      	add	r2, r8
 8019658:	4631      	mov	r1, r6
 801965a:	4628      	mov	r0, r5
 801965c:	47b8      	blx	r7
 801965e:	3001      	adds	r0, #1
 8019660:	d1c3      	bne.n	80195ea <_printf_float+0x32e>
 8019662:	e686      	b.n	8019372 <_printf_float+0xb6>
 8019664:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8019668:	f1ba 0f01 	cmp.w	sl, #1
 801966c:	dc01      	bgt.n	8019672 <_printf_float+0x3b6>
 801966e:	07db      	lsls	r3, r3, #31
 8019670:	d536      	bpl.n	80196e0 <_printf_float+0x424>
 8019672:	2301      	movs	r3, #1
 8019674:	4642      	mov	r2, r8
 8019676:	4631      	mov	r1, r6
 8019678:	4628      	mov	r0, r5
 801967a:	47b8      	blx	r7
 801967c:	3001      	adds	r0, #1
 801967e:	f43f ae78 	beq.w	8019372 <_printf_float+0xb6>
 8019682:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019686:	4631      	mov	r1, r6
 8019688:	4628      	mov	r0, r5
 801968a:	47b8      	blx	r7
 801968c:	3001      	adds	r0, #1
 801968e:	f43f ae70 	beq.w	8019372 <_printf_float+0xb6>
 8019692:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8019696:	2200      	movs	r2, #0
 8019698:	2300      	movs	r3, #0
 801969a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801969e:	f7e7 fa13 	bl	8000ac8 <__aeabi_dcmpeq>
 80196a2:	b9c0      	cbnz	r0, 80196d6 <_printf_float+0x41a>
 80196a4:	4653      	mov	r3, sl
 80196a6:	f108 0201 	add.w	r2, r8, #1
 80196aa:	4631      	mov	r1, r6
 80196ac:	4628      	mov	r0, r5
 80196ae:	47b8      	blx	r7
 80196b0:	3001      	adds	r0, #1
 80196b2:	d10c      	bne.n	80196ce <_printf_float+0x412>
 80196b4:	e65d      	b.n	8019372 <_printf_float+0xb6>
 80196b6:	2301      	movs	r3, #1
 80196b8:	465a      	mov	r2, fp
 80196ba:	4631      	mov	r1, r6
 80196bc:	4628      	mov	r0, r5
 80196be:	47b8      	blx	r7
 80196c0:	3001      	adds	r0, #1
 80196c2:	f43f ae56 	beq.w	8019372 <_printf_float+0xb6>
 80196c6:	f108 0801 	add.w	r8, r8, #1
 80196ca:	45d0      	cmp	r8, sl
 80196cc:	dbf3      	blt.n	80196b6 <_printf_float+0x3fa>
 80196ce:	464b      	mov	r3, r9
 80196d0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80196d4:	e6df      	b.n	8019496 <_printf_float+0x1da>
 80196d6:	f04f 0800 	mov.w	r8, #0
 80196da:	f104 0b1a 	add.w	fp, r4, #26
 80196de:	e7f4      	b.n	80196ca <_printf_float+0x40e>
 80196e0:	2301      	movs	r3, #1
 80196e2:	4642      	mov	r2, r8
 80196e4:	e7e1      	b.n	80196aa <_printf_float+0x3ee>
 80196e6:	2301      	movs	r3, #1
 80196e8:	464a      	mov	r2, r9
 80196ea:	4631      	mov	r1, r6
 80196ec:	4628      	mov	r0, r5
 80196ee:	47b8      	blx	r7
 80196f0:	3001      	adds	r0, #1
 80196f2:	f43f ae3e 	beq.w	8019372 <_printf_float+0xb6>
 80196f6:	f108 0801 	add.w	r8, r8, #1
 80196fa:	68e3      	ldr	r3, [r4, #12]
 80196fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80196fe:	1a5b      	subs	r3, r3, r1
 8019700:	4543      	cmp	r3, r8
 8019702:	dcf0      	bgt.n	80196e6 <_printf_float+0x42a>
 8019704:	e6fc      	b.n	8019500 <_printf_float+0x244>
 8019706:	f04f 0800 	mov.w	r8, #0
 801970a:	f104 0919 	add.w	r9, r4, #25
 801970e:	e7f4      	b.n	80196fa <_printf_float+0x43e>

08019710 <__sfputc_r>:
 8019710:	6893      	ldr	r3, [r2, #8]
 8019712:	3b01      	subs	r3, #1
 8019714:	2b00      	cmp	r3, #0
 8019716:	b410      	push	{r4}
 8019718:	6093      	str	r3, [r2, #8]
 801971a:	da08      	bge.n	801972e <__sfputc_r+0x1e>
 801971c:	6994      	ldr	r4, [r2, #24]
 801971e:	42a3      	cmp	r3, r4
 8019720:	db01      	blt.n	8019726 <__sfputc_r+0x16>
 8019722:	290a      	cmp	r1, #10
 8019724:	d103      	bne.n	801972e <__sfputc_r+0x1e>
 8019726:	f85d 4b04 	ldr.w	r4, [sp], #4
 801972a:	f000 bea4 	b.w	801a476 <__swbuf_r>
 801972e:	6813      	ldr	r3, [r2, #0]
 8019730:	1c58      	adds	r0, r3, #1
 8019732:	6010      	str	r0, [r2, #0]
 8019734:	7019      	strb	r1, [r3, #0]
 8019736:	4608      	mov	r0, r1
 8019738:	f85d 4b04 	ldr.w	r4, [sp], #4
 801973c:	4770      	bx	lr

0801973e <__sfputs_r>:
 801973e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019740:	4606      	mov	r6, r0
 8019742:	460f      	mov	r7, r1
 8019744:	4614      	mov	r4, r2
 8019746:	18d5      	adds	r5, r2, r3
 8019748:	42ac      	cmp	r4, r5
 801974a:	d101      	bne.n	8019750 <__sfputs_r+0x12>
 801974c:	2000      	movs	r0, #0
 801974e:	e007      	b.n	8019760 <__sfputs_r+0x22>
 8019750:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019754:	463a      	mov	r2, r7
 8019756:	4630      	mov	r0, r6
 8019758:	f7ff ffda 	bl	8019710 <__sfputc_r>
 801975c:	1c43      	adds	r3, r0, #1
 801975e:	d1f3      	bne.n	8019748 <__sfputs_r+0xa>
 8019760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08019764 <_vfiprintf_r>:
 8019764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019768:	460d      	mov	r5, r1
 801976a:	b09d      	sub	sp, #116	@ 0x74
 801976c:	4614      	mov	r4, r2
 801976e:	4698      	mov	r8, r3
 8019770:	4606      	mov	r6, r0
 8019772:	b118      	cbz	r0, 801977c <_vfiprintf_r+0x18>
 8019774:	6a03      	ldr	r3, [r0, #32]
 8019776:	b90b      	cbnz	r3, 801977c <_vfiprintf_r+0x18>
 8019778:	f000 fd3c 	bl	801a1f4 <__sinit>
 801977c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801977e:	07d9      	lsls	r1, r3, #31
 8019780:	d405      	bmi.n	801978e <_vfiprintf_r+0x2a>
 8019782:	89ab      	ldrh	r3, [r5, #12]
 8019784:	059a      	lsls	r2, r3, #22
 8019786:	d402      	bmi.n	801978e <_vfiprintf_r+0x2a>
 8019788:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801978a:	f000 fffe 	bl	801a78a <__retarget_lock_acquire_recursive>
 801978e:	89ab      	ldrh	r3, [r5, #12]
 8019790:	071b      	lsls	r3, r3, #28
 8019792:	d501      	bpl.n	8019798 <_vfiprintf_r+0x34>
 8019794:	692b      	ldr	r3, [r5, #16]
 8019796:	b99b      	cbnz	r3, 80197c0 <_vfiprintf_r+0x5c>
 8019798:	4629      	mov	r1, r5
 801979a:	4630      	mov	r0, r6
 801979c:	f000 feaa 	bl	801a4f4 <__swsetup_r>
 80197a0:	b170      	cbz	r0, 80197c0 <_vfiprintf_r+0x5c>
 80197a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80197a4:	07dc      	lsls	r4, r3, #31
 80197a6:	d504      	bpl.n	80197b2 <_vfiprintf_r+0x4e>
 80197a8:	f04f 30ff 	mov.w	r0, #4294967295
 80197ac:	b01d      	add	sp, #116	@ 0x74
 80197ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80197b2:	89ab      	ldrh	r3, [r5, #12]
 80197b4:	0598      	lsls	r0, r3, #22
 80197b6:	d4f7      	bmi.n	80197a8 <_vfiprintf_r+0x44>
 80197b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80197ba:	f000 ffe7 	bl	801a78c <__retarget_lock_release_recursive>
 80197be:	e7f3      	b.n	80197a8 <_vfiprintf_r+0x44>
 80197c0:	2300      	movs	r3, #0
 80197c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80197c4:	2320      	movs	r3, #32
 80197c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80197ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80197ce:	2330      	movs	r3, #48	@ 0x30
 80197d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019980 <_vfiprintf_r+0x21c>
 80197d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80197d8:	f04f 0901 	mov.w	r9, #1
 80197dc:	4623      	mov	r3, r4
 80197de:	469a      	mov	sl, r3
 80197e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80197e4:	b10a      	cbz	r2, 80197ea <_vfiprintf_r+0x86>
 80197e6:	2a25      	cmp	r2, #37	@ 0x25
 80197e8:	d1f9      	bne.n	80197de <_vfiprintf_r+0x7a>
 80197ea:	ebba 0b04 	subs.w	fp, sl, r4
 80197ee:	d00b      	beq.n	8019808 <_vfiprintf_r+0xa4>
 80197f0:	465b      	mov	r3, fp
 80197f2:	4622      	mov	r2, r4
 80197f4:	4629      	mov	r1, r5
 80197f6:	4630      	mov	r0, r6
 80197f8:	f7ff ffa1 	bl	801973e <__sfputs_r>
 80197fc:	3001      	adds	r0, #1
 80197fe:	f000 80a7 	beq.w	8019950 <_vfiprintf_r+0x1ec>
 8019802:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019804:	445a      	add	r2, fp
 8019806:	9209      	str	r2, [sp, #36]	@ 0x24
 8019808:	f89a 3000 	ldrb.w	r3, [sl]
 801980c:	2b00      	cmp	r3, #0
 801980e:	f000 809f 	beq.w	8019950 <_vfiprintf_r+0x1ec>
 8019812:	2300      	movs	r3, #0
 8019814:	f04f 32ff 	mov.w	r2, #4294967295
 8019818:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801981c:	f10a 0a01 	add.w	sl, sl, #1
 8019820:	9304      	str	r3, [sp, #16]
 8019822:	9307      	str	r3, [sp, #28]
 8019824:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019828:	931a      	str	r3, [sp, #104]	@ 0x68
 801982a:	4654      	mov	r4, sl
 801982c:	2205      	movs	r2, #5
 801982e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019832:	4853      	ldr	r0, [pc, #332]	@ (8019980 <_vfiprintf_r+0x21c>)
 8019834:	f7e6 fccc 	bl	80001d0 <memchr>
 8019838:	9a04      	ldr	r2, [sp, #16]
 801983a:	b9d8      	cbnz	r0, 8019874 <_vfiprintf_r+0x110>
 801983c:	06d1      	lsls	r1, r2, #27
 801983e:	bf44      	itt	mi
 8019840:	2320      	movmi	r3, #32
 8019842:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019846:	0713      	lsls	r3, r2, #28
 8019848:	bf44      	itt	mi
 801984a:	232b      	movmi	r3, #43	@ 0x2b
 801984c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019850:	f89a 3000 	ldrb.w	r3, [sl]
 8019854:	2b2a      	cmp	r3, #42	@ 0x2a
 8019856:	d015      	beq.n	8019884 <_vfiprintf_r+0x120>
 8019858:	9a07      	ldr	r2, [sp, #28]
 801985a:	4654      	mov	r4, sl
 801985c:	2000      	movs	r0, #0
 801985e:	f04f 0c0a 	mov.w	ip, #10
 8019862:	4621      	mov	r1, r4
 8019864:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019868:	3b30      	subs	r3, #48	@ 0x30
 801986a:	2b09      	cmp	r3, #9
 801986c:	d94b      	bls.n	8019906 <_vfiprintf_r+0x1a2>
 801986e:	b1b0      	cbz	r0, 801989e <_vfiprintf_r+0x13a>
 8019870:	9207      	str	r2, [sp, #28]
 8019872:	e014      	b.n	801989e <_vfiprintf_r+0x13a>
 8019874:	eba0 0308 	sub.w	r3, r0, r8
 8019878:	fa09 f303 	lsl.w	r3, r9, r3
 801987c:	4313      	orrs	r3, r2
 801987e:	9304      	str	r3, [sp, #16]
 8019880:	46a2      	mov	sl, r4
 8019882:	e7d2      	b.n	801982a <_vfiprintf_r+0xc6>
 8019884:	9b03      	ldr	r3, [sp, #12]
 8019886:	1d19      	adds	r1, r3, #4
 8019888:	681b      	ldr	r3, [r3, #0]
 801988a:	9103      	str	r1, [sp, #12]
 801988c:	2b00      	cmp	r3, #0
 801988e:	bfbb      	ittet	lt
 8019890:	425b      	neglt	r3, r3
 8019892:	f042 0202 	orrlt.w	r2, r2, #2
 8019896:	9307      	strge	r3, [sp, #28]
 8019898:	9307      	strlt	r3, [sp, #28]
 801989a:	bfb8      	it	lt
 801989c:	9204      	strlt	r2, [sp, #16]
 801989e:	7823      	ldrb	r3, [r4, #0]
 80198a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80198a2:	d10a      	bne.n	80198ba <_vfiprintf_r+0x156>
 80198a4:	7863      	ldrb	r3, [r4, #1]
 80198a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80198a8:	d132      	bne.n	8019910 <_vfiprintf_r+0x1ac>
 80198aa:	9b03      	ldr	r3, [sp, #12]
 80198ac:	1d1a      	adds	r2, r3, #4
 80198ae:	681b      	ldr	r3, [r3, #0]
 80198b0:	9203      	str	r2, [sp, #12]
 80198b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80198b6:	3402      	adds	r4, #2
 80198b8:	9305      	str	r3, [sp, #20]
 80198ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019990 <_vfiprintf_r+0x22c>
 80198be:	7821      	ldrb	r1, [r4, #0]
 80198c0:	2203      	movs	r2, #3
 80198c2:	4650      	mov	r0, sl
 80198c4:	f7e6 fc84 	bl	80001d0 <memchr>
 80198c8:	b138      	cbz	r0, 80198da <_vfiprintf_r+0x176>
 80198ca:	9b04      	ldr	r3, [sp, #16]
 80198cc:	eba0 000a 	sub.w	r0, r0, sl
 80198d0:	2240      	movs	r2, #64	@ 0x40
 80198d2:	4082      	lsls	r2, r0
 80198d4:	4313      	orrs	r3, r2
 80198d6:	3401      	adds	r4, #1
 80198d8:	9304      	str	r3, [sp, #16]
 80198da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80198de:	4829      	ldr	r0, [pc, #164]	@ (8019984 <_vfiprintf_r+0x220>)
 80198e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80198e4:	2206      	movs	r2, #6
 80198e6:	f7e6 fc73 	bl	80001d0 <memchr>
 80198ea:	2800      	cmp	r0, #0
 80198ec:	d03f      	beq.n	801996e <_vfiprintf_r+0x20a>
 80198ee:	4b26      	ldr	r3, [pc, #152]	@ (8019988 <_vfiprintf_r+0x224>)
 80198f0:	bb1b      	cbnz	r3, 801993a <_vfiprintf_r+0x1d6>
 80198f2:	9b03      	ldr	r3, [sp, #12]
 80198f4:	3307      	adds	r3, #7
 80198f6:	f023 0307 	bic.w	r3, r3, #7
 80198fa:	3308      	adds	r3, #8
 80198fc:	9303      	str	r3, [sp, #12]
 80198fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019900:	443b      	add	r3, r7
 8019902:	9309      	str	r3, [sp, #36]	@ 0x24
 8019904:	e76a      	b.n	80197dc <_vfiprintf_r+0x78>
 8019906:	fb0c 3202 	mla	r2, ip, r2, r3
 801990a:	460c      	mov	r4, r1
 801990c:	2001      	movs	r0, #1
 801990e:	e7a8      	b.n	8019862 <_vfiprintf_r+0xfe>
 8019910:	2300      	movs	r3, #0
 8019912:	3401      	adds	r4, #1
 8019914:	9305      	str	r3, [sp, #20]
 8019916:	4619      	mov	r1, r3
 8019918:	f04f 0c0a 	mov.w	ip, #10
 801991c:	4620      	mov	r0, r4
 801991e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019922:	3a30      	subs	r2, #48	@ 0x30
 8019924:	2a09      	cmp	r2, #9
 8019926:	d903      	bls.n	8019930 <_vfiprintf_r+0x1cc>
 8019928:	2b00      	cmp	r3, #0
 801992a:	d0c6      	beq.n	80198ba <_vfiprintf_r+0x156>
 801992c:	9105      	str	r1, [sp, #20]
 801992e:	e7c4      	b.n	80198ba <_vfiprintf_r+0x156>
 8019930:	fb0c 2101 	mla	r1, ip, r1, r2
 8019934:	4604      	mov	r4, r0
 8019936:	2301      	movs	r3, #1
 8019938:	e7f0      	b.n	801991c <_vfiprintf_r+0x1b8>
 801993a:	ab03      	add	r3, sp, #12
 801993c:	9300      	str	r3, [sp, #0]
 801993e:	462a      	mov	r2, r5
 8019940:	4b12      	ldr	r3, [pc, #72]	@ (801998c <_vfiprintf_r+0x228>)
 8019942:	a904      	add	r1, sp, #16
 8019944:	4630      	mov	r0, r6
 8019946:	f7ff fcb9 	bl	80192bc <_printf_float>
 801994a:	4607      	mov	r7, r0
 801994c:	1c78      	adds	r0, r7, #1
 801994e:	d1d6      	bne.n	80198fe <_vfiprintf_r+0x19a>
 8019950:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019952:	07d9      	lsls	r1, r3, #31
 8019954:	d405      	bmi.n	8019962 <_vfiprintf_r+0x1fe>
 8019956:	89ab      	ldrh	r3, [r5, #12]
 8019958:	059a      	lsls	r2, r3, #22
 801995a:	d402      	bmi.n	8019962 <_vfiprintf_r+0x1fe>
 801995c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801995e:	f000 ff15 	bl	801a78c <__retarget_lock_release_recursive>
 8019962:	89ab      	ldrh	r3, [r5, #12]
 8019964:	065b      	lsls	r3, r3, #25
 8019966:	f53f af1f 	bmi.w	80197a8 <_vfiprintf_r+0x44>
 801996a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801996c:	e71e      	b.n	80197ac <_vfiprintf_r+0x48>
 801996e:	ab03      	add	r3, sp, #12
 8019970:	9300      	str	r3, [sp, #0]
 8019972:	462a      	mov	r2, r5
 8019974:	4b05      	ldr	r3, [pc, #20]	@ (801998c <_vfiprintf_r+0x228>)
 8019976:	a904      	add	r1, sp, #16
 8019978:	4630      	mov	r0, r6
 801997a:	f000 f883 	bl	8019a84 <_printf_i>
 801997e:	e7e4      	b.n	801994a <_vfiprintf_r+0x1e6>
 8019980:	08020328 	.word	0x08020328
 8019984:	08020332 	.word	0x08020332
 8019988:	080192bd 	.word	0x080192bd
 801998c:	0801973f 	.word	0x0801973f
 8019990:	0802032e 	.word	0x0802032e

08019994 <vfiprintf>:
 8019994:	4613      	mov	r3, r2
 8019996:	460a      	mov	r2, r1
 8019998:	4601      	mov	r1, r0
 801999a:	4802      	ldr	r0, [pc, #8]	@ (80199a4 <vfiprintf+0x10>)
 801999c:	6800      	ldr	r0, [r0, #0]
 801999e:	f7ff bee1 	b.w	8019764 <_vfiprintf_r>
 80199a2:	bf00      	nop
 80199a4:	20000160 	.word	0x20000160

080199a8 <_printf_common>:
 80199a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80199ac:	4616      	mov	r6, r2
 80199ae:	4698      	mov	r8, r3
 80199b0:	688a      	ldr	r2, [r1, #8]
 80199b2:	690b      	ldr	r3, [r1, #16]
 80199b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80199b8:	4293      	cmp	r3, r2
 80199ba:	bfb8      	it	lt
 80199bc:	4613      	movlt	r3, r2
 80199be:	6033      	str	r3, [r6, #0]
 80199c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80199c4:	4607      	mov	r7, r0
 80199c6:	460c      	mov	r4, r1
 80199c8:	b10a      	cbz	r2, 80199ce <_printf_common+0x26>
 80199ca:	3301      	adds	r3, #1
 80199cc:	6033      	str	r3, [r6, #0]
 80199ce:	6823      	ldr	r3, [r4, #0]
 80199d0:	0699      	lsls	r1, r3, #26
 80199d2:	bf42      	ittt	mi
 80199d4:	6833      	ldrmi	r3, [r6, #0]
 80199d6:	3302      	addmi	r3, #2
 80199d8:	6033      	strmi	r3, [r6, #0]
 80199da:	6825      	ldr	r5, [r4, #0]
 80199dc:	f015 0506 	ands.w	r5, r5, #6
 80199e0:	d106      	bne.n	80199f0 <_printf_common+0x48>
 80199e2:	f104 0a19 	add.w	sl, r4, #25
 80199e6:	68e3      	ldr	r3, [r4, #12]
 80199e8:	6832      	ldr	r2, [r6, #0]
 80199ea:	1a9b      	subs	r3, r3, r2
 80199ec:	42ab      	cmp	r3, r5
 80199ee:	dc26      	bgt.n	8019a3e <_printf_common+0x96>
 80199f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80199f4:	6822      	ldr	r2, [r4, #0]
 80199f6:	3b00      	subs	r3, #0
 80199f8:	bf18      	it	ne
 80199fa:	2301      	movne	r3, #1
 80199fc:	0692      	lsls	r2, r2, #26
 80199fe:	d42b      	bmi.n	8019a58 <_printf_common+0xb0>
 8019a00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019a04:	4641      	mov	r1, r8
 8019a06:	4638      	mov	r0, r7
 8019a08:	47c8      	blx	r9
 8019a0a:	3001      	adds	r0, #1
 8019a0c:	d01e      	beq.n	8019a4c <_printf_common+0xa4>
 8019a0e:	6823      	ldr	r3, [r4, #0]
 8019a10:	6922      	ldr	r2, [r4, #16]
 8019a12:	f003 0306 	and.w	r3, r3, #6
 8019a16:	2b04      	cmp	r3, #4
 8019a18:	bf02      	ittt	eq
 8019a1a:	68e5      	ldreq	r5, [r4, #12]
 8019a1c:	6833      	ldreq	r3, [r6, #0]
 8019a1e:	1aed      	subeq	r5, r5, r3
 8019a20:	68a3      	ldr	r3, [r4, #8]
 8019a22:	bf0c      	ite	eq
 8019a24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019a28:	2500      	movne	r5, #0
 8019a2a:	4293      	cmp	r3, r2
 8019a2c:	bfc4      	itt	gt
 8019a2e:	1a9b      	subgt	r3, r3, r2
 8019a30:	18ed      	addgt	r5, r5, r3
 8019a32:	2600      	movs	r6, #0
 8019a34:	341a      	adds	r4, #26
 8019a36:	42b5      	cmp	r5, r6
 8019a38:	d11a      	bne.n	8019a70 <_printf_common+0xc8>
 8019a3a:	2000      	movs	r0, #0
 8019a3c:	e008      	b.n	8019a50 <_printf_common+0xa8>
 8019a3e:	2301      	movs	r3, #1
 8019a40:	4652      	mov	r2, sl
 8019a42:	4641      	mov	r1, r8
 8019a44:	4638      	mov	r0, r7
 8019a46:	47c8      	blx	r9
 8019a48:	3001      	adds	r0, #1
 8019a4a:	d103      	bne.n	8019a54 <_printf_common+0xac>
 8019a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8019a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019a54:	3501      	adds	r5, #1
 8019a56:	e7c6      	b.n	80199e6 <_printf_common+0x3e>
 8019a58:	18e1      	adds	r1, r4, r3
 8019a5a:	1c5a      	adds	r2, r3, #1
 8019a5c:	2030      	movs	r0, #48	@ 0x30
 8019a5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019a62:	4422      	add	r2, r4
 8019a64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019a68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019a6c:	3302      	adds	r3, #2
 8019a6e:	e7c7      	b.n	8019a00 <_printf_common+0x58>
 8019a70:	2301      	movs	r3, #1
 8019a72:	4622      	mov	r2, r4
 8019a74:	4641      	mov	r1, r8
 8019a76:	4638      	mov	r0, r7
 8019a78:	47c8      	blx	r9
 8019a7a:	3001      	adds	r0, #1
 8019a7c:	d0e6      	beq.n	8019a4c <_printf_common+0xa4>
 8019a7e:	3601      	adds	r6, #1
 8019a80:	e7d9      	b.n	8019a36 <_printf_common+0x8e>
	...

08019a84 <_printf_i>:
 8019a84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019a88:	7e0f      	ldrb	r7, [r1, #24]
 8019a8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019a8c:	2f78      	cmp	r7, #120	@ 0x78
 8019a8e:	4691      	mov	r9, r2
 8019a90:	4680      	mov	r8, r0
 8019a92:	460c      	mov	r4, r1
 8019a94:	469a      	mov	sl, r3
 8019a96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019a9a:	d807      	bhi.n	8019aac <_printf_i+0x28>
 8019a9c:	2f62      	cmp	r7, #98	@ 0x62
 8019a9e:	d80a      	bhi.n	8019ab6 <_printf_i+0x32>
 8019aa0:	2f00      	cmp	r7, #0
 8019aa2:	f000 80d1 	beq.w	8019c48 <_printf_i+0x1c4>
 8019aa6:	2f58      	cmp	r7, #88	@ 0x58
 8019aa8:	f000 80b8 	beq.w	8019c1c <_printf_i+0x198>
 8019aac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019ab0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019ab4:	e03a      	b.n	8019b2c <_printf_i+0xa8>
 8019ab6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019aba:	2b15      	cmp	r3, #21
 8019abc:	d8f6      	bhi.n	8019aac <_printf_i+0x28>
 8019abe:	a101      	add	r1, pc, #4	@ (adr r1, 8019ac4 <_printf_i+0x40>)
 8019ac0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019ac4:	08019b1d 	.word	0x08019b1d
 8019ac8:	08019b31 	.word	0x08019b31
 8019acc:	08019aad 	.word	0x08019aad
 8019ad0:	08019aad 	.word	0x08019aad
 8019ad4:	08019aad 	.word	0x08019aad
 8019ad8:	08019aad 	.word	0x08019aad
 8019adc:	08019b31 	.word	0x08019b31
 8019ae0:	08019aad 	.word	0x08019aad
 8019ae4:	08019aad 	.word	0x08019aad
 8019ae8:	08019aad 	.word	0x08019aad
 8019aec:	08019aad 	.word	0x08019aad
 8019af0:	08019c2f 	.word	0x08019c2f
 8019af4:	08019b5b 	.word	0x08019b5b
 8019af8:	08019be9 	.word	0x08019be9
 8019afc:	08019aad 	.word	0x08019aad
 8019b00:	08019aad 	.word	0x08019aad
 8019b04:	08019c51 	.word	0x08019c51
 8019b08:	08019aad 	.word	0x08019aad
 8019b0c:	08019b5b 	.word	0x08019b5b
 8019b10:	08019aad 	.word	0x08019aad
 8019b14:	08019aad 	.word	0x08019aad
 8019b18:	08019bf1 	.word	0x08019bf1
 8019b1c:	6833      	ldr	r3, [r6, #0]
 8019b1e:	1d1a      	adds	r2, r3, #4
 8019b20:	681b      	ldr	r3, [r3, #0]
 8019b22:	6032      	str	r2, [r6, #0]
 8019b24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019b28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8019b2c:	2301      	movs	r3, #1
 8019b2e:	e09c      	b.n	8019c6a <_printf_i+0x1e6>
 8019b30:	6833      	ldr	r3, [r6, #0]
 8019b32:	6820      	ldr	r0, [r4, #0]
 8019b34:	1d19      	adds	r1, r3, #4
 8019b36:	6031      	str	r1, [r6, #0]
 8019b38:	0606      	lsls	r6, r0, #24
 8019b3a:	d501      	bpl.n	8019b40 <_printf_i+0xbc>
 8019b3c:	681d      	ldr	r5, [r3, #0]
 8019b3e:	e003      	b.n	8019b48 <_printf_i+0xc4>
 8019b40:	0645      	lsls	r5, r0, #25
 8019b42:	d5fb      	bpl.n	8019b3c <_printf_i+0xb8>
 8019b44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019b48:	2d00      	cmp	r5, #0
 8019b4a:	da03      	bge.n	8019b54 <_printf_i+0xd0>
 8019b4c:	232d      	movs	r3, #45	@ 0x2d
 8019b4e:	426d      	negs	r5, r5
 8019b50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019b54:	4858      	ldr	r0, [pc, #352]	@ (8019cb8 <_printf_i+0x234>)
 8019b56:	230a      	movs	r3, #10
 8019b58:	e011      	b.n	8019b7e <_printf_i+0xfa>
 8019b5a:	6821      	ldr	r1, [r4, #0]
 8019b5c:	6833      	ldr	r3, [r6, #0]
 8019b5e:	0608      	lsls	r0, r1, #24
 8019b60:	f853 5b04 	ldr.w	r5, [r3], #4
 8019b64:	d402      	bmi.n	8019b6c <_printf_i+0xe8>
 8019b66:	0649      	lsls	r1, r1, #25
 8019b68:	bf48      	it	mi
 8019b6a:	b2ad      	uxthmi	r5, r5
 8019b6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8019b6e:	4852      	ldr	r0, [pc, #328]	@ (8019cb8 <_printf_i+0x234>)
 8019b70:	6033      	str	r3, [r6, #0]
 8019b72:	bf14      	ite	ne
 8019b74:	230a      	movne	r3, #10
 8019b76:	2308      	moveq	r3, #8
 8019b78:	2100      	movs	r1, #0
 8019b7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019b7e:	6866      	ldr	r6, [r4, #4]
 8019b80:	60a6      	str	r6, [r4, #8]
 8019b82:	2e00      	cmp	r6, #0
 8019b84:	db05      	blt.n	8019b92 <_printf_i+0x10e>
 8019b86:	6821      	ldr	r1, [r4, #0]
 8019b88:	432e      	orrs	r6, r5
 8019b8a:	f021 0104 	bic.w	r1, r1, #4
 8019b8e:	6021      	str	r1, [r4, #0]
 8019b90:	d04b      	beq.n	8019c2a <_printf_i+0x1a6>
 8019b92:	4616      	mov	r6, r2
 8019b94:	fbb5 f1f3 	udiv	r1, r5, r3
 8019b98:	fb03 5711 	mls	r7, r3, r1, r5
 8019b9c:	5dc7      	ldrb	r7, [r0, r7]
 8019b9e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019ba2:	462f      	mov	r7, r5
 8019ba4:	42bb      	cmp	r3, r7
 8019ba6:	460d      	mov	r5, r1
 8019ba8:	d9f4      	bls.n	8019b94 <_printf_i+0x110>
 8019baa:	2b08      	cmp	r3, #8
 8019bac:	d10b      	bne.n	8019bc6 <_printf_i+0x142>
 8019bae:	6823      	ldr	r3, [r4, #0]
 8019bb0:	07df      	lsls	r7, r3, #31
 8019bb2:	d508      	bpl.n	8019bc6 <_printf_i+0x142>
 8019bb4:	6923      	ldr	r3, [r4, #16]
 8019bb6:	6861      	ldr	r1, [r4, #4]
 8019bb8:	4299      	cmp	r1, r3
 8019bba:	bfde      	ittt	le
 8019bbc:	2330      	movle	r3, #48	@ 0x30
 8019bbe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019bc2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8019bc6:	1b92      	subs	r2, r2, r6
 8019bc8:	6122      	str	r2, [r4, #16]
 8019bca:	f8cd a000 	str.w	sl, [sp]
 8019bce:	464b      	mov	r3, r9
 8019bd0:	aa03      	add	r2, sp, #12
 8019bd2:	4621      	mov	r1, r4
 8019bd4:	4640      	mov	r0, r8
 8019bd6:	f7ff fee7 	bl	80199a8 <_printf_common>
 8019bda:	3001      	adds	r0, #1
 8019bdc:	d14a      	bne.n	8019c74 <_printf_i+0x1f0>
 8019bde:	f04f 30ff 	mov.w	r0, #4294967295
 8019be2:	b004      	add	sp, #16
 8019be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019be8:	6823      	ldr	r3, [r4, #0]
 8019bea:	f043 0320 	orr.w	r3, r3, #32
 8019bee:	6023      	str	r3, [r4, #0]
 8019bf0:	4832      	ldr	r0, [pc, #200]	@ (8019cbc <_printf_i+0x238>)
 8019bf2:	2778      	movs	r7, #120	@ 0x78
 8019bf4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019bf8:	6823      	ldr	r3, [r4, #0]
 8019bfa:	6831      	ldr	r1, [r6, #0]
 8019bfc:	061f      	lsls	r7, r3, #24
 8019bfe:	f851 5b04 	ldr.w	r5, [r1], #4
 8019c02:	d402      	bmi.n	8019c0a <_printf_i+0x186>
 8019c04:	065f      	lsls	r7, r3, #25
 8019c06:	bf48      	it	mi
 8019c08:	b2ad      	uxthmi	r5, r5
 8019c0a:	6031      	str	r1, [r6, #0]
 8019c0c:	07d9      	lsls	r1, r3, #31
 8019c0e:	bf44      	itt	mi
 8019c10:	f043 0320 	orrmi.w	r3, r3, #32
 8019c14:	6023      	strmi	r3, [r4, #0]
 8019c16:	b11d      	cbz	r5, 8019c20 <_printf_i+0x19c>
 8019c18:	2310      	movs	r3, #16
 8019c1a:	e7ad      	b.n	8019b78 <_printf_i+0xf4>
 8019c1c:	4826      	ldr	r0, [pc, #152]	@ (8019cb8 <_printf_i+0x234>)
 8019c1e:	e7e9      	b.n	8019bf4 <_printf_i+0x170>
 8019c20:	6823      	ldr	r3, [r4, #0]
 8019c22:	f023 0320 	bic.w	r3, r3, #32
 8019c26:	6023      	str	r3, [r4, #0]
 8019c28:	e7f6      	b.n	8019c18 <_printf_i+0x194>
 8019c2a:	4616      	mov	r6, r2
 8019c2c:	e7bd      	b.n	8019baa <_printf_i+0x126>
 8019c2e:	6833      	ldr	r3, [r6, #0]
 8019c30:	6825      	ldr	r5, [r4, #0]
 8019c32:	6961      	ldr	r1, [r4, #20]
 8019c34:	1d18      	adds	r0, r3, #4
 8019c36:	6030      	str	r0, [r6, #0]
 8019c38:	062e      	lsls	r6, r5, #24
 8019c3a:	681b      	ldr	r3, [r3, #0]
 8019c3c:	d501      	bpl.n	8019c42 <_printf_i+0x1be>
 8019c3e:	6019      	str	r1, [r3, #0]
 8019c40:	e002      	b.n	8019c48 <_printf_i+0x1c4>
 8019c42:	0668      	lsls	r0, r5, #25
 8019c44:	d5fb      	bpl.n	8019c3e <_printf_i+0x1ba>
 8019c46:	8019      	strh	r1, [r3, #0]
 8019c48:	2300      	movs	r3, #0
 8019c4a:	6123      	str	r3, [r4, #16]
 8019c4c:	4616      	mov	r6, r2
 8019c4e:	e7bc      	b.n	8019bca <_printf_i+0x146>
 8019c50:	6833      	ldr	r3, [r6, #0]
 8019c52:	1d1a      	adds	r2, r3, #4
 8019c54:	6032      	str	r2, [r6, #0]
 8019c56:	681e      	ldr	r6, [r3, #0]
 8019c58:	6862      	ldr	r2, [r4, #4]
 8019c5a:	2100      	movs	r1, #0
 8019c5c:	4630      	mov	r0, r6
 8019c5e:	f7e6 fab7 	bl	80001d0 <memchr>
 8019c62:	b108      	cbz	r0, 8019c68 <_printf_i+0x1e4>
 8019c64:	1b80      	subs	r0, r0, r6
 8019c66:	6060      	str	r0, [r4, #4]
 8019c68:	6863      	ldr	r3, [r4, #4]
 8019c6a:	6123      	str	r3, [r4, #16]
 8019c6c:	2300      	movs	r3, #0
 8019c6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019c72:	e7aa      	b.n	8019bca <_printf_i+0x146>
 8019c74:	6923      	ldr	r3, [r4, #16]
 8019c76:	4632      	mov	r2, r6
 8019c78:	4649      	mov	r1, r9
 8019c7a:	4640      	mov	r0, r8
 8019c7c:	47d0      	blx	sl
 8019c7e:	3001      	adds	r0, #1
 8019c80:	d0ad      	beq.n	8019bde <_printf_i+0x15a>
 8019c82:	6823      	ldr	r3, [r4, #0]
 8019c84:	079b      	lsls	r3, r3, #30
 8019c86:	d413      	bmi.n	8019cb0 <_printf_i+0x22c>
 8019c88:	68e0      	ldr	r0, [r4, #12]
 8019c8a:	9b03      	ldr	r3, [sp, #12]
 8019c8c:	4298      	cmp	r0, r3
 8019c8e:	bfb8      	it	lt
 8019c90:	4618      	movlt	r0, r3
 8019c92:	e7a6      	b.n	8019be2 <_printf_i+0x15e>
 8019c94:	2301      	movs	r3, #1
 8019c96:	4632      	mov	r2, r6
 8019c98:	4649      	mov	r1, r9
 8019c9a:	4640      	mov	r0, r8
 8019c9c:	47d0      	blx	sl
 8019c9e:	3001      	adds	r0, #1
 8019ca0:	d09d      	beq.n	8019bde <_printf_i+0x15a>
 8019ca2:	3501      	adds	r5, #1
 8019ca4:	68e3      	ldr	r3, [r4, #12]
 8019ca6:	9903      	ldr	r1, [sp, #12]
 8019ca8:	1a5b      	subs	r3, r3, r1
 8019caa:	42ab      	cmp	r3, r5
 8019cac:	dcf2      	bgt.n	8019c94 <_printf_i+0x210>
 8019cae:	e7eb      	b.n	8019c88 <_printf_i+0x204>
 8019cb0:	2500      	movs	r5, #0
 8019cb2:	f104 0619 	add.w	r6, r4, #25
 8019cb6:	e7f5      	b.n	8019ca4 <_printf_i+0x220>
 8019cb8:	08020339 	.word	0x08020339
 8019cbc:	0802034a 	.word	0x0802034a

08019cc0 <_scanf_float>:
 8019cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019cc4:	b087      	sub	sp, #28
 8019cc6:	4691      	mov	r9, r2
 8019cc8:	9303      	str	r3, [sp, #12]
 8019cca:	688b      	ldr	r3, [r1, #8]
 8019ccc:	1e5a      	subs	r2, r3, #1
 8019cce:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8019cd2:	bf81      	itttt	hi
 8019cd4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8019cd8:	eb03 0b05 	addhi.w	fp, r3, r5
 8019cdc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8019ce0:	608b      	strhi	r3, [r1, #8]
 8019ce2:	680b      	ldr	r3, [r1, #0]
 8019ce4:	460a      	mov	r2, r1
 8019ce6:	f04f 0500 	mov.w	r5, #0
 8019cea:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8019cee:	f842 3b1c 	str.w	r3, [r2], #28
 8019cf2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8019cf6:	4680      	mov	r8, r0
 8019cf8:	460c      	mov	r4, r1
 8019cfa:	bf98      	it	ls
 8019cfc:	f04f 0b00 	movls.w	fp, #0
 8019d00:	9201      	str	r2, [sp, #4]
 8019d02:	4616      	mov	r6, r2
 8019d04:	46aa      	mov	sl, r5
 8019d06:	462f      	mov	r7, r5
 8019d08:	9502      	str	r5, [sp, #8]
 8019d0a:	68a2      	ldr	r2, [r4, #8]
 8019d0c:	b15a      	cbz	r2, 8019d26 <_scanf_float+0x66>
 8019d0e:	f8d9 3000 	ldr.w	r3, [r9]
 8019d12:	781b      	ldrb	r3, [r3, #0]
 8019d14:	2b4e      	cmp	r3, #78	@ 0x4e
 8019d16:	d863      	bhi.n	8019de0 <_scanf_float+0x120>
 8019d18:	2b40      	cmp	r3, #64	@ 0x40
 8019d1a:	d83b      	bhi.n	8019d94 <_scanf_float+0xd4>
 8019d1c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8019d20:	b2c8      	uxtb	r0, r1
 8019d22:	280e      	cmp	r0, #14
 8019d24:	d939      	bls.n	8019d9a <_scanf_float+0xda>
 8019d26:	b11f      	cbz	r7, 8019d30 <_scanf_float+0x70>
 8019d28:	6823      	ldr	r3, [r4, #0]
 8019d2a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8019d2e:	6023      	str	r3, [r4, #0]
 8019d30:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019d34:	f1ba 0f01 	cmp.w	sl, #1
 8019d38:	f200 8114 	bhi.w	8019f64 <_scanf_float+0x2a4>
 8019d3c:	9b01      	ldr	r3, [sp, #4]
 8019d3e:	429e      	cmp	r6, r3
 8019d40:	f200 8105 	bhi.w	8019f4e <_scanf_float+0x28e>
 8019d44:	2001      	movs	r0, #1
 8019d46:	b007      	add	sp, #28
 8019d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d4c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8019d50:	2a0d      	cmp	r2, #13
 8019d52:	d8e8      	bhi.n	8019d26 <_scanf_float+0x66>
 8019d54:	a101      	add	r1, pc, #4	@ (adr r1, 8019d5c <_scanf_float+0x9c>)
 8019d56:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8019d5a:	bf00      	nop
 8019d5c:	08019ea5 	.word	0x08019ea5
 8019d60:	08019d27 	.word	0x08019d27
 8019d64:	08019d27 	.word	0x08019d27
 8019d68:	08019d27 	.word	0x08019d27
 8019d6c:	08019f01 	.word	0x08019f01
 8019d70:	08019edb 	.word	0x08019edb
 8019d74:	08019d27 	.word	0x08019d27
 8019d78:	08019d27 	.word	0x08019d27
 8019d7c:	08019eb3 	.word	0x08019eb3
 8019d80:	08019d27 	.word	0x08019d27
 8019d84:	08019d27 	.word	0x08019d27
 8019d88:	08019d27 	.word	0x08019d27
 8019d8c:	08019d27 	.word	0x08019d27
 8019d90:	08019e6f 	.word	0x08019e6f
 8019d94:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8019d98:	e7da      	b.n	8019d50 <_scanf_float+0x90>
 8019d9a:	290e      	cmp	r1, #14
 8019d9c:	d8c3      	bhi.n	8019d26 <_scanf_float+0x66>
 8019d9e:	a001      	add	r0, pc, #4	@ (adr r0, 8019da4 <_scanf_float+0xe4>)
 8019da0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8019da4:	08019e5f 	.word	0x08019e5f
 8019da8:	08019d27 	.word	0x08019d27
 8019dac:	08019e5f 	.word	0x08019e5f
 8019db0:	08019eef 	.word	0x08019eef
 8019db4:	08019d27 	.word	0x08019d27
 8019db8:	08019e01 	.word	0x08019e01
 8019dbc:	08019e45 	.word	0x08019e45
 8019dc0:	08019e45 	.word	0x08019e45
 8019dc4:	08019e45 	.word	0x08019e45
 8019dc8:	08019e45 	.word	0x08019e45
 8019dcc:	08019e45 	.word	0x08019e45
 8019dd0:	08019e45 	.word	0x08019e45
 8019dd4:	08019e45 	.word	0x08019e45
 8019dd8:	08019e45 	.word	0x08019e45
 8019ddc:	08019e45 	.word	0x08019e45
 8019de0:	2b6e      	cmp	r3, #110	@ 0x6e
 8019de2:	d809      	bhi.n	8019df8 <_scanf_float+0x138>
 8019de4:	2b60      	cmp	r3, #96	@ 0x60
 8019de6:	d8b1      	bhi.n	8019d4c <_scanf_float+0x8c>
 8019de8:	2b54      	cmp	r3, #84	@ 0x54
 8019dea:	d07b      	beq.n	8019ee4 <_scanf_float+0x224>
 8019dec:	2b59      	cmp	r3, #89	@ 0x59
 8019dee:	d19a      	bne.n	8019d26 <_scanf_float+0x66>
 8019df0:	2d07      	cmp	r5, #7
 8019df2:	d198      	bne.n	8019d26 <_scanf_float+0x66>
 8019df4:	2508      	movs	r5, #8
 8019df6:	e02f      	b.n	8019e58 <_scanf_float+0x198>
 8019df8:	2b74      	cmp	r3, #116	@ 0x74
 8019dfa:	d073      	beq.n	8019ee4 <_scanf_float+0x224>
 8019dfc:	2b79      	cmp	r3, #121	@ 0x79
 8019dfe:	e7f6      	b.n	8019dee <_scanf_float+0x12e>
 8019e00:	6821      	ldr	r1, [r4, #0]
 8019e02:	05c8      	lsls	r0, r1, #23
 8019e04:	d51e      	bpl.n	8019e44 <_scanf_float+0x184>
 8019e06:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8019e0a:	6021      	str	r1, [r4, #0]
 8019e0c:	3701      	adds	r7, #1
 8019e0e:	f1bb 0f00 	cmp.w	fp, #0
 8019e12:	d003      	beq.n	8019e1c <_scanf_float+0x15c>
 8019e14:	3201      	adds	r2, #1
 8019e16:	f10b 3bff 	add.w	fp, fp, #4294967295
 8019e1a:	60a2      	str	r2, [r4, #8]
 8019e1c:	68a3      	ldr	r3, [r4, #8]
 8019e1e:	3b01      	subs	r3, #1
 8019e20:	60a3      	str	r3, [r4, #8]
 8019e22:	6923      	ldr	r3, [r4, #16]
 8019e24:	3301      	adds	r3, #1
 8019e26:	6123      	str	r3, [r4, #16]
 8019e28:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8019e2c:	3b01      	subs	r3, #1
 8019e2e:	2b00      	cmp	r3, #0
 8019e30:	f8c9 3004 	str.w	r3, [r9, #4]
 8019e34:	f340 8082 	ble.w	8019f3c <_scanf_float+0x27c>
 8019e38:	f8d9 3000 	ldr.w	r3, [r9]
 8019e3c:	3301      	adds	r3, #1
 8019e3e:	f8c9 3000 	str.w	r3, [r9]
 8019e42:	e762      	b.n	8019d0a <_scanf_float+0x4a>
 8019e44:	eb1a 0105 	adds.w	r1, sl, r5
 8019e48:	f47f af6d 	bne.w	8019d26 <_scanf_float+0x66>
 8019e4c:	6822      	ldr	r2, [r4, #0]
 8019e4e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8019e52:	6022      	str	r2, [r4, #0]
 8019e54:	460d      	mov	r5, r1
 8019e56:	468a      	mov	sl, r1
 8019e58:	f806 3b01 	strb.w	r3, [r6], #1
 8019e5c:	e7de      	b.n	8019e1c <_scanf_float+0x15c>
 8019e5e:	6822      	ldr	r2, [r4, #0]
 8019e60:	0610      	lsls	r0, r2, #24
 8019e62:	f57f af60 	bpl.w	8019d26 <_scanf_float+0x66>
 8019e66:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8019e6a:	6022      	str	r2, [r4, #0]
 8019e6c:	e7f4      	b.n	8019e58 <_scanf_float+0x198>
 8019e6e:	f1ba 0f00 	cmp.w	sl, #0
 8019e72:	d10c      	bne.n	8019e8e <_scanf_float+0x1ce>
 8019e74:	b977      	cbnz	r7, 8019e94 <_scanf_float+0x1d4>
 8019e76:	6822      	ldr	r2, [r4, #0]
 8019e78:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8019e7c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8019e80:	d108      	bne.n	8019e94 <_scanf_float+0x1d4>
 8019e82:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8019e86:	6022      	str	r2, [r4, #0]
 8019e88:	f04f 0a01 	mov.w	sl, #1
 8019e8c:	e7e4      	b.n	8019e58 <_scanf_float+0x198>
 8019e8e:	f1ba 0f02 	cmp.w	sl, #2
 8019e92:	d050      	beq.n	8019f36 <_scanf_float+0x276>
 8019e94:	2d01      	cmp	r5, #1
 8019e96:	d002      	beq.n	8019e9e <_scanf_float+0x1de>
 8019e98:	2d04      	cmp	r5, #4
 8019e9a:	f47f af44 	bne.w	8019d26 <_scanf_float+0x66>
 8019e9e:	3501      	adds	r5, #1
 8019ea0:	b2ed      	uxtb	r5, r5
 8019ea2:	e7d9      	b.n	8019e58 <_scanf_float+0x198>
 8019ea4:	f1ba 0f01 	cmp.w	sl, #1
 8019ea8:	f47f af3d 	bne.w	8019d26 <_scanf_float+0x66>
 8019eac:	f04f 0a02 	mov.w	sl, #2
 8019eb0:	e7d2      	b.n	8019e58 <_scanf_float+0x198>
 8019eb2:	b975      	cbnz	r5, 8019ed2 <_scanf_float+0x212>
 8019eb4:	2f00      	cmp	r7, #0
 8019eb6:	f47f af37 	bne.w	8019d28 <_scanf_float+0x68>
 8019eba:	6822      	ldr	r2, [r4, #0]
 8019ebc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8019ec0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8019ec4:	f040 8103 	bne.w	801a0ce <_scanf_float+0x40e>
 8019ec8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8019ecc:	6022      	str	r2, [r4, #0]
 8019ece:	2501      	movs	r5, #1
 8019ed0:	e7c2      	b.n	8019e58 <_scanf_float+0x198>
 8019ed2:	2d03      	cmp	r5, #3
 8019ed4:	d0e3      	beq.n	8019e9e <_scanf_float+0x1de>
 8019ed6:	2d05      	cmp	r5, #5
 8019ed8:	e7df      	b.n	8019e9a <_scanf_float+0x1da>
 8019eda:	2d02      	cmp	r5, #2
 8019edc:	f47f af23 	bne.w	8019d26 <_scanf_float+0x66>
 8019ee0:	2503      	movs	r5, #3
 8019ee2:	e7b9      	b.n	8019e58 <_scanf_float+0x198>
 8019ee4:	2d06      	cmp	r5, #6
 8019ee6:	f47f af1e 	bne.w	8019d26 <_scanf_float+0x66>
 8019eea:	2507      	movs	r5, #7
 8019eec:	e7b4      	b.n	8019e58 <_scanf_float+0x198>
 8019eee:	6822      	ldr	r2, [r4, #0]
 8019ef0:	0591      	lsls	r1, r2, #22
 8019ef2:	f57f af18 	bpl.w	8019d26 <_scanf_float+0x66>
 8019ef6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8019efa:	6022      	str	r2, [r4, #0]
 8019efc:	9702      	str	r7, [sp, #8]
 8019efe:	e7ab      	b.n	8019e58 <_scanf_float+0x198>
 8019f00:	6822      	ldr	r2, [r4, #0]
 8019f02:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8019f06:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8019f0a:	d005      	beq.n	8019f18 <_scanf_float+0x258>
 8019f0c:	0550      	lsls	r0, r2, #21
 8019f0e:	f57f af0a 	bpl.w	8019d26 <_scanf_float+0x66>
 8019f12:	2f00      	cmp	r7, #0
 8019f14:	f000 80db 	beq.w	801a0ce <_scanf_float+0x40e>
 8019f18:	0591      	lsls	r1, r2, #22
 8019f1a:	bf58      	it	pl
 8019f1c:	9902      	ldrpl	r1, [sp, #8]
 8019f1e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8019f22:	bf58      	it	pl
 8019f24:	1a79      	subpl	r1, r7, r1
 8019f26:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8019f2a:	bf58      	it	pl
 8019f2c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8019f30:	6022      	str	r2, [r4, #0]
 8019f32:	2700      	movs	r7, #0
 8019f34:	e790      	b.n	8019e58 <_scanf_float+0x198>
 8019f36:	f04f 0a03 	mov.w	sl, #3
 8019f3a:	e78d      	b.n	8019e58 <_scanf_float+0x198>
 8019f3c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8019f40:	4649      	mov	r1, r9
 8019f42:	4640      	mov	r0, r8
 8019f44:	4798      	blx	r3
 8019f46:	2800      	cmp	r0, #0
 8019f48:	f43f aedf 	beq.w	8019d0a <_scanf_float+0x4a>
 8019f4c:	e6eb      	b.n	8019d26 <_scanf_float+0x66>
 8019f4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8019f52:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8019f56:	464a      	mov	r2, r9
 8019f58:	4640      	mov	r0, r8
 8019f5a:	4798      	blx	r3
 8019f5c:	6923      	ldr	r3, [r4, #16]
 8019f5e:	3b01      	subs	r3, #1
 8019f60:	6123      	str	r3, [r4, #16]
 8019f62:	e6eb      	b.n	8019d3c <_scanf_float+0x7c>
 8019f64:	1e6b      	subs	r3, r5, #1
 8019f66:	2b06      	cmp	r3, #6
 8019f68:	d824      	bhi.n	8019fb4 <_scanf_float+0x2f4>
 8019f6a:	2d02      	cmp	r5, #2
 8019f6c:	d836      	bhi.n	8019fdc <_scanf_float+0x31c>
 8019f6e:	9b01      	ldr	r3, [sp, #4]
 8019f70:	429e      	cmp	r6, r3
 8019f72:	f67f aee7 	bls.w	8019d44 <_scanf_float+0x84>
 8019f76:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8019f7a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8019f7e:	464a      	mov	r2, r9
 8019f80:	4640      	mov	r0, r8
 8019f82:	4798      	blx	r3
 8019f84:	6923      	ldr	r3, [r4, #16]
 8019f86:	3b01      	subs	r3, #1
 8019f88:	6123      	str	r3, [r4, #16]
 8019f8a:	e7f0      	b.n	8019f6e <_scanf_float+0x2ae>
 8019f8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8019f90:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8019f94:	464a      	mov	r2, r9
 8019f96:	4640      	mov	r0, r8
 8019f98:	4798      	blx	r3
 8019f9a:	6923      	ldr	r3, [r4, #16]
 8019f9c:	3b01      	subs	r3, #1
 8019f9e:	6123      	str	r3, [r4, #16]
 8019fa0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019fa4:	fa5f fa8a 	uxtb.w	sl, sl
 8019fa8:	f1ba 0f02 	cmp.w	sl, #2
 8019fac:	d1ee      	bne.n	8019f8c <_scanf_float+0x2cc>
 8019fae:	3d03      	subs	r5, #3
 8019fb0:	b2ed      	uxtb	r5, r5
 8019fb2:	1b76      	subs	r6, r6, r5
 8019fb4:	6823      	ldr	r3, [r4, #0]
 8019fb6:	05da      	lsls	r2, r3, #23
 8019fb8:	d530      	bpl.n	801a01c <_scanf_float+0x35c>
 8019fba:	055b      	lsls	r3, r3, #21
 8019fbc:	d511      	bpl.n	8019fe2 <_scanf_float+0x322>
 8019fbe:	9b01      	ldr	r3, [sp, #4]
 8019fc0:	429e      	cmp	r6, r3
 8019fc2:	f67f aebf 	bls.w	8019d44 <_scanf_float+0x84>
 8019fc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8019fca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8019fce:	464a      	mov	r2, r9
 8019fd0:	4640      	mov	r0, r8
 8019fd2:	4798      	blx	r3
 8019fd4:	6923      	ldr	r3, [r4, #16]
 8019fd6:	3b01      	subs	r3, #1
 8019fd8:	6123      	str	r3, [r4, #16]
 8019fda:	e7f0      	b.n	8019fbe <_scanf_float+0x2fe>
 8019fdc:	46aa      	mov	sl, r5
 8019fde:	46b3      	mov	fp, r6
 8019fe0:	e7de      	b.n	8019fa0 <_scanf_float+0x2e0>
 8019fe2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8019fe6:	6923      	ldr	r3, [r4, #16]
 8019fe8:	2965      	cmp	r1, #101	@ 0x65
 8019fea:	f103 33ff 	add.w	r3, r3, #4294967295
 8019fee:	f106 35ff 	add.w	r5, r6, #4294967295
 8019ff2:	6123      	str	r3, [r4, #16]
 8019ff4:	d00c      	beq.n	801a010 <_scanf_float+0x350>
 8019ff6:	2945      	cmp	r1, #69	@ 0x45
 8019ff8:	d00a      	beq.n	801a010 <_scanf_float+0x350>
 8019ffa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8019ffe:	464a      	mov	r2, r9
 801a000:	4640      	mov	r0, r8
 801a002:	4798      	blx	r3
 801a004:	6923      	ldr	r3, [r4, #16]
 801a006:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801a00a:	3b01      	subs	r3, #1
 801a00c:	1eb5      	subs	r5, r6, #2
 801a00e:	6123      	str	r3, [r4, #16]
 801a010:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a014:	464a      	mov	r2, r9
 801a016:	4640      	mov	r0, r8
 801a018:	4798      	blx	r3
 801a01a:	462e      	mov	r6, r5
 801a01c:	6822      	ldr	r2, [r4, #0]
 801a01e:	f012 0210 	ands.w	r2, r2, #16
 801a022:	d001      	beq.n	801a028 <_scanf_float+0x368>
 801a024:	2000      	movs	r0, #0
 801a026:	e68e      	b.n	8019d46 <_scanf_float+0x86>
 801a028:	7032      	strb	r2, [r6, #0]
 801a02a:	6823      	ldr	r3, [r4, #0]
 801a02c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801a030:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801a034:	d125      	bne.n	801a082 <_scanf_float+0x3c2>
 801a036:	9b02      	ldr	r3, [sp, #8]
 801a038:	429f      	cmp	r7, r3
 801a03a:	d00a      	beq.n	801a052 <_scanf_float+0x392>
 801a03c:	1bda      	subs	r2, r3, r7
 801a03e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801a042:	429e      	cmp	r6, r3
 801a044:	bf28      	it	cs
 801a046:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801a04a:	4922      	ldr	r1, [pc, #136]	@ (801a0d4 <_scanf_float+0x414>)
 801a04c:	4630      	mov	r0, r6
 801a04e:	f000 f97f 	bl	801a350 <siprintf>
 801a052:	9901      	ldr	r1, [sp, #4]
 801a054:	2200      	movs	r2, #0
 801a056:	4640      	mov	r0, r8
 801a058:	f002 fdfa 	bl	801cc50 <_strtod_r>
 801a05c:	9b03      	ldr	r3, [sp, #12]
 801a05e:	6821      	ldr	r1, [r4, #0]
 801a060:	681b      	ldr	r3, [r3, #0]
 801a062:	f011 0f02 	tst.w	r1, #2
 801a066:	ec57 6b10 	vmov	r6, r7, d0
 801a06a:	f103 0204 	add.w	r2, r3, #4
 801a06e:	d015      	beq.n	801a09c <_scanf_float+0x3dc>
 801a070:	9903      	ldr	r1, [sp, #12]
 801a072:	600a      	str	r2, [r1, #0]
 801a074:	681b      	ldr	r3, [r3, #0]
 801a076:	e9c3 6700 	strd	r6, r7, [r3]
 801a07a:	68e3      	ldr	r3, [r4, #12]
 801a07c:	3301      	adds	r3, #1
 801a07e:	60e3      	str	r3, [r4, #12]
 801a080:	e7d0      	b.n	801a024 <_scanf_float+0x364>
 801a082:	9b04      	ldr	r3, [sp, #16]
 801a084:	2b00      	cmp	r3, #0
 801a086:	d0e4      	beq.n	801a052 <_scanf_float+0x392>
 801a088:	9905      	ldr	r1, [sp, #20]
 801a08a:	230a      	movs	r3, #10
 801a08c:	3101      	adds	r1, #1
 801a08e:	4640      	mov	r0, r8
 801a090:	f002 fe5e 	bl	801cd50 <_strtol_r>
 801a094:	9b04      	ldr	r3, [sp, #16]
 801a096:	9e05      	ldr	r6, [sp, #20]
 801a098:	1ac2      	subs	r2, r0, r3
 801a09a:	e7d0      	b.n	801a03e <_scanf_float+0x37e>
 801a09c:	f011 0f04 	tst.w	r1, #4
 801a0a0:	9903      	ldr	r1, [sp, #12]
 801a0a2:	600a      	str	r2, [r1, #0]
 801a0a4:	d1e6      	bne.n	801a074 <_scanf_float+0x3b4>
 801a0a6:	681d      	ldr	r5, [r3, #0]
 801a0a8:	4632      	mov	r2, r6
 801a0aa:	463b      	mov	r3, r7
 801a0ac:	4630      	mov	r0, r6
 801a0ae:	4639      	mov	r1, r7
 801a0b0:	f7e6 fd3c 	bl	8000b2c <__aeabi_dcmpun>
 801a0b4:	b128      	cbz	r0, 801a0c2 <_scanf_float+0x402>
 801a0b6:	4808      	ldr	r0, [pc, #32]	@ (801a0d8 <_scanf_float+0x418>)
 801a0b8:	f7fd fe06 	bl	8017cc8 <nanf>
 801a0bc:	ed85 0a00 	vstr	s0, [r5]
 801a0c0:	e7db      	b.n	801a07a <_scanf_float+0x3ba>
 801a0c2:	4630      	mov	r0, r6
 801a0c4:	4639      	mov	r1, r7
 801a0c6:	f7e6 fd8f 	bl	8000be8 <__aeabi_d2f>
 801a0ca:	6028      	str	r0, [r5, #0]
 801a0cc:	e7d5      	b.n	801a07a <_scanf_float+0x3ba>
 801a0ce:	2700      	movs	r7, #0
 801a0d0:	e62e      	b.n	8019d30 <_scanf_float+0x70>
 801a0d2:	bf00      	nop
 801a0d4:	0802035b 	.word	0x0802035b
 801a0d8:	0802039b 	.word	0x0802039b

0801a0dc <std>:
 801a0dc:	2300      	movs	r3, #0
 801a0de:	b510      	push	{r4, lr}
 801a0e0:	4604      	mov	r4, r0
 801a0e2:	e9c0 3300 	strd	r3, r3, [r0]
 801a0e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a0ea:	6083      	str	r3, [r0, #8]
 801a0ec:	8181      	strh	r1, [r0, #12]
 801a0ee:	6643      	str	r3, [r0, #100]	@ 0x64
 801a0f0:	81c2      	strh	r2, [r0, #14]
 801a0f2:	6183      	str	r3, [r0, #24]
 801a0f4:	4619      	mov	r1, r3
 801a0f6:	2208      	movs	r2, #8
 801a0f8:	305c      	adds	r0, #92	@ 0x5c
 801a0fa:	f000 fa6b 	bl	801a5d4 <memset>
 801a0fe:	4b0d      	ldr	r3, [pc, #52]	@ (801a134 <std+0x58>)
 801a100:	6263      	str	r3, [r4, #36]	@ 0x24
 801a102:	4b0d      	ldr	r3, [pc, #52]	@ (801a138 <std+0x5c>)
 801a104:	62a3      	str	r3, [r4, #40]	@ 0x28
 801a106:	4b0d      	ldr	r3, [pc, #52]	@ (801a13c <std+0x60>)
 801a108:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801a10a:	4b0d      	ldr	r3, [pc, #52]	@ (801a140 <std+0x64>)
 801a10c:	6323      	str	r3, [r4, #48]	@ 0x30
 801a10e:	4b0d      	ldr	r3, [pc, #52]	@ (801a144 <std+0x68>)
 801a110:	6224      	str	r4, [r4, #32]
 801a112:	429c      	cmp	r4, r3
 801a114:	d006      	beq.n	801a124 <std+0x48>
 801a116:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801a11a:	4294      	cmp	r4, r2
 801a11c:	d002      	beq.n	801a124 <std+0x48>
 801a11e:	33d0      	adds	r3, #208	@ 0xd0
 801a120:	429c      	cmp	r4, r3
 801a122:	d105      	bne.n	801a130 <std+0x54>
 801a124:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801a128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a12c:	f000 bb2c 	b.w	801a788 <__retarget_lock_init_recursive>
 801a130:	bd10      	pop	{r4, pc}
 801a132:	bf00      	nop
 801a134:	0801a3ed 	.word	0x0801a3ed
 801a138:	0801a413 	.word	0x0801a413
 801a13c:	0801a44b 	.word	0x0801a44b
 801a140:	0801a46f 	.word	0x0801a46f
 801a144:	2000c804 	.word	0x2000c804

0801a148 <stdio_exit_handler>:
 801a148:	4a02      	ldr	r2, [pc, #8]	@ (801a154 <stdio_exit_handler+0xc>)
 801a14a:	4903      	ldr	r1, [pc, #12]	@ (801a158 <stdio_exit_handler+0x10>)
 801a14c:	4803      	ldr	r0, [pc, #12]	@ (801a15c <stdio_exit_handler+0x14>)
 801a14e:	f000 b869 	b.w	801a224 <_fwalk_sglue>
 801a152:	bf00      	nop
 801a154:	20000154 	.word	0x20000154
 801a158:	0801d749 	.word	0x0801d749
 801a15c:	20000164 	.word	0x20000164

0801a160 <cleanup_stdio>:
 801a160:	6841      	ldr	r1, [r0, #4]
 801a162:	4b0c      	ldr	r3, [pc, #48]	@ (801a194 <cleanup_stdio+0x34>)
 801a164:	4299      	cmp	r1, r3
 801a166:	b510      	push	{r4, lr}
 801a168:	4604      	mov	r4, r0
 801a16a:	d001      	beq.n	801a170 <cleanup_stdio+0x10>
 801a16c:	f003 faec 	bl	801d748 <_fflush_r>
 801a170:	68a1      	ldr	r1, [r4, #8]
 801a172:	4b09      	ldr	r3, [pc, #36]	@ (801a198 <cleanup_stdio+0x38>)
 801a174:	4299      	cmp	r1, r3
 801a176:	d002      	beq.n	801a17e <cleanup_stdio+0x1e>
 801a178:	4620      	mov	r0, r4
 801a17a:	f003 fae5 	bl	801d748 <_fflush_r>
 801a17e:	68e1      	ldr	r1, [r4, #12]
 801a180:	4b06      	ldr	r3, [pc, #24]	@ (801a19c <cleanup_stdio+0x3c>)
 801a182:	4299      	cmp	r1, r3
 801a184:	d004      	beq.n	801a190 <cleanup_stdio+0x30>
 801a186:	4620      	mov	r0, r4
 801a188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a18c:	f003 badc 	b.w	801d748 <_fflush_r>
 801a190:	bd10      	pop	{r4, pc}
 801a192:	bf00      	nop
 801a194:	2000c804 	.word	0x2000c804
 801a198:	2000c86c 	.word	0x2000c86c
 801a19c:	2000c8d4 	.word	0x2000c8d4

0801a1a0 <global_stdio_init.part.0>:
 801a1a0:	b510      	push	{r4, lr}
 801a1a2:	4b0b      	ldr	r3, [pc, #44]	@ (801a1d0 <global_stdio_init.part.0+0x30>)
 801a1a4:	4c0b      	ldr	r4, [pc, #44]	@ (801a1d4 <global_stdio_init.part.0+0x34>)
 801a1a6:	4a0c      	ldr	r2, [pc, #48]	@ (801a1d8 <global_stdio_init.part.0+0x38>)
 801a1a8:	601a      	str	r2, [r3, #0]
 801a1aa:	4620      	mov	r0, r4
 801a1ac:	2200      	movs	r2, #0
 801a1ae:	2104      	movs	r1, #4
 801a1b0:	f7ff ff94 	bl	801a0dc <std>
 801a1b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801a1b8:	2201      	movs	r2, #1
 801a1ba:	2109      	movs	r1, #9
 801a1bc:	f7ff ff8e 	bl	801a0dc <std>
 801a1c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801a1c4:	2202      	movs	r2, #2
 801a1c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a1ca:	2112      	movs	r1, #18
 801a1cc:	f7ff bf86 	b.w	801a0dc <std>
 801a1d0:	2000c93c 	.word	0x2000c93c
 801a1d4:	2000c804 	.word	0x2000c804
 801a1d8:	0801a149 	.word	0x0801a149

0801a1dc <__sfp_lock_acquire>:
 801a1dc:	4801      	ldr	r0, [pc, #4]	@ (801a1e4 <__sfp_lock_acquire+0x8>)
 801a1de:	f000 bad4 	b.w	801a78a <__retarget_lock_acquire_recursive>
 801a1e2:	bf00      	nop
 801a1e4:	2000c945 	.word	0x2000c945

0801a1e8 <__sfp_lock_release>:
 801a1e8:	4801      	ldr	r0, [pc, #4]	@ (801a1f0 <__sfp_lock_release+0x8>)
 801a1ea:	f000 bacf 	b.w	801a78c <__retarget_lock_release_recursive>
 801a1ee:	bf00      	nop
 801a1f0:	2000c945 	.word	0x2000c945

0801a1f4 <__sinit>:
 801a1f4:	b510      	push	{r4, lr}
 801a1f6:	4604      	mov	r4, r0
 801a1f8:	f7ff fff0 	bl	801a1dc <__sfp_lock_acquire>
 801a1fc:	6a23      	ldr	r3, [r4, #32]
 801a1fe:	b11b      	cbz	r3, 801a208 <__sinit+0x14>
 801a200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a204:	f7ff bff0 	b.w	801a1e8 <__sfp_lock_release>
 801a208:	4b04      	ldr	r3, [pc, #16]	@ (801a21c <__sinit+0x28>)
 801a20a:	6223      	str	r3, [r4, #32]
 801a20c:	4b04      	ldr	r3, [pc, #16]	@ (801a220 <__sinit+0x2c>)
 801a20e:	681b      	ldr	r3, [r3, #0]
 801a210:	2b00      	cmp	r3, #0
 801a212:	d1f5      	bne.n	801a200 <__sinit+0xc>
 801a214:	f7ff ffc4 	bl	801a1a0 <global_stdio_init.part.0>
 801a218:	e7f2      	b.n	801a200 <__sinit+0xc>
 801a21a:	bf00      	nop
 801a21c:	0801a161 	.word	0x0801a161
 801a220:	2000c93c 	.word	0x2000c93c

0801a224 <_fwalk_sglue>:
 801a224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a228:	4607      	mov	r7, r0
 801a22a:	4688      	mov	r8, r1
 801a22c:	4614      	mov	r4, r2
 801a22e:	2600      	movs	r6, #0
 801a230:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a234:	f1b9 0901 	subs.w	r9, r9, #1
 801a238:	d505      	bpl.n	801a246 <_fwalk_sglue+0x22>
 801a23a:	6824      	ldr	r4, [r4, #0]
 801a23c:	2c00      	cmp	r4, #0
 801a23e:	d1f7      	bne.n	801a230 <_fwalk_sglue+0xc>
 801a240:	4630      	mov	r0, r6
 801a242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a246:	89ab      	ldrh	r3, [r5, #12]
 801a248:	2b01      	cmp	r3, #1
 801a24a:	d907      	bls.n	801a25c <_fwalk_sglue+0x38>
 801a24c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a250:	3301      	adds	r3, #1
 801a252:	d003      	beq.n	801a25c <_fwalk_sglue+0x38>
 801a254:	4629      	mov	r1, r5
 801a256:	4638      	mov	r0, r7
 801a258:	47c0      	blx	r8
 801a25a:	4306      	orrs	r6, r0
 801a25c:	3568      	adds	r5, #104	@ 0x68
 801a25e:	e7e9      	b.n	801a234 <_fwalk_sglue+0x10>

0801a260 <iprintf>:
 801a260:	b40f      	push	{r0, r1, r2, r3}
 801a262:	b507      	push	{r0, r1, r2, lr}
 801a264:	4906      	ldr	r1, [pc, #24]	@ (801a280 <iprintf+0x20>)
 801a266:	ab04      	add	r3, sp, #16
 801a268:	6808      	ldr	r0, [r1, #0]
 801a26a:	f853 2b04 	ldr.w	r2, [r3], #4
 801a26e:	6881      	ldr	r1, [r0, #8]
 801a270:	9301      	str	r3, [sp, #4]
 801a272:	f7ff fa77 	bl	8019764 <_vfiprintf_r>
 801a276:	b003      	add	sp, #12
 801a278:	f85d eb04 	ldr.w	lr, [sp], #4
 801a27c:	b004      	add	sp, #16
 801a27e:	4770      	bx	lr
 801a280:	20000160 	.word	0x20000160

0801a284 <putchar>:
 801a284:	4b02      	ldr	r3, [pc, #8]	@ (801a290 <putchar+0xc>)
 801a286:	4601      	mov	r1, r0
 801a288:	6818      	ldr	r0, [r3, #0]
 801a28a:	6882      	ldr	r2, [r0, #8]
 801a28c:	f003 baf8 	b.w	801d880 <_putc_r>
 801a290:	20000160 	.word	0x20000160

0801a294 <_puts_r>:
 801a294:	6a03      	ldr	r3, [r0, #32]
 801a296:	b570      	push	{r4, r5, r6, lr}
 801a298:	6884      	ldr	r4, [r0, #8]
 801a29a:	4605      	mov	r5, r0
 801a29c:	460e      	mov	r6, r1
 801a29e:	b90b      	cbnz	r3, 801a2a4 <_puts_r+0x10>
 801a2a0:	f7ff ffa8 	bl	801a1f4 <__sinit>
 801a2a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a2a6:	07db      	lsls	r3, r3, #31
 801a2a8:	d405      	bmi.n	801a2b6 <_puts_r+0x22>
 801a2aa:	89a3      	ldrh	r3, [r4, #12]
 801a2ac:	0598      	lsls	r0, r3, #22
 801a2ae:	d402      	bmi.n	801a2b6 <_puts_r+0x22>
 801a2b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a2b2:	f000 fa6a 	bl	801a78a <__retarget_lock_acquire_recursive>
 801a2b6:	89a3      	ldrh	r3, [r4, #12]
 801a2b8:	0719      	lsls	r1, r3, #28
 801a2ba:	d502      	bpl.n	801a2c2 <_puts_r+0x2e>
 801a2bc:	6923      	ldr	r3, [r4, #16]
 801a2be:	2b00      	cmp	r3, #0
 801a2c0:	d135      	bne.n	801a32e <_puts_r+0x9a>
 801a2c2:	4621      	mov	r1, r4
 801a2c4:	4628      	mov	r0, r5
 801a2c6:	f000 f915 	bl	801a4f4 <__swsetup_r>
 801a2ca:	b380      	cbz	r0, 801a32e <_puts_r+0x9a>
 801a2cc:	f04f 35ff 	mov.w	r5, #4294967295
 801a2d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a2d2:	07da      	lsls	r2, r3, #31
 801a2d4:	d405      	bmi.n	801a2e2 <_puts_r+0x4e>
 801a2d6:	89a3      	ldrh	r3, [r4, #12]
 801a2d8:	059b      	lsls	r3, r3, #22
 801a2da:	d402      	bmi.n	801a2e2 <_puts_r+0x4e>
 801a2dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a2de:	f000 fa55 	bl	801a78c <__retarget_lock_release_recursive>
 801a2e2:	4628      	mov	r0, r5
 801a2e4:	bd70      	pop	{r4, r5, r6, pc}
 801a2e6:	2b00      	cmp	r3, #0
 801a2e8:	da04      	bge.n	801a2f4 <_puts_r+0x60>
 801a2ea:	69a2      	ldr	r2, [r4, #24]
 801a2ec:	429a      	cmp	r2, r3
 801a2ee:	dc17      	bgt.n	801a320 <_puts_r+0x8c>
 801a2f0:	290a      	cmp	r1, #10
 801a2f2:	d015      	beq.n	801a320 <_puts_r+0x8c>
 801a2f4:	6823      	ldr	r3, [r4, #0]
 801a2f6:	1c5a      	adds	r2, r3, #1
 801a2f8:	6022      	str	r2, [r4, #0]
 801a2fa:	7019      	strb	r1, [r3, #0]
 801a2fc:	68a3      	ldr	r3, [r4, #8]
 801a2fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801a302:	3b01      	subs	r3, #1
 801a304:	60a3      	str	r3, [r4, #8]
 801a306:	2900      	cmp	r1, #0
 801a308:	d1ed      	bne.n	801a2e6 <_puts_r+0x52>
 801a30a:	2b00      	cmp	r3, #0
 801a30c:	da11      	bge.n	801a332 <_puts_r+0x9e>
 801a30e:	4622      	mov	r2, r4
 801a310:	210a      	movs	r1, #10
 801a312:	4628      	mov	r0, r5
 801a314:	f000 f8af 	bl	801a476 <__swbuf_r>
 801a318:	3001      	adds	r0, #1
 801a31a:	d0d7      	beq.n	801a2cc <_puts_r+0x38>
 801a31c:	250a      	movs	r5, #10
 801a31e:	e7d7      	b.n	801a2d0 <_puts_r+0x3c>
 801a320:	4622      	mov	r2, r4
 801a322:	4628      	mov	r0, r5
 801a324:	f000 f8a7 	bl	801a476 <__swbuf_r>
 801a328:	3001      	adds	r0, #1
 801a32a:	d1e7      	bne.n	801a2fc <_puts_r+0x68>
 801a32c:	e7ce      	b.n	801a2cc <_puts_r+0x38>
 801a32e:	3e01      	subs	r6, #1
 801a330:	e7e4      	b.n	801a2fc <_puts_r+0x68>
 801a332:	6823      	ldr	r3, [r4, #0]
 801a334:	1c5a      	adds	r2, r3, #1
 801a336:	6022      	str	r2, [r4, #0]
 801a338:	220a      	movs	r2, #10
 801a33a:	701a      	strb	r2, [r3, #0]
 801a33c:	e7ee      	b.n	801a31c <_puts_r+0x88>
	...

0801a340 <puts>:
 801a340:	4b02      	ldr	r3, [pc, #8]	@ (801a34c <puts+0xc>)
 801a342:	4601      	mov	r1, r0
 801a344:	6818      	ldr	r0, [r3, #0]
 801a346:	f7ff bfa5 	b.w	801a294 <_puts_r>
 801a34a:	bf00      	nop
 801a34c:	20000160 	.word	0x20000160

0801a350 <siprintf>:
 801a350:	b40e      	push	{r1, r2, r3}
 801a352:	b510      	push	{r4, lr}
 801a354:	b09d      	sub	sp, #116	@ 0x74
 801a356:	ab1f      	add	r3, sp, #124	@ 0x7c
 801a358:	9002      	str	r0, [sp, #8]
 801a35a:	9006      	str	r0, [sp, #24]
 801a35c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801a360:	480a      	ldr	r0, [pc, #40]	@ (801a38c <siprintf+0x3c>)
 801a362:	9107      	str	r1, [sp, #28]
 801a364:	9104      	str	r1, [sp, #16]
 801a366:	490a      	ldr	r1, [pc, #40]	@ (801a390 <siprintf+0x40>)
 801a368:	f853 2b04 	ldr.w	r2, [r3], #4
 801a36c:	9105      	str	r1, [sp, #20]
 801a36e:	2400      	movs	r4, #0
 801a370:	a902      	add	r1, sp, #8
 801a372:	6800      	ldr	r0, [r0, #0]
 801a374:	9301      	str	r3, [sp, #4]
 801a376:	941b      	str	r4, [sp, #108]	@ 0x6c
 801a378:	f002 fd48 	bl	801ce0c <_svfiprintf_r>
 801a37c:	9b02      	ldr	r3, [sp, #8]
 801a37e:	701c      	strb	r4, [r3, #0]
 801a380:	b01d      	add	sp, #116	@ 0x74
 801a382:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a386:	b003      	add	sp, #12
 801a388:	4770      	bx	lr
 801a38a:	bf00      	nop
 801a38c:	20000160 	.word	0x20000160
 801a390:	ffff0208 	.word	0xffff0208

0801a394 <siscanf>:
 801a394:	b40e      	push	{r1, r2, r3}
 801a396:	b570      	push	{r4, r5, r6, lr}
 801a398:	b09d      	sub	sp, #116	@ 0x74
 801a39a:	ac21      	add	r4, sp, #132	@ 0x84
 801a39c:	2500      	movs	r5, #0
 801a39e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801a3a2:	f854 6b04 	ldr.w	r6, [r4], #4
 801a3a6:	f8ad 2014 	strh.w	r2, [sp, #20]
 801a3aa:	951b      	str	r5, [sp, #108]	@ 0x6c
 801a3ac:	9002      	str	r0, [sp, #8]
 801a3ae:	9006      	str	r0, [sp, #24]
 801a3b0:	f7e5 ff5e 	bl	8000270 <strlen>
 801a3b4:	4b0b      	ldr	r3, [pc, #44]	@ (801a3e4 <siscanf+0x50>)
 801a3b6:	9003      	str	r0, [sp, #12]
 801a3b8:	9007      	str	r0, [sp, #28]
 801a3ba:	480b      	ldr	r0, [pc, #44]	@ (801a3e8 <siscanf+0x54>)
 801a3bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a3be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a3c2:	f8ad 3016 	strh.w	r3, [sp, #22]
 801a3c6:	4632      	mov	r2, r6
 801a3c8:	4623      	mov	r3, r4
 801a3ca:	a902      	add	r1, sp, #8
 801a3cc:	6800      	ldr	r0, [r0, #0]
 801a3ce:	950f      	str	r5, [sp, #60]	@ 0x3c
 801a3d0:	9514      	str	r5, [sp, #80]	@ 0x50
 801a3d2:	9401      	str	r4, [sp, #4]
 801a3d4:	f002 fe70 	bl	801d0b8 <__ssvfiscanf_r>
 801a3d8:	b01d      	add	sp, #116	@ 0x74
 801a3da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a3de:	b003      	add	sp, #12
 801a3e0:	4770      	bx	lr
 801a3e2:	bf00      	nop
 801a3e4:	0801a40f 	.word	0x0801a40f
 801a3e8:	20000160 	.word	0x20000160

0801a3ec <__sread>:
 801a3ec:	b510      	push	{r4, lr}
 801a3ee:	460c      	mov	r4, r1
 801a3f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a3f4:	f000 f97a 	bl	801a6ec <_read_r>
 801a3f8:	2800      	cmp	r0, #0
 801a3fa:	bfab      	itete	ge
 801a3fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801a3fe:	89a3      	ldrhlt	r3, [r4, #12]
 801a400:	181b      	addge	r3, r3, r0
 801a402:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801a406:	bfac      	ite	ge
 801a408:	6563      	strge	r3, [r4, #84]	@ 0x54
 801a40a:	81a3      	strhlt	r3, [r4, #12]
 801a40c:	bd10      	pop	{r4, pc}

0801a40e <__seofread>:
 801a40e:	2000      	movs	r0, #0
 801a410:	4770      	bx	lr

0801a412 <__swrite>:
 801a412:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a416:	461f      	mov	r7, r3
 801a418:	898b      	ldrh	r3, [r1, #12]
 801a41a:	05db      	lsls	r3, r3, #23
 801a41c:	4605      	mov	r5, r0
 801a41e:	460c      	mov	r4, r1
 801a420:	4616      	mov	r6, r2
 801a422:	d505      	bpl.n	801a430 <__swrite+0x1e>
 801a424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a428:	2302      	movs	r3, #2
 801a42a:	2200      	movs	r2, #0
 801a42c:	f000 f94c 	bl	801a6c8 <_lseek_r>
 801a430:	89a3      	ldrh	r3, [r4, #12]
 801a432:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a436:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801a43a:	81a3      	strh	r3, [r4, #12]
 801a43c:	4632      	mov	r2, r6
 801a43e:	463b      	mov	r3, r7
 801a440:	4628      	mov	r0, r5
 801a442:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a446:	f000 b963 	b.w	801a710 <_write_r>

0801a44a <__sseek>:
 801a44a:	b510      	push	{r4, lr}
 801a44c:	460c      	mov	r4, r1
 801a44e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a452:	f000 f939 	bl	801a6c8 <_lseek_r>
 801a456:	1c43      	adds	r3, r0, #1
 801a458:	89a3      	ldrh	r3, [r4, #12]
 801a45a:	bf15      	itete	ne
 801a45c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801a45e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801a462:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801a466:	81a3      	strheq	r3, [r4, #12]
 801a468:	bf18      	it	ne
 801a46a:	81a3      	strhne	r3, [r4, #12]
 801a46c:	bd10      	pop	{r4, pc}

0801a46e <__sclose>:
 801a46e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a472:	f000 b8bb 	b.w	801a5ec <_close_r>

0801a476 <__swbuf_r>:
 801a476:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a478:	460e      	mov	r6, r1
 801a47a:	4614      	mov	r4, r2
 801a47c:	4605      	mov	r5, r0
 801a47e:	b118      	cbz	r0, 801a488 <__swbuf_r+0x12>
 801a480:	6a03      	ldr	r3, [r0, #32]
 801a482:	b90b      	cbnz	r3, 801a488 <__swbuf_r+0x12>
 801a484:	f7ff feb6 	bl	801a1f4 <__sinit>
 801a488:	69a3      	ldr	r3, [r4, #24]
 801a48a:	60a3      	str	r3, [r4, #8]
 801a48c:	89a3      	ldrh	r3, [r4, #12]
 801a48e:	071a      	lsls	r2, r3, #28
 801a490:	d501      	bpl.n	801a496 <__swbuf_r+0x20>
 801a492:	6923      	ldr	r3, [r4, #16]
 801a494:	b943      	cbnz	r3, 801a4a8 <__swbuf_r+0x32>
 801a496:	4621      	mov	r1, r4
 801a498:	4628      	mov	r0, r5
 801a49a:	f000 f82b 	bl	801a4f4 <__swsetup_r>
 801a49e:	b118      	cbz	r0, 801a4a8 <__swbuf_r+0x32>
 801a4a0:	f04f 37ff 	mov.w	r7, #4294967295
 801a4a4:	4638      	mov	r0, r7
 801a4a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a4a8:	6823      	ldr	r3, [r4, #0]
 801a4aa:	6922      	ldr	r2, [r4, #16]
 801a4ac:	1a98      	subs	r0, r3, r2
 801a4ae:	6963      	ldr	r3, [r4, #20]
 801a4b0:	b2f6      	uxtb	r6, r6
 801a4b2:	4283      	cmp	r3, r0
 801a4b4:	4637      	mov	r7, r6
 801a4b6:	dc05      	bgt.n	801a4c4 <__swbuf_r+0x4e>
 801a4b8:	4621      	mov	r1, r4
 801a4ba:	4628      	mov	r0, r5
 801a4bc:	f003 f944 	bl	801d748 <_fflush_r>
 801a4c0:	2800      	cmp	r0, #0
 801a4c2:	d1ed      	bne.n	801a4a0 <__swbuf_r+0x2a>
 801a4c4:	68a3      	ldr	r3, [r4, #8]
 801a4c6:	3b01      	subs	r3, #1
 801a4c8:	60a3      	str	r3, [r4, #8]
 801a4ca:	6823      	ldr	r3, [r4, #0]
 801a4cc:	1c5a      	adds	r2, r3, #1
 801a4ce:	6022      	str	r2, [r4, #0]
 801a4d0:	701e      	strb	r6, [r3, #0]
 801a4d2:	6962      	ldr	r2, [r4, #20]
 801a4d4:	1c43      	adds	r3, r0, #1
 801a4d6:	429a      	cmp	r2, r3
 801a4d8:	d004      	beq.n	801a4e4 <__swbuf_r+0x6e>
 801a4da:	89a3      	ldrh	r3, [r4, #12]
 801a4dc:	07db      	lsls	r3, r3, #31
 801a4de:	d5e1      	bpl.n	801a4a4 <__swbuf_r+0x2e>
 801a4e0:	2e0a      	cmp	r6, #10
 801a4e2:	d1df      	bne.n	801a4a4 <__swbuf_r+0x2e>
 801a4e4:	4621      	mov	r1, r4
 801a4e6:	4628      	mov	r0, r5
 801a4e8:	f003 f92e 	bl	801d748 <_fflush_r>
 801a4ec:	2800      	cmp	r0, #0
 801a4ee:	d0d9      	beq.n	801a4a4 <__swbuf_r+0x2e>
 801a4f0:	e7d6      	b.n	801a4a0 <__swbuf_r+0x2a>
	...

0801a4f4 <__swsetup_r>:
 801a4f4:	b538      	push	{r3, r4, r5, lr}
 801a4f6:	4b29      	ldr	r3, [pc, #164]	@ (801a59c <__swsetup_r+0xa8>)
 801a4f8:	4605      	mov	r5, r0
 801a4fa:	6818      	ldr	r0, [r3, #0]
 801a4fc:	460c      	mov	r4, r1
 801a4fe:	b118      	cbz	r0, 801a508 <__swsetup_r+0x14>
 801a500:	6a03      	ldr	r3, [r0, #32]
 801a502:	b90b      	cbnz	r3, 801a508 <__swsetup_r+0x14>
 801a504:	f7ff fe76 	bl	801a1f4 <__sinit>
 801a508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a50c:	0719      	lsls	r1, r3, #28
 801a50e:	d422      	bmi.n	801a556 <__swsetup_r+0x62>
 801a510:	06da      	lsls	r2, r3, #27
 801a512:	d407      	bmi.n	801a524 <__swsetup_r+0x30>
 801a514:	2209      	movs	r2, #9
 801a516:	602a      	str	r2, [r5, #0]
 801a518:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a51c:	81a3      	strh	r3, [r4, #12]
 801a51e:	f04f 30ff 	mov.w	r0, #4294967295
 801a522:	e033      	b.n	801a58c <__swsetup_r+0x98>
 801a524:	0758      	lsls	r0, r3, #29
 801a526:	d512      	bpl.n	801a54e <__swsetup_r+0x5a>
 801a528:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a52a:	b141      	cbz	r1, 801a53e <__swsetup_r+0x4a>
 801a52c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a530:	4299      	cmp	r1, r3
 801a532:	d002      	beq.n	801a53a <__swsetup_r+0x46>
 801a534:	4628      	mov	r0, r5
 801a536:	f000 ffaf 	bl	801b498 <_free_r>
 801a53a:	2300      	movs	r3, #0
 801a53c:	6363      	str	r3, [r4, #52]	@ 0x34
 801a53e:	89a3      	ldrh	r3, [r4, #12]
 801a540:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801a544:	81a3      	strh	r3, [r4, #12]
 801a546:	2300      	movs	r3, #0
 801a548:	6063      	str	r3, [r4, #4]
 801a54a:	6923      	ldr	r3, [r4, #16]
 801a54c:	6023      	str	r3, [r4, #0]
 801a54e:	89a3      	ldrh	r3, [r4, #12]
 801a550:	f043 0308 	orr.w	r3, r3, #8
 801a554:	81a3      	strh	r3, [r4, #12]
 801a556:	6923      	ldr	r3, [r4, #16]
 801a558:	b94b      	cbnz	r3, 801a56e <__swsetup_r+0x7a>
 801a55a:	89a3      	ldrh	r3, [r4, #12]
 801a55c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801a560:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a564:	d003      	beq.n	801a56e <__swsetup_r+0x7a>
 801a566:	4621      	mov	r1, r4
 801a568:	4628      	mov	r0, r5
 801a56a:	f003 f94d 	bl	801d808 <__smakebuf_r>
 801a56e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a572:	f013 0201 	ands.w	r2, r3, #1
 801a576:	d00a      	beq.n	801a58e <__swsetup_r+0x9a>
 801a578:	2200      	movs	r2, #0
 801a57a:	60a2      	str	r2, [r4, #8]
 801a57c:	6962      	ldr	r2, [r4, #20]
 801a57e:	4252      	negs	r2, r2
 801a580:	61a2      	str	r2, [r4, #24]
 801a582:	6922      	ldr	r2, [r4, #16]
 801a584:	b942      	cbnz	r2, 801a598 <__swsetup_r+0xa4>
 801a586:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801a58a:	d1c5      	bne.n	801a518 <__swsetup_r+0x24>
 801a58c:	bd38      	pop	{r3, r4, r5, pc}
 801a58e:	0799      	lsls	r1, r3, #30
 801a590:	bf58      	it	pl
 801a592:	6962      	ldrpl	r2, [r4, #20]
 801a594:	60a2      	str	r2, [r4, #8]
 801a596:	e7f4      	b.n	801a582 <__swsetup_r+0x8e>
 801a598:	2000      	movs	r0, #0
 801a59a:	e7f7      	b.n	801a58c <__swsetup_r+0x98>
 801a59c:	20000160 	.word	0x20000160

0801a5a0 <memmove>:
 801a5a0:	4288      	cmp	r0, r1
 801a5a2:	b510      	push	{r4, lr}
 801a5a4:	eb01 0402 	add.w	r4, r1, r2
 801a5a8:	d902      	bls.n	801a5b0 <memmove+0x10>
 801a5aa:	4284      	cmp	r4, r0
 801a5ac:	4623      	mov	r3, r4
 801a5ae:	d807      	bhi.n	801a5c0 <memmove+0x20>
 801a5b0:	1e43      	subs	r3, r0, #1
 801a5b2:	42a1      	cmp	r1, r4
 801a5b4:	d008      	beq.n	801a5c8 <memmove+0x28>
 801a5b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a5ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 801a5be:	e7f8      	b.n	801a5b2 <memmove+0x12>
 801a5c0:	4402      	add	r2, r0
 801a5c2:	4601      	mov	r1, r0
 801a5c4:	428a      	cmp	r2, r1
 801a5c6:	d100      	bne.n	801a5ca <memmove+0x2a>
 801a5c8:	bd10      	pop	{r4, pc}
 801a5ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a5ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801a5d2:	e7f7      	b.n	801a5c4 <memmove+0x24>

0801a5d4 <memset>:
 801a5d4:	4402      	add	r2, r0
 801a5d6:	4603      	mov	r3, r0
 801a5d8:	4293      	cmp	r3, r2
 801a5da:	d100      	bne.n	801a5de <memset+0xa>
 801a5dc:	4770      	bx	lr
 801a5de:	f803 1b01 	strb.w	r1, [r3], #1
 801a5e2:	e7f9      	b.n	801a5d8 <memset+0x4>

0801a5e4 <_localeconv_r>:
 801a5e4:	4800      	ldr	r0, [pc, #0]	@ (801a5e8 <_localeconv_r+0x4>)
 801a5e6:	4770      	bx	lr
 801a5e8:	200002a0 	.word	0x200002a0

0801a5ec <_close_r>:
 801a5ec:	b538      	push	{r3, r4, r5, lr}
 801a5ee:	4d06      	ldr	r5, [pc, #24]	@ (801a608 <_close_r+0x1c>)
 801a5f0:	2300      	movs	r3, #0
 801a5f2:	4604      	mov	r4, r0
 801a5f4:	4608      	mov	r0, r1
 801a5f6:	602b      	str	r3, [r5, #0]
 801a5f8:	f7ef f89c 	bl	8009734 <_close>
 801a5fc:	1c43      	adds	r3, r0, #1
 801a5fe:	d102      	bne.n	801a606 <_close_r+0x1a>
 801a600:	682b      	ldr	r3, [r5, #0]
 801a602:	b103      	cbz	r3, 801a606 <_close_r+0x1a>
 801a604:	6023      	str	r3, [r4, #0]
 801a606:	bd38      	pop	{r3, r4, r5, pc}
 801a608:	2000c940 	.word	0x2000c940

0801a60c <_reclaim_reent>:
 801a60c:	4b2d      	ldr	r3, [pc, #180]	@ (801a6c4 <_reclaim_reent+0xb8>)
 801a60e:	681b      	ldr	r3, [r3, #0]
 801a610:	4283      	cmp	r3, r0
 801a612:	b570      	push	{r4, r5, r6, lr}
 801a614:	4604      	mov	r4, r0
 801a616:	d053      	beq.n	801a6c0 <_reclaim_reent+0xb4>
 801a618:	69c3      	ldr	r3, [r0, #28]
 801a61a:	b31b      	cbz	r3, 801a664 <_reclaim_reent+0x58>
 801a61c:	68db      	ldr	r3, [r3, #12]
 801a61e:	b163      	cbz	r3, 801a63a <_reclaim_reent+0x2e>
 801a620:	2500      	movs	r5, #0
 801a622:	69e3      	ldr	r3, [r4, #28]
 801a624:	68db      	ldr	r3, [r3, #12]
 801a626:	5959      	ldr	r1, [r3, r5]
 801a628:	b9b1      	cbnz	r1, 801a658 <_reclaim_reent+0x4c>
 801a62a:	3504      	adds	r5, #4
 801a62c:	2d80      	cmp	r5, #128	@ 0x80
 801a62e:	d1f8      	bne.n	801a622 <_reclaim_reent+0x16>
 801a630:	69e3      	ldr	r3, [r4, #28]
 801a632:	4620      	mov	r0, r4
 801a634:	68d9      	ldr	r1, [r3, #12]
 801a636:	f000 ff2f 	bl	801b498 <_free_r>
 801a63a:	69e3      	ldr	r3, [r4, #28]
 801a63c:	6819      	ldr	r1, [r3, #0]
 801a63e:	b111      	cbz	r1, 801a646 <_reclaim_reent+0x3a>
 801a640:	4620      	mov	r0, r4
 801a642:	f000 ff29 	bl	801b498 <_free_r>
 801a646:	69e3      	ldr	r3, [r4, #28]
 801a648:	689d      	ldr	r5, [r3, #8]
 801a64a:	b15d      	cbz	r5, 801a664 <_reclaim_reent+0x58>
 801a64c:	4629      	mov	r1, r5
 801a64e:	4620      	mov	r0, r4
 801a650:	682d      	ldr	r5, [r5, #0]
 801a652:	f000 ff21 	bl	801b498 <_free_r>
 801a656:	e7f8      	b.n	801a64a <_reclaim_reent+0x3e>
 801a658:	680e      	ldr	r6, [r1, #0]
 801a65a:	4620      	mov	r0, r4
 801a65c:	f000 ff1c 	bl	801b498 <_free_r>
 801a660:	4631      	mov	r1, r6
 801a662:	e7e1      	b.n	801a628 <_reclaim_reent+0x1c>
 801a664:	6961      	ldr	r1, [r4, #20]
 801a666:	b111      	cbz	r1, 801a66e <_reclaim_reent+0x62>
 801a668:	4620      	mov	r0, r4
 801a66a:	f000 ff15 	bl	801b498 <_free_r>
 801a66e:	69e1      	ldr	r1, [r4, #28]
 801a670:	b111      	cbz	r1, 801a678 <_reclaim_reent+0x6c>
 801a672:	4620      	mov	r0, r4
 801a674:	f000 ff10 	bl	801b498 <_free_r>
 801a678:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801a67a:	b111      	cbz	r1, 801a682 <_reclaim_reent+0x76>
 801a67c:	4620      	mov	r0, r4
 801a67e:	f000 ff0b 	bl	801b498 <_free_r>
 801a682:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a684:	b111      	cbz	r1, 801a68c <_reclaim_reent+0x80>
 801a686:	4620      	mov	r0, r4
 801a688:	f000 ff06 	bl	801b498 <_free_r>
 801a68c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801a68e:	b111      	cbz	r1, 801a696 <_reclaim_reent+0x8a>
 801a690:	4620      	mov	r0, r4
 801a692:	f000 ff01 	bl	801b498 <_free_r>
 801a696:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801a698:	b111      	cbz	r1, 801a6a0 <_reclaim_reent+0x94>
 801a69a:	4620      	mov	r0, r4
 801a69c:	f000 fefc 	bl	801b498 <_free_r>
 801a6a0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801a6a2:	b111      	cbz	r1, 801a6aa <_reclaim_reent+0x9e>
 801a6a4:	4620      	mov	r0, r4
 801a6a6:	f000 fef7 	bl	801b498 <_free_r>
 801a6aa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801a6ac:	b111      	cbz	r1, 801a6b4 <_reclaim_reent+0xa8>
 801a6ae:	4620      	mov	r0, r4
 801a6b0:	f000 fef2 	bl	801b498 <_free_r>
 801a6b4:	6a23      	ldr	r3, [r4, #32]
 801a6b6:	b11b      	cbz	r3, 801a6c0 <_reclaim_reent+0xb4>
 801a6b8:	4620      	mov	r0, r4
 801a6ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a6be:	4718      	bx	r3
 801a6c0:	bd70      	pop	{r4, r5, r6, pc}
 801a6c2:	bf00      	nop
 801a6c4:	20000160 	.word	0x20000160

0801a6c8 <_lseek_r>:
 801a6c8:	b538      	push	{r3, r4, r5, lr}
 801a6ca:	4d07      	ldr	r5, [pc, #28]	@ (801a6e8 <_lseek_r+0x20>)
 801a6cc:	4604      	mov	r4, r0
 801a6ce:	4608      	mov	r0, r1
 801a6d0:	4611      	mov	r1, r2
 801a6d2:	2200      	movs	r2, #0
 801a6d4:	602a      	str	r2, [r5, #0]
 801a6d6:	461a      	mov	r2, r3
 801a6d8:	f7ef f853 	bl	8009782 <_lseek>
 801a6dc:	1c43      	adds	r3, r0, #1
 801a6de:	d102      	bne.n	801a6e6 <_lseek_r+0x1e>
 801a6e0:	682b      	ldr	r3, [r5, #0]
 801a6e2:	b103      	cbz	r3, 801a6e6 <_lseek_r+0x1e>
 801a6e4:	6023      	str	r3, [r4, #0]
 801a6e6:	bd38      	pop	{r3, r4, r5, pc}
 801a6e8:	2000c940 	.word	0x2000c940

0801a6ec <_read_r>:
 801a6ec:	b538      	push	{r3, r4, r5, lr}
 801a6ee:	4d07      	ldr	r5, [pc, #28]	@ (801a70c <_read_r+0x20>)
 801a6f0:	4604      	mov	r4, r0
 801a6f2:	4608      	mov	r0, r1
 801a6f4:	4611      	mov	r1, r2
 801a6f6:	2200      	movs	r2, #0
 801a6f8:	602a      	str	r2, [r5, #0]
 801a6fa:	461a      	mov	r2, r3
 801a6fc:	f7ee fffd 	bl	80096fa <_read>
 801a700:	1c43      	adds	r3, r0, #1
 801a702:	d102      	bne.n	801a70a <_read_r+0x1e>
 801a704:	682b      	ldr	r3, [r5, #0]
 801a706:	b103      	cbz	r3, 801a70a <_read_r+0x1e>
 801a708:	6023      	str	r3, [r4, #0]
 801a70a:	bd38      	pop	{r3, r4, r5, pc}
 801a70c:	2000c940 	.word	0x2000c940

0801a710 <_write_r>:
 801a710:	b538      	push	{r3, r4, r5, lr}
 801a712:	4d07      	ldr	r5, [pc, #28]	@ (801a730 <_write_r+0x20>)
 801a714:	4604      	mov	r4, r0
 801a716:	4608      	mov	r0, r1
 801a718:	4611      	mov	r1, r2
 801a71a:	2200      	movs	r2, #0
 801a71c:	602a      	str	r2, [r5, #0]
 801a71e:	461a      	mov	r2, r3
 801a720:	f7ed fee2 	bl	80084e8 <_write>
 801a724:	1c43      	adds	r3, r0, #1
 801a726:	d102      	bne.n	801a72e <_write_r+0x1e>
 801a728:	682b      	ldr	r3, [r5, #0]
 801a72a:	b103      	cbz	r3, 801a72e <_write_r+0x1e>
 801a72c:	6023      	str	r3, [r4, #0]
 801a72e:	bd38      	pop	{r3, r4, r5, pc}
 801a730:	2000c940 	.word	0x2000c940

0801a734 <__errno>:
 801a734:	4b01      	ldr	r3, [pc, #4]	@ (801a73c <__errno+0x8>)
 801a736:	6818      	ldr	r0, [r3, #0]
 801a738:	4770      	bx	lr
 801a73a:	bf00      	nop
 801a73c:	20000160 	.word	0x20000160

0801a740 <__libc_init_array>:
 801a740:	b570      	push	{r4, r5, r6, lr}
 801a742:	4d0d      	ldr	r5, [pc, #52]	@ (801a778 <__libc_init_array+0x38>)
 801a744:	4c0d      	ldr	r4, [pc, #52]	@ (801a77c <__libc_init_array+0x3c>)
 801a746:	1b64      	subs	r4, r4, r5
 801a748:	10a4      	asrs	r4, r4, #2
 801a74a:	2600      	movs	r6, #0
 801a74c:	42a6      	cmp	r6, r4
 801a74e:	d109      	bne.n	801a764 <__libc_init_array+0x24>
 801a750:	4d0b      	ldr	r5, [pc, #44]	@ (801a780 <__libc_init_array+0x40>)
 801a752:	4c0c      	ldr	r4, [pc, #48]	@ (801a784 <__libc_init_array+0x44>)
 801a754:	f003 fdb8 	bl	801e2c8 <_init>
 801a758:	1b64      	subs	r4, r4, r5
 801a75a:	10a4      	asrs	r4, r4, #2
 801a75c:	2600      	movs	r6, #0
 801a75e:	42a6      	cmp	r6, r4
 801a760:	d105      	bne.n	801a76e <__libc_init_array+0x2e>
 801a762:	bd70      	pop	{r4, r5, r6, pc}
 801a764:	f855 3b04 	ldr.w	r3, [r5], #4
 801a768:	4798      	blx	r3
 801a76a:	3601      	adds	r6, #1
 801a76c:	e7ee      	b.n	801a74c <__libc_init_array+0xc>
 801a76e:	f855 3b04 	ldr.w	r3, [r5], #4
 801a772:	4798      	blx	r3
 801a774:	3601      	adds	r6, #1
 801a776:	e7f2      	b.n	801a75e <__libc_init_array+0x1e>
 801a778:	08020b84 	.word	0x08020b84
 801a77c:	08020b84 	.word	0x08020b84
 801a780:	08020b84 	.word	0x08020b84
 801a784:	08020b88 	.word	0x08020b88

0801a788 <__retarget_lock_init_recursive>:
 801a788:	4770      	bx	lr

0801a78a <__retarget_lock_acquire_recursive>:
 801a78a:	4770      	bx	lr

0801a78c <__retarget_lock_release_recursive>:
 801a78c:	4770      	bx	lr

0801a78e <memcpy>:
 801a78e:	440a      	add	r2, r1
 801a790:	4291      	cmp	r1, r2
 801a792:	f100 33ff 	add.w	r3, r0, #4294967295
 801a796:	d100      	bne.n	801a79a <memcpy+0xc>
 801a798:	4770      	bx	lr
 801a79a:	b510      	push	{r4, lr}
 801a79c:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a7a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a7a4:	4291      	cmp	r1, r2
 801a7a6:	d1f9      	bne.n	801a79c <memcpy+0xe>
 801a7a8:	bd10      	pop	{r4, pc}
	...

0801a7ac <__assert_func>:
 801a7ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a7ae:	4614      	mov	r4, r2
 801a7b0:	461a      	mov	r2, r3
 801a7b2:	4b09      	ldr	r3, [pc, #36]	@ (801a7d8 <__assert_func+0x2c>)
 801a7b4:	681b      	ldr	r3, [r3, #0]
 801a7b6:	4605      	mov	r5, r0
 801a7b8:	68d8      	ldr	r0, [r3, #12]
 801a7ba:	b14c      	cbz	r4, 801a7d0 <__assert_func+0x24>
 801a7bc:	4b07      	ldr	r3, [pc, #28]	@ (801a7dc <__assert_func+0x30>)
 801a7be:	9100      	str	r1, [sp, #0]
 801a7c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a7c4:	4906      	ldr	r1, [pc, #24]	@ (801a7e0 <__assert_func+0x34>)
 801a7c6:	462b      	mov	r3, r5
 801a7c8:	f002 ffe6 	bl	801d798 <fiprintf>
 801a7cc:	f003 f94c 	bl	801da68 <abort>
 801a7d0:	4b04      	ldr	r3, [pc, #16]	@ (801a7e4 <__assert_func+0x38>)
 801a7d2:	461c      	mov	r4, r3
 801a7d4:	e7f3      	b.n	801a7be <__assert_func+0x12>
 801a7d6:	bf00      	nop
 801a7d8:	20000160 	.word	0x20000160
 801a7dc:	08020360 	.word	0x08020360
 801a7e0:	0802036d 	.word	0x0802036d
 801a7e4:	0802039b 	.word	0x0802039b

0801a7e8 <quorem>:
 801a7e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a7ec:	6903      	ldr	r3, [r0, #16]
 801a7ee:	690c      	ldr	r4, [r1, #16]
 801a7f0:	42a3      	cmp	r3, r4
 801a7f2:	4607      	mov	r7, r0
 801a7f4:	db7e      	blt.n	801a8f4 <quorem+0x10c>
 801a7f6:	3c01      	subs	r4, #1
 801a7f8:	f101 0814 	add.w	r8, r1, #20
 801a7fc:	00a3      	lsls	r3, r4, #2
 801a7fe:	f100 0514 	add.w	r5, r0, #20
 801a802:	9300      	str	r3, [sp, #0]
 801a804:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a808:	9301      	str	r3, [sp, #4]
 801a80a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801a80e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a812:	3301      	adds	r3, #1
 801a814:	429a      	cmp	r2, r3
 801a816:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801a81a:	fbb2 f6f3 	udiv	r6, r2, r3
 801a81e:	d32e      	bcc.n	801a87e <quorem+0x96>
 801a820:	f04f 0a00 	mov.w	sl, #0
 801a824:	46c4      	mov	ip, r8
 801a826:	46ae      	mov	lr, r5
 801a828:	46d3      	mov	fp, sl
 801a82a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801a82e:	b298      	uxth	r0, r3
 801a830:	fb06 a000 	mla	r0, r6, r0, sl
 801a834:	0c02      	lsrs	r2, r0, #16
 801a836:	0c1b      	lsrs	r3, r3, #16
 801a838:	fb06 2303 	mla	r3, r6, r3, r2
 801a83c:	f8de 2000 	ldr.w	r2, [lr]
 801a840:	b280      	uxth	r0, r0
 801a842:	b292      	uxth	r2, r2
 801a844:	1a12      	subs	r2, r2, r0
 801a846:	445a      	add	r2, fp
 801a848:	f8de 0000 	ldr.w	r0, [lr]
 801a84c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a850:	b29b      	uxth	r3, r3
 801a852:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801a856:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801a85a:	b292      	uxth	r2, r2
 801a85c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801a860:	45e1      	cmp	r9, ip
 801a862:	f84e 2b04 	str.w	r2, [lr], #4
 801a866:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801a86a:	d2de      	bcs.n	801a82a <quorem+0x42>
 801a86c:	9b00      	ldr	r3, [sp, #0]
 801a86e:	58eb      	ldr	r3, [r5, r3]
 801a870:	b92b      	cbnz	r3, 801a87e <quorem+0x96>
 801a872:	9b01      	ldr	r3, [sp, #4]
 801a874:	3b04      	subs	r3, #4
 801a876:	429d      	cmp	r5, r3
 801a878:	461a      	mov	r2, r3
 801a87a:	d32f      	bcc.n	801a8dc <quorem+0xf4>
 801a87c:	613c      	str	r4, [r7, #16]
 801a87e:	4638      	mov	r0, r7
 801a880:	f001 f9c6 	bl	801bc10 <__mcmp>
 801a884:	2800      	cmp	r0, #0
 801a886:	db25      	blt.n	801a8d4 <quorem+0xec>
 801a888:	4629      	mov	r1, r5
 801a88a:	2000      	movs	r0, #0
 801a88c:	f858 2b04 	ldr.w	r2, [r8], #4
 801a890:	f8d1 c000 	ldr.w	ip, [r1]
 801a894:	fa1f fe82 	uxth.w	lr, r2
 801a898:	fa1f f38c 	uxth.w	r3, ip
 801a89c:	eba3 030e 	sub.w	r3, r3, lr
 801a8a0:	4403      	add	r3, r0
 801a8a2:	0c12      	lsrs	r2, r2, #16
 801a8a4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801a8a8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801a8ac:	b29b      	uxth	r3, r3
 801a8ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a8b2:	45c1      	cmp	r9, r8
 801a8b4:	f841 3b04 	str.w	r3, [r1], #4
 801a8b8:	ea4f 4022 	mov.w	r0, r2, asr #16
 801a8bc:	d2e6      	bcs.n	801a88c <quorem+0xa4>
 801a8be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a8c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a8c6:	b922      	cbnz	r2, 801a8d2 <quorem+0xea>
 801a8c8:	3b04      	subs	r3, #4
 801a8ca:	429d      	cmp	r5, r3
 801a8cc:	461a      	mov	r2, r3
 801a8ce:	d30b      	bcc.n	801a8e8 <quorem+0x100>
 801a8d0:	613c      	str	r4, [r7, #16]
 801a8d2:	3601      	adds	r6, #1
 801a8d4:	4630      	mov	r0, r6
 801a8d6:	b003      	add	sp, #12
 801a8d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a8dc:	6812      	ldr	r2, [r2, #0]
 801a8de:	3b04      	subs	r3, #4
 801a8e0:	2a00      	cmp	r2, #0
 801a8e2:	d1cb      	bne.n	801a87c <quorem+0x94>
 801a8e4:	3c01      	subs	r4, #1
 801a8e6:	e7c6      	b.n	801a876 <quorem+0x8e>
 801a8e8:	6812      	ldr	r2, [r2, #0]
 801a8ea:	3b04      	subs	r3, #4
 801a8ec:	2a00      	cmp	r2, #0
 801a8ee:	d1ef      	bne.n	801a8d0 <quorem+0xe8>
 801a8f0:	3c01      	subs	r4, #1
 801a8f2:	e7ea      	b.n	801a8ca <quorem+0xe2>
 801a8f4:	2000      	movs	r0, #0
 801a8f6:	e7ee      	b.n	801a8d6 <quorem+0xee>

0801a8f8 <_dtoa_r>:
 801a8f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a8fc:	69c7      	ldr	r7, [r0, #28]
 801a8fe:	b097      	sub	sp, #92	@ 0x5c
 801a900:	ed8d 0b04 	vstr	d0, [sp, #16]
 801a904:	ec55 4b10 	vmov	r4, r5, d0
 801a908:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801a90a:	9107      	str	r1, [sp, #28]
 801a90c:	4681      	mov	r9, r0
 801a90e:	920c      	str	r2, [sp, #48]	@ 0x30
 801a910:	9311      	str	r3, [sp, #68]	@ 0x44
 801a912:	b97f      	cbnz	r7, 801a934 <_dtoa_r+0x3c>
 801a914:	2010      	movs	r0, #16
 801a916:	f000 fe09 	bl	801b52c <malloc>
 801a91a:	4602      	mov	r2, r0
 801a91c:	f8c9 001c 	str.w	r0, [r9, #28]
 801a920:	b920      	cbnz	r0, 801a92c <_dtoa_r+0x34>
 801a922:	4ba9      	ldr	r3, [pc, #676]	@ (801abc8 <_dtoa_r+0x2d0>)
 801a924:	21ef      	movs	r1, #239	@ 0xef
 801a926:	48a9      	ldr	r0, [pc, #676]	@ (801abcc <_dtoa_r+0x2d4>)
 801a928:	f7ff ff40 	bl	801a7ac <__assert_func>
 801a92c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801a930:	6007      	str	r7, [r0, #0]
 801a932:	60c7      	str	r7, [r0, #12]
 801a934:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801a938:	6819      	ldr	r1, [r3, #0]
 801a93a:	b159      	cbz	r1, 801a954 <_dtoa_r+0x5c>
 801a93c:	685a      	ldr	r2, [r3, #4]
 801a93e:	604a      	str	r2, [r1, #4]
 801a940:	2301      	movs	r3, #1
 801a942:	4093      	lsls	r3, r2
 801a944:	608b      	str	r3, [r1, #8]
 801a946:	4648      	mov	r0, r9
 801a948:	f000 fee6 	bl	801b718 <_Bfree>
 801a94c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801a950:	2200      	movs	r2, #0
 801a952:	601a      	str	r2, [r3, #0]
 801a954:	1e2b      	subs	r3, r5, #0
 801a956:	bfb9      	ittee	lt
 801a958:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801a95c:	9305      	strlt	r3, [sp, #20]
 801a95e:	2300      	movge	r3, #0
 801a960:	6033      	strge	r3, [r6, #0]
 801a962:	9f05      	ldr	r7, [sp, #20]
 801a964:	4b9a      	ldr	r3, [pc, #616]	@ (801abd0 <_dtoa_r+0x2d8>)
 801a966:	bfbc      	itt	lt
 801a968:	2201      	movlt	r2, #1
 801a96a:	6032      	strlt	r2, [r6, #0]
 801a96c:	43bb      	bics	r3, r7
 801a96e:	d112      	bne.n	801a996 <_dtoa_r+0x9e>
 801a970:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801a972:	f242 730f 	movw	r3, #9999	@ 0x270f
 801a976:	6013      	str	r3, [r2, #0]
 801a978:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801a97c:	4323      	orrs	r3, r4
 801a97e:	f000 855a 	beq.w	801b436 <_dtoa_r+0xb3e>
 801a982:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801a984:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801abe4 <_dtoa_r+0x2ec>
 801a988:	2b00      	cmp	r3, #0
 801a98a:	f000 855c 	beq.w	801b446 <_dtoa_r+0xb4e>
 801a98e:	f10a 0303 	add.w	r3, sl, #3
 801a992:	f000 bd56 	b.w	801b442 <_dtoa_r+0xb4a>
 801a996:	ed9d 7b04 	vldr	d7, [sp, #16]
 801a99a:	2200      	movs	r2, #0
 801a99c:	ec51 0b17 	vmov	r0, r1, d7
 801a9a0:	2300      	movs	r3, #0
 801a9a2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801a9a6:	f7e6 f88f 	bl	8000ac8 <__aeabi_dcmpeq>
 801a9aa:	4680      	mov	r8, r0
 801a9ac:	b158      	cbz	r0, 801a9c6 <_dtoa_r+0xce>
 801a9ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801a9b0:	2301      	movs	r3, #1
 801a9b2:	6013      	str	r3, [r2, #0]
 801a9b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801a9b6:	b113      	cbz	r3, 801a9be <_dtoa_r+0xc6>
 801a9b8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801a9ba:	4b86      	ldr	r3, [pc, #536]	@ (801abd4 <_dtoa_r+0x2dc>)
 801a9bc:	6013      	str	r3, [r2, #0]
 801a9be:	f8df a228 	ldr.w	sl, [pc, #552]	@ 801abe8 <_dtoa_r+0x2f0>
 801a9c2:	f000 bd40 	b.w	801b446 <_dtoa_r+0xb4e>
 801a9c6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801a9ca:	aa14      	add	r2, sp, #80	@ 0x50
 801a9cc:	a915      	add	r1, sp, #84	@ 0x54
 801a9ce:	4648      	mov	r0, r9
 801a9d0:	f001 fa3e 	bl	801be50 <__d2b>
 801a9d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 801a9d8:	9002      	str	r0, [sp, #8]
 801a9da:	2e00      	cmp	r6, #0
 801a9dc:	d078      	beq.n	801aad0 <_dtoa_r+0x1d8>
 801a9de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a9e0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801a9e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a9e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801a9ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801a9f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801a9f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801a9f8:	4619      	mov	r1, r3
 801a9fa:	2200      	movs	r2, #0
 801a9fc:	4b76      	ldr	r3, [pc, #472]	@ (801abd8 <_dtoa_r+0x2e0>)
 801a9fe:	f7e5 fc43 	bl	8000288 <__aeabi_dsub>
 801aa02:	a36b      	add	r3, pc, #428	@ (adr r3, 801abb0 <_dtoa_r+0x2b8>)
 801aa04:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa08:	f7e5 fdf6 	bl	80005f8 <__aeabi_dmul>
 801aa0c:	a36a      	add	r3, pc, #424	@ (adr r3, 801abb8 <_dtoa_r+0x2c0>)
 801aa0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa12:	f7e5 fc3b 	bl	800028c <__adddf3>
 801aa16:	4604      	mov	r4, r0
 801aa18:	4630      	mov	r0, r6
 801aa1a:	460d      	mov	r5, r1
 801aa1c:	f7e5 fd82 	bl	8000524 <__aeabi_i2d>
 801aa20:	a367      	add	r3, pc, #412	@ (adr r3, 801abc0 <_dtoa_r+0x2c8>)
 801aa22:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa26:	f7e5 fde7 	bl	80005f8 <__aeabi_dmul>
 801aa2a:	4602      	mov	r2, r0
 801aa2c:	460b      	mov	r3, r1
 801aa2e:	4620      	mov	r0, r4
 801aa30:	4629      	mov	r1, r5
 801aa32:	f7e5 fc2b 	bl	800028c <__adddf3>
 801aa36:	4604      	mov	r4, r0
 801aa38:	460d      	mov	r5, r1
 801aa3a:	f7e6 f88d 	bl	8000b58 <__aeabi_d2iz>
 801aa3e:	2200      	movs	r2, #0
 801aa40:	4607      	mov	r7, r0
 801aa42:	2300      	movs	r3, #0
 801aa44:	4620      	mov	r0, r4
 801aa46:	4629      	mov	r1, r5
 801aa48:	f7e6 f848 	bl	8000adc <__aeabi_dcmplt>
 801aa4c:	b140      	cbz	r0, 801aa60 <_dtoa_r+0x168>
 801aa4e:	4638      	mov	r0, r7
 801aa50:	f7e5 fd68 	bl	8000524 <__aeabi_i2d>
 801aa54:	4622      	mov	r2, r4
 801aa56:	462b      	mov	r3, r5
 801aa58:	f7e6 f836 	bl	8000ac8 <__aeabi_dcmpeq>
 801aa5c:	b900      	cbnz	r0, 801aa60 <_dtoa_r+0x168>
 801aa5e:	3f01      	subs	r7, #1
 801aa60:	2f16      	cmp	r7, #22
 801aa62:	d852      	bhi.n	801ab0a <_dtoa_r+0x212>
 801aa64:	4b5d      	ldr	r3, [pc, #372]	@ (801abdc <_dtoa_r+0x2e4>)
 801aa66:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801aa6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801aa72:	f7e6 f833 	bl	8000adc <__aeabi_dcmplt>
 801aa76:	2800      	cmp	r0, #0
 801aa78:	d049      	beq.n	801ab0e <_dtoa_r+0x216>
 801aa7a:	3f01      	subs	r7, #1
 801aa7c:	2300      	movs	r3, #0
 801aa7e:	9310      	str	r3, [sp, #64]	@ 0x40
 801aa80:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801aa82:	1b9b      	subs	r3, r3, r6
 801aa84:	1e5a      	subs	r2, r3, #1
 801aa86:	bf45      	ittet	mi
 801aa88:	f1c3 0301 	rsbmi	r3, r3, #1
 801aa8c:	9300      	strmi	r3, [sp, #0]
 801aa8e:	2300      	movpl	r3, #0
 801aa90:	2300      	movmi	r3, #0
 801aa92:	9206      	str	r2, [sp, #24]
 801aa94:	bf54      	ite	pl
 801aa96:	9300      	strpl	r3, [sp, #0]
 801aa98:	9306      	strmi	r3, [sp, #24]
 801aa9a:	2f00      	cmp	r7, #0
 801aa9c:	db39      	blt.n	801ab12 <_dtoa_r+0x21a>
 801aa9e:	9b06      	ldr	r3, [sp, #24]
 801aaa0:	970d      	str	r7, [sp, #52]	@ 0x34
 801aaa2:	443b      	add	r3, r7
 801aaa4:	9306      	str	r3, [sp, #24]
 801aaa6:	2300      	movs	r3, #0
 801aaa8:	9308      	str	r3, [sp, #32]
 801aaaa:	9b07      	ldr	r3, [sp, #28]
 801aaac:	2b09      	cmp	r3, #9
 801aaae:	d863      	bhi.n	801ab78 <_dtoa_r+0x280>
 801aab0:	2b05      	cmp	r3, #5
 801aab2:	bfc4      	itt	gt
 801aab4:	3b04      	subgt	r3, #4
 801aab6:	9307      	strgt	r3, [sp, #28]
 801aab8:	9b07      	ldr	r3, [sp, #28]
 801aaba:	f1a3 0302 	sub.w	r3, r3, #2
 801aabe:	bfcc      	ite	gt
 801aac0:	2400      	movgt	r4, #0
 801aac2:	2401      	movle	r4, #1
 801aac4:	2b03      	cmp	r3, #3
 801aac6:	d863      	bhi.n	801ab90 <_dtoa_r+0x298>
 801aac8:	e8df f003 	tbb	[pc, r3]
 801aacc:	2b375452 	.word	0x2b375452
 801aad0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801aad4:	441e      	add	r6, r3
 801aad6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801aada:	2b20      	cmp	r3, #32
 801aadc:	bfc1      	itttt	gt
 801aade:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801aae2:	409f      	lslgt	r7, r3
 801aae4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801aae8:	fa24 f303 	lsrgt.w	r3, r4, r3
 801aaec:	bfd6      	itet	le
 801aaee:	f1c3 0320 	rsble	r3, r3, #32
 801aaf2:	ea47 0003 	orrgt.w	r0, r7, r3
 801aaf6:	fa04 f003 	lslle.w	r0, r4, r3
 801aafa:	f7e5 fd03 	bl	8000504 <__aeabi_ui2d>
 801aafe:	2201      	movs	r2, #1
 801ab00:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801ab04:	3e01      	subs	r6, #1
 801ab06:	9212      	str	r2, [sp, #72]	@ 0x48
 801ab08:	e776      	b.n	801a9f8 <_dtoa_r+0x100>
 801ab0a:	2301      	movs	r3, #1
 801ab0c:	e7b7      	b.n	801aa7e <_dtoa_r+0x186>
 801ab0e:	9010      	str	r0, [sp, #64]	@ 0x40
 801ab10:	e7b6      	b.n	801aa80 <_dtoa_r+0x188>
 801ab12:	9b00      	ldr	r3, [sp, #0]
 801ab14:	1bdb      	subs	r3, r3, r7
 801ab16:	9300      	str	r3, [sp, #0]
 801ab18:	427b      	negs	r3, r7
 801ab1a:	9308      	str	r3, [sp, #32]
 801ab1c:	2300      	movs	r3, #0
 801ab1e:	930d      	str	r3, [sp, #52]	@ 0x34
 801ab20:	e7c3      	b.n	801aaaa <_dtoa_r+0x1b2>
 801ab22:	2301      	movs	r3, #1
 801ab24:	9309      	str	r3, [sp, #36]	@ 0x24
 801ab26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ab28:	eb07 0b03 	add.w	fp, r7, r3
 801ab2c:	f10b 0301 	add.w	r3, fp, #1
 801ab30:	2b01      	cmp	r3, #1
 801ab32:	9303      	str	r3, [sp, #12]
 801ab34:	bfb8      	it	lt
 801ab36:	2301      	movlt	r3, #1
 801ab38:	e006      	b.n	801ab48 <_dtoa_r+0x250>
 801ab3a:	2301      	movs	r3, #1
 801ab3c:	9309      	str	r3, [sp, #36]	@ 0x24
 801ab3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ab40:	2b00      	cmp	r3, #0
 801ab42:	dd28      	ble.n	801ab96 <_dtoa_r+0x29e>
 801ab44:	469b      	mov	fp, r3
 801ab46:	9303      	str	r3, [sp, #12]
 801ab48:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801ab4c:	2100      	movs	r1, #0
 801ab4e:	2204      	movs	r2, #4
 801ab50:	f102 0514 	add.w	r5, r2, #20
 801ab54:	429d      	cmp	r5, r3
 801ab56:	d926      	bls.n	801aba6 <_dtoa_r+0x2ae>
 801ab58:	6041      	str	r1, [r0, #4]
 801ab5a:	4648      	mov	r0, r9
 801ab5c:	f000 fd9c 	bl	801b698 <_Balloc>
 801ab60:	4682      	mov	sl, r0
 801ab62:	2800      	cmp	r0, #0
 801ab64:	d142      	bne.n	801abec <_dtoa_r+0x2f4>
 801ab66:	4b1e      	ldr	r3, [pc, #120]	@ (801abe0 <_dtoa_r+0x2e8>)
 801ab68:	4602      	mov	r2, r0
 801ab6a:	f240 11af 	movw	r1, #431	@ 0x1af
 801ab6e:	e6da      	b.n	801a926 <_dtoa_r+0x2e>
 801ab70:	2300      	movs	r3, #0
 801ab72:	e7e3      	b.n	801ab3c <_dtoa_r+0x244>
 801ab74:	2300      	movs	r3, #0
 801ab76:	e7d5      	b.n	801ab24 <_dtoa_r+0x22c>
 801ab78:	2401      	movs	r4, #1
 801ab7a:	2300      	movs	r3, #0
 801ab7c:	9307      	str	r3, [sp, #28]
 801ab7e:	9409      	str	r4, [sp, #36]	@ 0x24
 801ab80:	f04f 3bff 	mov.w	fp, #4294967295
 801ab84:	2200      	movs	r2, #0
 801ab86:	f8cd b00c 	str.w	fp, [sp, #12]
 801ab8a:	2312      	movs	r3, #18
 801ab8c:	920c      	str	r2, [sp, #48]	@ 0x30
 801ab8e:	e7db      	b.n	801ab48 <_dtoa_r+0x250>
 801ab90:	2301      	movs	r3, #1
 801ab92:	9309      	str	r3, [sp, #36]	@ 0x24
 801ab94:	e7f4      	b.n	801ab80 <_dtoa_r+0x288>
 801ab96:	f04f 0b01 	mov.w	fp, #1
 801ab9a:	f8cd b00c 	str.w	fp, [sp, #12]
 801ab9e:	465b      	mov	r3, fp
 801aba0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801aba4:	e7d0      	b.n	801ab48 <_dtoa_r+0x250>
 801aba6:	3101      	adds	r1, #1
 801aba8:	0052      	lsls	r2, r2, #1
 801abaa:	e7d1      	b.n	801ab50 <_dtoa_r+0x258>
 801abac:	f3af 8000 	nop.w
 801abb0:	636f4361 	.word	0x636f4361
 801abb4:	3fd287a7 	.word	0x3fd287a7
 801abb8:	8b60c8b3 	.word	0x8b60c8b3
 801abbc:	3fc68a28 	.word	0x3fc68a28
 801abc0:	509f79fb 	.word	0x509f79fb
 801abc4:	3fd34413 	.word	0x3fd34413
 801abc8:	080203a9 	.word	0x080203a9
 801abcc:	080203c0 	.word	0x080203c0
 801abd0:	7ff00000 	.word	0x7ff00000
 801abd4:	0802049b 	.word	0x0802049b
 801abd8:	3ff80000 	.word	0x3ff80000
 801abdc:	08020960 	.word	0x08020960
 801abe0:	08020418 	.word	0x08020418
 801abe4:	080203a5 	.word	0x080203a5
 801abe8:	0802049a 	.word	0x0802049a
 801abec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801abf0:	6018      	str	r0, [r3, #0]
 801abf2:	9b03      	ldr	r3, [sp, #12]
 801abf4:	2b0e      	cmp	r3, #14
 801abf6:	f200 80a1 	bhi.w	801ad3c <_dtoa_r+0x444>
 801abfa:	2c00      	cmp	r4, #0
 801abfc:	f000 809e 	beq.w	801ad3c <_dtoa_r+0x444>
 801ac00:	2f00      	cmp	r7, #0
 801ac02:	dd33      	ble.n	801ac6c <_dtoa_r+0x374>
 801ac04:	4b9c      	ldr	r3, [pc, #624]	@ (801ae78 <_dtoa_r+0x580>)
 801ac06:	f007 020f 	and.w	r2, r7, #15
 801ac0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ac0e:	ed93 7b00 	vldr	d7, [r3]
 801ac12:	05f8      	lsls	r0, r7, #23
 801ac14:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 801ac18:	ea4f 1427 	mov.w	r4, r7, asr #4
 801ac1c:	d516      	bpl.n	801ac4c <_dtoa_r+0x354>
 801ac1e:	4b97      	ldr	r3, [pc, #604]	@ (801ae7c <_dtoa_r+0x584>)
 801ac20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801ac24:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801ac28:	f7e5 fe10 	bl	800084c <__aeabi_ddiv>
 801ac2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801ac30:	f004 040f 	and.w	r4, r4, #15
 801ac34:	2603      	movs	r6, #3
 801ac36:	4d91      	ldr	r5, [pc, #580]	@ (801ae7c <_dtoa_r+0x584>)
 801ac38:	b954      	cbnz	r4, 801ac50 <_dtoa_r+0x358>
 801ac3a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801ac3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801ac42:	f7e5 fe03 	bl	800084c <__aeabi_ddiv>
 801ac46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801ac4a:	e028      	b.n	801ac9e <_dtoa_r+0x3a6>
 801ac4c:	2602      	movs	r6, #2
 801ac4e:	e7f2      	b.n	801ac36 <_dtoa_r+0x33e>
 801ac50:	07e1      	lsls	r1, r4, #31
 801ac52:	d508      	bpl.n	801ac66 <_dtoa_r+0x36e>
 801ac54:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801ac58:	e9d5 2300 	ldrd	r2, r3, [r5]
 801ac5c:	f7e5 fccc 	bl	80005f8 <__aeabi_dmul>
 801ac60:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801ac64:	3601      	adds	r6, #1
 801ac66:	1064      	asrs	r4, r4, #1
 801ac68:	3508      	adds	r5, #8
 801ac6a:	e7e5      	b.n	801ac38 <_dtoa_r+0x340>
 801ac6c:	f000 80af 	beq.w	801adce <_dtoa_r+0x4d6>
 801ac70:	427c      	negs	r4, r7
 801ac72:	4b81      	ldr	r3, [pc, #516]	@ (801ae78 <_dtoa_r+0x580>)
 801ac74:	4d81      	ldr	r5, [pc, #516]	@ (801ae7c <_dtoa_r+0x584>)
 801ac76:	f004 020f 	and.w	r2, r4, #15
 801ac7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ac7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac82:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801ac86:	f7e5 fcb7 	bl	80005f8 <__aeabi_dmul>
 801ac8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801ac8e:	1124      	asrs	r4, r4, #4
 801ac90:	2300      	movs	r3, #0
 801ac92:	2602      	movs	r6, #2
 801ac94:	2c00      	cmp	r4, #0
 801ac96:	f040 808f 	bne.w	801adb8 <_dtoa_r+0x4c0>
 801ac9a:	2b00      	cmp	r3, #0
 801ac9c:	d1d3      	bne.n	801ac46 <_dtoa_r+0x34e>
 801ac9e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801aca0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801aca4:	2b00      	cmp	r3, #0
 801aca6:	f000 8094 	beq.w	801add2 <_dtoa_r+0x4da>
 801acaa:	4b75      	ldr	r3, [pc, #468]	@ (801ae80 <_dtoa_r+0x588>)
 801acac:	2200      	movs	r2, #0
 801acae:	4620      	mov	r0, r4
 801acb0:	4629      	mov	r1, r5
 801acb2:	f7e5 ff13 	bl	8000adc <__aeabi_dcmplt>
 801acb6:	2800      	cmp	r0, #0
 801acb8:	f000 808b 	beq.w	801add2 <_dtoa_r+0x4da>
 801acbc:	9b03      	ldr	r3, [sp, #12]
 801acbe:	2b00      	cmp	r3, #0
 801acc0:	f000 8087 	beq.w	801add2 <_dtoa_r+0x4da>
 801acc4:	f1bb 0f00 	cmp.w	fp, #0
 801acc8:	dd34      	ble.n	801ad34 <_dtoa_r+0x43c>
 801acca:	4620      	mov	r0, r4
 801accc:	4b6d      	ldr	r3, [pc, #436]	@ (801ae84 <_dtoa_r+0x58c>)
 801acce:	2200      	movs	r2, #0
 801acd0:	4629      	mov	r1, r5
 801acd2:	f7e5 fc91 	bl	80005f8 <__aeabi_dmul>
 801acd6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801acda:	f107 38ff 	add.w	r8, r7, #4294967295
 801acde:	3601      	adds	r6, #1
 801ace0:	465c      	mov	r4, fp
 801ace2:	4630      	mov	r0, r6
 801ace4:	f7e5 fc1e 	bl	8000524 <__aeabi_i2d>
 801ace8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801acec:	f7e5 fc84 	bl	80005f8 <__aeabi_dmul>
 801acf0:	4b65      	ldr	r3, [pc, #404]	@ (801ae88 <_dtoa_r+0x590>)
 801acf2:	2200      	movs	r2, #0
 801acf4:	f7e5 faca 	bl	800028c <__adddf3>
 801acf8:	4605      	mov	r5, r0
 801acfa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801acfe:	2c00      	cmp	r4, #0
 801ad00:	d16a      	bne.n	801add8 <_dtoa_r+0x4e0>
 801ad02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801ad06:	4b61      	ldr	r3, [pc, #388]	@ (801ae8c <_dtoa_r+0x594>)
 801ad08:	2200      	movs	r2, #0
 801ad0a:	f7e5 fabd 	bl	8000288 <__aeabi_dsub>
 801ad0e:	4602      	mov	r2, r0
 801ad10:	460b      	mov	r3, r1
 801ad12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801ad16:	462a      	mov	r2, r5
 801ad18:	4633      	mov	r3, r6
 801ad1a:	f7e5 fefd 	bl	8000b18 <__aeabi_dcmpgt>
 801ad1e:	2800      	cmp	r0, #0
 801ad20:	f040 8298 	bne.w	801b254 <_dtoa_r+0x95c>
 801ad24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801ad28:	462a      	mov	r2, r5
 801ad2a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801ad2e:	f7e5 fed5 	bl	8000adc <__aeabi_dcmplt>
 801ad32:	bb38      	cbnz	r0, 801ad84 <_dtoa_r+0x48c>
 801ad34:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 801ad38:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801ad3c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801ad3e:	2b00      	cmp	r3, #0
 801ad40:	f2c0 8157 	blt.w	801aff2 <_dtoa_r+0x6fa>
 801ad44:	2f0e      	cmp	r7, #14
 801ad46:	f300 8154 	bgt.w	801aff2 <_dtoa_r+0x6fa>
 801ad4a:	4b4b      	ldr	r3, [pc, #300]	@ (801ae78 <_dtoa_r+0x580>)
 801ad4c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801ad50:	ed93 7b00 	vldr	d7, [r3]
 801ad54:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ad56:	2b00      	cmp	r3, #0
 801ad58:	ed8d 7b00 	vstr	d7, [sp]
 801ad5c:	f280 80e5 	bge.w	801af2a <_dtoa_r+0x632>
 801ad60:	9b03      	ldr	r3, [sp, #12]
 801ad62:	2b00      	cmp	r3, #0
 801ad64:	f300 80e1 	bgt.w	801af2a <_dtoa_r+0x632>
 801ad68:	d10c      	bne.n	801ad84 <_dtoa_r+0x48c>
 801ad6a:	4b48      	ldr	r3, [pc, #288]	@ (801ae8c <_dtoa_r+0x594>)
 801ad6c:	2200      	movs	r2, #0
 801ad6e:	ec51 0b17 	vmov	r0, r1, d7
 801ad72:	f7e5 fc41 	bl	80005f8 <__aeabi_dmul>
 801ad76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801ad7a:	f7e5 fec3 	bl	8000b04 <__aeabi_dcmpge>
 801ad7e:	2800      	cmp	r0, #0
 801ad80:	f000 8266 	beq.w	801b250 <_dtoa_r+0x958>
 801ad84:	2400      	movs	r4, #0
 801ad86:	4625      	mov	r5, r4
 801ad88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ad8a:	4656      	mov	r6, sl
 801ad8c:	ea6f 0803 	mvn.w	r8, r3
 801ad90:	2700      	movs	r7, #0
 801ad92:	4621      	mov	r1, r4
 801ad94:	4648      	mov	r0, r9
 801ad96:	f000 fcbf 	bl	801b718 <_Bfree>
 801ad9a:	2d00      	cmp	r5, #0
 801ad9c:	f000 80bd 	beq.w	801af1a <_dtoa_r+0x622>
 801ada0:	b12f      	cbz	r7, 801adae <_dtoa_r+0x4b6>
 801ada2:	42af      	cmp	r7, r5
 801ada4:	d003      	beq.n	801adae <_dtoa_r+0x4b6>
 801ada6:	4639      	mov	r1, r7
 801ada8:	4648      	mov	r0, r9
 801adaa:	f000 fcb5 	bl	801b718 <_Bfree>
 801adae:	4629      	mov	r1, r5
 801adb0:	4648      	mov	r0, r9
 801adb2:	f000 fcb1 	bl	801b718 <_Bfree>
 801adb6:	e0b0      	b.n	801af1a <_dtoa_r+0x622>
 801adb8:	07e2      	lsls	r2, r4, #31
 801adba:	d505      	bpl.n	801adc8 <_dtoa_r+0x4d0>
 801adbc:	e9d5 2300 	ldrd	r2, r3, [r5]
 801adc0:	f7e5 fc1a 	bl	80005f8 <__aeabi_dmul>
 801adc4:	3601      	adds	r6, #1
 801adc6:	2301      	movs	r3, #1
 801adc8:	1064      	asrs	r4, r4, #1
 801adca:	3508      	adds	r5, #8
 801adcc:	e762      	b.n	801ac94 <_dtoa_r+0x39c>
 801adce:	2602      	movs	r6, #2
 801add0:	e765      	b.n	801ac9e <_dtoa_r+0x3a6>
 801add2:	9c03      	ldr	r4, [sp, #12]
 801add4:	46b8      	mov	r8, r7
 801add6:	e784      	b.n	801ace2 <_dtoa_r+0x3ea>
 801add8:	4b27      	ldr	r3, [pc, #156]	@ (801ae78 <_dtoa_r+0x580>)
 801adda:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801addc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ade0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801ade4:	4454      	add	r4, sl
 801ade6:	2900      	cmp	r1, #0
 801ade8:	d054      	beq.n	801ae94 <_dtoa_r+0x59c>
 801adea:	4929      	ldr	r1, [pc, #164]	@ (801ae90 <_dtoa_r+0x598>)
 801adec:	2000      	movs	r0, #0
 801adee:	f7e5 fd2d 	bl	800084c <__aeabi_ddiv>
 801adf2:	4633      	mov	r3, r6
 801adf4:	462a      	mov	r2, r5
 801adf6:	f7e5 fa47 	bl	8000288 <__aeabi_dsub>
 801adfa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801adfe:	4656      	mov	r6, sl
 801ae00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801ae04:	f7e5 fea8 	bl	8000b58 <__aeabi_d2iz>
 801ae08:	4605      	mov	r5, r0
 801ae0a:	f7e5 fb8b 	bl	8000524 <__aeabi_i2d>
 801ae0e:	4602      	mov	r2, r0
 801ae10:	460b      	mov	r3, r1
 801ae12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801ae16:	f7e5 fa37 	bl	8000288 <__aeabi_dsub>
 801ae1a:	3530      	adds	r5, #48	@ 0x30
 801ae1c:	4602      	mov	r2, r0
 801ae1e:	460b      	mov	r3, r1
 801ae20:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801ae24:	f806 5b01 	strb.w	r5, [r6], #1
 801ae28:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801ae2c:	f7e5 fe56 	bl	8000adc <__aeabi_dcmplt>
 801ae30:	2800      	cmp	r0, #0
 801ae32:	d172      	bne.n	801af1a <_dtoa_r+0x622>
 801ae34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801ae38:	4911      	ldr	r1, [pc, #68]	@ (801ae80 <_dtoa_r+0x588>)
 801ae3a:	2000      	movs	r0, #0
 801ae3c:	f7e5 fa24 	bl	8000288 <__aeabi_dsub>
 801ae40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801ae44:	f7e5 fe4a 	bl	8000adc <__aeabi_dcmplt>
 801ae48:	2800      	cmp	r0, #0
 801ae4a:	f040 80b4 	bne.w	801afb6 <_dtoa_r+0x6be>
 801ae4e:	42a6      	cmp	r6, r4
 801ae50:	f43f af70 	beq.w	801ad34 <_dtoa_r+0x43c>
 801ae54:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801ae58:	4b0a      	ldr	r3, [pc, #40]	@ (801ae84 <_dtoa_r+0x58c>)
 801ae5a:	2200      	movs	r2, #0
 801ae5c:	f7e5 fbcc 	bl	80005f8 <__aeabi_dmul>
 801ae60:	4b08      	ldr	r3, [pc, #32]	@ (801ae84 <_dtoa_r+0x58c>)
 801ae62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801ae66:	2200      	movs	r2, #0
 801ae68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801ae6c:	f7e5 fbc4 	bl	80005f8 <__aeabi_dmul>
 801ae70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801ae74:	e7c4      	b.n	801ae00 <_dtoa_r+0x508>
 801ae76:	bf00      	nop
 801ae78:	08020960 	.word	0x08020960
 801ae7c:	08020938 	.word	0x08020938
 801ae80:	3ff00000 	.word	0x3ff00000
 801ae84:	40240000 	.word	0x40240000
 801ae88:	401c0000 	.word	0x401c0000
 801ae8c:	40140000 	.word	0x40140000
 801ae90:	3fe00000 	.word	0x3fe00000
 801ae94:	4631      	mov	r1, r6
 801ae96:	4628      	mov	r0, r5
 801ae98:	f7e5 fbae 	bl	80005f8 <__aeabi_dmul>
 801ae9c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801aea0:	9413      	str	r4, [sp, #76]	@ 0x4c
 801aea2:	4656      	mov	r6, sl
 801aea4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801aea8:	f7e5 fe56 	bl	8000b58 <__aeabi_d2iz>
 801aeac:	4605      	mov	r5, r0
 801aeae:	f7e5 fb39 	bl	8000524 <__aeabi_i2d>
 801aeb2:	4602      	mov	r2, r0
 801aeb4:	460b      	mov	r3, r1
 801aeb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801aeba:	f7e5 f9e5 	bl	8000288 <__aeabi_dsub>
 801aebe:	3530      	adds	r5, #48	@ 0x30
 801aec0:	f806 5b01 	strb.w	r5, [r6], #1
 801aec4:	4602      	mov	r2, r0
 801aec6:	460b      	mov	r3, r1
 801aec8:	42a6      	cmp	r6, r4
 801aeca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801aece:	f04f 0200 	mov.w	r2, #0
 801aed2:	d124      	bne.n	801af1e <_dtoa_r+0x626>
 801aed4:	4baf      	ldr	r3, [pc, #700]	@ (801b194 <_dtoa_r+0x89c>)
 801aed6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801aeda:	f7e5 f9d7 	bl	800028c <__adddf3>
 801aede:	4602      	mov	r2, r0
 801aee0:	460b      	mov	r3, r1
 801aee2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801aee6:	f7e5 fe17 	bl	8000b18 <__aeabi_dcmpgt>
 801aeea:	2800      	cmp	r0, #0
 801aeec:	d163      	bne.n	801afb6 <_dtoa_r+0x6be>
 801aeee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801aef2:	49a8      	ldr	r1, [pc, #672]	@ (801b194 <_dtoa_r+0x89c>)
 801aef4:	2000      	movs	r0, #0
 801aef6:	f7e5 f9c7 	bl	8000288 <__aeabi_dsub>
 801aefa:	4602      	mov	r2, r0
 801aefc:	460b      	mov	r3, r1
 801aefe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801af02:	f7e5 fdeb 	bl	8000adc <__aeabi_dcmplt>
 801af06:	2800      	cmp	r0, #0
 801af08:	f43f af14 	beq.w	801ad34 <_dtoa_r+0x43c>
 801af0c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801af0e:	1e73      	subs	r3, r6, #1
 801af10:	9313      	str	r3, [sp, #76]	@ 0x4c
 801af12:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801af16:	2b30      	cmp	r3, #48	@ 0x30
 801af18:	d0f8      	beq.n	801af0c <_dtoa_r+0x614>
 801af1a:	4647      	mov	r7, r8
 801af1c:	e03b      	b.n	801af96 <_dtoa_r+0x69e>
 801af1e:	4b9e      	ldr	r3, [pc, #632]	@ (801b198 <_dtoa_r+0x8a0>)
 801af20:	f7e5 fb6a 	bl	80005f8 <__aeabi_dmul>
 801af24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801af28:	e7bc      	b.n	801aea4 <_dtoa_r+0x5ac>
 801af2a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801af2e:	4656      	mov	r6, sl
 801af30:	e9dd 2300 	ldrd	r2, r3, [sp]
 801af34:	4620      	mov	r0, r4
 801af36:	4629      	mov	r1, r5
 801af38:	f7e5 fc88 	bl	800084c <__aeabi_ddiv>
 801af3c:	f7e5 fe0c 	bl	8000b58 <__aeabi_d2iz>
 801af40:	4680      	mov	r8, r0
 801af42:	f7e5 faef 	bl	8000524 <__aeabi_i2d>
 801af46:	e9dd 2300 	ldrd	r2, r3, [sp]
 801af4a:	f7e5 fb55 	bl	80005f8 <__aeabi_dmul>
 801af4e:	4602      	mov	r2, r0
 801af50:	460b      	mov	r3, r1
 801af52:	4620      	mov	r0, r4
 801af54:	4629      	mov	r1, r5
 801af56:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801af5a:	f7e5 f995 	bl	8000288 <__aeabi_dsub>
 801af5e:	f806 4b01 	strb.w	r4, [r6], #1
 801af62:	9d03      	ldr	r5, [sp, #12]
 801af64:	eba6 040a 	sub.w	r4, r6, sl
 801af68:	42a5      	cmp	r5, r4
 801af6a:	4602      	mov	r2, r0
 801af6c:	460b      	mov	r3, r1
 801af6e:	d133      	bne.n	801afd8 <_dtoa_r+0x6e0>
 801af70:	f7e5 f98c 	bl	800028c <__adddf3>
 801af74:	e9dd 2300 	ldrd	r2, r3, [sp]
 801af78:	4604      	mov	r4, r0
 801af7a:	460d      	mov	r5, r1
 801af7c:	f7e5 fdcc 	bl	8000b18 <__aeabi_dcmpgt>
 801af80:	b9c0      	cbnz	r0, 801afb4 <_dtoa_r+0x6bc>
 801af82:	e9dd 2300 	ldrd	r2, r3, [sp]
 801af86:	4620      	mov	r0, r4
 801af88:	4629      	mov	r1, r5
 801af8a:	f7e5 fd9d 	bl	8000ac8 <__aeabi_dcmpeq>
 801af8e:	b110      	cbz	r0, 801af96 <_dtoa_r+0x69e>
 801af90:	f018 0f01 	tst.w	r8, #1
 801af94:	d10e      	bne.n	801afb4 <_dtoa_r+0x6bc>
 801af96:	9902      	ldr	r1, [sp, #8]
 801af98:	4648      	mov	r0, r9
 801af9a:	f000 fbbd 	bl	801b718 <_Bfree>
 801af9e:	2300      	movs	r3, #0
 801afa0:	7033      	strb	r3, [r6, #0]
 801afa2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801afa4:	3701      	adds	r7, #1
 801afa6:	601f      	str	r7, [r3, #0]
 801afa8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801afaa:	2b00      	cmp	r3, #0
 801afac:	f000 824b 	beq.w	801b446 <_dtoa_r+0xb4e>
 801afb0:	601e      	str	r6, [r3, #0]
 801afb2:	e248      	b.n	801b446 <_dtoa_r+0xb4e>
 801afb4:	46b8      	mov	r8, r7
 801afb6:	4633      	mov	r3, r6
 801afb8:	461e      	mov	r6, r3
 801afba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801afbe:	2a39      	cmp	r2, #57	@ 0x39
 801afc0:	d106      	bne.n	801afd0 <_dtoa_r+0x6d8>
 801afc2:	459a      	cmp	sl, r3
 801afc4:	d1f8      	bne.n	801afb8 <_dtoa_r+0x6c0>
 801afc6:	2230      	movs	r2, #48	@ 0x30
 801afc8:	f108 0801 	add.w	r8, r8, #1
 801afcc:	f88a 2000 	strb.w	r2, [sl]
 801afd0:	781a      	ldrb	r2, [r3, #0]
 801afd2:	3201      	adds	r2, #1
 801afd4:	701a      	strb	r2, [r3, #0]
 801afd6:	e7a0      	b.n	801af1a <_dtoa_r+0x622>
 801afd8:	4b6f      	ldr	r3, [pc, #444]	@ (801b198 <_dtoa_r+0x8a0>)
 801afda:	2200      	movs	r2, #0
 801afdc:	f7e5 fb0c 	bl	80005f8 <__aeabi_dmul>
 801afe0:	2200      	movs	r2, #0
 801afe2:	2300      	movs	r3, #0
 801afe4:	4604      	mov	r4, r0
 801afe6:	460d      	mov	r5, r1
 801afe8:	f7e5 fd6e 	bl	8000ac8 <__aeabi_dcmpeq>
 801afec:	2800      	cmp	r0, #0
 801afee:	d09f      	beq.n	801af30 <_dtoa_r+0x638>
 801aff0:	e7d1      	b.n	801af96 <_dtoa_r+0x69e>
 801aff2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801aff4:	2a00      	cmp	r2, #0
 801aff6:	f000 80ea 	beq.w	801b1ce <_dtoa_r+0x8d6>
 801affa:	9a07      	ldr	r2, [sp, #28]
 801affc:	2a01      	cmp	r2, #1
 801affe:	f300 80cd 	bgt.w	801b19c <_dtoa_r+0x8a4>
 801b002:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801b004:	2a00      	cmp	r2, #0
 801b006:	f000 80c1 	beq.w	801b18c <_dtoa_r+0x894>
 801b00a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801b00e:	9c08      	ldr	r4, [sp, #32]
 801b010:	9e00      	ldr	r6, [sp, #0]
 801b012:	9a00      	ldr	r2, [sp, #0]
 801b014:	441a      	add	r2, r3
 801b016:	9200      	str	r2, [sp, #0]
 801b018:	9a06      	ldr	r2, [sp, #24]
 801b01a:	2101      	movs	r1, #1
 801b01c:	441a      	add	r2, r3
 801b01e:	4648      	mov	r0, r9
 801b020:	9206      	str	r2, [sp, #24]
 801b022:	f000 fc77 	bl	801b914 <__i2b>
 801b026:	4605      	mov	r5, r0
 801b028:	b166      	cbz	r6, 801b044 <_dtoa_r+0x74c>
 801b02a:	9b06      	ldr	r3, [sp, #24]
 801b02c:	2b00      	cmp	r3, #0
 801b02e:	dd09      	ble.n	801b044 <_dtoa_r+0x74c>
 801b030:	42b3      	cmp	r3, r6
 801b032:	9a00      	ldr	r2, [sp, #0]
 801b034:	bfa8      	it	ge
 801b036:	4633      	movge	r3, r6
 801b038:	1ad2      	subs	r2, r2, r3
 801b03a:	9200      	str	r2, [sp, #0]
 801b03c:	9a06      	ldr	r2, [sp, #24]
 801b03e:	1af6      	subs	r6, r6, r3
 801b040:	1ad3      	subs	r3, r2, r3
 801b042:	9306      	str	r3, [sp, #24]
 801b044:	9b08      	ldr	r3, [sp, #32]
 801b046:	b30b      	cbz	r3, 801b08c <_dtoa_r+0x794>
 801b048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b04a:	2b00      	cmp	r3, #0
 801b04c:	f000 80c6 	beq.w	801b1dc <_dtoa_r+0x8e4>
 801b050:	2c00      	cmp	r4, #0
 801b052:	f000 80c0 	beq.w	801b1d6 <_dtoa_r+0x8de>
 801b056:	4629      	mov	r1, r5
 801b058:	4622      	mov	r2, r4
 801b05a:	4648      	mov	r0, r9
 801b05c:	f000 fd12 	bl	801ba84 <__pow5mult>
 801b060:	9a02      	ldr	r2, [sp, #8]
 801b062:	4601      	mov	r1, r0
 801b064:	4605      	mov	r5, r0
 801b066:	4648      	mov	r0, r9
 801b068:	f000 fc6a 	bl	801b940 <__multiply>
 801b06c:	9902      	ldr	r1, [sp, #8]
 801b06e:	4680      	mov	r8, r0
 801b070:	4648      	mov	r0, r9
 801b072:	f000 fb51 	bl	801b718 <_Bfree>
 801b076:	9b08      	ldr	r3, [sp, #32]
 801b078:	1b1b      	subs	r3, r3, r4
 801b07a:	9308      	str	r3, [sp, #32]
 801b07c:	f000 80b1 	beq.w	801b1e2 <_dtoa_r+0x8ea>
 801b080:	9a08      	ldr	r2, [sp, #32]
 801b082:	4641      	mov	r1, r8
 801b084:	4648      	mov	r0, r9
 801b086:	f000 fcfd 	bl	801ba84 <__pow5mult>
 801b08a:	9002      	str	r0, [sp, #8]
 801b08c:	2101      	movs	r1, #1
 801b08e:	4648      	mov	r0, r9
 801b090:	f000 fc40 	bl	801b914 <__i2b>
 801b094:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801b096:	4604      	mov	r4, r0
 801b098:	2b00      	cmp	r3, #0
 801b09a:	f000 81d8 	beq.w	801b44e <_dtoa_r+0xb56>
 801b09e:	461a      	mov	r2, r3
 801b0a0:	4601      	mov	r1, r0
 801b0a2:	4648      	mov	r0, r9
 801b0a4:	f000 fcee 	bl	801ba84 <__pow5mult>
 801b0a8:	9b07      	ldr	r3, [sp, #28]
 801b0aa:	2b01      	cmp	r3, #1
 801b0ac:	4604      	mov	r4, r0
 801b0ae:	f300 809f 	bgt.w	801b1f0 <_dtoa_r+0x8f8>
 801b0b2:	9b04      	ldr	r3, [sp, #16]
 801b0b4:	2b00      	cmp	r3, #0
 801b0b6:	f040 8097 	bne.w	801b1e8 <_dtoa_r+0x8f0>
 801b0ba:	9b05      	ldr	r3, [sp, #20]
 801b0bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801b0c0:	2b00      	cmp	r3, #0
 801b0c2:	f040 8093 	bne.w	801b1ec <_dtoa_r+0x8f4>
 801b0c6:	9b05      	ldr	r3, [sp, #20]
 801b0c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801b0cc:	0d1b      	lsrs	r3, r3, #20
 801b0ce:	051b      	lsls	r3, r3, #20
 801b0d0:	b133      	cbz	r3, 801b0e0 <_dtoa_r+0x7e8>
 801b0d2:	9b00      	ldr	r3, [sp, #0]
 801b0d4:	3301      	adds	r3, #1
 801b0d6:	9300      	str	r3, [sp, #0]
 801b0d8:	9b06      	ldr	r3, [sp, #24]
 801b0da:	3301      	adds	r3, #1
 801b0dc:	9306      	str	r3, [sp, #24]
 801b0de:	2301      	movs	r3, #1
 801b0e0:	9308      	str	r3, [sp, #32]
 801b0e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801b0e4:	2b00      	cmp	r3, #0
 801b0e6:	f000 81b8 	beq.w	801b45a <_dtoa_r+0xb62>
 801b0ea:	6923      	ldr	r3, [r4, #16]
 801b0ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801b0f0:	6918      	ldr	r0, [r3, #16]
 801b0f2:	f000 fbc3 	bl	801b87c <__hi0bits>
 801b0f6:	f1c0 0020 	rsb	r0, r0, #32
 801b0fa:	9b06      	ldr	r3, [sp, #24]
 801b0fc:	4418      	add	r0, r3
 801b0fe:	f010 001f 	ands.w	r0, r0, #31
 801b102:	f000 8082 	beq.w	801b20a <_dtoa_r+0x912>
 801b106:	f1c0 0320 	rsb	r3, r0, #32
 801b10a:	2b04      	cmp	r3, #4
 801b10c:	dd73      	ble.n	801b1f6 <_dtoa_r+0x8fe>
 801b10e:	9b00      	ldr	r3, [sp, #0]
 801b110:	f1c0 001c 	rsb	r0, r0, #28
 801b114:	4403      	add	r3, r0
 801b116:	9300      	str	r3, [sp, #0]
 801b118:	9b06      	ldr	r3, [sp, #24]
 801b11a:	4403      	add	r3, r0
 801b11c:	4406      	add	r6, r0
 801b11e:	9306      	str	r3, [sp, #24]
 801b120:	9b00      	ldr	r3, [sp, #0]
 801b122:	2b00      	cmp	r3, #0
 801b124:	dd05      	ble.n	801b132 <_dtoa_r+0x83a>
 801b126:	9902      	ldr	r1, [sp, #8]
 801b128:	461a      	mov	r2, r3
 801b12a:	4648      	mov	r0, r9
 801b12c:	f000 fd04 	bl	801bb38 <__lshift>
 801b130:	9002      	str	r0, [sp, #8]
 801b132:	9b06      	ldr	r3, [sp, #24]
 801b134:	2b00      	cmp	r3, #0
 801b136:	dd05      	ble.n	801b144 <_dtoa_r+0x84c>
 801b138:	4621      	mov	r1, r4
 801b13a:	461a      	mov	r2, r3
 801b13c:	4648      	mov	r0, r9
 801b13e:	f000 fcfb 	bl	801bb38 <__lshift>
 801b142:	4604      	mov	r4, r0
 801b144:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b146:	2b00      	cmp	r3, #0
 801b148:	d061      	beq.n	801b20e <_dtoa_r+0x916>
 801b14a:	9802      	ldr	r0, [sp, #8]
 801b14c:	4621      	mov	r1, r4
 801b14e:	f000 fd5f 	bl	801bc10 <__mcmp>
 801b152:	2800      	cmp	r0, #0
 801b154:	da5b      	bge.n	801b20e <_dtoa_r+0x916>
 801b156:	2300      	movs	r3, #0
 801b158:	9902      	ldr	r1, [sp, #8]
 801b15a:	220a      	movs	r2, #10
 801b15c:	4648      	mov	r0, r9
 801b15e:	f000 fafd 	bl	801b75c <__multadd>
 801b162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b164:	9002      	str	r0, [sp, #8]
 801b166:	f107 38ff 	add.w	r8, r7, #4294967295
 801b16a:	2b00      	cmp	r3, #0
 801b16c:	f000 8177 	beq.w	801b45e <_dtoa_r+0xb66>
 801b170:	4629      	mov	r1, r5
 801b172:	2300      	movs	r3, #0
 801b174:	220a      	movs	r2, #10
 801b176:	4648      	mov	r0, r9
 801b178:	f000 faf0 	bl	801b75c <__multadd>
 801b17c:	f1bb 0f00 	cmp.w	fp, #0
 801b180:	4605      	mov	r5, r0
 801b182:	dc6f      	bgt.n	801b264 <_dtoa_r+0x96c>
 801b184:	9b07      	ldr	r3, [sp, #28]
 801b186:	2b02      	cmp	r3, #2
 801b188:	dc49      	bgt.n	801b21e <_dtoa_r+0x926>
 801b18a:	e06b      	b.n	801b264 <_dtoa_r+0x96c>
 801b18c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801b18e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801b192:	e73c      	b.n	801b00e <_dtoa_r+0x716>
 801b194:	3fe00000 	.word	0x3fe00000
 801b198:	40240000 	.word	0x40240000
 801b19c:	9b03      	ldr	r3, [sp, #12]
 801b19e:	1e5c      	subs	r4, r3, #1
 801b1a0:	9b08      	ldr	r3, [sp, #32]
 801b1a2:	42a3      	cmp	r3, r4
 801b1a4:	db09      	blt.n	801b1ba <_dtoa_r+0x8c2>
 801b1a6:	1b1c      	subs	r4, r3, r4
 801b1a8:	9b03      	ldr	r3, [sp, #12]
 801b1aa:	2b00      	cmp	r3, #0
 801b1ac:	f6bf af30 	bge.w	801b010 <_dtoa_r+0x718>
 801b1b0:	9b00      	ldr	r3, [sp, #0]
 801b1b2:	9a03      	ldr	r2, [sp, #12]
 801b1b4:	1a9e      	subs	r6, r3, r2
 801b1b6:	2300      	movs	r3, #0
 801b1b8:	e72b      	b.n	801b012 <_dtoa_r+0x71a>
 801b1ba:	9b08      	ldr	r3, [sp, #32]
 801b1bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b1be:	9408      	str	r4, [sp, #32]
 801b1c0:	1ae3      	subs	r3, r4, r3
 801b1c2:	441a      	add	r2, r3
 801b1c4:	9e00      	ldr	r6, [sp, #0]
 801b1c6:	9b03      	ldr	r3, [sp, #12]
 801b1c8:	920d      	str	r2, [sp, #52]	@ 0x34
 801b1ca:	2400      	movs	r4, #0
 801b1cc:	e721      	b.n	801b012 <_dtoa_r+0x71a>
 801b1ce:	9c08      	ldr	r4, [sp, #32]
 801b1d0:	9e00      	ldr	r6, [sp, #0]
 801b1d2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801b1d4:	e728      	b.n	801b028 <_dtoa_r+0x730>
 801b1d6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801b1da:	e751      	b.n	801b080 <_dtoa_r+0x788>
 801b1dc:	9a08      	ldr	r2, [sp, #32]
 801b1de:	9902      	ldr	r1, [sp, #8]
 801b1e0:	e750      	b.n	801b084 <_dtoa_r+0x78c>
 801b1e2:	f8cd 8008 	str.w	r8, [sp, #8]
 801b1e6:	e751      	b.n	801b08c <_dtoa_r+0x794>
 801b1e8:	2300      	movs	r3, #0
 801b1ea:	e779      	b.n	801b0e0 <_dtoa_r+0x7e8>
 801b1ec:	9b04      	ldr	r3, [sp, #16]
 801b1ee:	e777      	b.n	801b0e0 <_dtoa_r+0x7e8>
 801b1f0:	2300      	movs	r3, #0
 801b1f2:	9308      	str	r3, [sp, #32]
 801b1f4:	e779      	b.n	801b0ea <_dtoa_r+0x7f2>
 801b1f6:	d093      	beq.n	801b120 <_dtoa_r+0x828>
 801b1f8:	9a00      	ldr	r2, [sp, #0]
 801b1fa:	331c      	adds	r3, #28
 801b1fc:	441a      	add	r2, r3
 801b1fe:	9200      	str	r2, [sp, #0]
 801b200:	9a06      	ldr	r2, [sp, #24]
 801b202:	441a      	add	r2, r3
 801b204:	441e      	add	r6, r3
 801b206:	9206      	str	r2, [sp, #24]
 801b208:	e78a      	b.n	801b120 <_dtoa_r+0x828>
 801b20a:	4603      	mov	r3, r0
 801b20c:	e7f4      	b.n	801b1f8 <_dtoa_r+0x900>
 801b20e:	9b03      	ldr	r3, [sp, #12]
 801b210:	2b00      	cmp	r3, #0
 801b212:	46b8      	mov	r8, r7
 801b214:	dc20      	bgt.n	801b258 <_dtoa_r+0x960>
 801b216:	469b      	mov	fp, r3
 801b218:	9b07      	ldr	r3, [sp, #28]
 801b21a:	2b02      	cmp	r3, #2
 801b21c:	dd1e      	ble.n	801b25c <_dtoa_r+0x964>
 801b21e:	f1bb 0f00 	cmp.w	fp, #0
 801b222:	f47f adb1 	bne.w	801ad88 <_dtoa_r+0x490>
 801b226:	4621      	mov	r1, r4
 801b228:	465b      	mov	r3, fp
 801b22a:	2205      	movs	r2, #5
 801b22c:	4648      	mov	r0, r9
 801b22e:	f000 fa95 	bl	801b75c <__multadd>
 801b232:	4601      	mov	r1, r0
 801b234:	4604      	mov	r4, r0
 801b236:	9802      	ldr	r0, [sp, #8]
 801b238:	f000 fcea 	bl	801bc10 <__mcmp>
 801b23c:	2800      	cmp	r0, #0
 801b23e:	f77f ada3 	ble.w	801ad88 <_dtoa_r+0x490>
 801b242:	4656      	mov	r6, sl
 801b244:	2331      	movs	r3, #49	@ 0x31
 801b246:	f806 3b01 	strb.w	r3, [r6], #1
 801b24a:	f108 0801 	add.w	r8, r8, #1
 801b24e:	e59f      	b.n	801ad90 <_dtoa_r+0x498>
 801b250:	9c03      	ldr	r4, [sp, #12]
 801b252:	46b8      	mov	r8, r7
 801b254:	4625      	mov	r5, r4
 801b256:	e7f4      	b.n	801b242 <_dtoa_r+0x94a>
 801b258:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801b25c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b25e:	2b00      	cmp	r3, #0
 801b260:	f000 8101 	beq.w	801b466 <_dtoa_r+0xb6e>
 801b264:	2e00      	cmp	r6, #0
 801b266:	dd05      	ble.n	801b274 <_dtoa_r+0x97c>
 801b268:	4629      	mov	r1, r5
 801b26a:	4632      	mov	r2, r6
 801b26c:	4648      	mov	r0, r9
 801b26e:	f000 fc63 	bl	801bb38 <__lshift>
 801b272:	4605      	mov	r5, r0
 801b274:	9b08      	ldr	r3, [sp, #32]
 801b276:	2b00      	cmp	r3, #0
 801b278:	d05c      	beq.n	801b334 <_dtoa_r+0xa3c>
 801b27a:	6869      	ldr	r1, [r5, #4]
 801b27c:	4648      	mov	r0, r9
 801b27e:	f000 fa0b 	bl	801b698 <_Balloc>
 801b282:	4606      	mov	r6, r0
 801b284:	b928      	cbnz	r0, 801b292 <_dtoa_r+0x99a>
 801b286:	4b82      	ldr	r3, [pc, #520]	@ (801b490 <_dtoa_r+0xb98>)
 801b288:	4602      	mov	r2, r0
 801b28a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801b28e:	f7ff bb4a 	b.w	801a926 <_dtoa_r+0x2e>
 801b292:	692a      	ldr	r2, [r5, #16]
 801b294:	3202      	adds	r2, #2
 801b296:	0092      	lsls	r2, r2, #2
 801b298:	f105 010c 	add.w	r1, r5, #12
 801b29c:	300c      	adds	r0, #12
 801b29e:	f7ff fa76 	bl	801a78e <memcpy>
 801b2a2:	2201      	movs	r2, #1
 801b2a4:	4631      	mov	r1, r6
 801b2a6:	4648      	mov	r0, r9
 801b2a8:	f000 fc46 	bl	801bb38 <__lshift>
 801b2ac:	f10a 0301 	add.w	r3, sl, #1
 801b2b0:	9300      	str	r3, [sp, #0]
 801b2b2:	eb0a 030b 	add.w	r3, sl, fp
 801b2b6:	9308      	str	r3, [sp, #32]
 801b2b8:	9b04      	ldr	r3, [sp, #16]
 801b2ba:	f003 0301 	and.w	r3, r3, #1
 801b2be:	462f      	mov	r7, r5
 801b2c0:	9306      	str	r3, [sp, #24]
 801b2c2:	4605      	mov	r5, r0
 801b2c4:	9b00      	ldr	r3, [sp, #0]
 801b2c6:	9802      	ldr	r0, [sp, #8]
 801b2c8:	4621      	mov	r1, r4
 801b2ca:	f103 3bff 	add.w	fp, r3, #4294967295
 801b2ce:	f7ff fa8b 	bl	801a7e8 <quorem>
 801b2d2:	4603      	mov	r3, r0
 801b2d4:	3330      	adds	r3, #48	@ 0x30
 801b2d6:	9003      	str	r0, [sp, #12]
 801b2d8:	4639      	mov	r1, r7
 801b2da:	9802      	ldr	r0, [sp, #8]
 801b2dc:	9309      	str	r3, [sp, #36]	@ 0x24
 801b2de:	f000 fc97 	bl	801bc10 <__mcmp>
 801b2e2:	462a      	mov	r2, r5
 801b2e4:	9004      	str	r0, [sp, #16]
 801b2e6:	4621      	mov	r1, r4
 801b2e8:	4648      	mov	r0, r9
 801b2ea:	f000 fcad 	bl	801bc48 <__mdiff>
 801b2ee:	68c2      	ldr	r2, [r0, #12]
 801b2f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b2f2:	4606      	mov	r6, r0
 801b2f4:	bb02      	cbnz	r2, 801b338 <_dtoa_r+0xa40>
 801b2f6:	4601      	mov	r1, r0
 801b2f8:	9802      	ldr	r0, [sp, #8]
 801b2fa:	f000 fc89 	bl	801bc10 <__mcmp>
 801b2fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b300:	4602      	mov	r2, r0
 801b302:	4631      	mov	r1, r6
 801b304:	4648      	mov	r0, r9
 801b306:	920c      	str	r2, [sp, #48]	@ 0x30
 801b308:	9309      	str	r3, [sp, #36]	@ 0x24
 801b30a:	f000 fa05 	bl	801b718 <_Bfree>
 801b30e:	9b07      	ldr	r3, [sp, #28]
 801b310:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801b312:	9e00      	ldr	r6, [sp, #0]
 801b314:	ea42 0103 	orr.w	r1, r2, r3
 801b318:	9b06      	ldr	r3, [sp, #24]
 801b31a:	4319      	orrs	r1, r3
 801b31c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b31e:	d10d      	bne.n	801b33c <_dtoa_r+0xa44>
 801b320:	2b39      	cmp	r3, #57	@ 0x39
 801b322:	d027      	beq.n	801b374 <_dtoa_r+0xa7c>
 801b324:	9a04      	ldr	r2, [sp, #16]
 801b326:	2a00      	cmp	r2, #0
 801b328:	dd01      	ble.n	801b32e <_dtoa_r+0xa36>
 801b32a:	9b03      	ldr	r3, [sp, #12]
 801b32c:	3331      	adds	r3, #49	@ 0x31
 801b32e:	f88b 3000 	strb.w	r3, [fp]
 801b332:	e52e      	b.n	801ad92 <_dtoa_r+0x49a>
 801b334:	4628      	mov	r0, r5
 801b336:	e7b9      	b.n	801b2ac <_dtoa_r+0x9b4>
 801b338:	2201      	movs	r2, #1
 801b33a:	e7e2      	b.n	801b302 <_dtoa_r+0xa0a>
 801b33c:	9904      	ldr	r1, [sp, #16]
 801b33e:	2900      	cmp	r1, #0
 801b340:	db04      	blt.n	801b34c <_dtoa_r+0xa54>
 801b342:	9807      	ldr	r0, [sp, #28]
 801b344:	4301      	orrs	r1, r0
 801b346:	9806      	ldr	r0, [sp, #24]
 801b348:	4301      	orrs	r1, r0
 801b34a:	d120      	bne.n	801b38e <_dtoa_r+0xa96>
 801b34c:	2a00      	cmp	r2, #0
 801b34e:	ddee      	ble.n	801b32e <_dtoa_r+0xa36>
 801b350:	9902      	ldr	r1, [sp, #8]
 801b352:	9300      	str	r3, [sp, #0]
 801b354:	2201      	movs	r2, #1
 801b356:	4648      	mov	r0, r9
 801b358:	f000 fbee 	bl	801bb38 <__lshift>
 801b35c:	4621      	mov	r1, r4
 801b35e:	9002      	str	r0, [sp, #8]
 801b360:	f000 fc56 	bl	801bc10 <__mcmp>
 801b364:	2800      	cmp	r0, #0
 801b366:	9b00      	ldr	r3, [sp, #0]
 801b368:	dc02      	bgt.n	801b370 <_dtoa_r+0xa78>
 801b36a:	d1e0      	bne.n	801b32e <_dtoa_r+0xa36>
 801b36c:	07da      	lsls	r2, r3, #31
 801b36e:	d5de      	bpl.n	801b32e <_dtoa_r+0xa36>
 801b370:	2b39      	cmp	r3, #57	@ 0x39
 801b372:	d1da      	bne.n	801b32a <_dtoa_r+0xa32>
 801b374:	2339      	movs	r3, #57	@ 0x39
 801b376:	f88b 3000 	strb.w	r3, [fp]
 801b37a:	4633      	mov	r3, r6
 801b37c:	461e      	mov	r6, r3
 801b37e:	3b01      	subs	r3, #1
 801b380:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801b384:	2a39      	cmp	r2, #57	@ 0x39
 801b386:	d04e      	beq.n	801b426 <_dtoa_r+0xb2e>
 801b388:	3201      	adds	r2, #1
 801b38a:	701a      	strb	r2, [r3, #0]
 801b38c:	e501      	b.n	801ad92 <_dtoa_r+0x49a>
 801b38e:	2a00      	cmp	r2, #0
 801b390:	dd03      	ble.n	801b39a <_dtoa_r+0xaa2>
 801b392:	2b39      	cmp	r3, #57	@ 0x39
 801b394:	d0ee      	beq.n	801b374 <_dtoa_r+0xa7c>
 801b396:	3301      	adds	r3, #1
 801b398:	e7c9      	b.n	801b32e <_dtoa_r+0xa36>
 801b39a:	9a00      	ldr	r2, [sp, #0]
 801b39c:	9908      	ldr	r1, [sp, #32]
 801b39e:	f802 3c01 	strb.w	r3, [r2, #-1]
 801b3a2:	428a      	cmp	r2, r1
 801b3a4:	d028      	beq.n	801b3f8 <_dtoa_r+0xb00>
 801b3a6:	9902      	ldr	r1, [sp, #8]
 801b3a8:	2300      	movs	r3, #0
 801b3aa:	220a      	movs	r2, #10
 801b3ac:	4648      	mov	r0, r9
 801b3ae:	f000 f9d5 	bl	801b75c <__multadd>
 801b3b2:	42af      	cmp	r7, r5
 801b3b4:	9002      	str	r0, [sp, #8]
 801b3b6:	f04f 0300 	mov.w	r3, #0
 801b3ba:	f04f 020a 	mov.w	r2, #10
 801b3be:	4639      	mov	r1, r7
 801b3c0:	4648      	mov	r0, r9
 801b3c2:	d107      	bne.n	801b3d4 <_dtoa_r+0xadc>
 801b3c4:	f000 f9ca 	bl	801b75c <__multadd>
 801b3c8:	4607      	mov	r7, r0
 801b3ca:	4605      	mov	r5, r0
 801b3cc:	9b00      	ldr	r3, [sp, #0]
 801b3ce:	3301      	adds	r3, #1
 801b3d0:	9300      	str	r3, [sp, #0]
 801b3d2:	e777      	b.n	801b2c4 <_dtoa_r+0x9cc>
 801b3d4:	f000 f9c2 	bl	801b75c <__multadd>
 801b3d8:	4629      	mov	r1, r5
 801b3da:	4607      	mov	r7, r0
 801b3dc:	2300      	movs	r3, #0
 801b3de:	220a      	movs	r2, #10
 801b3e0:	4648      	mov	r0, r9
 801b3e2:	f000 f9bb 	bl	801b75c <__multadd>
 801b3e6:	4605      	mov	r5, r0
 801b3e8:	e7f0      	b.n	801b3cc <_dtoa_r+0xad4>
 801b3ea:	f1bb 0f00 	cmp.w	fp, #0
 801b3ee:	bfcc      	ite	gt
 801b3f0:	465e      	movgt	r6, fp
 801b3f2:	2601      	movle	r6, #1
 801b3f4:	4456      	add	r6, sl
 801b3f6:	2700      	movs	r7, #0
 801b3f8:	9902      	ldr	r1, [sp, #8]
 801b3fa:	9300      	str	r3, [sp, #0]
 801b3fc:	2201      	movs	r2, #1
 801b3fe:	4648      	mov	r0, r9
 801b400:	f000 fb9a 	bl	801bb38 <__lshift>
 801b404:	4621      	mov	r1, r4
 801b406:	9002      	str	r0, [sp, #8]
 801b408:	f000 fc02 	bl	801bc10 <__mcmp>
 801b40c:	2800      	cmp	r0, #0
 801b40e:	dcb4      	bgt.n	801b37a <_dtoa_r+0xa82>
 801b410:	d102      	bne.n	801b418 <_dtoa_r+0xb20>
 801b412:	9b00      	ldr	r3, [sp, #0]
 801b414:	07db      	lsls	r3, r3, #31
 801b416:	d4b0      	bmi.n	801b37a <_dtoa_r+0xa82>
 801b418:	4633      	mov	r3, r6
 801b41a:	461e      	mov	r6, r3
 801b41c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801b420:	2a30      	cmp	r2, #48	@ 0x30
 801b422:	d0fa      	beq.n	801b41a <_dtoa_r+0xb22>
 801b424:	e4b5      	b.n	801ad92 <_dtoa_r+0x49a>
 801b426:	459a      	cmp	sl, r3
 801b428:	d1a8      	bne.n	801b37c <_dtoa_r+0xa84>
 801b42a:	2331      	movs	r3, #49	@ 0x31
 801b42c:	f108 0801 	add.w	r8, r8, #1
 801b430:	f88a 3000 	strb.w	r3, [sl]
 801b434:	e4ad      	b.n	801ad92 <_dtoa_r+0x49a>
 801b436:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801b438:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801b494 <_dtoa_r+0xb9c>
 801b43c:	b11b      	cbz	r3, 801b446 <_dtoa_r+0xb4e>
 801b43e:	f10a 0308 	add.w	r3, sl, #8
 801b442:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801b444:	6013      	str	r3, [r2, #0]
 801b446:	4650      	mov	r0, sl
 801b448:	b017      	add	sp, #92	@ 0x5c
 801b44a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b44e:	9b07      	ldr	r3, [sp, #28]
 801b450:	2b01      	cmp	r3, #1
 801b452:	f77f ae2e 	ble.w	801b0b2 <_dtoa_r+0x7ba>
 801b456:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801b458:	9308      	str	r3, [sp, #32]
 801b45a:	2001      	movs	r0, #1
 801b45c:	e64d      	b.n	801b0fa <_dtoa_r+0x802>
 801b45e:	f1bb 0f00 	cmp.w	fp, #0
 801b462:	f77f aed9 	ble.w	801b218 <_dtoa_r+0x920>
 801b466:	4656      	mov	r6, sl
 801b468:	9802      	ldr	r0, [sp, #8]
 801b46a:	4621      	mov	r1, r4
 801b46c:	f7ff f9bc 	bl	801a7e8 <quorem>
 801b470:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801b474:	f806 3b01 	strb.w	r3, [r6], #1
 801b478:	eba6 020a 	sub.w	r2, r6, sl
 801b47c:	4593      	cmp	fp, r2
 801b47e:	ddb4      	ble.n	801b3ea <_dtoa_r+0xaf2>
 801b480:	9902      	ldr	r1, [sp, #8]
 801b482:	2300      	movs	r3, #0
 801b484:	220a      	movs	r2, #10
 801b486:	4648      	mov	r0, r9
 801b488:	f000 f968 	bl	801b75c <__multadd>
 801b48c:	9002      	str	r0, [sp, #8]
 801b48e:	e7eb      	b.n	801b468 <_dtoa_r+0xb70>
 801b490:	08020418 	.word	0x08020418
 801b494:	0802039c 	.word	0x0802039c

0801b498 <_free_r>:
 801b498:	b538      	push	{r3, r4, r5, lr}
 801b49a:	4605      	mov	r5, r0
 801b49c:	2900      	cmp	r1, #0
 801b49e:	d041      	beq.n	801b524 <_free_r+0x8c>
 801b4a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801b4a4:	1f0c      	subs	r4, r1, #4
 801b4a6:	2b00      	cmp	r3, #0
 801b4a8:	bfb8      	it	lt
 801b4aa:	18e4      	addlt	r4, r4, r3
 801b4ac:	f000 f8e8 	bl	801b680 <__malloc_lock>
 801b4b0:	4a1d      	ldr	r2, [pc, #116]	@ (801b528 <_free_r+0x90>)
 801b4b2:	6813      	ldr	r3, [r2, #0]
 801b4b4:	b933      	cbnz	r3, 801b4c4 <_free_r+0x2c>
 801b4b6:	6063      	str	r3, [r4, #4]
 801b4b8:	6014      	str	r4, [r2, #0]
 801b4ba:	4628      	mov	r0, r5
 801b4bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b4c0:	f000 b8e4 	b.w	801b68c <__malloc_unlock>
 801b4c4:	42a3      	cmp	r3, r4
 801b4c6:	d908      	bls.n	801b4da <_free_r+0x42>
 801b4c8:	6820      	ldr	r0, [r4, #0]
 801b4ca:	1821      	adds	r1, r4, r0
 801b4cc:	428b      	cmp	r3, r1
 801b4ce:	bf01      	itttt	eq
 801b4d0:	6819      	ldreq	r1, [r3, #0]
 801b4d2:	685b      	ldreq	r3, [r3, #4]
 801b4d4:	1809      	addeq	r1, r1, r0
 801b4d6:	6021      	streq	r1, [r4, #0]
 801b4d8:	e7ed      	b.n	801b4b6 <_free_r+0x1e>
 801b4da:	461a      	mov	r2, r3
 801b4dc:	685b      	ldr	r3, [r3, #4]
 801b4de:	b10b      	cbz	r3, 801b4e4 <_free_r+0x4c>
 801b4e0:	42a3      	cmp	r3, r4
 801b4e2:	d9fa      	bls.n	801b4da <_free_r+0x42>
 801b4e4:	6811      	ldr	r1, [r2, #0]
 801b4e6:	1850      	adds	r0, r2, r1
 801b4e8:	42a0      	cmp	r0, r4
 801b4ea:	d10b      	bne.n	801b504 <_free_r+0x6c>
 801b4ec:	6820      	ldr	r0, [r4, #0]
 801b4ee:	4401      	add	r1, r0
 801b4f0:	1850      	adds	r0, r2, r1
 801b4f2:	4283      	cmp	r3, r0
 801b4f4:	6011      	str	r1, [r2, #0]
 801b4f6:	d1e0      	bne.n	801b4ba <_free_r+0x22>
 801b4f8:	6818      	ldr	r0, [r3, #0]
 801b4fa:	685b      	ldr	r3, [r3, #4]
 801b4fc:	6053      	str	r3, [r2, #4]
 801b4fe:	4408      	add	r0, r1
 801b500:	6010      	str	r0, [r2, #0]
 801b502:	e7da      	b.n	801b4ba <_free_r+0x22>
 801b504:	d902      	bls.n	801b50c <_free_r+0x74>
 801b506:	230c      	movs	r3, #12
 801b508:	602b      	str	r3, [r5, #0]
 801b50a:	e7d6      	b.n	801b4ba <_free_r+0x22>
 801b50c:	6820      	ldr	r0, [r4, #0]
 801b50e:	1821      	adds	r1, r4, r0
 801b510:	428b      	cmp	r3, r1
 801b512:	bf04      	itt	eq
 801b514:	6819      	ldreq	r1, [r3, #0]
 801b516:	685b      	ldreq	r3, [r3, #4]
 801b518:	6063      	str	r3, [r4, #4]
 801b51a:	bf04      	itt	eq
 801b51c:	1809      	addeq	r1, r1, r0
 801b51e:	6021      	streq	r1, [r4, #0]
 801b520:	6054      	str	r4, [r2, #4]
 801b522:	e7ca      	b.n	801b4ba <_free_r+0x22>
 801b524:	bd38      	pop	{r3, r4, r5, pc}
 801b526:	bf00      	nop
 801b528:	2000c94c 	.word	0x2000c94c

0801b52c <malloc>:
 801b52c:	4b02      	ldr	r3, [pc, #8]	@ (801b538 <malloc+0xc>)
 801b52e:	4601      	mov	r1, r0
 801b530:	6818      	ldr	r0, [r3, #0]
 801b532:	f000 b825 	b.w	801b580 <_malloc_r>
 801b536:	bf00      	nop
 801b538:	20000160 	.word	0x20000160

0801b53c <sbrk_aligned>:
 801b53c:	b570      	push	{r4, r5, r6, lr}
 801b53e:	4e0f      	ldr	r6, [pc, #60]	@ (801b57c <sbrk_aligned+0x40>)
 801b540:	460c      	mov	r4, r1
 801b542:	6831      	ldr	r1, [r6, #0]
 801b544:	4605      	mov	r5, r0
 801b546:	b911      	cbnz	r1, 801b54e <sbrk_aligned+0x12>
 801b548:	f002 fa76 	bl	801da38 <_sbrk_r>
 801b54c:	6030      	str	r0, [r6, #0]
 801b54e:	4621      	mov	r1, r4
 801b550:	4628      	mov	r0, r5
 801b552:	f002 fa71 	bl	801da38 <_sbrk_r>
 801b556:	1c43      	adds	r3, r0, #1
 801b558:	d103      	bne.n	801b562 <sbrk_aligned+0x26>
 801b55a:	f04f 34ff 	mov.w	r4, #4294967295
 801b55e:	4620      	mov	r0, r4
 801b560:	bd70      	pop	{r4, r5, r6, pc}
 801b562:	1cc4      	adds	r4, r0, #3
 801b564:	f024 0403 	bic.w	r4, r4, #3
 801b568:	42a0      	cmp	r0, r4
 801b56a:	d0f8      	beq.n	801b55e <sbrk_aligned+0x22>
 801b56c:	1a21      	subs	r1, r4, r0
 801b56e:	4628      	mov	r0, r5
 801b570:	f002 fa62 	bl	801da38 <_sbrk_r>
 801b574:	3001      	adds	r0, #1
 801b576:	d1f2      	bne.n	801b55e <sbrk_aligned+0x22>
 801b578:	e7ef      	b.n	801b55a <sbrk_aligned+0x1e>
 801b57a:	bf00      	nop
 801b57c:	2000c948 	.word	0x2000c948

0801b580 <_malloc_r>:
 801b580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b584:	1ccd      	adds	r5, r1, #3
 801b586:	f025 0503 	bic.w	r5, r5, #3
 801b58a:	3508      	adds	r5, #8
 801b58c:	2d0c      	cmp	r5, #12
 801b58e:	bf38      	it	cc
 801b590:	250c      	movcc	r5, #12
 801b592:	2d00      	cmp	r5, #0
 801b594:	4606      	mov	r6, r0
 801b596:	db01      	blt.n	801b59c <_malloc_r+0x1c>
 801b598:	42a9      	cmp	r1, r5
 801b59a:	d904      	bls.n	801b5a6 <_malloc_r+0x26>
 801b59c:	230c      	movs	r3, #12
 801b59e:	6033      	str	r3, [r6, #0]
 801b5a0:	2000      	movs	r0, #0
 801b5a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b5a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801b67c <_malloc_r+0xfc>
 801b5aa:	f000 f869 	bl	801b680 <__malloc_lock>
 801b5ae:	f8d8 3000 	ldr.w	r3, [r8]
 801b5b2:	461c      	mov	r4, r3
 801b5b4:	bb44      	cbnz	r4, 801b608 <_malloc_r+0x88>
 801b5b6:	4629      	mov	r1, r5
 801b5b8:	4630      	mov	r0, r6
 801b5ba:	f7ff ffbf 	bl	801b53c <sbrk_aligned>
 801b5be:	1c43      	adds	r3, r0, #1
 801b5c0:	4604      	mov	r4, r0
 801b5c2:	d158      	bne.n	801b676 <_malloc_r+0xf6>
 801b5c4:	f8d8 4000 	ldr.w	r4, [r8]
 801b5c8:	4627      	mov	r7, r4
 801b5ca:	2f00      	cmp	r7, #0
 801b5cc:	d143      	bne.n	801b656 <_malloc_r+0xd6>
 801b5ce:	2c00      	cmp	r4, #0
 801b5d0:	d04b      	beq.n	801b66a <_malloc_r+0xea>
 801b5d2:	6823      	ldr	r3, [r4, #0]
 801b5d4:	4639      	mov	r1, r7
 801b5d6:	4630      	mov	r0, r6
 801b5d8:	eb04 0903 	add.w	r9, r4, r3
 801b5dc:	f002 fa2c 	bl	801da38 <_sbrk_r>
 801b5e0:	4581      	cmp	r9, r0
 801b5e2:	d142      	bne.n	801b66a <_malloc_r+0xea>
 801b5e4:	6821      	ldr	r1, [r4, #0]
 801b5e6:	1a6d      	subs	r5, r5, r1
 801b5e8:	4629      	mov	r1, r5
 801b5ea:	4630      	mov	r0, r6
 801b5ec:	f7ff ffa6 	bl	801b53c <sbrk_aligned>
 801b5f0:	3001      	adds	r0, #1
 801b5f2:	d03a      	beq.n	801b66a <_malloc_r+0xea>
 801b5f4:	6823      	ldr	r3, [r4, #0]
 801b5f6:	442b      	add	r3, r5
 801b5f8:	6023      	str	r3, [r4, #0]
 801b5fa:	f8d8 3000 	ldr.w	r3, [r8]
 801b5fe:	685a      	ldr	r2, [r3, #4]
 801b600:	bb62      	cbnz	r2, 801b65c <_malloc_r+0xdc>
 801b602:	f8c8 7000 	str.w	r7, [r8]
 801b606:	e00f      	b.n	801b628 <_malloc_r+0xa8>
 801b608:	6822      	ldr	r2, [r4, #0]
 801b60a:	1b52      	subs	r2, r2, r5
 801b60c:	d420      	bmi.n	801b650 <_malloc_r+0xd0>
 801b60e:	2a0b      	cmp	r2, #11
 801b610:	d917      	bls.n	801b642 <_malloc_r+0xc2>
 801b612:	1961      	adds	r1, r4, r5
 801b614:	42a3      	cmp	r3, r4
 801b616:	6025      	str	r5, [r4, #0]
 801b618:	bf18      	it	ne
 801b61a:	6059      	strne	r1, [r3, #4]
 801b61c:	6863      	ldr	r3, [r4, #4]
 801b61e:	bf08      	it	eq
 801b620:	f8c8 1000 	streq.w	r1, [r8]
 801b624:	5162      	str	r2, [r4, r5]
 801b626:	604b      	str	r3, [r1, #4]
 801b628:	4630      	mov	r0, r6
 801b62a:	f000 f82f 	bl	801b68c <__malloc_unlock>
 801b62e:	f104 000b 	add.w	r0, r4, #11
 801b632:	1d23      	adds	r3, r4, #4
 801b634:	f020 0007 	bic.w	r0, r0, #7
 801b638:	1ac2      	subs	r2, r0, r3
 801b63a:	bf1c      	itt	ne
 801b63c:	1a1b      	subne	r3, r3, r0
 801b63e:	50a3      	strne	r3, [r4, r2]
 801b640:	e7af      	b.n	801b5a2 <_malloc_r+0x22>
 801b642:	6862      	ldr	r2, [r4, #4]
 801b644:	42a3      	cmp	r3, r4
 801b646:	bf0c      	ite	eq
 801b648:	f8c8 2000 	streq.w	r2, [r8]
 801b64c:	605a      	strne	r2, [r3, #4]
 801b64e:	e7eb      	b.n	801b628 <_malloc_r+0xa8>
 801b650:	4623      	mov	r3, r4
 801b652:	6864      	ldr	r4, [r4, #4]
 801b654:	e7ae      	b.n	801b5b4 <_malloc_r+0x34>
 801b656:	463c      	mov	r4, r7
 801b658:	687f      	ldr	r7, [r7, #4]
 801b65a:	e7b6      	b.n	801b5ca <_malloc_r+0x4a>
 801b65c:	461a      	mov	r2, r3
 801b65e:	685b      	ldr	r3, [r3, #4]
 801b660:	42a3      	cmp	r3, r4
 801b662:	d1fb      	bne.n	801b65c <_malloc_r+0xdc>
 801b664:	2300      	movs	r3, #0
 801b666:	6053      	str	r3, [r2, #4]
 801b668:	e7de      	b.n	801b628 <_malloc_r+0xa8>
 801b66a:	230c      	movs	r3, #12
 801b66c:	6033      	str	r3, [r6, #0]
 801b66e:	4630      	mov	r0, r6
 801b670:	f000 f80c 	bl	801b68c <__malloc_unlock>
 801b674:	e794      	b.n	801b5a0 <_malloc_r+0x20>
 801b676:	6005      	str	r5, [r0, #0]
 801b678:	e7d6      	b.n	801b628 <_malloc_r+0xa8>
 801b67a:	bf00      	nop
 801b67c:	2000c94c 	.word	0x2000c94c

0801b680 <__malloc_lock>:
 801b680:	4801      	ldr	r0, [pc, #4]	@ (801b688 <__malloc_lock+0x8>)
 801b682:	f7ff b882 	b.w	801a78a <__retarget_lock_acquire_recursive>
 801b686:	bf00      	nop
 801b688:	2000c944 	.word	0x2000c944

0801b68c <__malloc_unlock>:
 801b68c:	4801      	ldr	r0, [pc, #4]	@ (801b694 <__malloc_unlock+0x8>)
 801b68e:	f7ff b87d 	b.w	801a78c <__retarget_lock_release_recursive>
 801b692:	bf00      	nop
 801b694:	2000c944 	.word	0x2000c944

0801b698 <_Balloc>:
 801b698:	b570      	push	{r4, r5, r6, lr}
 801b69a:	69c6      	ldr	r6, [r0, #28]
 801b69c:	4604      	mov	r4, r0
 801b69e:	460d      	mov	r5, r1
 801b6a0:	b976      	cbnz	r6, 801b6c0 <_Balloc+0x28>
 801b6a2:	2010      	movs	r0, #16
 801b6a4:	f7ff ff42 	bl	801b52c <malloc>
 801b6a8:	4602      	mov	r2, r0
 801b6aa:	61e0      	str	r0, [r4, #28]
 801b6ac:	b920      	cbnz	r0, 801b6b8 <_Balloc+0x20>
 801b6ae:	4b18      	ldr	r3, [pc, #96]	@ (801b710 <_Balloc+0x78>)
 801b6b0:	4818      	ldr	r0, [pc, #96]	@ (801b714 <_Balloc+0x7c>)
 801b6b2:	216b      	movs	r1, #107	@ 0x6b
 801b6b4:	f7ff f87a 	bl	801a7ac <__assert_func>
 801b6b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b6bc:	6006      	str	r6, [r0, #0]
 801b6be:	60c6      	str	r6, [r0, #12]
 801b6c0:	69e6      	ldr	r6, [r4, #28]
 801b6c2:	68f3      	ldr	r3, [r6, #12]
 801b6c4:	b183      	cbz	r3, 801b6e8 <_Balloc+0x50>
 801b6c6:	69e3      	ldr	r3, [r4, #28]
 801b6c8:	68db      	ldr	r3, [r3, #12]
 801b6ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b6ce:	b9b8      	cbnz	r0, 801b700 <_Balloc+0x68>
 801b6d0:	2101      	movs	r1, #1
 801b6d2:	fa01 f605 	lsl.w	r6, r1, r5
 801b6d6:	1d72      	adds	r2, r6, #5
 801b6d8:	0092      	lsls	r2, r2, #2
 801b6da:	4620      	mov	r0, r4
 801b6dc:	f002 f9cb 	bl	801da76 <_calloc_r>
 801b6e0:	b160      	cbz	r0, 801b6fc <_Balloc+0x64>
 801b6e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801b6e6:	e00e      	b.n	801b706 <_Balloc+0x6e>
 801b6e8:	2221      	movs	r2, #33	@ 0x21
 801b6ea:	2104      	movs	r1, #4
 801b6ec:	4620      	mov	r0, r4
 801b6ee:	f002 f9c2 	bl	801da76 <_calloc_r>
 801b6f2:	69e3      	ldr	r3, [r4, #28]
 801b6f4:	60f0      	str	r0, [r6, #12]
 801b6f6:	68db      	ldr	r3, [r3, #12]
 801b6f8:	2b00      	cmp	r3, #0
 801b6fa:	d1e4      	bne.n	801b6c6 <_Balloc+0x2e>
 801b6fc:	2000      	movs	r0, #0
 801b6fe:	bd70      	pop	{r4, r5, r6, pc}
 801b700:	6802      	ldr	r2, [r0, #0]
 801b702:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b706:	2300      	movs	r3, #0
 801b708:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801b70c:	e7f7      	b.n	801b6fe <_Balloc+0x66>
 801b70e:	bf00      	nop
 801b710:	080203a9 	.word	0x080203a9
 801b714:	08020429 	.word	0x08020429

0801b718 <_Bfree>:
 801b718:	b570      	push	{r4, r5, r6, lr}
 801b71a:	69c6      	ldr	r6, [r0, #28]
 801b71c:	4605      	mov	r5, r0
 801b71e:	460c      	mov	r4, r1
 801b720:	b976      	cbnz	r6, 801b740 <_Bfree+0x28>
 801b722:	2010      	movs	r0, #16
 801b724:	f7ff ff02 	bl	801b52c <malloc>
 801b728:	4602      	mov	r2, r0
 801b72a:	61e8      	str	r0, [r5, #28]
 801b72c:	b920      	cbnz	r0, 801b738 <_Bfree+0x20>
 801b72e:	4b09      	ldr	r3, [pc, #36]	@ (801b754 <_Bfree+0x3c>)
 801b730:	4809      	ldr	r0, [pc, #36]	@ (801b758 <_Bfree+0x40>)
 801b732:	218f      	movs	r1, #143	@ 0x8f
 801b734:	f7ff f83a 	bl	801a7ac <__assert_func>
 801b738:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b73c:	6006      	str	r6, [r0, #0]
 801b73e:	60c6      	str	r6, [r0, #12]
 801b740:	b13c      	cbz	r4, 801b752 <_Bfree+0x3a>
 801b742:	69eb      	ldr	r3, [r5, #28]
 801b744:	6862      	ldr	r2, [r4, #4]
 801b746:	68db      	ldr	r3, [r3, #12]
 801b748:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801b74c:	6021      	str	r1, [r4, #0]
 801b74e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801b752:	bd70      	pop	{r4, r5, r6, pc}
 801b754:	080203a9 	.word	0x080203a9
 801b758:	08020429 	.word	0x08020429

0801b75c <__multadd>:
 801b75c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b760:	690d      	ldr	r5, [r1, #16]
 801b762:	4607      	mov	r7, r0
 801b764:	460c      	mov	r4, r1
 801b766:	461e      	mov	r6, r3
 801b768:	f101 0c14 	add.w	ip, r1, #20
 801b76c:	2000      	movs	r0, #0
 801b76e:	f8dc 3000 	ldr.w	r3, [ip]
 801b772:	b299      	uxth	r1, r3
 801b774:	fb02 6101 	mla	r1, r2, r1, r6
 801b778:	0c1e      	lsrs	r6, r3, #16
 801b77a:	0c0b      	lsrs	r3, r1, #16
 801b77c:	fb02 3306 	mla	r3, r2, r6, r3
 801b780:	b289      	uxth	r1, r1
 801b782:	3001      	adds	r0, #1
 801b784:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801b788:	4285      	cmp	r5, r0
 801b78a:	f84c 1b04 	str.w	r1, [ip], #4
 801b78e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801b792:	dcec      	bgt.n	801b76e <__multadd+0x12>
 801b794:	b30e      	cbz	r6, 801b7da <__multadd+0x7e>
 801b796:	68a3      	ldr	r3, [r4, #8]
 801b798:	42ab      	cmp	r3, r5
 801b79a:	dc19      	bgt.n	801b7d0 <__multadd+0x74>
 801b79c:	6861      	ldr	r1, [r4, #4]
 801b79e:	4638      	mov	r0, r7
 801b7a0:	3101      	adds	r1, #1
 801b7a2:	f7ff ff79 	bl	801b698 <_Balloc>
 801b7a6:	4680      	mov	r8, r0
 801b7a8:	b928      	cbnz	r0, 801b7b6 <__multadd+0x5a>
 801b7aa:	4602      	mov	r2, r0
 801b7ac:	4b0c      	ldr	r3, [pc, #48]	@ (801b7e0 <__multadd+0x84>)
 801b7ae:	480d      	ldr	r0, [pc, #52]	@ (801b7e4 <__multadd+0x88>)
 801b7b0:	21ba      	movs	r1, #186	@ 0xba
 801b7b2:	f7fe fffb 	bl	801a7ac <__assert_func>
 801b7b6:	6922      	ldr	r2, [r4, #16]
 801b7b8:	3202      	adds	r2, #2
 801b7ba:	f104 010c 	add.w	r1, r4, #12
 801b7be:	0092      	lsls	r2, r2, #2
 801b7c0:	300c      	adds	r0, #12
 801b7c2:	f7fe ffe4 	bl	801a78e <memcpy>
 801b7c6:	4621      	mov	r1, r4
 801b7c8:	4638      	mov	r0, r7
 801b7ca:	f7ff ffa5 	bl	801b718 <_Bfree>
 801b7ce:	4644      	mov	r4, r8
 801b7d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801b7d4:	3501      	adds	r5, #1
 801b7d6:	615e      	str	r6, [r3, #20]
 801b7d8:	6125      	str	r5, [r4, #16]
 801b7da:	4620      	mov	r0, r4
 801b7dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b7e0:	08020418 	.word	0x08020418
 801b7e4:	08020429 	.word	0x08020429

0801b7e8 <__s2b>:
 801b7e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b7ec:	460c      	mov	r4, r1
 801b7ee:	4615      	mov	r5, r2
 801b7f0:	461f      	mov	r7, r3
 801b7f2:	2209      	movs	r2, #9
 801b7f4:	3308      	adds	r3, #8
 801b7f6:	4606      	mov	r6, r0
 801b7f8:	fb93 f3f2 	sdiv	r3, r3, r2
 801b7fc:	2100      	movs	r1, #0
 801b7fe:	2201      	movs	r2, #1
 801b800:	429a      	cmp	r2, r3
 801b802:	db09      	blt.n	801b818 <__s2b+0x30>
 801b804:	4630      	mov	r0, r6
 801b806:	f7ff ff47 	bl	801b698 <_Balloc>
 801b80a:	b940      	cbnz	r0, 801b81e <__s2b+0x36>
 801b80c:	4602      	mov	r2, r0
 801b80e:	4b19      	ldr	r3, [pc, #100]	@ (801b874 <__s2b+0x8c>)
 801b810:	4819      	ldr	r0, [pc, #100]	@ (801b878 <__s2b+0x90>)
 801b812:	21d3      	movs	r1, #211	@ 0xd3
 801b814:	f7fe ffca 	bl	801a7ac <__assert_func>
 801b818:	0052      	lsls	r2, r2, #1
 801b81a:	3101      	adds	r1, #1
 801b81c:	e7f0      	b.n	801b800 <__s2b+0x18>
 801b81e:	9b08      	ldr	r3, [sp, #32]
 801b820:	6143      	str	r3, [r0, #20]
 801b822:	2d09      	cmp	r5, #9
 801b824:	f04f 0301 	mov.w	r3, #1
 801b828:	6103      	str	r3, [r0, #16]
 801b82a:	dd16      	ble.n	801b85a <__s2b+0x72>
 801b82c:	f104 0909 	add.w	r9, r4, #9
 801b830:	46c8      	mov	r8, r9
 801b832:	442c      	add	r4, r5
 801b834:	f818 3b01 	ldrb.w	r3, [r8], #1
 801b838:	4601      	mov	r1, r0
 801b83a:	3b30      	subs	r3, #48	@ 0x30
 801b83c:	220a      	movs	r2, #10
 801b83e:	4630      	mov	r0, r6
 801b840:	f7ff ff8c 	bl	801b75c <__multadd>
 801b844:	45a0      	cmp	r8, r4
 801b846:	d1f5      	bne.n	801b834 <__s2b+0x4c>
 801b848:	f1a5 0408 	sub.w	r4, r5, #8
 801b84c:	444c      	add	r4, r9
 801b84e:	1b2d      	subs	r5, r5, r4
 801b850:	1963      	adds	r3, r4, r5
 801b852:	42bb      	cmp	r3, r7
 801b854:	db04      	blt.n	801b860 <__s2b+0x78>
 801b856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b85a:	340a      	adds	r4, #10
 801b85c:	2509      	movs	r5, #9
 801b85e:	e7f6      	b.n	801b84e <__s2b+0x66>
 801b860:	f814 3b01 	ldrb.w	r3, [r4], #1
 801b864:	4601      	mov	r1, r0
 801b866:	3b30      	subs	r3, #48	@ 0x30
 801b868:	220a      	movs	r2, #10
 801b86a:	4630      	mov	r0, r6
 801b86c:	f7ff ff76 	bl	801b75c <__multadd>
 801b870:	e7ee      	b.n	801b850 <__s2b+0x68>
 801b872:	bf00      	nop
 801b874:	08020418 	.word	0x08020418
 801b878:	08020429 	.word	0x08020429

0801b87c <__hi0bits>:
 801b87c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801b880:	4603      	mov	r3, r0
 801b882:	bf36      	itet	cc
 801b884:	0403      	lslcc	r3, r0, #16
 801b886:	2000      	movcs	r0, #0
 801b888:	2010      	movcc	r0, #16
 801b88a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801b88e:	bf3c      	itt	cc
 801b890:	021b      	lslcc	r3, r3, #8
 801b892:	3008      	addcc	r0, #8
 801b894:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801b898:	bf3c      	itt	cc
 801b89a:	011b      	lslcc	r3, r3, #4
 801b89c:	3004      	addcc	r0, #4
 801b89e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b8a2:	bf3c      	itt	cc
 801b8a4:	009b      	lslcc	r3, r3, #2
 801b8a6:	3002      	addcc	r0, #2
 801b8a8:	2b00      	cmp	r3, #0
 801b8aa:	db05      	blt.n	801b8b8 <__hi0bits+0x3c>
 801b8ac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801b8b0:	f100 0001 	add.w	r0, r0, #1
 801b8b4:	bf08      	it	eq
 801b8b6:	2020      	moveq	r0, #32
 801b8b8:	4770      	bx	lr

0801b8ba <__lo0bits>:
 801b8ba:	6803      	ldr	r3, [r0, #0]
 801b8bc:	4602      	mov	r2, r0
 801b8be:	f013 0007 	ands.w	r0, r3, #7
 801b8c2:	d00b      	beq.n	801b8dc <__lo0bits+0x22>
 801b8c4:	07d9      	lsls	r1, r3, #31
 801b8c6:	d421      	bmi.n	801b90c <__lo0bits+0x52>
 801b8c8:	0798      	lsls	r0, r3, #30
 801b8ca:	bf49      	itett	mi
 801b8cc:	085b      	lsrmi	r3, r3, #1
 801b8ce:	089b      	lsrpl	r3, r3, #2
 801b8d0:	2001      	movmi	r0, #1
 801b8d2:	6013      	strmi	r3, [r2, #0]
 801b8d4:	bf5c      	itt	pl
 801b8d6:	6013      	strpl	r3, [r2, #0]
 801b8d8:	2002      	movpl	r0, #2
 801b8da:	4770      	bx	lr
 801b8dc:	b299      	uxth	r1, r3
 801b8de:	b909      	cbnz	r1, 801b8e4 <__lo0bits+0x2a>
 801b8e0:	0c1b      	lsrs	r3, r3, #16
 801b8e2:	2010      	movs	r0, #16
 801b8e4:	b2d9      	uxtb	r1, r3
 801b8e6:	b909      	cbnz	r1, 801b8ec <__lo0bits+0x32>
 801b8e8:	3008      	adds	r0, #8
 801b8ea:	0a1b      	lsrs	r3, r3, #8
 801b8ec:	0719      	lsls	r1, r3, #28
 801b8ee:	bf04      	itt	eq
 801b8f0:	091b      	lsreq	r3, r3, #4
 801b8f2:	3004      	addeq	r0, #4
 801b8f4:	0799      	lsls	r1, r3, #30
 801b8f6:	bf04      	itt	eq
 801b8f8:	089b      	lsreq	r3, r3, #2
 801b8fa:	3002      	addeq	r0, #2
 801b8fc:	07d9      	lsls	r1, r3, #31
 801b8fe:	d403      	bmi.n	801b908 <__lo0bits+0x4e>
 801b900:	085b      	lsrs	r3, r3, #1
 801b902:	f100 0001 	add.w	r0, r0, #1
 801b906:	d003      	beq.n	801b910 <__lo0bits+0x56>
 801b908:	6013      	str	r3, [r2, #0]
 801b90a:	4770      	bx	lr
 801b90c:	2000      	movs	r0, #0
 801b90e:	4770      	bx	lr
 801b910:	2020      	movs	r0, #32
 801b912:	4770      	bx	lr

0801b914 <__i2b>:
 801b914:	b510      	push	{r4, lr}
 801b916:	460c      	mov	r4, r1
 801b918:	2101      	movs	r1, #1
 801b91a:	f7ff febd 	bl	801b698 <_Balloc>
 801b91e:	4602      	mov	r2, r0
 801b920:	b928      	cbnz	r0, 801b92e <__i2b+0x1a>
 801b922:	4b05      	ldr	r3, [pc, #20]	@ (801b938 <__i2b+0x24>)
 801b924:	4805      	ldr	r0, [pc, #20]	@ (801b93c <__i2b+0x28>)
 801b926:	f240 1145 	movw	r1, #325	@ 0x145
 801b92a:	f7fe ff3f 	bl	801a7ac <__assert_func>
 801b92e:	2301      	movs	r3, #1
 801b930:	6144      	str	r4, [r0, #20]
 801b932:	6103      	str	r3, [r0, #16]
 801b934:	bd10      	pop	{r4, pc}
 801b936:	bf00      	nop
 801b938:	08020418 	.word	0x08020418
 801b93c:	08020429 	.word	0x08020429

0801b940 <__multiply>:
 801b940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b944:	4617      	mov	r7, r2
 801b946:	690a      	ldr	r2, [r1, #16]
 801b948:	693b      	ldr	r3, [r7, #16]
 801b94a:	429a      	cmp	r2, r3
 801b94c:	bfa8      	it	ge
 801b94e:	463b      	movge	r3, r7
 801b950:	4689      	mov	r9, r1
 801b952:	bfa4      	itt	ge
 801b954:	460f      	movge	r7, r1
 801b956:	4699      	movge	r9, r3
 801b958:	693d      	ldr	r5, [r7, #16]
 801b95a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801b95e:	68bb      	ldr	r3, [r7, #8]
 801b960:	6879      	ldr	r1, [r7, #4]
 801b962:	eb05 060a 	add.w	r6, r5, sl
 801b966:	42b3      	cmp	r3, r6
 801b968:	b085      	sub	sp, #20
 801b96a:	bfb8      	it	lt
 801b96c:	3101      	addlt	r1, #1
 801b96e:	f7ff fe93 	bl	801b698 <_Balloc>
 801b972:	b930      	cbnz	r0, 801b982 <__multiply+0x42>
 801b974:	4602      	mov	r2, r0
 801b976:	4b41      	ldr	r3, [pc, #260]	@ (801ba7c <__multiply+0x13c>)
 801b978:	4841      	ldr	r0, [pc, #260]	@ (801ba80 <__multiply+0x140>)
 801b97a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801b97e:	f7fe ff15 	bl	801a7ac <__assert_func>
 801b982:	f100 0414 	add.w	r4, r0, #20
 801b986:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801b98a:	4623      	mov	r3, r4
 801b98c:	2200      	movs	r2, #0
 801b98e:	4573      	cmp	r3, lr
 801b990:	d320      	bcc.n	801b9d4 <__multiply+0x94>
 801b992:	f107 0814 	add.w	r8, r7, #20
 801b996:	f109 0114 	add.w	r1, r9, #20
 801b99a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801b99e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801b9a2:	9302      	str	r3, [sp, #8]
 801b9a4:	1beb      	subs	r3, r5, r7
 801b9a6:	3b15      	subs	r3, #21
 801b9a8:	f023 0303 	bic.w	r3, r3, #3
 801b9ac:	3304      	adds	r3, #4
 801b9ae:	3715      	adds	r7, #21
 801b9b0:	42bd      	cmp	r5, r7
 801b9b2:	bf38      	it	cc
 801b9b4:	2304      	movcc	r3, #4
 801b9b6:	9301      	str	r3, [sp, #4]
 801b9b8:	9b02      	ldr	r3, [sp, #8]
 801b9ba:	9103      	str	r1, [sp, #12]
 801b9bc:	428b      	cmp	r3, r1
 801b9be:	d80c      	bhi.n	801b9da <__multiply+0x9a>
 801b9c0:	2e00      	cmp	r6, #0
 801b9c2:	dd03      	ble.n	801b9cc <__multiply+0x8c>
 801b9c4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801b9c8:	2b00      	cmp	r3, #0
 801b9ca:	d055      	beq.n	801ba78 <__multiply+0x138>
 801b9cc:	6106      	str	r6, [r0, #16]
 801b9ce:	b005      	add	sp, #20
 801b9d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b9d4:	f843 2b04 	str.w	r2, [r3], #4
 801b9d8:	e7d9      	b.n	801b98e <__multiply+0x4e>
 801b9da:	f8b1 a000 	ldrh.w	sl, [r1]
 801b9de:	f1ba 0f00 	cmp.w	sl, #0
 801b9e2:	d01f      	beq.n	801ba24 <__multiply+0xe4>
 801b9e4:	46c4      	mov	ip, r8
 801b9e6:	46a1      	mov	r9, r4
 801b9e8:	2700      	movs	r7, #0
 801b9ea:	f85c 2b04 	ldr.w	r2, [ip], #4
 801b9ee:	f8d9 3000 	ldr.w	r3, [r9]
 801b9f2:	fa1f fb82 	uxth.w	fp, r2
 801b9f6:	b29b      	uxth	r3, r3
 801b9f8:	fb0a 330b 	mla	r3, sl, fp, r3
 801b9fc:	443b      	add	r3, r7
 801b9fe:	f8d9 7000 	ldr.w	r7, [r9]
 801ba02:	0c12      	lsrs	r2, r2, #16
 801ba04:	0c3f      	lsrs	r7, r7, #16
 801ba06:	fb0a 7202 	mla	r2, sl, r2, r7
 801ba0a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801ba0e:	b29b      	uxth	r3, r3
 801ba10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801ba14:	4565      	cmp	r5, ip
 801ba16:	f849 3b04 	str.w	r3, [r9], #4
 801ba1a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801ba1e:	d8e4      	bhi.n	801b9ea <__multiply+0xaa>
 801ba20:	9b01      	ldr	r3, [sp, #4]
 801ba22:	50e7      	str	r7, [r4, r3]
 801ba24:	9b03      	ldr	r3, [sp, #12]
 801ba26:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801ba2a:	3104      	adds	r1, #4
 801ba2c:	f1b9 0f00 	cmp.w	r9, #0
 801ba30:	d020      	beq.n	801ba74 <__multiply+0x134>
 801ba32:	6823      	ldr	r3, [r4, #0]
 801ba34:	4647      	mov	r7, r8
 801ba36:	46a4      	mov	ip, r4
 801ba38:	f04f 0a00 	mov.w	sl, #0
 801ba3c:	f8b7 b000 	ldrh.w	fp, [r7]
 801ba40:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801ba44:	fb09 220b 	mla	r2, r9, fp, r2
 801ba48:	4452      	add	r2, sl
 801ba4a:	b29b      	uxth	r3, r3
 801ba4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801ba50:	f84c 3b04 	str.w	r3, [ip], #4
 801ba54:	f857 3b04 	ldr.w	r3, [r7], #4
 801ba58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ba5c:	f8bc 3000 	ldrh.w	r3, [ip]
 801ba60:	fb09 330a 	mla	r3, r9, sl, r3
 801ba64:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801ba68:	42bd      	cmp	r5, r7
 801ba6a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ba6e:	d8e5      	bhi.n	801ba3c <__multiply+0xfc>
 801ba70:	9a01      	ldr	r2, [sp, #4]
 801ba72:	50a3      	str	r3, [r4, r2]
 801ba74:	3404      	adds	r4, #4
 801ba76:	e79f      	b.n	801b9b8 <__multiply+0x78>
 801ba78:	3e01      	subs	r6, #1
 801ba7a:	e7a1      	b.n	801b9c0 <__multiply+0x80>
 801ba7c:	08020418 	.word	0x08020418
 801ba80:	08020429 	.word	0x08020429

0801ba84 <__pow5mult>:
 801ba84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ba88:	4615      	mov	r5, r2
 801ba8a:	f012 0203 	ands.w	r2, r2, #3
 801ba8e:	4607      	mov	r7, r0
 801ba90:	460e      	mov	r6, r1
 801ba92:	d007      	beq.n	801baa4 <__pow5mult+0x20>
 801ba94:	4c25      	ldr	r4, [pc, #148]	@ (801bb2c <__pow5mult+0xa8>)
 801ba96:	3a01      	subs	r2, #1
 801ba98:	2300      	movs	r3, #0
 801ba9a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ba9e:	f7ff fe5d 	bl	801b75c <__multadd>
 801baa2:	4606      	mov	r6, r0
 801baa4:	10ad      	asrs	r5, r5, #2
 801baa6:	d03d      	beq.n	801bb24 <__pow5mult+0xa0>
 801baa8:	69fc      	ldr	r4, [r7, #28]
 801baaa:	b97c      	cbnz	r4, 801bacc <__pow5mult+0x48>
 801baac:	2010      	movs	r0, #16
 801baae:	f7ff fd3d 	bl	801b52c <malloc>
 801bab2:	4602      	mov	r2, r0
 801bab4:	61f8      	str	r0, [r7, #28]
 801bab6:	b928      	cbnz	r0, 801bac4 <__pow5mult+0x40>
 801bab8:	4b1d      	ldr	r3, [pc, #116]	@ (801bb30 <__pow5mult+0xac>)
 801baba:	481e      	ldr	r0, [pc, #120]	@ (801bb34 <__pow5mult+0xb0>)
 801babc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801bac0:	f7fe fe74 	bl	801a7ac <__assert_func>
 801bac4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801bac8:	6004      	str	r4, [r0, #0]
 801baca:	60c4      	str	r4, [r0, #12]
 801bacc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801bad0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801bad4:	b94c      	cbnz	r4, 801baea <__pow5mult+0x66>
 801bad6:	f240 2171 	movw	r1, #625	@ 0x271
 801bada:	4638      	mov	r0, r7
 801badc:	f7ff ff1a 	bl	801b914 <__i2b>
 801bae0:	2300      	movs	r3, #0
 801bae2:	f8c8 0008 	str.w	r0, [r8, #8]
 801bae6:	4604      	mov	r4, r0
 801bae8:	6003      	str	r3, [r0, #0]
 801baea:	f04f 0900 	mov.w	r9, #0
 801baee:	07eb      	lsls	r3, r5, #31
 801baf0:	d50a      	bpl.n	801bb08 <__pow5mult+0x84>
 801baf2:	4631      	mov	r1, r6
 801baf4:	4622      	mov	r2, r4
 801baf6:	4638      	mov	r0, r7
 801baf8:	f7ff ff22 	bl	801b940 <__multiply>
 801bafc:	4631      	mov	r1, r6
 801bafe:	4680      	mov	r8, r0
 801bb00:	4638      	mov	r0, r7
 801bb02:	f7ff fe09 	bl	801b718 <_Bfree>
 801bb06:	4646      	mov	r6, r8
 801bb08:	106d      	asrs	r5, r5, #1
 801bb0a:	d00b      	beq.n	801bb24 <__pow5mult+0xa0>
 801bb0c:	6820      	ldr	r0, [r4, #0]
 801bb0e:	b938      	cbnz	r0, 801bb20 <__pow5mult+0x9c>
 801bb10:	4622      	mov	r2, r4
 801bb12:	4621      	mov	r1, r4
 801bb14:	4638      	mov	r0, r7
 801bb16:	f7ff ff13 	bl	801b940 <__multiply>
 801bb1a:	6020      	str	r0, [r4, #0]
 801bb1c:	f8c0 9000 	str.w	r9, [r0]
 801bb20:	4604      	mov	r4, r0
 801bb22:	e7e4      	b.n	801baee <__pow5mult+0x6a>
 801bb24:	4630      	mov	r0, r6
 801bb26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bb2a:	bf00      	nop
 801bb2c:	08020928 	.word	0x08020928
 801bb30:	080203a9 	.word	0x080203a9
 801bb34:	08020429 	.word	0x08020429

0801bb38 <__lshift>:
 801bb38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bb3c:	460c      	mov	r4, r1
 801bb3e:	6849      	ldr	r1, [r1, #4]
 801bb40:	6923      	ldr	r3, [r4, #16]
 801bb42:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801bb46:	68a3      	ldr	r3, [r4, #8]
 801bb48:	4607      	mov	r7, r0
 801bb4a:	4691      	mov	r9, r2
 801bb4c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801bb50:	f108 0601 	add.w	r6, r8, #1
 801bb54:	42b3      	cmp	r3, r6
 801bb56:	db0b      	blt.n	801bb70 <__lshift+0x38>
 801bb58:	4638      	mov	r0, r7
 801bb5a:	f7ff fd9d 	bl	801b698 <_Balloc>
 801bb5e:	4605      	mov	r5, r0
 801bb60:	b948      	cbnz	r0, 801bb76 <__lshift+0x3e>
 801bb62:	4602      	mov	r2, r0
 801bb64:	4b28      	ldr	r3, [pc, #160]	@ (801bc08 <__lshift+0xd0>)
 801bb66:	4829      	ldr	r0, [pc, #164]	@ (801bc0c <__lshift+0xd4>)
 801bb68:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801bb6c:	f7fe fe1e 	bl	801a7ac <__assert_func>
 801bb70:	3101      	adds	r1, #1
 801bb72:	005b      	lsls	r3, r3, #1
 801bb74:	e7ee      	b.n	801bb54 <__lshift+0x1c>
 801bb76:	2300      	movs	r3, #0
 801bb78:	f100 0114 	add.w	r1, r0, #20
 801bb7c:	f100 0210 	add.w	r2, r0, #16
 801bb80:	4618      	mov	r0, r3
 801bb82:	4553      	cmp	r3, sl
 801bb84:	db33      	blt.n	801bbee <__lshift+0xb6>
 801bb86:	6920      	ldr	r0, [r4, #16]
 801bb88:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801bb8c:	f104 0314 	add.w	r3, r4, #20
 801bb90:	f019 091f 	ands.w	r9, r9, #31
 801bb94:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801bb98:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801bb9c:	d02b      	beq.n	801bbf6 <__lshift+0xbe>
 801bb9e:	f1c9 0e20 	rsb	lr, r9, #32
 801bba2:	468a      	mov	sl, r1
 801bba4:	2200      	movs	r2, #0
 801bba6:	6818      	ldr	r0, [r3, #0]
 801bba8:	fa00 f009 	lsl.w	r0, r0, r9
 801bbac:	4310      	orrs	r0, r2
 801bbae:	f84a 0b04 	str.w	r0, [sl], #4
 801bbb2:	f853 2b04 	ldr.w	r2, [r3], #4
 801bbb6:	459c      	cmp	ip, r3
 801bbb8:	fa22 f20e 	lsr.w	r2, r2, lr
 801bbbc:	d8f3      	bhi.n	801bba6 <__lshift+0x6e>
 801bbbe:	ebac 0304 	sub.w	r3, ip, r4
 801bbc2:	3b15      	subs	r3, #21
 801bbc4:	f023 0303 	bic.w	r3, r3, #3
 801bbc8:	3304      	adds	r3, #4
 801bbca:	f104 0015 	add.w	r0, r4, #21
 801bbce:	4560      	cmp	r0, ip
 801bbd0:	bf88      	it	hi
 801bbd2:	2304      	movhi	r3, #4
 801bbd4:	50ca      	str	r2, [r1, r3]
 801bbd6:	b10a      	cbz	r2, 801bbdc <__lshift+0xa4>
 801bbd8:	f108 0602 	add.w	r6, r8, #2
 801bbdc:	3e01      	subs	r6, #1
 801bbde:	4638      	mov	r0, r7
 801bbe0:	612e      	str	r6, [r5, #16]
 801bbe2:	4621      	mov	r1, r4
 801bbe4:	f7ff fd98 	bl	801b718 <_Bfree>
 801bbe8:	4628      	mov	r0, r5
 801bbea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bbee:	f842 0f04 	str.w	r0, [r2, #4]!
 801bbf2:	3301      	adds	r3, #1
 801bbf4:	e7c5      	b.n	801bb82 <__lshift+0x4a>
 801bbf6:	3904      	subs	r1, #4
 801bbf8:	f853 2b04 	ldr.w	r2, [r3], #4
 801bbfc:	f841 2f04 	str.w	r2, [r1, #4]!
 801bc00:	459c      	cmp	ip, r3
 801bc02:	d8f9      	bhi.n	801bbf8 <__lshift+0xc0>
 801bc04:	e7ea      	b.n	801bbdc <__lshift+0xa4>
 801bc06:	bf00      	nop
 801bc08:	08020418 	.word	0x08020418
 801bc0c:	08020429 	.word	0x08020429

0801bc10 <__mcmp>:
 801bc10:	690a      	ldr	r2, [r1, #16]
 801bc12:	4603      	mov	r3, r0
 801bc14:	6900      	ldr	r0, [r0, #16]
 801bc16:	1a80      	subs	r0, r0, r2
 801bc18:	b530      	push	{r4, r5, lr}
 801bc1a:	d10e      	bne.n	801bc3a <__mcmp+0x2a>
 801bc1c:	3314      	adds	r3, #20
 801bc1e:	3114      	adds	r1, #20
 801bc20:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801bc24:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801bc28:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801bc2c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801bc30:	4295      	cmp	r5, r2
 801bc32:	d003      	beq.n	801bc3c <__mcmp+0x2c>
 801bc34:	d205      	bcs.n	801bc42 <__mcmp+0x32>
 801bc36:	f04f 30ff 	mov.w	r0, #4294967295
 801bc3a:	bd30      	pop	{r4, r5, pc}
 801bc3c:	42a3      	cmp	r3, r4
 801bc3e:	d3f3      	bcc.n	801bc28 <__mcmp+0x18>
 801bc40:	e7fb      	b.n	801bc3a <__mcmp+0x2a>
 801bc42:	2001      	movs	r0, #1
 801bc44:	e7f9      	b.n	801bc3a <__mcmp+0x2a>
	...

0801bc48 <__mdiff>:
 801bc48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bc4c:	4689      	mov	r9, r1
 801bc4e:	4606      	mov	r6, r0
 801bc50:	4611      	mov	r1, r2
 801bc52:	4648      	mov	r0, r9
 801bc54:	4614      	mov	r4, r2
 801bc56:	f7ff ffdb 	bl	801bc10 <__mcmp>
 801bc5a:	1e05      	subs	r5, r0, #0
 801bc5c:	d112      	bne.n	801bc84 <__mdiff+0x3c>
 801bc5e:	4629      	mov	r1, r5
 801bc60:	4630      	mov	r0, r6
 801bc62:	f7ff fd19 	bl	801b698 <_Balloc>
 801bc66:	4602      	mov	r2, r0
 801bc68:	b928      	cbnz	r0, 801bc76 <__mdiff+0x2e>
 801bc6a:	4b3f      	ldr	r3, [pc, #252]	@ (801bd68 <__mdiff+0x120>)
 801bc6c:	f240 2137 	movw	r1, #567	@ 0x237
 801bc70:	483e      	ldr	r0, [pc, #248]	@ (801bd6c <__mdiff+0x124>)
 801bc72:	f7fe fd9b 	bl	801a7ac <__assert_func>
 801bc76:	2301      	movs	r3, #1
 801bc78:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801bc7c:	4610      	mov	r0, r2
 801bc7e:	b003      	add	sp, #12
 801bc80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bc84:	bfbc      	itt	lt
 801bc86:	464b      	movlt	r3, r9
 801bc88:	46a1      	movlt	r9, r4
 801bc8a:	4630      	mov	r0, r6
 801bc8c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801bc90:	bfba      	itte	lt
 801bc92:	461c      	movlt	r4, r3
 801bc94:	2501      	movlt	r5, #1
 801bc96:	2500      	movge	r5, #0
 801bc98:	f7ff fcfe 	bl	801b698 <_Balloc>
 801bc9c:	4602      	mov	r2, r0
 801bc9e:	b918      	cbnz	r0, 801bca8 <__mdiff+0x60>
 801bca0:	4b31      	ldr	r3, [pc, #196]	@ (801bd68 <__mdiff+0x120>)
 801bca2:	f240 2145 	movw	r1, #581	@ 0x245
 801bca6:	e7e3      	b.n	801bc70 <__mdiff+0x28>
 801bca8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801bcac:	6926      	ldr	r6, [r4, #16]
 801bcae:	60c5      	str	r5, [r0, #12]
 801bcb0:	f109 0310 	add.w	r3, r9, #16
 801bcb4:	f109 0514 	add.w	r5, r9, #20
 801bcb8:	f104 0e14 	add.w	lr, r4, #20
 801bcbc:	f100 0b14 	add.w	fp, r0, #20
 801bcc0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801bcc4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801bcc8:	9301      	str	r3, [sp, #4]
 801bcca:	46d9      	mov	r9, fp
 801bccc:	f04f 0c00 	mov.w	ip, #0
 801bcd0:	9b01      	ldr	r3, [sp, #4]
 801bcd2:	f85e 0b04 	ldr.w	r0, [lr], #4
 801bcd6:	f853 af04 	ldr.w	sl, [r3, #4]!
 801bcda:	9301      	str	r3, [sp, #4]
 801bcdc:	fa1f f38a 	uxth.w	r3, sl
 801bce0:	4619      	mov	r1, r3
 801bce2:	b283      	uxth	r3, r0
 801bce4:	1acb      	subs	r3, r1, r3
 801bce6:	0c00      	lsrs	r0, r0, #16
 801bce8:	4463      	add	r3, ip
 801bcea:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801bcee:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801bcf2:	b29b      	uxth	r3, r3
 801bcf4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801bcf8:	4576      	cmp	r6, lr
 801bcfa:	f849 3b04 	str.w	r3, [r9], #4
 801bcfe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801bd02:	d8e5      	bhi.n	801bcd0 <__mdiff+0x88>
 801bd04:	1b33      	subs	r3, r6, r4
 801bd06:	3b15      	subs	r3, #21
 801bd08:	f023 0303 	bic.w	r3, r3, #3
 801bd0c:	3415      	adds	r4, #21
 801bd0e:	3304      	adds	r3, #4
 801bd10:	42a6      	cmp	r6, r4
 801bd12:	bf38      	it	cc
 801bd14:	2304      	movcc	r3, #4
 801bd16:	441d      	add	r5, r3
 801bd18:	445b      	add	r3, fp
 801bd1a:	461e      	mov	r6, r3
 801bd1c:	462c      	mov	r4, r5
 801bd1e:	4544      	cmp	r4, r8
 801bd20:	d30e      	bcc.n	801bd40 <__mdiff+0xf8>
 801bd22:	f108 0103 	add.w	r1, r8, #3
 801bd26:	1b49      	subs	r1, r1, r5
 801bd28:	f021 0103 	bic.w	r1, r1, #3
 801bd2c:	3d03      	subs	r5, #3
 801bd2e:	45a8      	cmp	r8, r5
 801bd30:	bf38      	it	cc
 801bd32:	2100      	movcc	r1, #0
 801bd34:	440b      	add	r3, r1
 801bd36:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801bd3a:	b191      	cbz	r1, 801bd62 <__mdiff+0x11a>
 801bd3c:	6117      	str	r7, [r2, #16]
 801bd3e:	e79d      	b.n	801bc7c <__mdiff+0x34>
 801bd40:	f854 1b04 	ldr.w	r1, [r4], #4
 801bd44:	46e6      	mov	lr, ip
 801bd46:	0c08      	lsrs	r0, r1, #16
 801bd48:	fa1c fc81 	uxtah	ip, ip, r1
 801bd4c:	4471      	add	r1, lr
 801bd4e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801bd52:	b289      	uxth	r1, r1
 801bd54:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801bd58:	f846 1b04 	str.w	r1, [r6], #4
 801bd5c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801bd60:	e7dd      	b.n	801bd1e <__mdiff+0xd6>
 801bd62:	3f01      	subs	r7, #1
 801bd64:	e7e7      	b.n	801bd36 <__mdiff+0xee>
 801bd66:	bf00      	nop
 801bd68:	08020418 	.word	0x08020418
 801bd6c:	08020429 	.word	0x08020429

0801bd70 <__ulp>:
 801bd70:	b082      	sub	sp, #8
 801bd72:	ed8d 0b00 	vstr	d0, [sp]
 801bd76:	9a01      	ldr	r2, [sp, #4]
 801bd78:	4b0f      	ldr	r3, [pc, #60]	@ (801bdb8 <__ulp+0x48>)
 801bd7a:	4013      	ands	r3, r2
 801bd7c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801bd80:	2b00      	cmp	r3, #0
 801bd82:	dc08      	bgt.n	801bd96 <__ulp+0x26>
 801bd84:	425b      	negs	r3, r3
 801bd86:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801bd8a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801bd8e:	da04      	bge.n	801bd9a <__ulp+0x2a>
 801bd90:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801bd94:	4113      	asrs	r3, r2
 801bd96:	2200      	movs	r2, #0
 801bd98:	e008      	b.n	801bdac <__ulp+0x3c>
 801bd9a:	f1a2 0314 	sub.w	r3, r2, #20
 801bd9e:	2b1e      	cmp	r3, #30
 801bda0:	bfda      	itte	le
 801bda2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801bda6:	40da      	lsrle	r2, r3
 801bda8:	2201      	movgt	r2, #1
 801bdaa:	2300      	movs	r3, #0
 801bdac:	4619      	mov	r1, r3
 801bdae:	4610      	mov	r0, r2
 801bdb0:	ec41 0b10 	vmov	d0, r0, r1
 801bdb4:	b002      	add	sp, #8
 801bdb6:	4770      	bx	lr
 801bdb8:	7ff00000 	.word	0x7ff00000

0801bdbc <__b2d>:
 801bdbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bdc0:	6906      	ldr	r6, [r0, #16]
 801bdc2:	f100 0814 	add.w	r8, r0, #20
 801bdc6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801bdca:	1f37      	subs	r7, r6, #4
 801bdcc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801bdd0:	4610      	mov	r0, r2
 801bdd2:	f7ff fd53 	bl	801b87c <__hi0bits>
 801bdd6:	f1c0 0320 	rsb	r3, r0, #32
 801bdda:	280a      	cmp	r0, #10
 801bddc:	600b      	str	r3, [r1, #0]
 801bdde:	491b      	ldr	r1, [pc, #108]	@ (801be4c <__b2d+0x90>)
 801bde0:	dc15      	bgt.n	801be0e <__b2d+0x52>
 801bde2:	f1c0 0c0b 	rsb	ip, r0, #11
 801bde6:	fa22 f30c 	lsr.w	r3, r2, ip
 801bdea:	45b8      	cmp	r8, r7
 801bdec:	ea43 0501 	orr.w	r5, r3, r1
 801bdf0:	bf34      	ite	cc
 801bdf2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801bdf6:	2300      	movcs	r3, #0
 801bdf8:	3015      	adds	r0, #21
 801bdfa:	fa02 f000 	lsl.w	r0, r2, r0
 801bdfe:	fa23 f30c 	lsr.w	r3, r3, ip
 801be02:	4303      	orrs	r3, r0
 801be04:	461c      	mov	r4, r3
 801be06:	ec45 4b10 	vmov	d0, r4, r5
 801be0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801be0e:	45b8      	cmp	r8, r7
 801be10:	bf3a      	itte	cc
 801be12:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801be16:	f1a6 0708 	subcc.w	r7, r6, #8
 801be1a:	2300      	movcs	r3, #0
 801be1c:	380b      	subs	r0, #11
 801be1e:	d012      	beq.n	801be46 <__b2d+0x8a>
 801be20:	f1c0 0120 	rsb	r1, r0, #32
 801be24:	fa23 f401 	lsr.w	r4, r3, r1
 801be28:	4082      	lsls	r2, r0
 801be2a:	4322      	orrs	r2, r4
 801be2c:	4547      	cmp	r7, r8
 801be2e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801be32:	bf8c      	ite	hi
 801be34:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801be38:	2200      	movls	r2, #0
 801be3a:	4083      	lsls	r3, r0
 801be3c:	40ca      	lsrs	r2, r1
 801be3e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801be42:	4313      	orrs	r3, r2
 801be44:	e7de      	b.n	801be04 <__b2d+0x48>
 801be46:	ea42 0501 	orr.w	r5, r2, r1
 801be4a:	e7db      	b.n	801be04 <__b2d+0x48>
 801be4c:	3ff00000 	.word	0x3ff00000

0801be50 <__d2b>:
 801be50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801be54:	460f      	mov	r7, r1
 801be56:	2101      	movs	r1, #1
 801be58:	ec59 8b10 	vmov	r8, r9, d0
 801be5c:	4616      	mov	r6, r2
 801be5e:	f7ff fc1b 	bl	801b698 <_Balloc>
 801be62:	4604      	mov	r4, r0
 801be64:	b930      	cbnz	r0, 801be74 <__d2b+0x24>
 801be66:	4602      	mov	r2, r0
 801be68:	4b23      	ldr	r3, [pc, #140]	@ (801bef8 <__d2b+0xa8>)
 801be6a:	4824      	ldr	r0, [pc, #144]	@ (801befc <__d2b+0xac>)
 801be6c:	f240 310f 	movw	r1, #783	@ 0x30f
 801be70:	f7fe fc9c 	bl	801a7ac <__assert_func>
 801be74:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801be78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801be7c:	b10d      	cbz	r5, 801be82 <__d2b+0x32>
 801be7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801be82:	9301      	str	r3, [sp, #4]
 801be84:	f1b8 0300 	subs.w	r3, r8, #0
 801be88:	d023      	beq.n	801bed2 <__d2b+0x82>
 801be8a:	4668      	mov	r0, sp
 801be8c:	9300      	str	r3, [sp, #0]
 801be8e:	f7ff fd14 	bl	801b8ba <__lo0bits>
 801be92:	e9dd 1200 	ldrd	r1, r2, [sp]
 801be96:	b1d0      	cbz	r0, 801bece <__d2b+0x7e>
 801be98:	f1c0 0320 	rsb	r3, r0, #32
 801be9c:	fa02 f303 	lsl.w	r3, r2, r3
 801bea0:	430b      	orrs	r3, r1
 801bea2:	40c2      	lsrs	r2, r0
 801bea4:	6163      	str	r3, [r4, #20]
 801bea6:	9201      	str	r2, [sp, #4]
 801bea8:	9b01      	ldr	r3, [sp, #4]
 801beaa:	61a3      	str	r3, [r4, #24]
 801beac:	2b00      	cmp	r3, #0
 801beae:	bf0c      	ite	eq
 801beb0:	2201      	moveq	r2, #1
 801beb2:	2202      	movne	r2, #2
 801beb4:	6122      	str	r2, [r4, #16]
 801beb6:	b1a5      	cbz	r5, 801bee2 <__d2b+0x92>
 801beb8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801bebc:	4405      	add	r5, r0
 801bebe:	603d      	str	r5, [r7, #0]
 801bec0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801bec4:	6030      	str	r0, [r6, #0]
 801bec6:	4620      	mov	r0, r4
 801bec8:	b003      	add	sp, #12
 801beca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bece:	6161      	str	r1, [r4, #20]
 801bed0:	e7ea      	b.n	801bea8 <__d2b+0x58>
 801bed2:	a801      	add	r0, sp, #4
 801bed4:	f7ff fcf1 	bl	801b8ba <__lo0bits>
 801bed8:	9b01      	ldr	r3, [sp, #4]
 801beda:	6163      	str	r3, [r4, #20]
 801bedc:	3020      	adds	r0, #32
 801bede:	2201      	movs	r2, #1
 801bee0:	e7e8      	b.n	801beb4 <__d2b+0x64>
 801bee2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801bee6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801beea:	6038      	str	r0, [r7, #0]
 801beec:	6918      	ldr	r0, [r3, #16]
 801beee:	f7ff fcc5 	bl	801b87c <__hi0bits>
 801bef2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801bef6:	e7e5      	b.n	801bec4 <__d2b+0x74>
 801bef8:	08020418 	.word	0x08020418
 801befc:	08020429 	.word	0x08020429

0801bf00 <__ratio>:
 801bf00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bf04:	b085      	sub	sp, #20
 801bf06:	e9cd 1000 	strd	r1, r0, [sp]
 801bf0a:	a902      	add	r1, sp, #8
 801bf0c:	f7ff ff56 	bl	801bdbc <__b2d>
 801bf10:	9800      	ldr	r0, [sp, #0]
 801bf12:	a903      	add	r1, sp, #12
 801bf14:	ec55 4b10 	vmov	r4, r5, d0
 801bf18:	f7ff ff50 	bl	801bdbc <__b2d>
 801bf1c:	9b01      	ldr	r3, [sp, #4]
 801bf1e:	6919      	ldr	r1, [r3, #16]
 801bf20:	9b00      	ldr	r3, [sp, #0]
 801bf22:	691b      	ldr	r3, [r3, #16]
 801bf24:	1ac9      	subs	r1, r1, r3
 801bf26:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801bf2a:	1a9b      	subs	r3, r3, r2
 801bf2c:	ec5b ab10 	vmov	sl, fp, d0
 801bf30:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801bf34:	2b00      	cmp	r3, #0
 801bf36:	bfce      	itee	gt
 801bf38:	462a      	movgt	r2, r5
 801bf3a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801bf3e:	465a      	movle	r2, fp
 801bf40:	462f      	mov	r7, r5
 801bf42:	46d9      	mov	r9, fp
 801bf44:	bfcc      	ite	gt
 801bf46:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801bf4a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801bf4e:	464b      	mov	r3, r9
 801bf50:	4652      	mov	r2, sl
 801bf52:	4620      	mov	r0, r4
 801bf54:	4639      	mov	r1, r7
 801bf56:	f7e4 fc79 	bl	800084c <__aeabi_ddiv>
 801bf5a:	ec41 0b10 	vmov	d0, r0, r1
 801bf5e:	b005      	add	sp, #20
 801bf60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801bf64 <__copybits>:
 801bf64:	3901      	subs	r1, #1
 801bf66:	b570      	push	{r4, r5, r6, lr}
 801bf68:	1149      	asrs	r1, r1, #5
 801bf6a:	6914      	ldr	r4, [r2, #16]
 801bf6c:	3101      	adds	r1, #1
 801bf6e:	f102 0314 	add.w	r3, r2, #20
 801bf72:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801bf76:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801bf7a:	1f05      	subs	r5, r0, #4
 801bf7c:	42a3      	cmp	r3, r4
 801bf7e:	d30c      	bcc.n	801bf9a <__copybits+0x36>
 801bf80:	1aa3      	subs	r3, r4, r2
 801bf82:	3b11      	subs	r3, #17
 801bf84:	f023 0303 	bic.w	r3, r3, #3
 801bf88:	3211      	adds	r2, #17
 801bf8a:	42a2      	cmp	r2, r4
 801bf8c:	bf88      	it	hi
 801bf8e:	2300      	movhi	r3, #0
 801bf90:	4418      	add	r0, r3
 801bf92:	2300      	movs	r3, #0
 801bf94:	4288      	cmp	r0, r1
 801bf96:	d305      	bcc.n	801bfa4 <__copybits+0x40>
 801bf98:	bd70      	pop	{r4, r5, r6, pc}
 801bf9a:	f853 6b04 	ldr.w	r6, [r3], #4
 801bf9e:	f845 6f04 	str.w	r6, [r5, #4]!
 801bfa2:	e7eb      	b.n	801bf7c <__copybits+0x18>
 801bfa4:	f840 3b04 	str.w	r3, [r0], #4
 801bfa8:	e7f4      	b.n	801bf94 <__copybits+0x30>

0801bfaa <__any_on>:
 801bfaa:	f100 0214 	add.w	r2, r0, #20
 801bfae:	6900      	ldr	r0, [r0, #16]
 801bfb0:	114b      	asrs	r3, r1, #5
 801bfb2:	4298      	cmp	r0, r3
 801bfb4:	b510      	push	{r4, lr}
 801bfb6:	db11      	blt.n	801bfdc <__any_on+0x32>
 801bfb8:	dd0a      	ble.n	801bfd0 <__any_on+0x26>
 801bfba:	f011 011f 	ands.w	r1, r1, #31
 801bfbe:	d007      	beq.n	801bfd0 <__any_on+0x26>
 801bfc0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801bfc4:	fa24 f001 	lsr.w	r0, r4, r1
 801bfc8:	fa00 f101 	lsl.w	r1, r0, r1
 801bfcc:	428c      	cmp	r4, r1
 801bfce:	d10b      	bne.n	801bfe8 <__any_on+0x3e>
 801bfd0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801bfd4:	4293      	cmp	r3, r2
 801bfd6:	d803      	bhi.n	801bfe0 <__any_on+0x36>
 801bfd8:	2000      	movs	r0, #0
 801bfda:	bd10      	pop	{r4, pc}
 801bfdc:	4603      	mov	r3, r0
 801bfde:	e7f7      	b.n	801bfd0 <__any_on+0x26>
 801bfe0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801bfe4:	2900      	cmp	r1, #0
 801bfe6:	d0f5      	beq.n	801bfd4 <__any_on+0x2a>
 801bfe8:	2001      	movs	r0, #1
 801bfea:	e7f6      	b.n	801bfda <__any_on+0x30>

0801bfec <_realloc_r>:
 801bfec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bff0:	4607      	mov	r7, r0
 801bff2:	4614      	mov	r4, r2
 801bff4:	460d      	mov	r5, r1
 801bff6:	b921      	cbnz	r1, 801c002 <_realloc_r+0x16>
 801bff8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bffc:	4611      	mov	r1, r2
 801bffe:	f7ff babf 	b.w	801b580 <_malloc_r>
 801c002:	b92a      	cbnz	r2, 801c010 <_realloc_r+0x24>
 801c004:	f7ff fa48 	bl	801b498 <_free_r>
 801c008:	4625      	mov	r5, r4
 801c00a:	4628      	mov	r0, r5
 801c00c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c010:	f002 f88f 	bl	801e132 <_malloc_usable_size_r>
 801c014:	4284      	cmp	r4, r0
 801c016:	4606      	mov	r6, r0
 801c018:	d802      	bhi.n	801c020 <_realloc_r+0x34>
 801c01a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801c01e:	d8f4      	bhi.n	801c00a <_realloc_r+0x1e>
 801c020:	4621      	mov	r1, r4
 801c022:	4638      	mov	r0, r7
 801c024:	f7ff faac 	bl	801b580 <_malloc_r>
 801c028:	4680      	mov	r8, r0
 801c02a:	b908      	cbnz	r0, 801c030 <_realloc_r+0x44>
 801c02c:	4645      	mov	r5, r8
 801c02e:	e7ec      	b.n	801c00a <_realloc_r+0x1e>
 801c030:	42b4      	cmp	r4, r6
 801c032:	4622      	mov	r2, r4
 801c034:	4629      	mov	r1, r5
 801c036:	bf28      	it	cs
 801c038:	4632      	movcs	r2, r6
 801c03a:	f7fe fba8 	bl	801a78e <memcpy>
 801c03e:	4629      	mov	r1, r5
 801c040:	4638      	mov	r0, r7
 801c042:	f7ff fa29 	bl	801b498 <_free_r>
 801c046:	e7f1      	b.n	801c02c <_realloc_r+0x40>

0801c048 <sulp>:
 801c048:	b570      	push	{r4, r5, r6, lr}
 801c04a:	4604      	mov	r4, r0
 801c04c:	460d      	mov	r5, r1
 801c04e:	ec45 4b10 	vmov	d0, r4, r5
 801c052:	4616      	mov	r6, r2
 801c054:	f7ff fe8c 	bl	801bd70 <__ulp>
 801c058:	ec51 0b10 	vmov	r0, r1, d0
 801c05c:	b17e      	cbz	r6, 801c07e <sulp+0x36>
 801c05e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801c062:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801c066:	2b00      	cmp	r3, #0
 801c068:	dd09      	ble.n	801c07e <sulp+0x36>
 801c06a:	051b      	lsls	r3, r3, #20
 801c06c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801c070:	2400      	movs	r4, #0
 801c072:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801c076:	4622      	mov	r2, r4
 801c078:	462b      	mov	r3, r5
 801c07a:	f7e4 fabd 	bl	80005f8 <__aeabi_dmul>
 801c07e:	ec41 0b10 	vmov	d0, r0, r1
 801c082:	bd70      	pop	{r4, r5, r6, pc}
 801c084:	0000      	movs	r0, r0
	...

0801c088 <_strtod_l>:
 801c088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c08c:	b09f      	sub	sp, #124	@ 0x7c
 801c08e:	460c      	mov	r4, r1
 801c090:	9217      	str	r2, [sp, #92]	@ 0x5c
 801c092:	2200      	movs	r2, #0
 801c094:	921a      	str	r2, [sp, #104]	@ 0x68
 801c096:	9005      	str	r0, [sp, #20]
 801c098:	f04f 0a00 	mov.w	sl, #0
 801c09c:	f04f 0b00 	mov.w	fp, #0
 801c0a0:	460a      	mov	r2, r1
 801c0a2:	9219      	str	r2, [sp, #100]	@ 0x64
 801c0a4:	7811      	ldrb	r1, [r2, #0]
 801c0a6:	292b      	cmp	r1, #43	@ 0x2b
 801c0a8:	d04a      	beq.n	801c140 <_strtod_l+0xb8>
 801c0aa:	d838      	bhi.n	801c11e <_strtod_l+0x96>
 801c0ac:	290d      	cmp	r1, #13
 801c0ae:	d832      	bhi.n	801c116 <_strtod_l+0x8e>
 801c0b0:	2908      	cmp	r1, #8
 801c0b2:	d832      	bhi.n	801c11a <_strtod_l+0x92>
 801c0b4:	2900      	cmp	r1, #0
 801c0b6:	d03b      	beq.n	801c130 <_strtod_l+0xa8>
 801c0b8:	2200      	movs	r2, #0
 801c0ba:	920e      	str	r2, [sp, #56]	@ 0x38
 801c0bc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801c0be:	782a      	ldrb	r2, [r5, #0]
 801c0c0:	2a30      	cmp	r2, #48	@ 0x30
 801c0c2:	f040 80b2 	bne.w	801c22a <_strtod_l+0x1a2>
 801c0c6:	786a      	ldrb	r2, [r5, #1]
 801c0c8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801c0cc:	2a58      	cmp	r2, #88	@ 0x58
 801c0ce:	d16e      	bne.n	801c1ae <_strtod_l+0x126>
 801c0d0:	9302      	str	r3, [sp, #8]
 801c0d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c0d4:	9301      	str	r3, [sp, #4]
 801c0d6:	ab1a      	add	r3, sp, #104	@ 0x68
 801c0d8:	9300      	str	r3, [sp, #0]
 801c0da:	4a8f      	ldr	r2, [pc, #572]	@ (801c318 <_strtod_l+0x290>)
 801c0dc:	9805      	ldr	r0, [sp, #20]
 801c0de:	ab1b      	add	r3, sp, #108	@ 0x6c
 801c0e0:	a919      	add	r1, sp, #100	@ 0x64
 801c0e2:	f001 fd43 	bl	801db6c <__gethex>
 801c0e6:	f010 060f 	ands.w	r6, r0, #15
 801c0ea:	4604      	mov	r4, r0
 801c0ec:	d005      	beq.n	801c0fa <_strtod_l+0x72>
 801c0ee:	2e06      	cmp	r6, #6
 801c0f0:	d128      	bne.n	801c144 <_strtod_l+0xbc>
 801c0f2:	3501      	adds	r5, #1
 801c0f4:	2300      	movs	r3, #0
 801c0f6:	9519      	str	r5, [sp, #100]	@ 0x64
 801c0f8:	930e      	str	r3, [sp, #56]	@ 0x38
 801c0fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801c0fc:	2b00      	cmp	r3, #0
 801c0fe:	f040 858e 	bne.w	801cc1e <_strtod_l+0xb96>
 801c102:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c104:	b1cb      	cbz	r3, 801c13a <_strtod_l+0xb2>
 801c106:	4652      	mov	r2, sl
 801c108:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801c10c:	ec43 2b10 	vmov	d0, r2, r3
 801c110:	b01f      	add	sp, #124	@ 0x7c
 801c112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c116:	2920      	cmp	r1, #32
 801c118:	d1ce      	bne.n	801c0b8 <_strtod_l+0x30>
 801c11a:	3201      	adds	r2, #1
 801c11c:	e7c1      	b.n	801c0a2 <_strtod_l+0x1a>
 801c11e:	292d      	cmp	r1, #45	@ 0x2d
 801c120:	d1ca      	bne.n	801c0b8 <_strtod_l+0x30>
 801c122:	2101      	movs	r1, #1
 801c124:	910e      	str	r1, [sp, #56]	@ 0x38
 801c126:	1c51      	adds	r1, r2, #1
 801c128:	9119      	str	r1, [sp, #100]	@ 0x64
 801c12a:	7852      	ldrb	r2, [r2, #1]
 801c12c:	2a00      	cmp	r2, #0
 801c12e:	d1c5      	bne.n	801c0bc <_strtod_l+0x34>
 801c130:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801c132:	9419      	str	r4, [sp, #100]	@ 0x64
 801c134:	2b00      	cmp	r3, #0
 801c136:	f040 8570 	bne.w	801cc1a <_strtod_l+0xb92>
 801c13a:	4652      	mov	r2, sl
 801c13c:	465b      	mov	r3, fp
 801c13e:	e7e5      	b.n	801c10c <_strtod_l+0x84>
 801c140:	2100      	movs	r1, #0
 801c142:	e7ef      	b.n	801c124 <_strtod_l+0x9c>
 801c144:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801c146:	b13a      	cbz	r2, 801c158 <_strtod_l+0xd0>
 801c148:	2135      	movs	r1, #53	@ 0x35
 801c14a:	a81c      	add	r0, sp, #112	@ 0x70
 801c14c:	f7ff ff0a 	bl	801bf64 <__copybits>
 801c150:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801c152:	9805      	ldr	r0, [sp, #20]
 801c154:	f7ff fae0 	bl	801b718 <_Bfree>
 801c158:	3e01      	subs	r6, #1
 801c15a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801c15c:	2e04      	cmp	r6, #4
 801c15e:	d806      	bhi.n	801c16e <_strtod_l+0xe6>
 801c160:	e8df f006 	tbb	[pc, r6]
 801c164:	201d0314 	.word	0x201d0314
 801c168:	14          	.byte	0x14
 801c169:	00          	.byte	0x00
 801c16a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801c16e:	05e1      	lsls	r1, r4, #23
 801c170:	bf48      	it	mi
 801c172:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801c176:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801c17a:	0d1b      	lsrs	r3, r3, #20
 801c17c:	051b      	lsls	r3, r3, #20
 801c17e:	2b00      	cmp	r3, #0
 801c180:	d1bb      	bne.n	801c0fa <_strtod_l+0x72>
 801c182:	f7fe fad7 	bl	801a734 <__errno>
 801c186:	2322      	movs	r3, #34	@ 0x22
 801c188:	6003      	str	r3, [r0, #0]
 801c18a:	e7b6      	b.n	801c0fa <_strtod_l+0x72>
 801c18c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 801c190:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801c194:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801c198:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801c19c:	e7e7      	b.n	801c16e <_strtod_l+0xe6>
 801c19e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 801c320 <_strtod_l+0x298>
 801c1a2:	e7e4      	b.n	801c16e <_strtod_l+0xe6>
 801c1a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801c1a8:	f04f 3aff 	mov.w	sl, #4294967295
 801c1ac:	e7df      	b.n	801c16e <_strtod_l+0xe6>
 801c1ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801c1b0:	1c5a      	adds	r2, r3, #1
 801c1b2:	9219      	str	r2, [sp, #100]	@ 0x64
 801c1b4:	785b      	ldrb	r3, [r3, #1]
 801c1b6:	2b30      	cmp	r3, #48	@ 0x30
 801c1b8:	d0f9      	beq.n	801c1ae <_strtod_l+0x126>
 801c1ba:	2b00      	cmp	r3, #0
 801c1bc:	d09d      	beq.n	801c0fa <_strtod_l+0x72>
 801c1be:	2301      	movs	r3, #1
 801c1c0:	2700      	movs	r7, #0
 801c1c2:	9308      	str	r3, [sp, #32]
 801c1c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801c1c6:	930c      	str	r3, [sp, #48]	@ 0x30
 801c1c8:	970b      	str	r7, [sp, #44]	@ 0x2c
 801c1ca:	46b9      	mov	r9, r7
 801c1cc:	220a      	movs	r2, #10
 801c1ce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801c1d0:	7805      	ldrb	r5, [r0, #0]
 801c1d2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801c1d6:	b2d9      	uxtb	r1, r3
 801c1d8:	2909      	cmp	r1, #9
 801c1da:	d928      	bls.n	801c22e <_strtod_l+0x1a6>
 801c1dc:	494f      	ldr	r1, [pc, #316]	@ (801c31c <_strtod_l+0x294>)
 801c1de:	2201      	movs	r2, #1
 801c1e0:	f001 fbf5 	bl	801d9ce <strncmp>
 801c1e4:	2800      	cmp	r0, #0
 801c1e6:	d032      	beq.n	801c24e <_strtod_l+0x1c6>
 801c1e8:	2000      	movs	r0, #0
 801c1ea:	462a      	mov	r2, r5
 801c1ec:	900a      	str	r0, [sp, #40]	@ 0x28
 801c1ee:	464d      	mov	r5, r9
 801c1f0:	4603      	mov	r3, r0
 801c1f2:	2a65      	cmp	r2, #101	@ 0x65
 801c1f4:	d001      	beq.n	801c1fa <_strtod_l+0x172>
 801c1f6:	2a45      	cmp	r2, #69	@ 0x45
 801c1f8:	d114      	bne.n	801c224 <_strtod_l+0x19c>
 801c1fa:	b91d      	cbnz	r5, 801c204 <_strtod_l+0x17c>
 801c1fc:	9a08      	ldr	r2, [sp, #32]
 801c1fe:	4302      	orrs	r2, r0
 801c200:	d096      	beq.n	801c130 <_strtod_l+0xa8>
 801c202:	2500      	movs	r5, #0
 801c204:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 801c206:	1c62      	adds	r2, r4, #1
 801c208:	9219      	str	r2, [sp, #100]	@ 0x64
 801c20a:	7862      	ldrb	r2, [r4, #1]
 801c20c:	2a2b      	cmp	r2, #43	@ 0x2b
 801c20e:	d07a      	beq.n	801c306 <_strtod_l+0x27e>
 801c210:	2a2d      	cmp	r2, #45	@ 0x2d
 801c212:	d07e      	beq.n	801c312 <_strtod_l+0x28a>
 801c214:	f04f 0c00 	mov.w	ip, #0
 801c218:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801c21c:	2909      	cmp	r1, #9
 801c21e:	f240 8085 	bls.w	801c32c <_strtod_l+0x2a4>
 801c222:	9419      	str	r4, [sp, #100]	@ 0x64
 801c224:	f04f 0800 	mov.w	r8, #0
 801c228:	e0a5      	b.n	801c376 <_strtod_l+0x2ee>
 801c22a:	2300      	movs	r3, #0
 801c22c:	e7c8      	b.n	801c1c0 <_strtod_l+0x138>
 801c22e:	f1b9 0f08 	cmp.w	r9, #8
 801c232:	bfd8      	it	le
 801c234:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 801c236:	f100 0001 	add.w	r0, r0, #1
 801c23a:	bfda      	itte	le
 801c23c:	fb02 3301 	mlale	r3, r2, r1, r3
 801c240:	930b      	strle	r3, [sp, #44]	@ 0x2c
 801c242:	fb02 3707 	mlagt	r7, r2, r7, r3
 801c246:	f109 0901 	add.w	r9, r9, #1
 801c24a:	9019      	str	r0, [sp, #100]	@ 0x64
 801c24c:	e7bf      	b.n	801c1ce <_strtod_l+0x146>
 801c24e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801c250:	1c5a      	adds	r2, r3, #1
 801c252:	9219      	str	r2, [sp, #100]	@ 0x64
 801c254:	785a      	ldrb	r2, [r3, #1]
 801c256:	f1b9 0f00 	cmp.w	r9, #0
 801c25a:	d03b      	beq.n	801c2d4 <_strtod_l+0x24c>
 801c25c:	900a      	str	r0, [sp, #40]	@ 0x28
 801c25e:	464d      	mov	r5, r9
 801c260:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801c264:	2b09      	cmp	r3, #9
 801c266:	d912      	bls.n	801c28e <_strtod_l+0x206>
 801c268:	2301      	movs	r3, #1
 801c26a:	e7c2      	b.n	801c1f2 <_strtod_l+0x16a>
 801c26c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801c26e:	1c5a      	adds	r2, r3, #1
 801c270:	9219      	str	r2, [sp, #100]	@ 0x64
 801c272:	785a      	ldrb	r2, [r3, #1]
 801c274:	3001      	adds	r0, #1
 801c276:	2a30      	cmp	r2, #48	@ 0x30
 801c278:	d0f8      	beq.n	801c26c <_strtod_l+0x1e4>
 801c27a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801c27e:	2b08      	cmp	r3, #8
 801c280:	f200 84d2 	bhi.w	801cc28 <_strtod_l+0xba0>
 801c284:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801c286:	900a      	str	r0, [sp, #40]	@ 0x28
 801c288:	2000      	movs	r0, #0
 801c28a:	930c      	str	r3, [sp, #48]	@ 0x30
 801c28c:	4605      	mov	r5, r0
 801c28e:	3a30      	subs	r2, #48	@ 0x30
 801c290:	f100 0301 	add.w	r3, r0, #1
 801c294:	d018      	beq.n	801c2c8 <_strtod_l+0x240>
 801c296:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c298:	4419      	add	r1, r3
 801c29a:	910a      	str	r1, [sp, #40]	@ 0x28
 801c29c:	462e      	mov	r6, r5
 801c29e:	f04f 0e0a 	mov.w	lr, #10
 801c2a2:	1c71      	adds	r1, r6, #1
 801c2a4:	eba1 0c05 	sub.w	ip, r1, r5
 801c2a8:	4563      	cmp	r3, ip
 801c2aa:	dc15      	bgt.n	801c2d8 <_strtod_l+0x250>
 801c2ac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801c2b0:	182b      	adds	r3, r5, r0
 801c2b2:	2b08      	cmp	r3, #8
 801c2b4:	f105 0501 	add.w	r5, r5, #1
 801c2b8:	4405      	add	r5, r0
 801c2ba:	dc1a      	bgt.n	801c2f2 <_strtod_l+0x26a>
 801c2bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801c2be:	230a      	movs	r3, #10
 801c2c0:	fb03 2301 	mla	r3, r3, r1, r2
 801c2c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 801c2c6:	2300      	movs	r3, #0
 801c2c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801c2ca:	1c51      	adds	r1, r2, #1
 801c2cc:	9119      	str	r1, [sp, #100]	@ 0x64
 801c2ce:	7852      	ldrb	r2, [r2, #1]
 801c2d0:	4618      	mov	r0, r3
 801c2d2:	e7c5      	b.n	801c260 <_strtod_l+0x1d8>
 801c2d4:	4648      	mov	r0, r9
 801c2d6:	e7ce      	b.n	801c276 <_strtod_l+0x1ee>
 801c2d8:	2e08      	cmp	r6, #8
 801c2da:	dc05      	bgt.n	801c2e8 <_strtod_l+0x260>
 801c2dc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801c2de:	fb0e f606 	mul.w	r6, lr, r6
 801c2e2:	960b      	str	r6, [sp, #44]	@ 0x2c
 801c2e4:	460e      	mov	r6, r1
 801c2e6:	e7dc      	b.n	801c2a2 <_strtod_l+0x21a>
 801c2e8:	2910      	cmp	r1, #16
 801c2ea:	bfd8      	it	le
 801c2ec:	fb0e f707 	mulle.w	r7, lr, r7
 801c2f0:	e7f8      	b.n	801c2e4 <_strtod_l+0x25c>
 801c2f2:	2b0f      	cmp	r3, #15
 801c2f4:	bfdc      	itt	le
 801c2f6:	230a      	movle	r3, #10
 801c2f8:	fb03 2707 	mlale	r7, r3, r7, r2
 801c2fc:	e7e3      	b.n	801c2c6 <_strtod_l+0x23e>
 801c2fe:	2300      	movs	r3, #0
 801c300:	930a      	str	r3, [sp, #40]	@ 0x28
 801c302:	2301      	movs	r3, #1
 801c304:	e77a      	b.n	801c1fc <_strtod_l+0x174>
 801c306:	f04f 0c00 	mov.w	ip, #0
 801c30a:	1ca2      	adds	r2, r4, #2
 801c30c:	9219      	str	r2, [sp, #100]	@ 0x64
 801c30e:	78a2      	ldrb	r2, [r4, #2]
 801c310:	e782      	b.n	801c218 <_strtod_l+0x190>
 801c312:	f04f 0c01 	mov.w	ip, #1
 801c316:	e7f8      	b.n	801c30a <_strtod_l+0x282>
 801c318:	08020a3c 	.word	0x08020a3c
 801c31c:	08020482 	.word	0x08020482
 801c320:	7ff00000 	.word	0x7ff00000
 801c324:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801c326:	1c51      	adds	r1, r2, #1
 801c328:	9119      	str	r1, [sp, #100]	@ 0x64
 801c32a:	7852      	ldrb	r2, [r2, #1]
 801c32c:	2a30      	cmp	r2, #48	@ 0x30
 801c32e:	d0f9      	beq.n	801c324 <_strtod_l+0x29c>
 801c330:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801c334:	2908      	cmp	r1, #8
 801c336:	f63f af75 	bhi.w	801c224 <_strtod_l+0x19c>
 801c33a:	3a30      	subs	r2, #48	@ 0x30
 801c33c:	9209      	str	r2, [sp, #36]	@ 0x24
 801c33e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801c340:	920f      	str	r2, [sp, #60]	@ 0x3c
 801c342:	f04f 080a 	mov.w	r8, #10
 801c346:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801c348:	1c56      	adds	r6, r2, #1
 801c34a:	9619      	str	r6, [sp, #100]	@ 0x64
 801c34c:	7852      	ldrb	r2, [r2, #1]
 801c34e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801c352:	f1be 0f09 	cmp.w	lr, #9
 801c356:	d939      	bls.n	801c3cc <_strtod_l+0x344>
 801c358:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801c35a:	1a76      	subs	r6, r6, r1
 801c35c:	2e08      	cmp	r6, #8
 801c35e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801c362:	dc03      	bgt.n	801c36c <_strtod_l+0x2e4>
 801c364:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801c366:	4588      	cmp	r8, r1
 801c368:	bfa8      	it	ge
 801c36a:	4688      	movge	r8, r1
 801c36c:	f1bc 0f00 	cmp.w	ip, #0
 801c370:	d001      	beq.n	801c376 <_strtod_l+0x2ee>
 801c372:	f1c8 0800 	rsb	r8, r8, #0
 801c376:	2d00      	cmp	r5, #0
 801c378:	d14e      	bne.n	801c418 <_strtod_l+0x390>
 801c37a:	9908      	ldr	r1, [sp, #32]
 801c37c:	4308      	orrs	r0, r1
 801c37e:	f47f aebc 	bne.w	801c0fa <_strtod_l+0x72>
 801c382:	2b00      	cmp	r3, #0
 801c384:	f47f aed4 	bne.w	801c130 <_strtod_l+0xa8>
 801c388:	2a69      	cmp	r2, #105	@ 0x69
 801c38a:	d028      	beq.n	801c3de <_strtod_l+0x356>
 801c38c:	dc25      	bgt.n	801c3da <_strtod_l+0x352>
 801c38e:	2a49      	cmp	r2, #73	@ 0x49
 801c390:	d025      	beq.n	801c3de <_strtod_l+0x356>
 801c392:	2a4e      	cmp	r2, #78	@ 0x4e
 801c394:	f47f aecc 	bne.w	801c130 <_strtod_l+0xa8>
 801c398:	499a      	ldr	r1, [pc, #616]	@ (801c604 <_strtod_l+0x57c>)
 801c39a:	a819      	add	r0, sp, #100	@ 0x64
 801c39c:	f001 fe08 	bl	801dfb0 <__match>
 801c3a0:	2800      	cmp	r0, #0
 801c3a2:	f43f aec5 	beq.w	801c130 <_strtod_l+0xa8>
 801c3a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801c3a8:	781b      	ldrb	r3, [r3, #0]
 801c3aa:	2b28      	cmp	r3, #40	@ 0x28
 801c3ac:	d12e      	bne.n	801c40c <_strtod_l+0x384>
 801c3ae:	4996      	ldr	r1, [pc, #600]	@ (801c608 <_strtod_l+0x580>)
 801c3b0:	aa1c      	add	r2, sp, #112	@ 0x70
 801c3b2:	a819      	add	r0, sp, #100	@ 0x64
 801c3b4:	f001 fe10 	bl	801dfd8 <__hexnan>
 801c3b8:	2805      	cmp	r0, #5
 801c3ba:	d127      	bne.n	801c40c <_strtod_l+0x384>
 801c3bc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801c3be:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801c3c2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801c3c6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801c3ca:	e696      	b.n	801c0fa <_strtod_l+0x72>
 801c3cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801c3ce:	fb08 2101 	mla	r1, r8, r1, r2
 801c3d2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801c3d6:	9209      	str	r2, [sp, #36]	@ 0x24
 801c3d8:	e7b5      	b.n	801c346 <_strtod_l+0x2be>
 801c3da:	2a6e      	cmp	r2, #110	@ 0x6e
 801c3dc:	e7da      	b.n	801c394 <_strtod_l+0x30c>
 801c3de:	498b      	ldr	r1, [pc, #556]	@ (801c60c <_strtod_l+0x584>)
 801c3e0:	a819      	add	r0, sp, #100	@ 0x64
 801c3e2:	f001 fde5 	bl	801dfb0 <__match>
 801c3e6:	2800      	cmp	r0, #0
 801c3e8:	f43f aea2 	beq.w	801c130 <_strtod_l+0xa8>
 801c3ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801c3ee:	4988      	ldr	r1, [pc, #544]	@ (801c610 <_strtod_l+0x588>)
 801c3f0:	3b01      	subs	r3, #1
 801c3f2:	a819      	add	r0, sp, #100	@ 0x64
 801c3f4:	9319      	str	r3, [sp, #100]	@ 0x64
 801c3f6:	f001 fddb 	bl	801dfb0 <__match>
 801c3fa:	b910      	cbnz	r0, 801c402 <_strtod_l+0x37a>
 801c3fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801c3fe:	3301      	adds	r3, #1
 801c400:	9319      	str	r3, [sp, #100]	@ 0x64
 801c402:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 801c620 <_strtod_l+0x598>
 801c406:	f04f 0a00 	mov.w	sl, #0
 801c40a:	e676      	b.n	801c0fa <_strtod_l+0x72>
 801c40c:	4881      	ldr	r0, [pc, #516]	@ (801c614 <_strtod_l+0x58c>)
 801c40e:	f001 fb23 	bl	801da58 <nan>
 801c412:	ec5b ab10 	vmov	sl, fp, d0
 801c416:	e670      	b.n	801c0fa <_strtod_l+0x72>
 801c418:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c41a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801c41c:	eba8 0303 	sub.w	r3, r8, r3
 801c420:	f1b9 0f00 	cmp.w	r9, #0
 801c424:	bf08      	it	eq
 801c426:	46a9      	moveq	r9, r5
 801c428:	2d10      	cmp	r5, #16
 801c42a:	9309      	str	r3, [sp, #36]	@ 0x24
 801c42c:	462c      	mov	r4, r5
 801c42e:	bfa8      	it	ge
 801c430:	2410      	movge	r4, #16
 801c432:	f7e4 f867 	bl	8000504 <__aeabi_ui2d>
 801c436:	2d09      	cmp	r5, #9
 801c438:	4682      	mov	sl, r0
 801c43a:	468b      	mov	fp, r1
 801c43c:	dc13      	bgt.n	801c466 <_strtod_l+0x3de>
 801c43e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c440:	2b00      	cmp	r3, #0
 801c442:	f43f ae5a 	beq.w	801c0fa <_strtod_l+0x72>
 801c446:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c448:	dd78      	ble.n	801c53c <_strtod_l+0x4b4>
 801c44a:	2b16      	cmp	r3, #22
 801c44c:	dc5f      	bgt.n	801c50e <_strtod_l+0x486>
 801c44e:	4972      	ldr	r1, [pc, #456]	@ (801c618 <_strtod_l+0x590>)
 801c450:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801c454:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c458:	4652      	mov	r2, sl
 801c45a:	465b      	mov	r3, fp
 801c45c:	f7e4 f8cc 	bl	80005f8 <__aeabi_dmul>
 801c460:	4682      	mov	sl, r0
 801c462:	468b      	mov	fp, r1
 801c464:	e649      	b.n	801c0fa <_strtod_l+0x72>
 801c466:	4b6c      	ldr	r3, [pc, #432]	@ (801c618 <_strtod_l+0x590>)
 801c468:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801c46c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 801c470:	f7e4 f8c2 	bl	80005f8 <__aeabi_dmul>
 801c474:	4682      	mov	sl, r0
 801c476:	4638      	mov	r0, r7
 801c478:	468b      	mov	fp, r1
 801c47a:	f7e4 f843 	bl	8000504 <__aeabi_ui2d>
 801c47e:	4602      	mov	r2, r0
 801c480:	460b      	mov	r3, r1
 801c482:	4650      	mov	r0, sl
 801c484:	4659      	mov	r1, fp
 801c486:	f7e3 ff01 	bl	800028c <__adddf3>
 801c48a:	2d0f      	cmp	r5, #15
 801c48c:	4682      	mov	sl, r0
 801c48e:	468b      	mov	fp, r1
 801c490:	ddd5      	ble.n	801c43e <_strtod_l+0x3b6>
 801c492:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c494:	1b2c      	subs	r4, r5, r4
 801c496:	441c      	add	r4, r3
 801c498:	2c00      	cmp	r4, #0
 801c49a:	f340 8093 	ble.w	801c5c4 <_strtod_l+0x53c>
 801c49e:	f014 030f 	ands.w	r3, r4, #15
 801c4a2:	d00a      	beq.n	801c4ba <_strtod_l+0x432>
 801c4a4:	495c      	ldr	r1, [pc, #368]	@ (801c618 <_strtod_l+0x590>)
 801c4a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801c4aa:	4652      	mov	r2, sl
 801c4ac:	465b      	mov	r3, fp
 801c4ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c4b2:	f7e4 f8a1 	bl	80005f8 <__aeabi_dmul>
 801c4b6:	4682      	mov	sl, r0
 801c4b8:	468b      	mov	fp, r1
 801c4ba:	f034 040f 	bics.w	r4, r4, #15
 801c4be:	d073      	beq.n	801c5a8 <_strtod_l+0x520>
 801c4c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801c4c4:	dd49      	ble.n	801c55a <_strtod_l+0x4d2>
 801c4c6:	2400      	movs	r4, #0
 801c4c8:	46a0      	mov	r8, r4
 801c4ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 801c4cc:	46a1      	mov	r9, r4
 801c4ce:	9a05      	ldr	r2, [sp, #20]
 801c4d0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 801c620 <_strtod_l+0x598>
 801c4d4:	2322      	movs	r3, #34	@ 0x22
 801c4d6:	6013      	str	r3, [r2, #0]
 801c4d8:	f04f 0a00 	mov.w	sl, #0
 801c4dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c4de:	2b00      	cmp	r3, #0
 801c4e0:	f43f ae0b 	beq.w	801c0fa <_strtod_l+0x72>
 801c4e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801c4e6:	9805      	ldr	r0, [sp, #20]
 801c4e8:	f7ff f916 	bl	801b718 <_Bfree>
 801c4ec:	9805      	ldr	r0, [sp, #20]
 801c4ee:	4649      	mov	r1, r9
 801c4f0:	f7ff f912 	bl	801b718 <_Bfree>
 801c4f4:	9805      	ldr	r0, [sp, #20]
 801c4f6:	4641      	mov	r1, r8
 801c4f8:	f7ff f90e 	bl	801b718 <_Bfree>
 801c4fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801c4fe:	9805      	ldr	r0, [sp, #20]
 801c500:	f7ff f90a 	bl	801b718 <_Bfree>
 801c504:	9805      	ldr	r0, [sp, #20]
 801c506:	4621      	mov	r1, r4
 801c508:	f7ff f906 	bl	801b718 <_Bfree>
 801c50c:	e5f5      	b.n	801c0fa <_strtod_l+0x72>
 801c50e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c510:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801c514:	4293      	cmp	r3, r2
 801c516:	dbbc      	blt.n	801c492 <_strtod_l+0x40a>
 801c518:	4c3f      	ldr	r4, [pc, #252]	@ (801c618 <_strtod_l+0x590>)
 801c51a:	f1c5 050f 	rsb	r5, r5, #15
 801c51e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801c522:	4652      	mov	r2, sl
 801c524:	465b      	mov	r3, fp
 801c526:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c52a:	f7e4 f865 	bl	80005f8 <__aeabi_dmul>
 801c52e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c530:	1b5d      	subs	r5, r3, r5
 801c532:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801c536:	e9d4 2300 	ldrd	r2, r3, [r4]
 801c53a:	e78f      	b.n	801c45c <_strtod_l+0x3d4>
 801c53c:	3316      	adds	r3, #22
 801c53e:	dba8      	blt.n	801c492 <_strtod_l+0x40a>
 801c540:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c542:	eba3 0808 	sub.w	r8, r3, r8
 801c546:	4b34      	ldr	r3, [pc, #208]	@ (801c618 <_strtod_l+0x590>)
 801c548:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801c54c:	e9d8 2300 	ldrd	r2, r3, [r8]
 801c550:	4650      	mov	r0, sl
 801c552:	4659      	mov	r1, fp
 801c554:	f7e4 f97a 	bl	800084c <__aeabi_ddiv>
 801c558:	e782      	b.n	801c460 <_strtod_l+0x3d8>
 801c55a:	2300      	movs	r3, #0
 801c55c:	4f2f      	ldr	r7, [pc, #188]	@ (801c61c <_strtod_l+0x594>)
 801c55e:	1124      	asrs	r4, r4, #4
 801c560:	4650      	mov	r0, sl
 801c562:	4659      	mov	r1, fp
 801c564:	461e      	mov	r6, r3
 801c566:	2c01      	cmp	r4, #1
 801c568:	dc21      	bgt.n	801c5ae <_strtod_l+0x526>
 801c56a:	b10b      	cbz	r3, 801c570 <_strtod_l+0x4e8>
 801c56c:	4682      	mov	sl, r0
 801c56e:	468b      	mov	fp, r1
 801c570:	492a      	ldr	r1, [pc, #168]	@ (801c61c <_strtod_l+0x594>)
 801c572:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801c576:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801c57a:	4652      	mov	r2, sl
 801c57c:	465b      	mov	r3, fp
 801c57e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c582:	f7e4 f839 	bl	80005f8 <__aeabi_dmul>
 801c586:	4b26      	ldr	r3, [pc, #152]	@ (801c620 <_strtod_l+0x598>)
 801c588:	460a      	mov	r2, r1
 801c58a:	400b      	ands	r3, r1
 801c58c:	4925      	ldr	r1, [pc, #148]	@ (801c624 <_strtod_l+0x59c>)
 801c58e:	428b      	cmp	r3, r1
 801c590:	4682      	mov	sl, r0
 801c592:	d898      	bhi.n	801c4c6 <_strtod_l+0x43e>
 801c594:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 801c598:	428b      	cmp	r3, r1
 801c59a:	bf86      	itte	hi
 801c59c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 801c628 <_strtod_l+0x5a0>
 801c5a0:	f04f 3aff 	movhi.w	sl, #4294967295
 801c5a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 801c5a8:	2300      	movs	r3, #0
 801c5aa:	9308      	str	r3, [sp, #32]
 801c5ac:	e076      	b.n	801c69c <_strtod_l+0x614>
 801c5ae:	07e2      	lsls	r2, r4, #31
 801c5b0:	d504      	bpl.n	801c5bc <_strtod_l+0x534>
 801c5b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 801c5b6:	f7e4 f81f 	bl	80005f8 <__aeabi_dmul>
 801c5ba:	2301      	movs	r3, #1
 801c5bc:	3601      	adds	r6, #1
 801c5be:	1064      	asrs	r4, r4, #1
 801c5c0:	3708      	adds	r7, #8
 801c5c2:	e7d0      	b.n	801c566 <_strtod_l+0x4de>
 801c5c4:	d0f0      	beq.n	801c5a8 <_strtod_l+0x520>
 801c5c6:	4264      	negs	r4, r4
 801c5c8:	f014 020f 	ands.w	r2, r4, #15
 801c5cc:	d00a      	beq.n	801c5e4 <_strtod_l+0x55c>
 801c5ce:	4b12      	ldr	r3, [pc, #72]	@ (801c618 <_strtod_l+0x590>)
 801c5d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801c5d4:	4650      	mov	r0, sl
 801c5d6:	4659      	mov	r1, fp
 801c5d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c5dc:	f7e4 f936 	bl	800084c <__aeabi_ddiv>
 801c5e0:	4682      	mov	sl, r0
 801c5e2:	468b      	mov	fp, r1
 801c5e4:	1124      	asrs	r4, r4, #4
 801c5e6:	d0df      	beq.n	801c5a8 <_strtod_l+0x520>
 801c5e8:	2c1f      	cmp	r4, #31
 801c5ea:	dd1f      	ble.n	801c62c <_strtod_l+0x5a4>
 801c5ec:	2400      	movs	r4, #0
 801c5ee:	46a0      	mov	r8, r4
 801c5f0:	940b      	str	r4, [sp, #44]	@ 0x2c
 801c5f2:	46a1      	mov	r9, r4
 801c5f4:	9a05      	ldr	r2, [sp, #20]
 801c5f6:	2322      	movs	r3, #34	@ 0x22
 801c5f8:	f04f 0a00 	mov.w	sl, #0
 801c5fc:	f04f 0b00 	mov.w	fp, #0
 801c600:	6013      	str	r3, [r2, #0]
 801c602:	e76b      	b.n	801c4dc <_strtod_l+0x454>
 801c604:	08020325 	.word	0x08020325
 801c608:	08020a28 	.word	0x08020a28
 801c60c:	0802031d 	.word	0x0802031d
 801c610:	0802039f 	.word	0x0802039f
 801c614:	0802039b 	.word	0x0802039b
 801c618:	08020960 	.word	0x08020960
 801c61c:	08020938 	.word	0x08020938
 801c620:	7ff00000 	.word	0x7ff00000
 801c624:	7ca00000 	.word	0x7ca00000
 801c628:	7fefffff 	.word	0x7fefffff
 801c62c:	f014 0310 	ands.w	r3, r4, #16
 801c630:	bf18      	it	ne
 801c632:	236a      	movne	r3, #106	@ 0x6a
 801c634:	4ea9      	ldr	r6, [pc, #676]	@ (801c8dc <_strtod_l+0x854>)
 801c636:	9308      	str	r3, [sp, #32]
 801c638:	4650      	mov	r0, sl
 801c63a:	4659      	mov	r1, fp
 801c63c:	2300      	movs	r3, #0
 801c63e:	07e7      	lsls	r7, r4, #31
 801c640:	d504      	bpl.n	801c64c <_strtod_l+0x5c4>
 801c642:	e9d6 2300 	ldrd	r2, r3, [r6]
 801c646:	f7e3 ffd7 	bl	80005f8 <__aeabi_dmul>
 801c64a:	2301      	movs	r3, #1
 801c64c:	1064      	asrs	r4, r4, #1
 801c64e:	f106 0608 	add.w	r6, r6, #8
 801c652:	d1f4      	bne.n	801c63e <_strtod_l+0x5b6>
 801c654:	b10b      	cbz	r3, 801c65a <_strtod_l+0x5d2>
 801c656:	4682      	mov	sl, r0
 801c658:	468b      	mov	fp, r1
 801c65a:	9b08      	ldr	r3, [sp, #32]
 801c65c:	b1b3      	cbz	r3, 801c68c <_strtod_l+0x604>
 801c65e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801c662:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801c666:	2b00      	cmp	r3, #0
 801c668:	4659      	mov	r1, fp
 801c66a:	dd0f      	ble.n	801c68c <_strtod_l+0x604>
 801c66c:	2b1f      	cmp	r3, #31
 801c66e:	dd56      	ble.n	801c71e <_strtod_l+0x696>
 801c670:	2b34      	cmp	r3, #52	@ 0x34
 801c672:	bfde      	ittt	le
 801c674:	f04f 33ff 	movle.w	r3, #4294967295
 801c678:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801c67c:	4093      	lslle	r3, r2
 801c67e:	f04f 0a00 	mov.w	sl, #0
 801c682:	bfcc      	ite	gt
 801c684:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801c688:	ea03 0b01 	andle.w	fp, r3, r1
 801c68c:	2200      	movs	r2, #0
 801c68e:	2300      	movs	r3, #0
 801c690:	4650      	mov	r0, sl
 801c692:	4659      	mov	r1, fp
 801c694:	f7e4 fa18 	bl	8000ac8 <__aeabi_dcmpeq>
 801c698:	2800      	cmp	r0, #0
 801c69a:	d1a7      	bne.n	801c5ec <_strtod_l+0x564>
 801c69c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c69e:	9300      	str	r3, [sp, #0]
 801c6a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801c6a2:	9805      	ldr	r0, [sp, #20]
 801c6a4:	462b      	mov	r3, r5
 801c6a6:	464a      	mov	r2, r9
 801c6a8:	f7ff f89e 	bl	801b7e8 <__s2b>
 801c6ac:	900b      	str	r0, [sp, #44]	@ 0x2c
 801c6ae:	2800      	cmp	r0, #0
 801c6b0:	f43f af09 	beq.w	801c4c6 <_strtod_l+0x43e>
 801c6b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c6b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c6b8:	2a00      	cmp	r2, #0
 801c6ba:	eba3 0308 	sub.w	r3, r3, r8
 801c6be:	bfa8      	it	ge
 801c6c0:	2300      	movge	r3, #0
 801c6c2:	9312      	str	r3, [sp, #72]	@ 0x48
 801c6c4:	2400      	movs	r4, #0
 801c6c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801c6ca:	9316      	str	r3, [sp, #88]	@ 0x58
 801c6cc:	46a0      	mov	r8, r4
 801c6ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c6d0:	9805      	ldr	r0, [sp, #20]
 801c6d2:	6859      	ldr	r1, [r3, #4]
 801c6d4:	f7fe ffe0 	bl	801b698 <_Balloc>
 801c6d8:	4681      	mov	r9, r0
 801c6da:	2800      	cmp	r0, #0
 801c6dc:	f43f aef7 	beq.w	801c4ce <_strtod_l+0x446>
 801c6e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c6e2:	691a      	ldr	r2, [r3, #16]
 801c6e4:	3202      	adds	r2, #2
 801c6e6:	f103 010c 	add.w	r1, r3, #12
 801c6ea:	0092      	lsls	r2, r2, #2
 801c6ec:	300c      	adds	r0, #12
 801c6ee:	f7fe f84e 	bl	801a78e <memcpy>
 801c6f2:	ec4b ab10 	vmov	d0, sl, fp
 801c6f6:	9805      	ldr	r0, [sp, #20]
 801c6f8:	aa1c      	add	r2, sp, #112	@ 0x70
 801c6fa:	a91b      	add	r1, sp, #108	@ 0x6c
 801c6fc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 801c700:	f7ff fba6 	bl	801be50 <__d2b>
 801c704:	901a      	str	r0, [sp, #104]	@ 0x68
 801c706:	2800      	cmp	r0, #0
 801c708:	f43f aee1 	beq.w	801c4ce <_strtod_l+0x446>
 801c70c:	9805      	ldr	r0, [sp, #20]
 801c70e:	2101      	movs	r1, #1
 801c710:	f7ff f900 	bl	801b914 <__i2b>
 801c714:	4680      	mov	r8, r0
 801c716:	b948      	cbnz	r0, 801c72c <_strtod_l+0x6a4>
 801c718:	f04f 0800 	mov.w	r8, #0
 801c71c:	e6d7      	b.n	801c4ce <_strtod_l+0x446>
 801c71e:	f04f 32ff 	mov.w	r2, #4294967295
 801c722:	fa02 f303 	lsl.w	r3, r2, r3
 801c726:	ea03 0a0a 	and.w	sl, r3, sl
 801c72a:	e7af      	b.n	801c68c <_strtod_l+0x604>
 801c72c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801c72e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801c730:	2d00      	cmp	r5, #0
 801c732:	bfab      	itete	ge
 801c734:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801c736:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 801c738:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801c73a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801c73c:	bfac      	ite	ge
 801c73e:	18ef      	addge	r7, r5, r3
 801c740:	1b5e      	sublt	r6, r3, r5
 801c742:	9b08      	ldr	r3, [sp, #32]
 801c744:	1aed      	subs	r5, r5, r3
 801c746:	4415      	add	r5, r2
 801c748:	4b65      	ldr	r3, [pc, #404]	@ (801c8e0 <_strtod_l+0x858>)
 801c74a:	3d01      	subs	r5, #1
 801c74c:	429d      	cmp	r5, r3
 801c74e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801c752:	da50      	bge.n	801c7f6 <_strtod_l+0x76e>
 801c754:	1b5b      	subs	r3, r3, r5
 801c756:	2b1f      	cmp	r3, #31
 801c758:	eba2 0203 	sub.w	r2, r2, r3
 801c75c:	f04f 0101 	mov.w	r1, #1
 801c760:	dc3d      	bgt.n	801c7de <_strtod_l+0x756>
 801c762:	fa01 f303 	lsl.w	r3, r1, r3
 801c766:	9313      	str	r3, [sp, #76]	@ 0x4c
 801c768:	2300      	movs	r3, #0
 801c76a:	9310      	str	r3, [sp, #64]	@ 0x40
 801c76c:	18bd      	adds	r5, r7, r2
 801c76e:	9b08      	ldr	r3, [sp, #32]
 801c770:	42af      	cmp	r7, r5
 801c772:	4416      	add	r6, r2
 801c774:	441e      	add	r6, r3
 801c776:	463b      	mov	r3, r7
 801c778:	bfa8      	it	ge
 801c77a:	462b      	movge	r3, r5
 801c77c:	42b3      	cmp	r3, r6
 801c77e:	bfa8      	it	ge
 801c780:	4633      	movge	r3, r6
 801c782:	2b00      	cmp	r3, #0
 801c784:	bfc2      	ittt	gt
 801c786:	1aed      	subgt	r5, r5, r3
 801c788:	1af6      	subgt	r6, r6, r3
 801c78a:	1aff      	subgt	r7, r7, r3
 801c78c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801c78e:	2b00      	cmp	r3, #0
 801c790:	dd16      	ble.n	801c7c0 <_strtod_l+0x738>
 801c792:	4641      	mov	r1, r8
 801c794:	9805      	ldr	r0, [sp, #20]
 801c796:	461a      	mov	r2, r3
 801c798:	f7ff f974 	bl	801ba84 <__pow5mult>
 801c79c:	4680      	mov	r8, r0
 801c79e:	2800      	cmp	r0, #0
 801c7a0:	d0ba      	beq.n	801c718 <_strtod_l+0x690>
 801c7a2:	4601      	mov	r1, r0
 801c7a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801c7a6:	9805      	ldr	r0, [sp, #20]
 801c7a8:	f7ff f8ca 	bl	801b940 <__multiply>
 801c7ac:	900a      	str	r0, [sp, #40]	@ 0x28
 801c7ae:	2800      	cmp	r0, #0
 801c7b0:	f43f ae8d 	beq.w	801c4ce <_strtod_l+0x446>
 801c7b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801c7b6:	9805      	ldr	r0, [sp, #20]
 801c7b8:	f7fe ffae 	bl	801b718 <_Bfree>
 801c7bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c7be:	931a      	str	r3, [sp, #104]	@ 0x68
 801c7c0:	2d00      	cmp	r5, #0
 801c7c2:	dc1d      	bgt.n	801c800 <_strtod_l+0x778>
 801c7c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c7c6:	2b00      	cmp	r3, #0
 801c7c8:	dd23      	ble.n	801c812 <_strtod_l+0x78a>
 801c7ca:	4649      	mov	r1, r9
 801c7cc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801c7ce:	9805      	ldr	r0, [sp, #20]
 801c7d0:	f7ff f958 	bl	801ba84 <__pow5mult>
 801c7d4:	4681      	mov	r9, r0
 801c7d6:	b9e0      	cbnz	r0, 801c812 <_strtod_l+0x78a>
 801c7d8:	f04f 0900 	mov.w	r9, #0
 801c7dc:	e677      	b.n	801c4ce <_strtod_l+0x446>
 801c7de:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 801c7e2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801c7e6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801c7ea:	35e2      	adds	r5, #226	@ 0xe2
 801c7ec:	fa01 f305 	lsl.w	r3, r1, r5
 801c7f0:	9310      	str	r3, [sp, #64]	@ 0x40
 801c7f2:	9113      	str	r1, [sp, #76]	@ 0x4c
 801c7f4:	e7ba      	b.n	801c76c <_strtod_l+0x6e4>
 801c7f6:	2300      	movs	r3, #0
 801c7f8:	9310      	str	r3, [sp, #64]	@ 0x40
 801c7fa:	2301      	movs	r3, #1
 801c7fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 801c7fe:	e7b5      	b.n	801c76c <_strtod_l+0x6e4>
 801c800:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801c802:	9805      	ldr	r0, [sp, #20]
 801c804:	462a      	mov	r2, r5
 801c806:	f7ff f997 	bl	801bb38 <__lshift>
 801c80a:	901a      	str	r0, [sp, #104]	@ 0x68
 801c80c:	2800      	cmp	r0, #0
 801c80e:	d1d9      	bne.n	801c7c4 <_strtod_l+0x73c>
 801c810:	e65d      	b.n	801c4ce <_strtod_l+0x446>
 801c812:	2e00      	cmp	r6, #0
 801c814:	dd07      	ble.n	801c826 <_strtod_l+0x79e>
 801c816:	4649      	mov	r1, r9
 801c818:	9805      	ldr	r0, [sp, #20]
 801c81a:	4632      	mov	r2, r6
 801c81c:	f7ff f98c 	bl	801bb38 <__lshift>
 801c820:	4681      	mov	r9, r0
 801c822:	2800      	cmp	r0, #0
 801c824:	d0d8      	beq.n	801c7d8 <_strtod_l+0x750>
 801c826:	2f00      	cmp	r7, #0
 801c828:	dd08      	ble.n	801c83c <_strtod_l+0x7b4>
 801c82a:	4641      	mov	r1, r8
 801c82c:	9805      	ldr	r0, [sp, #20]
 801c82e:	463a      	mov	r2, r7
 801c830:	f7ff f982 	bl	801bb38 <__lshift>
 801c834:	4680      	mov	r8, r0
 801c836:	2800      	cmp	r0, #0
 801c838:	f43f ae49 	beq.w	801c4ce <_strtod_l+0x446>
 801c83c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801c83e:	9805      	ldr	r0, [sp, #20]
 801c840:	464a      	mov	r2, r9
 801c842:	f7ff fa01 	bl	801bc48 <__mdiff>
 801c846:	4604      	mov	r4, r0
 801c848:	2800      	cmp	r0, #0
 801c84a:	f43f ae40 	beq.w	801c4ce <_strtod_l+0x446>
 801c84e:	68c3      	ldr	r3, [r0, #12]
 801c850:	930f      	str	r3, [sp, #60]	@ 0x3c
 801c852:	2300      	movs	r3, #0
 801c854:	60c3      	str	r3, [r0, #12]
 801c856:	4641      	mov	r1, r8
 801c858:	f7ff f9da 	bl	801bc10 <__mcmp>
 801c85c:	2800      	cmp	r0, #0
 801c85e:	da45      	bge.n	801c8ec <_strtod_l+0x864>
 801c860:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c862:	ea53 030a 	orrs.w	r3, r3, sl
 801c866:	d16b      	bne.n	801c940 <_strtod_l+0x8b8>
 801c868:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801c86c:	2b00      	cmp	r3, #0
 801c86e:	d167      	bne.n	801c940 <_strtod_l+0x8b8>
 801c870:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801c874:	0d1b      	lsrs	r3, r3, #20
 801c876:	051b      	lsls	r3, r3, #20
 801c878:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801c87c:	d960      	bls.n	801c940 <_strtod_l+0x8b8>
 801c87e:	6963      	ldr	r3, [r4, #20]
 801c880:	b913      	cbnz	r3, 801c888 <_strtod_l+0x800>
 801c882:	6923      	ldr	r3, [r4, #16]
 801c884:	2b01      	cmp	r3, #1
 801c886:	dd5b      	ble.n	801c940 <_strtod_l+0x8b8>
 801c888:	4621      	mov	r1, r4
 801c88a:	2201      	movs	r2, #1
 801c88c:	9805      	ldr	r0, [sp, #20]
 801c88e:	f7ff f953 	bl	801bb38 <__lshift>
 801c892:	4641      	mov	r1, r8
 801c894:	4604      	mov	r4, r0
 801c896:	f7ff f9bb 	bl	801bc10 <__mcmp>
 801c89a:	2800      	cmp	r0, #0
 801c89c:	dd50      	ble.n	801c940 <_strtod_l+0x8b8>
 801c89e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801c8a2:	9a08      	ldr	r2, [sp, #32]
 801c8a4:	0d1b      	lsrs	r3, r3, #20
 801c8a6:	051b      	lsls	r3, r3, #20
 801c8a8:	2a00      	cmp	r2, #0
 801c8aa:	d06a      	beq.n	801c982 <_strtod_l+0x8fa>
 801c8ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801c8b0:	d867      	bhi.n	801c982 <_strtod_l+0x8fa>
 801c8b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801c8b6:	f67f ae9d 	bls.w	801c5f4 <_strtod_l+0x56c>
 801c8ba:	4b0a      	ldr	r3, [pc, #40]	@ (801c8e4 <_strtod_l+0x85c>)
 801c8bc:	4650      	mov	r0, sl
 801c8be:	4659      	mov	r1, fp
 801c8c0:	2200      	movs	r2, #0
 801c8c2:	f7e3 fe99 	bl	80005f8 <__aeabi_dmul>
 801c8c6:	4b08      	ldr	r3, [pc, #32]	@ (801c8e8 <_strtod_l+0x860>)
 801c8c8:	400b      	ands	r3, r1
 801c8ca:	4682      	mov	sl, r0
 801c8cc:	468b      	mov	fp, r1
 801c8ce:	2b00      	cmp	r3, #0
 801c8d0:	f47f ae08 	bne.w	801c4e4 <_strtod_l+0x45c>
 801c8d4:	9a05      	ldr	r2, [sp, #20]
 801c8d6:	2322      	movs	r3, #34	@ 0x22
 801c8d8:	6013      	str	r3, [r2, #0]
 801c8da:	e603      	b.n	801c4e4 <_strtod_l+0x45c>
 801c8dc:	08020a50 	.word	0x08020a50
 801c8e0:	fffffc02 	.word	0xfffffc02
 801c8e4:	39500000 	.word	0x39500000
 801c8e8:	7ff00000 	.word	0x7ff00000
 801c8ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 801c8f0:	d165      	bne.n	801c9be <_strtod_l+0x936>
 801c8f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801c8f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801c8f8:	b35a      	cbz	r2, 801c952 <_strtod_l+0x8ca>
 801c8fa:	4a9f      	ldr	r2, [pc, #636]	@ (801cb78 <_strtod_l+0xaf0>)
 801c8fc:	4293      	cmp	r3, r2
 801c8fe:	d12b      	bne.n	801c958 <_strtod_l+0x8d0>
 801c900:	9b08      	ldr	r3, [sp, #32]
 801c902:	4651      	mov	r1, sl
 801c904:	b303      	cbz	r3, 801c948 <_strtod_l+0x8c0>
 801c906:	4b9d      	ldr	r3, [pc, #628]	@ (801cb7c <_strtod_l+0xaf4>)
 801c908:	465a      	mov	r2, fp
 801c90a:	4013      	ands	r3, r2
 801c90c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801c910:	f04f 32ff 	mov.w	r2, #4294967295
 801c914:	d81b      	bhi.n	801c94e <_strtod_l+0x8c6>
 801c916:	0d1b      	lsrs	r3, r3, #20
 801c918:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801c91c:	fa02 f303 	lsl.w	r3, r2, r3
 801c920:	4299      	cmp	r1, r3
 801c922:	d119      	bne.n	801c958 <_strtod_l+0x8d0>
 801c924:	4b96      	ldr	r3, [pc, #600]	@ (801cb80 <_strtod_l+0xaf8>)
 801c926:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801c928:	429a      	cmp	r2, r3
 801c92a:	d102      	bne.n	801c932 <_strtod_l+0x8aa>
 801c92c:	3101      	adds	r1, #1
 801c92e:	f43f adce 	beq.w	801c4ce <_strtod_l+0x446>
 801c932:	4b92      	ldr	r3, [pc, #584]	@ (801cb7c <_strtod_l+0xaf4>)
 801c934:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801c936:	401a      	ands	r2, r3
 801c938:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801c93c:	f04f 0a00 	mov.w	sl, #0
 801c940:	9b08      	ldr	r3, [sp, #32]
 801c942:	2b00      	cmp	r3, #0
 801c944:	d1b9      	bne.n	801c8ba <_strtod_l+0x832>
 801c946:	e5cd      	b.n	801c4e4 <_strtod_l+0x45c>
 801c948:	f04f 33ff 	mov.w	r3, #4294967295
 801c94c:	e7e8      	b.n	801c920 <_strtod_l+0x898>
 801c94e:	4613      	mov	r3, r2
 801c950:	e7e6      	b.n	801c920 <_strtod_l+0x898>
 801c952:	ea53 030a 	orrs.w	r3, r3, sl
 801c956:	d0a2      	beq.n	801c89e <_strtod_l+0x816>
 801c958:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801c95a:	b1db      	cbz	r3, 801c994 <_strtod_l+0x90c>
 801c95c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801c95e:	4213      	tst	r3, r2
 801c960:	d0ee      	beq.n	801c940 <_strtod_l+0x8b8>
 801c962:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c964:	9a08      	ldr	r2, [sp, #32]
 801c966:	4650      	mov	r0, sl
 801c968:	4659      	mov	r1, fp
 801c96a:	b1bb      	cbz	r3, 801c99c <_strtod_l+0x914>
 801c96c:	f7ff fb6c 	bl	801c048 <sulp>
 801c970:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801c974:	ec53 2b10 	vmov	r2, r3, d0
 801c978:	f7e3 fc88 	bl	800028c <__adddf3>
 801c97c:	4682      	mov	sl, r0
 801c97e:	468b      	mov	fp, r1
 801c980:	e7de      	b.n	801c940 <_strtod_l+0x8b8>
 801c982:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801c986:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801c98a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801c98e:	f04f 3aff 	mov.w	sl, #4294967295
 801c992:	e7d5      	b.n	801c940 <_strtod_l+0x8b8>
 801c994:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801c996:	ea13 0f0a 	tst.w	r3, sl
 801c99a:	e7e1      	b.n	801c960 <_strtod_l+0x8d8>
 801c99c:	f7ff fb54 	bl	801c048 <sulp>
 801c9a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801c9a4:	ec53 2b10 	vmov	r2, r3, d0
 801c9a8:	f7e3 fc6e 	bl	8000288 <__aeabi_dsub>
 801c9ac:	2200      	movs	r2, #0
 801c9ae:	2300      	movs	r3, #0
 801c9b0:	4682      	mov	sl, r0
 801c9b2:	468b      	mov	fp, r1
 801c9b4:	f7e4 f888 	bl	8000ac8 <__aeabi_dcmpeq>
 801c9b8:	2800      	cmp	r0, #0
 801c9ba:	d0c1      	beq.n	801c940 <_strtod_l+0x8b8>
 801c9bc:	e61a      	b.n	801c5f4 <_strtod_l+0x56c>
 801c9be:	4641      	mov	r1, r8
 801c9c0:	4620      	mov	r0, r4
 801c9c2:	f7ff fa9d 	bl	801bf00 <__ratio>
 801c9c6:	ec57 6b10 	vmov	r6, r7, d0
 801c9ca:	2200      	movs	r2, #0
 801c9cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801c9d0:	4630      	mov	r0, r6
 801c9d2:	4639      	mov	r1, r7
 801c9d4:	f7e4 f88c 	bl	8000af0 <__aeabi_dcmple>
 801c9d8:	2800      	cmp	r0, #0
 801c9da:	d06f      	beq.n	801cabc <_strtod_l+0xa34>
 801c9dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c9de:	2b00      	cmp	r3, #0
 801c9e0:	d17a      	bne.n	801cad8 <_strtod_l+0xa50>
 801c9e2:	f1ba 0f00 	cmp.w	sl, #0
 801c9e6:	d158      	bne.n	801ca9a <_strtod_l+0xa12>
 801c9e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c9ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801c9ee:	2b00      	cmp	r3, #0
 801c9f0:	d15a      	bne.n	801caa8 <_strtod_l+0xa20>
 801c9f2:	4b64      	ldr	r3, [pc, #400]	@ (801cb84 <_strtod_l+0xafc>)
 801c9f4:	2200      	movs	r2, #0
 801c9f6:	4630      	mov	r0, r6
 801c9f8:	4639      	mov	r1, r7
 801c9fa:	f7e4 f86f 	bl	8000adc <__aeabi_dcmplt>
 801c9fe:	2800      	cmp	r0, #0
 801ca00:	d159      	bne.n	801cab6 <_strtod_l+0xa2e>
 801ca02:	4630      	mov	r0, r6
 801ca04:	4639      	mov	r1, r7
 801ca06:	4b60      	ldr	r3, [pc, #384]	@ (801cb88 <_strtod_l+0xb00>)
 801ca08:	2200      	movs	r2, #0
 801ca0a:	f7e3 fdf5 	bl	80005f8 <__aeabi_dmul>
 801ca0e:	4606      	mov	r6, r0
 801ca10:	460f      	mov	r7, r1
 801ca12:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801ca16:	9606      	str	r6, [sp, #24]
 801ca18:	9307      	str	r3, [sp, #28]
 801ca1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801ca1e:	4d57      	ldr	r5, [pc, #348]	@ (801cb7c <_strtod_l+0xaf4>)
 801ca20:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801ca24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ca26:	401d      	ands	r5, r3
 801ca28:	4b58      	ldr	r3, [pc, #352]	@ (801cb8c <_strtod_l+0xb04>)
 801ca2a:	429d      	cmp	r5, r3
 801ca2c:	f040 80b2 	bne.w	801cb94 <_strtod_l+0xb0c>
 801ca30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ca32:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801ca36:	ec4b ab10 	vmov	d0, sl, fp
 801ca3a:	f7ff f999 	bl	801bd70 <__ulp>
 801ca3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801ca42:	ec51 0b10 	vmov	r0, r1, d0
 801ca46:	f7e3 fdd7 	bl	80005f8 <__aeabi_dmul>
 801ca4a:	4652      	mov	r2, sl
 801ca4c:	465b      	mov	r3, fp
 801ca4e:	f7e3 fc1d 	bl	800028c <__adddf3>
 801ca52:	460b      	mov	r3, r1
 801ca54:	4949      	ldr	r1, [pc, #292]	@ (801cb7c <_strtod_l+0xaf4>)
 801ca56:	4a4e      	ldr	r2, [pc, #312]	@ (801cb90 <_strtod_l+0xb08>)
 801ca58:	4019      	ands	r1, r3
 801ca5a:	4291      	cmp	r1, r2
 801ca5c:	4682      	mov	sl, r0
 801ca5e:	d942      	bls.n	801cae6 <_strtod_l+0xa5e>
 801ca60:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801ca62:	4b47      	ldr	r3, [pc, #284]	@ (801cb80 <_strtod_l+0xaf8>)
 801ca64:	429a      	cmp	r2, r3
 801ca66:	d103      	bne.n	801ca70 <_strtod_l+0x9e8>
 801ca68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ca6a:	3301      	adds	r3, #1
 801ca6c:	f43f ad2f 	beq.w	801c4ce <_strtod_l+0x446>
 801ca70:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 801cb80 <_strtod_l+0xaf8>
 801ca74:	f04f 3aff 	mov.w	sl, #4294967295
 801ca78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801ca7a:	9805      	ldr	r0, [sp, #20]
 801ca7c:	f7fe fe4c 	bl	801b718 <_Bfree>
 801ca80:	9805      	ldr	r0, [sp, #20]
 801ca82:	4649      	mov	r1, r9
 801ca84:	f7fe fe48 	bl	801b718 <_Bfree>
 801ca88:	9805      	ldr	r0, [sp, #20]
 801ca8a:	4641      	mov	r1, r8
 801ca8c:	f7fe fe44 	bl	801b718 <_Bfree>
 801ca90:	9805      	ldr	r0, [sp, #20]
 801ca92:	4621      	mov	r1, r4
 801ca94:	f7fe fe40 	bl	801b718 <_Bfree>
 801ca98:	e619      	b.n	801c6ce <_strtod_l+0x646>
 801ca9a:	f1ba 0f01 	cmp.w	sl, #1
 801ca9e:	d103      	bne.n	801caa8 <_strtod_l+0xa20>
 801caa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801caa2:	2b00      	cmp	r3, #0
 801caa4:	f43f ada6 	beq.w	801c5f4 <_strtod_l+0x56c>
 801caa8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 801cb58 <_strtod_l+0xad0>
 801caac:	4f35      	ldr	r7, [pc, #212]	@ (801cb84 <_strtod_l+0xafc>)
 801caae:	ed8d 7b06 	vstr	d7, [sp, #24]
 801cab2:	2600      	movs	r6, #0
 801cab4:	e7b1      	b.n	801ca1a <_strtod_l+0x992>
 801cab6:	4f34      	ldr	r7, [pc, #208]	@ (801cb88 <_strtod_l+0xb00>)
 801cab8:	2600      	movs	r6, #0
 801caba:	e7aa      	b.n	801ca12 <_strtod_l+0x98a>
 801cabc:	4b32      	ldr	r3, [pc, #200]	@ (801cb88 <_strtod_l+0xb00>)
 801cabe:	4630      	mov	r0, r6
 801cac0:	4639      	mov	r1, r7
 801cac2:	2200      	movs	r2, #0
 801cac4:	f7e3 fd98 	bl	80005f8 <__aeabi_dmul>
 801cac8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801caca:	4606      	mov	r6, r0
 801cacc:	460f      	mov	r7, r1
 801cace:	2b00      	cmp	r3, #0
 801cad0:	d09f      	beq.n	801ca12 <_strtod_l+0x98a>
 801cad2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801cad6:	e7a0      	b.n	801ca1a <_strtod_l+0x992>
 801cad8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 801cb60 <_strtod_l+0xad8>
 801cadc:	ed8d 7b06 	vstr	d7, [sp, #24]
 801cae0:	ec57 6b17 	vmov	r6, r7, d7
 801cae4:	e799      	b.n	801ca1a <_strtod_l+0x992>
 801cae6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801caea:	9b08      	ldr	r3, [sp, #32]
 801caec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 801caf0:	2b00      	cmp	r3, #0
 801caf2:	d1c1      	bne.n	801ca78 <_strtod_l+0x9f0>
 801caf4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801caf8:	0d1b      	lsrs	r3, r3, #20
 801cafa:	051b      	lsls	r3, r3, #20
 801cafc:	429d      	cmp	r5, r3
 801cafe:	d1bb      	bne.n	801ca78 <_strtod_l+0x9f0>
 801cb00:	4630      	mov	r0, r6
 801cb02:	4639      	mov	r1, r7
 801cb04:	f7e4 f8d8 	bl	8000cb8 <__aeabi_d2lz>
 801cb08:	f7e3 fd48 	bl	800059c <__aeabi_l2d>
 801cb0c:	4602      	mov	r2, r0
 801cb0e:	460b      	mov	r3, r1
 801cb10:	4630      	mov	r0, r6
 801cb12:	4639      	mov	r1, r7
 801cb14:	f7e3 fbb8 	bl	8000288 <__aeabi_dsub>
 801cb18:	460b      	mov	r3, r1
 801cb1a:	4602      	mov	r2, r0
 801cb1c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 801cb20:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801cb24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801cb26:	ea46 060a 	orr.w	r6, r6, sl
 801cb2a:	431e      	orrs	r6, r3
 801cb2c:	d06f      	beq.n	801cc0e <_strtod_l+0xb86>
 801cb2e:	a30e      	add	r3, pc, #56	@ (adr r3, 801cb68 <_strtod_l+0xae0>)
 801cb30:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb34:	f7e3 ffd2 	bl	8000adc <__aeabi_dcmplt>
 801cb38:	2800      	cmp	r0, #0
 801cb3a:	f47f acd3 	bne.w	801c4e4 <_strtod_l+0x45c>
 801cb3e:	a30c      	add	r3, pc, #48	@ (adr r3, 801cb70 <_strtod_l+0xae8>)
 801cb40:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801cb48:	f7e3 ffe6 	bl	8000b18 <__aeabi_dcmpgt>
 801cb4c:	2800      	cmp	r0, #0
 801cb4e:	d093      	beq.n	801ca78 <_strtod_l+0x9f0>
 801cb50:	e4c8      	b.n	801c4e4 <_strtod_l+0x45c>
 801cb52:	bf00      	nop
 801cb54:	f3af 8000 	nop.w
 801cb58:	00000000 	.word	0x00000000
 801cb5c:	bff00000 	.word	0xbff00000
 801cb60:	00000000 	.word	0x00000000
 801cb64:	3ff00000 	.word	0x3ff00000
 801cb68:	94a03595 	.word	0x94a03595
 801cb6c:	3fdfffff 	.word	0x3fdfffff
 801cb70:	35afe535 	.word	0x35afe535
 801cb74:	3fe00000 	.word	0x3fe00000
 801cb78:	000fffff 	.word	0x000fffff
 801cb7c:	7ff00000 	.word	0x7ff00000
 801cb80:	7fefffff 	.word	0x7fefffff
 801cb84:	3ff00000 	.word	0x3ff00000
 801cb88:	3fe00000 	.word	0x3fe00000
 801cb8c:	7fe00000 	.word	0x7fe00000
 801cb90:	7c9fffff 	.word	0x7c9fffff
 801cb94:	9b08      	ldr	r3, [sp, #32]
 801cb96:	b323      	cbz	r3, 801cbe2 <_strtod_l+0xb5a>
 801cb98:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801cb9c:	d821      	bhi.n	801cbe2 <_strtod_l+0xb5a>
 801cb9e:	a328      	add	r3, pc, #160	@ (adr r3, 801cc40 <_strtod_l+0xbb8>)
 801cba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cba4:	4630      	mov	r0, r6
 801cba6:	4639      	mov	r1, r7
 801cba8:	f7e3 ffa2 	bl	8000af0 <__aeabi_dcmple>
 801cbac:	b1a0      	cbz	r0, 801cbd8 <_strtod_l+0xb50>
 801cbae:	4639      	mov	r1, r7
 801cbb0:	4630      	mov	r0, r6
 801cbb2:	f7e3 fff9 	bl	8000ba8 <__aeabi_d2uiz>
 801cbb6:	2801      	cmp	r0, #1
 801cbb8:	bf38      	it	cc
 801cbba:	2001      	movcc	r0, #1
 801cbbc:	f7e3 fca2 	bl	8000504 <__aeabi_ui2d>
 801cbc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801cbc2:	4606      	mov	r6, r0
 801cbc4:	460f      	mov	r7, r1
 801cbc6:	b9fb      	cbnz	r3, 801cc08 <_strtod_l+0xb80>
 801cbc8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801cbcc:	9014      	str	r0, [sp, #80]	@ 0x50
 801cbce:	9315      	str	r3, [sp, #84]	@ 0x54
 801cbd0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801cbd4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801cbd8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801cbda:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801cbde:	1b5b      	subs	r3, r3, r5
 801cbe0:	9311      	str	r3, [sp, #68]	@ 0x44
 801cbe2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801cbe6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801cbea:	f7ff f8c1 	bl	801bd70 <__ulp>
 801cbee:	4650      	mov	r0, sl
 801cbf0:	ec53 2b10 	vmov	r2, r3, d0
 801cbf4:	4659      	mov	r1, fp
 801cbf6:	f7e3 fcff 	bl	80005f8 <__aeabi_dmul>
 801cbfa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801cbfe:	f7e3 fb45 	bl	800028c <__adddf3>
 801cc02:	4682      	mov	sl, r0
 801cc04:	468b      	mov	fp, r1
 801cc06:	e770      	b.n	801caea <_strtod_l+0xa62>
 801cc08:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801cc0c:	e7e0      	b.n	801cbd0 <_strtod_l+0xb48>
 801cc0e:	a30e      	add	r3, pc, #56	@ (adr r3, 801cc48 <_strtod_l+0xbc0>)
 801cc10:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc14:	f7e3 ff62 	bl	8000adc <__aeabi_dcmplt>
 801cc18:	e798      	b.n	801cb4c <_strtod_l+0xac4>
 801cc1a:	2300      	movs	r3, #0
 801cc1c:	930e      	str	r3, [sp, #56]	@ 0x38
 801cc1e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801cc20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801cc22:	6013      	str	r3, [r2, #0]
 801cc24:	f7ff ba6d 	b.w	801c102 <_strtod_l+0x7a>
 801cc28:	2a65      	cmp	r2, #101	@ 0x65
 801cc2a:	f43f ab68 	beq.w	801c2fe <_strtod_l+0x276>
 801cc2e:	2a45      	cmp	r2, #69	@ 0x45
 801cc30:	f43f ab65 	beq.w	801c2fe <_strtod_l+0x276>
 801cc34:	2301      	movs	r3, #1
 801cc36:	f7ff bba0 	b.w	801c37a <_strtod_l+0x2f2>
 801cc3a:	bf00      	nop
 801cc3c:	f3af 8000 	nop.w
 801cc40:	ffc00000 	.word	0xffc00000
 801cc44:	41dfffff 	.word	0x41dfffff
 801cc48:	94a03595 	.word	0x94a03595
 801cc4c:	3fcfffff 	.word	0x3fcfffff

0801cc50 <_strtod_r>:
 801cc50:	4b01      	ldr	r3, [pc, #4]	@ (801cc58 <_strtod_r+0x8>)
 801cc52:	f7ff ba19 	b.w	801c088 <_strtod_l>
 801cc56:	bf00      	nop
 801cc58:	200001b0 	.word	0x200001b0

0801cc5c <_strtol_l.isra.0>:
 801cc5c:	2b24      	cmp	r3, #36	@ 0x24
 801cc5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cc62:	4686      	mov	lr, r0
 801cc64:	4690      	mov	r8, r2
 801cc66:	d801      	bhi.n	801cc6c <_strtol_l.isra.0+0x10>
 801cc68:	2b01      	cmp	r3, #1
 801cc6a:	d106      	bne.n	801cc7a <_strtol_l.isra.0+0x1e>
 801cc6c:	f7fd fd62 	bl	801a734 <__errno>
 801cc70:	2316      	movs	r3, #22
 801cc72:	6003      	str	r3, [r0, #0]
 801cc74:	2000      	movs	r0, #0
 801cc76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cc7a:	4834      	ldr	r0, [pc, #208]	@ (801cd4c <_strtol_l.isra.0+0xf0>)
 801cc7c:	460d      	mov	r5, r1
 801cc7e:	462a      	mov	r2, r5
 801cc80:	f815 4b01 	ldrb.w	r4, [r5], #1
 801cc84:	5d06      	ldrb	r6, [r0, r4]
 801cc86:	f016 0608 	ands.w	r6, r6, #8
 801cc8a:	d1f8      	bne.n	801cc7e <_strtol_l.isra.0+0x22>
 801cc8c:	2c2d      	cmp	r4, #45	@ 0x2d
 801cc8e:	d110      	bne.n	801ccb2 <_strtol_l.isra.0+0x56>
 801cc90:	782c      	ldrb	r4, [r5, #0]
 801cc92:	2601      	movs	r6, #1
 801cc94:	1c95      	adds	r5, r2, #2
 801cc96:	f033 0210 	bics.w	r2, r3, #16
 801cc9a:	d115      	bne.n	801ccc8 <_strtol_l.isra.0+0x6c>
 801cc9c:	2c30      	cmp	r4, #48	@ 0x30
 801cc9e:	d10d      	bne.n	801ccbc <_strtol_l.isra.0+0x60>
 801cca0:	782a      	ldrb	r2, [r5, #0]
 801cca2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801cca6:	2a58      	cmp	r2, #88	@ 0x58
 801cca8:	d108      	bne.n	801ccbc <_strtol_l.isra.0+0x60>
 801ccaa:	786c      	ldrb	r4, [r5, #1]
 801ccac:	3502      	adds	r5, #2
 801ccae:	2310      	movs	r3, #16
 801ccb0:	e00a      	b.n	801ccc8 <_strtol_l.isra.0+0x6c>
 801ccb2:	2c2b      	cmp	r4, #43	@ 0x2b
 801ccb4:	bf04      	itt	eq
 801ccb6:	782c      	ldrbeq	r4, [r5, #0]
 801ccb8:	1c95      	addeq	r5, r2, #2
 801ccba:	e7ec      	b.n	801cc96 <_strtol_l.isra.0+0x3a>
 801ccbc:	2b00      	cmp	r3, #0
 801ccbe:	d1f6      	bne.n	801ccae <_strtol_l.isra.0+0x52>
 801ccc0:	2c30      	cmp	r4, #48	@ 0x30
 801ccc2:	bf14      	ite	ne
 801ccc4:	230a      	movne	r3, #10
 801ccc6:	2308      	moveq	r3, #8
 801ccc8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801cccc:	f10c 3cff 	add.w	ip, ip, #4294967295
 801ccd0:	2200      	movs	r2, #0
 801ccd2:	fbbc f9f3 	udiv	r9, ip, r3
 801ccd6:	4610      	mov	r0, r2
 801ccd8:	fb03 ca19 	mls	sl, r3, r9, ip
 801ccdc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801cce0:	2f09      	cmp	r7, #9
 801cce2:	d80f      	bhi.n	801cd04 <_strtol_l.isra.0+0xa8>
 801cce4:	463c      	mov	r4, r7
 801cce6:	42a3      	cmp	r3, r4
 801cce8:	dd1b      	ble.n	801cd22 <_strtol_l.isra.0+0xc6>
 801ccea:	1c57      	adds	r7, r2, #1
 801ccec:	d007      	beq.n	801ccfe <_strtol_l.isra.0+0xa2>
 801ccee:	4581      	cmp	r9, r0
 801ccf0:	d314      	bcc.n	801cd1c <_strtol_l.isra.0+0xc0>
 801ccf2:	d101      	bne.n	801ccf8 <_strtol_l.isra.0+0x9c>
 801ccf4:	45a2      	cmp	sl, r4
 801ccf6:	db11      	blt.n	801cd1c <_strtol_l.isra.0+0xc0>
 801ccf8:	fb00 4003 	mla	r0, r0, r3, r4
 801ccfc:	2201      	movs	r2, #1
 801ccfe:	f815 4b01 	ldrb.w	r4, [r5], #1
 801cd02:	e7eb      	b.n	801ccdc <_strtol_l.isra.0+0x80>
 801cd04:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801cd08:	2f19      	cmp	r7, #25
 801cd0a:	d801      	bhi.n	801cd10 <_strtol_l.isra.0+0xb4>
 801cd0c:	3c37      	subs	r4, #55	@ 0x37
 801cd0e:	e7ea      	b.n	801cce6 <_strtol_l.isra.0+0x8a>
 801cd10:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801cd14:	2f19      	cmp	r7, #25
 801cd16:	d804      	bhi.n	801cd22 <_strtol_l.isra.0+0xc6>
 801cd18:	3c57      	subs	r4, #87	@ 0x57
 801cd1a:	e7e4      	b.n	801cce6 <_strtol_l.isra.0+0x8a>
 801cd1c:	f04f 32ff 	mov.w	r2, #4294967295
 801cd20:	e7ed      	b.n	801ccfe <_strtol_l.isra.0+0xa2>
 801cd22:	1c53      	adds	r3, r2, #1
 801cd24:	d108      	bne.n	801cd38 <_strtol_l.isra.0+0xdc>
 801cd26:	2322      	movs	r3, #34	@ 0x22
 801cd28:	f8ce 3000 	str.w	r3, [lr]
 801cd2c:	4660      	mov	r0, ip
 801cd2e:	f1b8 0f00 	cmp.w	r8, #0
 801cd32:	d0a0      	beq.n	801cc76 <_strtol_l.isra.0+0x1a>
 801cd34:	1e69      	subs	r1, r5, #1
 801cd36:	e006      	b.n	801cd46 <_strtol_l.isra.0+0xea>
 801cd38:	b106      	cbz	r6, 801cd3c <_strtol_l.isra.0+0xe0>
 801cd3a:	4240      	negs	r0, r0
 801cd3c:	f1b8 0f00 	cmp.w	r8, #0
 801cd40:	d099      	beq.n	801cc76 <_strtol_l.isra.0+0x1a>
 801cd42:	2a00      	cmp	r2, #0
 801cd44:	d1f6      	bne.n	801cd34 <_strtol_l.isra.0+0xd8>
 801cd46:	f8c8 1000 	str.w	r1, [r8]
 801cd4a:	e794      	b.n	801cc76 <_strtol_l.isra.0+0x1a>
 801cd4c:	08020a79 	.word	0x08020a79

0801cd50 <_strtol_r>:
 801cd50:	f7ff bf84 	b.w	801cc5c <_strtol_l.isra.0>

0801cd54 <__ssputs_r>:
 801cd54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cd58:	688e      	ldr	r6, [r1, #8]
 801cd5a:	461f      	mov	r7, r3
 801cd5c:	42be      	cmp	r6, r7
 801cd5e:	680b      	ldr	r3, [r1, #0]
 801cd60:	4682      	mov	sl, r0
 801cd62:	460c      	mov	r4, r1
 801cd64:	4690      	mov	r8, r2
 801cd66:	d82d      	bhi.n	801cdc4 <__ssputs_r+0x70>
 801cd68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801cd6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801cd70:	d026      	beq.n	801cdc0 <__ssputs_r+0x6c>
 801cd72:	6965      	ldr	r5, [r4, #20]
 801cd74:	6909      	ldr	r1, [r1, #16]
 801cd76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801cd7a:	eba3 0901 	sub.w	r9, r3, r1
 801cd7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801cd82:	1c7b      	adds	r3, r7, #1
 801cd84:	444b      	add	r3, r9
 801cd86:	106d      	asrs	r5, r5, #1
 801cd88:	429d      	cmp	r5, r3
 801cd8a:	bf38      	it	cc
 801cd8c:	461d      	movcc	r5, r3
 801cd8e:	0553      	lsls	r3, r2, #21
 801cd90:	d527      	bpl.n	801cde2 <__ssputs_r+0x8e>
 801cd92:	4629      	mov	r1, r5
 801cd94:	f7fe fbf4 	bl	801b580 <_malloc_r>
 801cd98:	4606      	mov	r6, r0
 801cd9a:	b360      	cbz	r0, 801cdf6 <__ssputs_r+0xa2>
 801cd9c:	6921      	ldr	r1, [r4, #16]
 801cd9e:	464a      	mov	r2, r9
 801cda0:	f7fd fcf5 	bl	801a78e <memcpy>
 801cda4:	89a3      	ldrh	r3, [r4, #12]
 801cda6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801cdaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801cdae:	81a3      	strh	r3, [r4, #12]
 801cdb0:	6126      	str	r6, [r4, #16]
 801cdb2:	6165      	str	r5, [r4, #20]
 801cdb4:	444e      	add	r6, r9
 801cdb6:	eba5 0509 	sub.w	r5, r5, r9
 801cdba:	6026      	str	r6, [r4, #0]
 801cdbc:	60a5      	str	r5, [r4, #8]
 801cdbe:	463e      	mov	r6, r7
 801cdc0:	42be      	cmp	r6, r7
 801cdc2:	d900      	bls.n	801cdc6 <__ssputs_r+0x72>
 801cdc4:	463e      	mov	r6, r7
 801cdc6:	6820      	ldr	r0, [r4, #0]
 801cdc8:	4632      	mov	r2, r6
 801cdca:	4641      	mov	r1, r8
 801cdcc:	f7fd fbe8 	bl	801a5a0 <memmove>
 801cdd0:	68a3      	ldr	r3, [r4, #8]
 801cdd2:	1b9b      	subs	r3, r3, r6
 801cdd4:	60a3      	str	r3, [r4, #8]
 801cdd6:	6823      	ldr	r3, [r4, #0]
 801cdd8:	4433      	add	r3, r6
 801cdda:	6023      	str	r3, [r4, #0]
 801cddc:	2000      	movs	r0, #0
 801cdde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cde2:	462a      	mov	r2, r5
 801cde4:	f7ff f902 	bl	801bfec <_realloc_r>
 801cde8:	4606      	mov	r6, r0
 801cdea:	2800      	cmp	r0, #0
 801cdec:	d1e0      	bne.n	801cdb0 <__ssputs_r+0x5c>
 801cdee:	6921      	ldr	r1, [r4, #16]
 801cdf0:	4650      	mov	r0, sl
 801cdf2:	f7fe fb51 	bl	801b498 <_free_r>
 801cdf6:	230c      	movs	r3, #12
 801cdf8:	f8ca 3000 	str.w	r3, [sl]
 801cdfc:	89a3      	ldrh	r3, [r4, #12]
 801cdfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ce02:	81a3      	strh	r3, [r4, #12]
 801ce04:	f04f 30ff 	mov.w	r0, #4294967295
 801ce08:	e7e9      	b.n	801cdde <__ssputs_r+0x8a>
	...

0801ce0c <_svfiprintf_r>:
 801ce0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ce10:	4698      	mov	r8, r3
 801ce12:	898b      	ldrh	r3, [r1, #12]
 801ce14:	061b      	lsls	r3, r3, #24
 801ce16:	b09d      	sub	sp, #116	@ 0x74
 801ce18:	4607      	mov	r7, r0
 801ce1a:	460d      	mov	r5, r1
 801ce1c:	4614      	mov	r4, r2
 801ce1e:	d510      	bpl.n	801ce42 <_svfiprintf_r+0x36>
 801ce20:	690b      	ldr	r3, [r1, #16]
 801ce22:	b973      	cbnz	r3, 801ce42 <_svfiprintf_r+0x36>
 801ce24:	2140      	movs	r1, #64	@ 0x40
 801ce26:	f7fe fbab 	bl	801b580 <_malloc_r>
 801ce2a:	6028      	str	r0, [r5, #0]
 801ce2c:	6128      	str	r0, [r5, #16]
 801ce2e:	b930      	cbnz	r0, 801ce3e <_svfiprintf_r+0x32>
 801ce30:	230c      	movs	r3, #12
 801ce32:	603b      	str	r3, [r7, #0]
 801ce34:	f04f 30ff 	mov.w	r0, #4294967295
 801ce38:	b01d      	add	sp, #116	@ 0x74
 801ce3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ce3e:	2340      	movs	r3, #64	@ 0x40
 801ce40:	616b      	str	r3, [r5, #20]
 801ce42:	2300      	movs	r3, #0
 801ce44:	9309      	str	r3, [sp, #36]	@ 0x24
 801ce46:	2320      	movs	r3, #32
 801ce48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801ce4c:	f8cd 800c 	str.w	r8, [sp, #12]
 801ce50:	2330      	movs	r3, #48	@ 0x30
 801ce52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801cff0 <_svfiprintf_r+0x1e4>
 801ce56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801ce5a:	f04f 0901 	mov.w	r9, #1
 801ce5e:	4623      	mov	r3, r4
 801ce60:	469a      	mov	sl, r3
 801ce62:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ce66:	b10a      	cbz	r2, 801ce6c <_svfiprintf_r+0x60>
 801ce68:	2a25      	cmp	r2, #37	@ 0x25
 801ce6a:	d1f9      	bne.n	801ce60 <_svfiprintf_r+0x54>
 801ce6c:	ebba 0b04 	subs.w	fp, sl, r4
 801ce70:	d00b      	beq.n	801ce8a <_svfiprintf_r+0x7e>
 801ce72:	465b      	mov	r3, fp
 801ce74:	4622      	mov	r2, r4
 801ce76:	4629      	mov	r1, r5
 801ce78:	4638      	mov	r0, r7
 801ce7a:	f7ff ff6b 	bl	801cd54 <__ssputs_r>
 801ce7e:	3001      	adds	r0, #1
 801ce80:	f000 80a7 	beq.w	801cfd2 <_svfiprintf_r+0x1c6>
 801ce84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ce86:	445a      	add	r2, fp
 801ce88:	9209      	str	r2, [sp, #36]	@ 0x24
 801ce8a:	f89a 3000 	ldrb.w	r3, [sl]
 801ce8e:	2b00      	cmp	r3, #0
 801ce90:	f000 809f 	beq.w	801cfd2 <_svfiprintf_r+0x1c6>
 801ce94:	2300      	movs	r3, #0
 801ce96:	f04f 32ff 	mov.w	r2, #4294967295
 801ce9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ce9e:	f10a 0a01 	add.w	sl, sl, #1
 801cea2:	9304      	str	r3, [sp, #16]
 801cea4:	9307      	str	r3, [sp, #28]
 801cea6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ceaa:	931a      	str	r3, [sp, #104]	@ 0x68
 801ceac:	4654      	mov	r4, sl
 801ceae:	2205      	movs	r2, #5
 801ceb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ceb4:	484e      	ldr	r0, [pc, #312]	@ (801cff0 <_svfiprintf_r+0x1e4>)
 801ceb6:	f7e3 f98b 	bl	80001d0 <memchr>
 801ceba:	9a04      	ldr	r2, [sp, #16]
 801cebc:	b9d8      	cbnz	r0, 801cef6 <_svfiprintf_r+0xea>
 801cebe:	06d0      	lsls	r0, r2, #27
 801cec0:	bf44      	itt	mi
 801cec2:	2320      	movmi	r3, #32
 801cec4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801cec8:	0711      	lsls	r1, r2, #28
 801ceca:	bf44      	itt	mi
 801cecc:	232b      	movmi	r3, #43	@ 0x2b
 801cece:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ced2:	f89a 3000 	ldrb.w	r3, [sl]
 801ced6:	2b2a      	cmp	r3, #42	@ 0x2a
 801ced8:	d015      	beq.n	801cf06 <_svfiprintf_r+0xfa>
 801ceda:	9a07      	ldr	r2, [sp, #28]
 801cedc:	4654      	mov	r4, sl
 801cede:	2000      	movs	r0, #0
 801cee0:	f04f 0c0a 	mov.w	ip, #10
 801cee4:	4621      	mov	r1, r4
 801cee6:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ceea:	3b30      	subs	r3, #48	@ 0x30
 801ceec:	2b09      	cmp	r3, #9
 801ceee:	d94b      	bls.n	801cf88 <_svfiprintf_r+0x17c>
 801cef0:	b1b0      	cbz	r0, 801cf20 <_svfiprintf_r+0x114>
 801cef2:	9207      	str	r2, [sp, #28]
 801cef4:	e014      	b.n	801cf20 <_svfiprintf_r+0x114>
 801cef6:	eba0 0308 	sub.w	r3, r0, r8
 801cefa:	fa09 f303 	lsl.w	r3, r9, r3
 801cefe:	4313      	orrs	r3, r2
 801cf00:	9304      	str	r3, [sp, #16]
 801cf02:	46a2      	mov	sl, r4
 801cf04:	e7d2      	b.n	801ceac <_svfiprintf_r+0xa0>
 801cf06:	9b03      	ldr	r3, [sp, #12]
 801cf08:	1d19      	adds	r1, r3, #4
 801cf0a:	681b      	ldr	r3, [r3, #0]
 801cf0c:	9103      	str	r1, [sp, #12]
 801cf0e:	2b00      	cmp	r3, #0
 801cf10:	bfbb      	ittet	lt
 801cf12:	425b      	neglt	r3, r3
 801cf14:	f042 0202 	orrlt.w	r2, r2, #2
 801cf18:	9307      	strge	r3, [sp, #28]
 801cf1a:	9307      	strlt	r3, [sp, #28]
 801cf1c:	bfb8      	it	lt
 801cf1e:	9204      	strlt	r2, [sp, #16]
 801cf20:	7823      	ldrb	r3, [r4, #0]
 801cf22:	2b2e      	cmp	r3, #46	@ 0x2e
 801cf24:	d10a      	bne.n	801cf3c <_svfiprintf_r+0x130>
 801cf26:	7863      	ldrb	r3, [r4, #1]
 801cf28:	2b2a      	cmp	r3, #42	@ 0x2a
 801cf2a:	d132      	bne.n	801cf92 <_svfiprintf_r+0x186>
 801cf2c:	9b03      	ldr	r3, [sp, #12]
 801cf2e:	1d1a      	adds	r2, r3, #4
 801cf30:	681b      	ldr	r3, [r3, #0]
 801cf32:	9203      	str	r2, [sp, #12]
 801cf34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801cf38:	3402      	adds	r4, #2
 801cf3a:	9305      	str	r3, [sp, #20]
 801cf3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801d000 <_svfiprintf_r+0x1f4>
 801cf40:	7821      	ldrb	r1, [r4, #0]
 801cf42:	2203      	movs	r2, #3
 801cf44:	4650      	mov	r0, sl
 801cf46:	f7e3 f943 	bl	80001d0 <memchr>
 801cf4a:	b138      	cbz	r0, 801cf5c <_svfiprintf_r+0x150>
 801cf4c:	9b04      	ldr	r3, [sp, #16]
 801cf4e:	eba0 000a 	sub.w	r0, r0, sl
 801cf52:	2240      	movs	r2, #64	@ 0x40
 801cf54:	4082      	lsls	r2, r0
 801cf56:	4313      	orrs	r3, r2
 801cf58:	3401      	adds	r4, #1
 801cf5a:	9304      	str	r3, [sp, #16]
 801cf5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cf60:	4824      	ldr	r0, [pc, #144]	@ (801cff4 <_svfiprintf_r+0x1e8>)
 801cf62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801cf66:	2206      	movs	r2, #6
 801cf68:	f7e3 f932 	bl	80001d0 <memchr>
 801cf6c:	2800      	cmp	r0, #0
 801cf6e:	d036      	beq.n	801cfde <_svfiprintf_r+0x1d2>
 801cf70:	4b21      	ldr	r3, [pc, #132]	@ (801cff8 <_svfiprintf_r+0x1ec>)
 801cf72:	bb1b      	cbnz	r3, 801cfbc <_svfiprintf_r+0x1b0>
 801cf74:	9b03      	ldr	r3, [sp, #12]
 801cf76:	3307      	adds	r3, #7
 801cf78:	f023 0307 	bic.w	r3, r3, #7
 801cf7c:	3308      	adds	r3, #8
 801cf7e:	9303      	str	r3, [sp, #12]
 801cf80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cf82:	4433      	add	r3, r6
 801cf84:	9309      	str	r3, [sp, #36]	@ 0x24
 801cf86:	e76a      	b.n	801ce5e <_svfiprintf_r+0x52>
 801cf88:	fb0c 3202 	mla	r2, ip, r2, r3
 801cf8c:	460c      	mov	r4, r1
 801cf8e:	2001      	movs	r0, #1
 801cf90:	e7a8      	b.n	801cee4 <_svfiprintf_r+0xd8>
 801cf92:	2300      	movs	r3, #0
 801cf94:	3401      	adds	r4, #1
 801cf96:	9305      	str	r3, [sp, #20]
 801cf98:	4619      	mov	r1, r3
 801cf9a:	f04f 0c0a 	mov.w	ip, #10
 801cf9e:	4620      	mov	r0, r4
 801cfa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801cfa4:	3a30      	subs	r2, #48	@ 0x30
 801cfa6:	2a09      	cmp	r2, #9
 801cfa8:	d903      	bls.n	801cfb2 <_svfiprintf_r+0x1a6>
 801cfaa:	2b00      	cmp	r3, #0
 801cfac:	d0c6      	beq.n	801cf3c <_svfiprintf_r+0x130>
 801cfae:	9105      	str	r1, [sp, #20]
 801cfb0:	e7c4      	b.n	801cf3c <_svfiprintf_r+0x130>
 801cfb2:	fb0c 2101 	mla	r1, ip, r1, r2
 801cfb6:	4604      	mov	r4, r0
 801cfb8:	2301      	movs	r3, #1
 801cfba:	e7f0      	b.n	801cf9e <_svfiprintf_r+0x192>
 801cfbc:	ab03      	add	r3, sp, #12
 801cfbe:	9300      	str	r3, [sp, #0]
 801cfc0:	462a      	mov	r2, r5
 801cfc2:	4b0e      	ldr	r3, [pc, #56]	@ (801cffc <_svfiprintf_r+0x1f0>)
 801cfc4:	a904      	add	r1, sp, #16
 801cfc6:	4638      	mov	r0, r7
 801cfc8:	f7fc f978 	bl	80192bc <_printf_float>
 801cfcc:	1c42      	adds	r2, r0, #1
 801cfce:	4606      	mov	r6, r0
 801cfd0:	d1d6      	bne.n	801cf80 <_svfiprintf_r+0x174>
 801cfd2:	89ab      	ldrh	r3, [r5, #12]
 801cfd4:	065b      	lsls	r3, r3, #25
 801cfd6:	f53f af2d 	bmi.w	801ce34 <_svfiprintf_r+0x28>
 801cfda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801cfdc:	e72c      	b.n	801ce38 <_svfiprintf_r+0x2c>
 801cfde:	ab03      	add	r3, sp, #12
 801cfe0:	9300      	str	r3, [sp, #0]
 801cfe2:	462a      	mov	r2, r5
 801cfe4:	4b05      	ldr	r3, [pc, #20]	@ (801cffc <_svfiprintf_r+0x1f0>)
 801cfe6:	a904      	add	r1, sp, #16
 801cfe8:	4638      	mov	r0, r7
 801cfea:	f7fc fd4b 	bl	8019a84 <_printf_i>
 801cfee:	e7ed      	b.n	801cfcc <_svfiprintf_r+0x1c0>
 801cff0:	08020328 	.word	0x08020328
 801cff4:	08020332 	.word	0x08020332
 801cff8:	080192bd 	.word	0x080192bd
 801cffc:	0801cd55 	.word	0x0801cd55
 801d000:	0802032e 	.word	0x0802032e

0801d004 <_sungetc_r>:
 801d004:	b538      	push	{r3, r4, r5, lr}
 801d006:	1c4b      	adds	r3, r1, #1
 801d008:	4614      	mov	r4, r2
 801d00a:	d103      	bne.n	801d014 <_sungetc_r+0x10>
 801d00c:	f04f 35ff 	mov.w	r5, #4294967295
 801d010:	4628      	mov	r0, r5
 801d012:	bd38      	pop	{r3, r4, r5, pc}
 801d014:	8993      	ldrh	r3, [r2, #12]
 801d016:	f023 0320 	bic.w	r3, r3, #32
 801d01a:	8193      	strh	r3, [r2, #12]
 801d01c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d01e:	6852      	ldr	r2, [r2, #4]
 801d020:	b2cd      	uxtb	r5, r1
 801d022:	b18b      	cbz	r3, 801d048 <_sungetc_r+0x44>
 801d024:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801d026:	4293      	cmp	r3, r2
 801d028:	dd08      	ble.n	801d03c <_sungetc_r+0x38>
 801d02a:	6823      	ldr	r3, [r4, #0]
 801d02c:	1e5a      	subs	r2, r3, #1
 801d02e:	6022      	str	r2, [r4, #0]
 801d030:	f803 5c01 	strb.w	r5, [r3, #-1]
 801d034:	6863      	ldr	r3, [r4, #4]
 801d036:	3301      	adds	r3, #1
 801d038:	6063      	str	r3, [r4, #4]
 801d03a:	e7e9      	b.n	801d010 <_sungetc_r+0xc>
 801d03c:	4621      	mov	r1, r4
 801d03e:	f000 fc8c 	bl	801d95a <__submore>
 801d042:	2800      	cmp	r0, #0
 801d044:	d0f1      	beq.n	801d02a <_sungetc_r+0x26>
 801d046:	e7e1      	b.n	801d00c <_sungetc_r+0x8>
 801d048:	6921      	ldr	r1, [r4, #16]
 801d04a:	6823      	ldr	r3, [r4, #0]
 801d04c:	b151      	cbz	r1, 801d064 <_sungetc_r+0x60>
 801d04e:	4299      	cmp	r1, r3
 801d050:	d208      	bcs.n	801d064 <_sungetc_r+0x60>
 801d052:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801d056:	42a9      	cmp	r1, r5
 801d058:	d104      	bne.n	801d064 <_sungetc_r+0x60>
 801d05a:	3b01      	subs	r3, #1
 801d05c:	3201      	adds	r2, #1
 801d05e:	6023      	str	r3, [r4, #0]
 801d060:	6062      	str	r2, [r4, #4]
 801d062:	e7d5      	b.n	801d010 <_sungetc_r+0xc>
 801d064:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 801d068:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d06c:	6363      	str	r3, [r4, #52]	@ 0x34
 801d06e:	2303      	movs	r3, #3
 801d070:	63a3      	str	r3, [r4, #56]	@ 0x38
 801d072:	4623      	mov	r3, r4
 801d074:	f803 5f46 	strb.w	r5, [r3, #70]!
 801d078:	6023      	str	r3, [r4, #0]
 801d07a:	2301      	movs	r3, #1
 801d07c:	e7dc      	b.n	801d038 <_sungetc_r+0x34>

0801d07e <__ssrefill_r>:
 801d07e:	b510      	push	{r4, lr}
 801d080:	460c      	mov	r4, r1
 801d082:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801d084:	b169      	cbz	r1, 801d0a2 <__ssrefill_r+0x24>
 801d086:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d08a:	4299      	cmp	r1, r3
 801d08c:	d001      	beq.n	801d092 <__ssrefill_r+0x14>
 801d08e:	f7fe fa03 	bl	801b498 <_free_r>
 801d092:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d094:	6063      	str	r3, [r4, #4]
 801d096:	2000      	movs	r0, #0
 801d098:	6360      	str	r0, [r4, #52]	@ 0x34
 801d09a:	b113      	cbz	r3, 801d0a2 <__ssrefill_r+0x24>
 801d09c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801d09e:	6023      	str	r3, [r4, #0]
 801d0a0:	bd10      	pop	{r4, pc}
 801d0a2:	6923      	ldr	r3, [r4, #16]
 801d0a4:	6023      	str	r3, [r4, #0]
 801d0a6:	2300      	movs	r3, #0
 801d0a8:	6063      	str	r3, [r4, #4]
 801d0aa:	89a3      	ldrh	r3, [r4, #12]
 801d0ac:	f043 0320 	orr.w	r3, r3, #32
 801d0b0:	81a3      	strh	r3, [r4, #12]
 801d0b2:	f04f 30ff 	mov.w	r0, #4294967295
 801d0b6:	e7f3      	b.n	801d0a0 <__ssrefill_r+0x22>

0801d0b8 <__ssvfiscanf_r>:
 801d0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d0bc:	460c      	mov	r4, r1
 801d0be:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 801d0c2:	2100      	movs	r1, #0
 801d0c4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 801d0c8:	49a6      	ldr	r1, [pc, #664]	@ (801d364 <__ssvfiscanf_r+0x2ac>)
 801d0ca:	91a0      	str	r1, [sp, #640]	@ 0x280
 801d0cc:	f10d 0804 	add.w	r8, sp, #4
 801d0d0:	49a5      	ldr	r1, [pc, #660]	@ (801d368 <__ssvfiscanf_r+0x2b0>)
 801d0d2:	4fa6      	ldr	r7, [pc, #664]	@ (801d36c <__ssvfiscanf_r+0x2b4>)
 801d0d4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801d0d8:	4606      	mov	r6, r0
 801d0da:	91a1      	str	r1, [sp, #644]	@ 0x284
 801d0dc:	9300      	str	r3, [sp, #0]
 801d0de:	f892 9000 	ldrb.w	r9, [r2]
 801d0e2:	f1b9 0f00 	cmp.w	r9, #0
 801d0e6:	f000 8158 	beq.w	801d39a <__ssvfiscanf_r+0x2e2>
 801d0ea:	f817 3009 	ldrb.w	r3, [r7, r9]
 801d0ee:	f013 0308 	ands.w	r3, r3, #8
 801d0f2:	f102 0501 	add.w	r5, r2, #1
 801d0f6:	d019      	beq.n	801d12c <__ssvfiscanf_r+0x74>
 801d0f8:	6863      	ldr	r3, [r4, #4]
 801d0fa:	2b00      	cmp	r3, #0
 801d0fc:	dd0f      	ble.n	801d11e <__ssvfiscanf_r+0x66>
 801d0fe:	6823      	ldr	r3, [r4, #0]
 801d100:	781a      	ldrb	r2, [r3, #0]
 801d102:	5cba      	ldrb	r2, [r7, r2]
 801d104:	0712      	lsls	r2, r2, #28
 801d106:	d401      	bmi.n	801d10c <__ssvfiscanf_r+0x54>
 801d108:	462a      	mov	r2, r5
 801d10a:	e7e8      	b.n	801d0de <__ssvfiscanf_r+0x26>
 801d10c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d10e:	3201      	adds	r2, #1
 801d110:	9245      	str	r2, [sp, #276]	@ 0x114
 801d112:	6862      	ldr	r2, [r4, #4]
 801d114:	3301      	adds	r3, #1
 801d116:	3a01      	subs	r2, #1
 801d118:	6062      	str	r2, [r4, #4]
 801d11a:	6023      	str	r3, [r4, #0]
 801d11c:	e7ec      	b.n	801d0f8 <__ssvfiscanf_r+0x40>
 801d11e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d120:	4621      	mov	r1, r4
 801d122:	4630      	mov	r0, r6
 801d124:	4798      	blx	r3
 801d126:	2800      	cmp	r0, #0
 801d128:	d0e9      	beq.n	801d0fe <__ssvfiscanf_r+0x46>
 801d12a:	e7ed      	b.n	801d108 <__ssvfiscanf_r+0x50>
 801d12c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801d130:	f040 8085 	bne.w	801d23e <__ssvfiscanf_r+0x186>
 801d134:	9341      	str	r3, [sp, #260]	@ 0x104
 801d136:	9343      	str	r3, [sp, #268]	@ 0x10c
 801d138:	7853      	ldrb	r3, [r2, #1]
 801d13a:	2b2a      	cmp	r3, #42	@ 0x2a
 801d13c:	bf02      	ittt	eq
 801d13e:	2310      	moveq	r3, #16
 801d140:	1c95      	addeq	r5, r2, #2
 801d142:	9341      	streq	r3, [sp, #260]	@ 0x104
 801d144:	220a      	movs	r2, #10
 801d146:	46aa      	mov	sl, r5
 801d148:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801d14c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801d150:	2b09      	cmp	r3, #9
 801d152:	d91e      	bls.n	801d192 <__ssvfiscanf_r+0xda>
 801d154:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801d370 <__ssvfiscanf_r+0x2b8>
 801d158:	2203      	movs	r2, #3
 801d15a:	4658      	mov	r0, fp
 801d15c:	f7e3 f838 	bl	80001d0 <memchr>
 801d160:	b138      	cbz	r0, 801d172 <__ssvfiscanf_r+0xba>
 801d162:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d164:	eba0 000b 	sub.w	r0, r0, fp
 801d168:	2301      	movs	r3, #1
 801d16a:	4083      	lsls	r3, r0
 801d16c:	4313      	orrs	r3, r2
 801d16e:	9341      	str	r3, [sp, #260]	@ 0x104
 801d170:	4655      	mov	r5, sl
 801d172:	f815 3b01 	ldrb.w	r3, [r5], #1
 801d176:	2b78      	cmp	r3, #120	@ 0x78
 801d178:	d806      	bhi.n	801d188 <__ssvfiscanf_r+0xd0>
 801d17a:	2b57      	cmp	r3, #87	@ 0x57
 801d17c:	d810      	bhi.n	801d1a0 <__ssvfiscanf_r+0xe8>
 801d17e:	2b25      	cmp	r3, #37	@ 0x25
 801d180:	d05d      	beq.n	801d23e <__ssvfiscanf_r+0x186>
 801d182:	d857      	bhi.n	801d234 <__ssvfiscanf_r+0x17c>
 801d184:	2b00      	cmp	r3, #0
 801d186:	d075      	beq.n	801d274 <__ssvfiscanf_r+0x1bc>
 801d188:	2303      	movs	r3, #3
 801d18a:	9347      	str	r3, [sp, #284]	@ 0x11c
 801d18c:	230a      	movs	r3, #10
 801d18e:	9342      	str	r3, [sp, #264]	@ 0x108
 801d190:	e088      	b.n	801d2a4 <__ssvfiscanf_r+0x1ec>
 801d192:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801d194:	fb02 1103 	mla	r1, r2, r3, r1
 801d198:	3930      	subs	r1, #48	@ 0x30
 801d19a:	9143      	str	r1, [sp, #268]	@ 0x10c
 801d19c:	4655      	mov	r5, sl
 801d19e:	e7d2      	b.n	801d146 <__ssvfiscanf_r+0x8e>
 801d1a0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801d1a4:	2a20      	cmp	r2, #32
 801d1a6:	d8ef      	bhi.n	801d188 <__ssvfiscanf_r+0xd0>
 801d1a8:	a101      	add	r1, pc, #4	@ (adr r1, 801d1b0 <__ssvfiscanf_r+0xf8>)
 801d1aa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801d1ae:	bf00      	nop
 801d1b0:	0801d283 	.word	0x0801d283
 801d1b4:	0801d189 	.word	0x0801d189
 801d1b8:	0801d189 	.word	0x0801d189
 801d1bc:	0801d2dd 	.word	0x0801d2dd
 801d1c0:	0801d189 	.word	0x0801d189
 801d1c4:	0801d189 	.word	0x0801d189
 801d1c8:	0801d189 	.word	0x0801d189
 801d1cc:	0801d189 	.word	0x0801d189
 801d1d0:	0801d189 	.word	0x0801d189
 801d1d4:	0801d189 	.word	0x0801d189
 801d1d8:	0801d189 	.word	0x0801d189
 801d1dc:	0801d2f3 	.word	0x0801d2f3
 801d1e0:	0801d2d9 	.word	0x0801d2d9
 801d1e4:	0801d23b 	.word	0x0801d23b
 801d1e8:	0801d23b 	.word	0x0801d23b
 801d1ec:	0801d23b 	.word	0x0801d23b
 801d1f0:	0801d189 	.word	0x0801d189
 801d1f4:	0801d295 	.word	0x0801d295
 801d1f8:	0801d189 	.word	0x0801d189
 801d1fc:	0801d189 	.word	0x0801d189
 801d200:	0801d189 	.word	0x0801d189
 801d204:	0801d189 	.word	0x0801d189
 801d208:	0801d303 	.word	0x0801d303
 801d20c:	0801d29d 	.word	0x0801d29d
 801d210:	0801d27b 	.word	0x0801d27b
 801d214:	0801d189 	.word	0x0801d189
 801d218:	0801d189 	.word	0x0801d189
 801d21c:	0801d2ff 	.word	0x0801d2ff
 801d220:	0801d189 	.word	0x0801d189
 801d224:	0801d2d9 	.word	0x0801d2d9
 801d228:	0801d189 	.word	0x0801d189
 801d22c:	0801d189 	.word	0x0801d189
 801d230:	0801d283 	.word	0x0801d283
 801d234:	3b45      	subs	r3, #69	@ 0x45
 801d236:	2b02      	cmp	r3, #2
 801d238:	d8a6      	bhi.n	801d188 <__ssvfiscanf_r+0xd0>
 801d23a:	2305      	movs	r3, #5
 801d23c:	e031      	b.n	801d2a2 <__ssvfiscanf_r+0x1ea>
 801d23e:	6863      	ldr	r3, [r4, #4]
 801d240:	2b00      	cmp	r3, #0
 801d242:	dd0d      	ble.n	801d260 <__ssvfiscanf_r+0x1a8>
 801d244:	6823      	ldr	r3, [r4, #0]
 801d246:	781a      	ldrb	r2, [r3, #0]
 801d248:	454a      	cmp	r2, r9
 801d24a:	f040 80a6 	bne.w	801d39a <__ssvfiscanf_r+0x2e2>
 801d24e:	3301      	adds	r3, #1
 801d250:	6862      	ldr	r2, [r4, #4]
 801d252:	6023      	str	r3, [r4, #0]
 801d254:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801d256:	3a01      	subs	r2, #1
 801d258:	3301      	adds	r3, #1
 801d25a:	6062      	str	r2, [r4, #4]
 801d25c:	9345      	str	r3, [sp, #276]	@ 0x114
 801d25e:	e753      	b.n	801d108 <__ssvfiscanf_r+0x50>
 801d260:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d262:	4621      	mov	r1, r4
 801d264:	4630      	mov	r0, r6
 801d266:	4798      	blx	r3
 801d268:	2800      	cmp	r0, #0
 801d26a:	d0eb      	beq.n	801d244 <__ssvfiscanf_r+0x18c>
 801d26c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801d26e:	2800      	cmp	r0, #0
 801d270:	f040 808b 	bne.w	801d38a <__ssvfiscanf_r+0x2d2>
 801d274:	f04f 30ff 	mov.w	r0, #4294967295
 801d278:	e08b      	b.n	801d392 <__ssvfiscanf_r+0x2da>
 801d27a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d27c:	f042 0220 	orr.w	r2, r2, #32
 801d280:	9241      	str	r2, [sp, #260]	@ 0x104
 801d282:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d284:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801d288:	9241      	str	r2, [sp, #260]	@ 0x104
 801d28a:	2210      	movs	r2, #16
 801d28c:	2b6e      	cmp	r3, #110	@ 0x6e
 801d28e:	9242      	str	r2, [sp, #264]	@ 0x108
 801d290:	d902      	bls.n	801d298 <__ssvfiscanf_r+0x1e0>
 801d292:	e005      	b.n	801d2a0 <__ssvfiscanf_r+0x1e8>
 801d294:	2300      	movs	r3, #0
 801d296:	9342      	str	r3, [sp, #264]	@ 0x108
 801d298:	2303      	movs	r3, #3
 801d29a:	e002      	b.n	801d2a2 <__ssvfiscanf_r+0x1ea>
 801d29c:	2308      	movs	r3, #8
 801d29e:	9342      	str	r3, [sp, #264]	@ 0x108
 801d2a0:	2304      	movs	r3, #4
 801d2a2:	9347      	str	r3, [sp, #284]	@ 0x11c
 801d2a4:	6863      	ldr	r3, [r4, #4]
 801d2a6:	2b00      	cmp	r3, #0
 801d2a8:	dd39      	ble.n	801d31e <__ssvfiscanf_r+0x266>
 801d2aa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d2ac:	0659      	lsls	r1, r3, #25
 801d2ae:	d404      	bmi.n	801d2ba <__ssvfiscanf_r+0x202>
 801d2b0:	6823      	ldr	r3, [r4, #0]
 801d2b2:	781a      	ldrb	r2, [r3, #0]
 801d2b4:	5cba      	ldrb	r2, [r7, r2]
 801d2b6:	0712      	lsls	r2, r2, #28
 801d2b8:	d438      	bmi.n	801d32c <__ssvfiscanf_r+0x274>
 801d2ba:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801d2bc:	2b02      	cmp	r3, #2
 801d2be:	dc47      	bgt.n	801d350 <__ssvfiscanf_r+0x298>
 801d2c0:	466b      	mov	r3, sp
 801d2c2:	4622      	mov	r2, r4
 801d2c4:	a941      	add	r1, sp, #260	@ 0x104
 801d2c6:	4630      	mov	r0, r6
 801d2c8:	f000 f86c 	bl	801d3a4 <_scanf_chars>
 801d2cc:	2801      	cmp	r0, #1
 801d2ce:	d064      	beq.n	801d39a <__ssvfiscanf_r+0x2e2>
 801d2d0:	2802      	cmp	r0, #2
 801d2d2:	f47f af19 	bne.w	801d108 <__ssvfiscanf_r+0x50>
 801d2d6:	e7c9      	b.n	801d26c <__ssvfiscanf_r+0x1b4>
 801d2d8:	220a      	movs	r2, #10
 801d2da:	e7d7      	b.n	801d28c <__ssvfiscanf_r+0x1d4>
 801d2dc:	4629      	mov	r1, r5
 801d2de:	4640      	mov	r0, r8
 801d2e0:	f000 fb02 	bl	801d8e8 <__sccl>
 801d2e4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d2e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d2ea:	9341      	str	r3, [sp, #260]	@ 0x104
 801d2ec:	4605      	mov	r5, r0
 801d2ee:	2301      	movs	r3, #1
 801d2f0:	e7d7      	b.n	801d2a2 <__ssvfiscanf_r+0x1ea>
 801d2f2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d2f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d2f8:	9341      	str	r3, [sp, #260]	@ 0x104
 801d2fa:	2300      	movs	r3, #0
 801d2fc:	e7d1      	b.n	801d2a2 <__ssvfiscanf_r+0x1ea>
 801d2fe:	2302      	movs	r3, #2
 801d300:	e7cf      	b.n	801d2a2 <__ssvfiscanf_r+0x1ea>
 801d302:	9841      	ldr	r0, [sp, #260]	@ 0x104
 801d304:	06c3      	lsls	r3, r0, #27
 801d306:	f53f aeff 	bmi.w	801d108 <__ssvfiscanf_r+0x50>
 801d30a:	9b00      	ldr	r3, [sp, #0]
 801d30c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d30e:	1d19      	adds	r1, r3, #4
 801d310:	9100      	str	r1, [sp, #0]
 801d312:	681b      	ldr	r3, [r3, #0]
 801d314:	07c0      	lsls	r0, r0, #31
 801d316:	bf4c      	ite	mi
 801d318:	801a      	strhmi	r2, [r3, #0]
 801d31a:	601a      	strpl	r2, [r3, #0]
 801d31c:	e6f4      	b.n	801d108 <__ssvfiscanf_r+0x50>
 801d31e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d320:	4621      	mov	r1, r4
 801d322:	4630      	mov	r0, r6
 801d324:	4798      	blx	r3
 801d326:	2800      	cmp	r0, #0
 801d328:	d0bf      	beq.n	801d2aa <__ssvfiscanf_r+0x1f2>
 801d32a:	e79f      	b.n	801d26c <__ssvfiscanf_r+0x1b4>
 801d32c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d32e:	3201      	adds	r2, #1
 801d330:	9245      	str	r2, [sp, #276]	@ 0x114
 801d332:	6862      	ldr	r2, [r4, #4]
 801d334:	3a01      	subs	r2, #1
 801d336:	2a00      	cmp	r2, #0
 801d338:	6062      	str	r2, [r4, #4]
 801d33a:	dd02      	ble.n	801d342 <__ssvfiscanf_r+0x28a>
 801d33c:	3301      	adds	r3, #1
 801d33e:	6023      	str	r3, [r4, #0]
 801d340:	e7b6      	b.n	801d2b0 <__ssvfiscanf_r+0x1f8>
 801d342:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d344:	4621      	mov	r1, r4
 801d346:	4630      	mov	r0, r6
 801d348:	4798      	blx	r3
 801d34a:	2800      	cmp	r0, #0
 801d34c:	d0b0      	beq.n	801d2b0 <__ssvfiscanf_r+0x1f8>
 801d34e:	e78d      	b.n	801d26c <__ssvfiscanf_r+0x1b4>
 801d350:	2b04      	cmp	r3, #4
 801d352:	dc0f      	bgt.n	801d374 <__ssvfiscanf_r+0x2bc>
 801d354:	466b      	mov	r3, sp
 801d356:	4622      	mov	r2, r4
 801d358:	a941      	add	r1, sp, #260	@ 0x104
 801d35a:	4630      	mov	r0, r6
 801d35c:	f000 f87c 	bl	801d458 <_scanf_i>
 801d360:	e7b4      	b.n	801d2cc <__ssvfiscanf_r+0x214>
 801d362:	bf00      	nop
 801d364:	0801d005 	.word	0x0801d005
 801d368:	0801d07f 	.word	0x0801d07f
 801d36c:	08020a79 	.word	0x08020a79
 801d370:	0802032e 	.word	0x0802032e
 801d374:	4b0a      	ldr	r3, [pc, #40]	@ (801d3a0 <__ssvfiscanf_r+0x2e8>)
 801d376:	2b00      	cmp	r3, #0
 801d378:	f43f aec6 	beq.w	801d108 <__ssvfiscanf_r+0x50>
 801d37c:	466b      	mov	r3, sp
 801d37e:	4622      	mov	r2, r4
 801d380:	a941      	add	r1, sp, #260	@ 0x104
 801d382:	4630      	mov	r0, r6
 801d384:	f7fc fc9c 	bl	8019cc0 <_scanf_float>
 801d388:	e7a0      	b.n	801d2cc <__ssvfiscanf_r+0x214>
 801d38a:	89a3      	ldrh	r3, [r4, #12]
 801d38c:	065b      	lsls	r3, r3, #25
 801d38e:	f53f af71 	bmi.w	801d274 <__ssvfiscanf_r+0x1bc>
 801d392:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801d396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d39a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801d39c:	e7f9      	b.n	801d392 <__ssvfiscanf_r+0x2da>
 801d39e:	bf00      	nop
 801d3a0:	08019cc1 	.word	0x08019cc1

0801d3a4 <_scanf_chars>:
 801d3a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d3a8:	4615      	mov	r5, r2
 801d3aa:	688a      	ldr	r2, [r1, #8]
 801d3ac:	4680      	mov	r8, r0
 801d3ae:	460c      	mov	r4, r1
 801d3b0:	b932      	cbnz	r2, 801d3c0 <_scanf_chars+0x1c>
 801d3b2:	698a      	ldr	r2, [r1, #24]
 801d3b4:	2a00      	cmp	r2, #0
 801d3b6:	bf14      	ite	ne
 801d3b8:	f04f 32ff 	movne.w	r2, #4294967295
 801d3bc:	2201      	moveq	r2, #1
 801d3be:	608a      	str	r2, [r1, #8]
 801d3c0:	6822      	ldr	r2, [r4, #0]
 801d3c2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801d454 <_scanf_chars+0xb0>
 801d3c6:	06d1      	lsls	r1, r2, #27
 801d3c8:	bf5f      	itttt	pl
 801d3ca:	681a      	ldrpl	r2, [r3, #0]
 801d3cc:	1d11      	addpl	r1, r2, #4
 801d3ce:	6019      	strpl	r1, [r3, #0]
 801d3d0:	6816      	ldrpl	r6, [r2, #0]
 801d3d2:	2700      	movs	r7, #0
 801d3d4:	69a0      	ldr	r0, [r4, #24]
 801d3d6:	b188      	cbz	r0, 801d3fc <_scanf_chars+0x58>
 801d3d8:	2801      	cmp	r0, #1
 801d3da:	d107      	bne.n	801d3ec <_scanf_chars+0x48>
 801d3dc:	682b      	ldr	r3, [r5, #0]
 801d3de:	781a      	ldrb	r2, [r3, #0]
 801d3e0:	6963      	ldr	r3, [r4, #20]
 801d3e2:	5c9b      	ldrb	r3, [r3, r2]
 801d3e4:	b953      	cbnz	r3, 801d3fc <_scanf_chars+0x58>
 801d3e6:	2f00      	cmp	r7, #0
 801d3e8:	d031      	beq.n	801d44e <_scanf_chars+0xaa>
 801d3ea:	e022      	b.n	801d432 <_scanf_chars+0x8e>
 801d3ec:	2802      	cmp	r0, #2
 801d3ee:	d120      	bne.n	801d432 <_scanf_chars+0x8e>
 801d3f0:	682b      	ldr	r3, [r5, #0]
 801d3f2:	781b      	ldrb	r3, [r3, #0]
 801d3f4:	f819 3003 	ldrb.w	r3, [r9, r3]
 801d3f8:	071b      	lsls	r3, r3, #28
 801d3fa:	d41a      	bmi.n	801d432 <_scanf_chars+0x8e>
 801d3fc:	6823      	ldr	r3, [r4, #0]
 801d3fe:	06da      	lsls	r2, r3, #27
 801d400:	bf5e      	ittt	pl
 801d402:	682b      	ldrpl	r3, [r5, #0]
 801d404:	781b      	ldrbpl	r3, [r3, #0]
 801d406:	f806 3b01 	strbpl.w	r3, [r6], #1
 801d40a:	682a      	ldr	r2, [r5, #0]
 801d40c:	686b      	ldr	r3, [r5, #4]
 801d40e:	3201      	adds	r2, #1
 801d410:	602a      	str	r2, [r5, #0]
 801d412:	68a2      	ldr	r2, [r4, #8]
 801d414:	3b01      	subs	r3, #1
 801d416:	3a01      	subs	r2, #1
 801d418:	606b      	str	r3, [r5, #4]
 801d41a:	3701      	adds	r7, #1
 801d41c:	60a2      	str	r2, [r4, #8]
 801d41e:	b142      	cbz	r2, 801d432 <_scanf_chars+0x8e>
 801d420:	2b00      	cmp	r3, #0
 801d422:	dcd7      	bgt.n	801d3d4 <_scanf_chars+0x30>
 801d424:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801d428:	4629      	mov	r1, r5
 801d42a:	4640      	mov	r0, r8
 801d42c:	4798      	blx	r3
 801d42e:	2800      	cmp	r0, #0
 801d430:	d0d0      	beq.n	801d3d4 <_scanf_chars+0x30>
 801d432:	6823      	ldr	r3, [r4, #0]
 801d434:	f013 0310 	ands.w	r3, r3, #16
 801d438:	d105      	bne.n	801d446 <_scanf_chars+0xa2>
 801d43a:	68e2      	ldr	r2, [r4, #12]
 801d43c:	3201      	adds	r2, #1
 801d43e:	60e2      	str	r2, [r4, #12]
 801d440:	69a2      	ldr	r2, [r4, #24]
 801d442:	b102      	cbz	r2, 801d446 <_scanf_chars+0xa2>
 801d444:	7033      	strb	r3, [r6, #0]
 801d446:	6923      	ldr	r3, [r4, #16]
 801d448:	443b      	add	r3, r7
 801d44a:	6123      	str	r3, [r4, #16]
 801d44c:	2000      	movs	r0, #0
 801d44e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d452:	bf00      	nop
 801d454:	08020a79 	.word	0x08020a79

0801d458 <_scanf_i>:
 801d458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d45c:	4698      	mov	r8, r3
 801d45e:	4b74      	ldr	r3, [pc, #464]	@ (801d630 <_scanf_i+0x1d8>)
 801d460:	460c      	mov	r4, r1
 801d462:	4682      	mov	sl, r0
 801d464:	4616      	mov	r6, r2
 801d466:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801d46a:	b087      	sub	sp, #28
 801d46c:	ab03      	add	r3, sp, #12
 801d46e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801d472:	4b70      	ldr	r3, [pc, #448]	@ (801d634 <_scanf_i+0x1dc>)
 801d474:	69a1      	ldr	r1, [r4, #24]
 801d476:	4a70      	ldr	r2, [pc, #448]	@ (801d638 <_scanf_i+0x1e0>)
 801d478:	2903      	cmp	r1, #3
 801d47a:	bf08      	it	eq
 801d47c:	461a      	moveq	r2, r3
 801d47e:	68a3      	ldr	r3, [r4, #8]
 801d480:	9201      	str	r2, [sp, #4]
 801d482:	1e5a      	subs	r2, r3, #1
 801d484:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801d488:	bf88      	it	hi
 801d48a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801d48e:	4627      	mov	r7, r4
 801d490:	bf82      	ittt	hi
 801d492:	eb03 0905 	addhi.w	r9, r3, r5
 801d496:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801d49a:	60a3      	strhi	r3, [r4, #8]
 801d49c:	f857 3b1c 	ldr.w	r3, [r7], #28
 801d4a0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801d4a4:	bf98      	it	ls
 801d4a6:	f04f 0900 	movls.w	r9, #0
 801d4aa:	6023      	str	r3, [r4, #0]
 801d4ac:	463d      	mov	r5, r7
 801d4ae:	f04f 0b00 	mov.w	fp, #0
 801d4b2:	6831      	ldr	r1, [r6, #0]
 801d4b4:	ab03      	add	r3, sp, #12
 801d4b6:	7809      	ldrb	r1, [r1, #0]
 801d4b8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801d4bc:	2202      	movs	r2, #2
 801d4be:	f7e2 fe87 	bl	80001d0 <memchr>
 801d4c2:	b328      	cbz	r0, 801d510 <_scanf_i+0xb8>
 801d4c4:	f1bb 0f01 	cmp.w	fp, #1
 801d4c8:	d159      	bne.n	801d57e <_scanf_i+0x126>
 801d4ca:	6862      	ldr	r2, [r4, #4]
 801d4cc:	b92a      	cbnz	r2, 801d4da <_scanf_i+0x82>
 801d4ce:	6822      	ldr	r2, [r4, #0]
 801d4d0:	2108      	movs	r1, #8
 801d4d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801d4d6:	6061      	str	r1, [r4, #4]
 801d4d8:	6022      	str	r2, [r4, #0]
 801d4da:	6822      	ldr	r2, [r4, #0]
 801d4dc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 801d4e0:	6022      	str	r2, [r4, #0]
 801d4e2:	68a2      	ldr	r2, [r4, #8]
 801d4e4:	1e51      	subs	r1, r2, #1
 801d4e6:	60a1      	str	r1, [r4, #8]
 801d4e8:	b192      	cbz	r2, 801d510 <_scanf_i+0xb8>
 801d4ea:	6832      	ldr	r2, [r6, #0]
 801d4ec:	1c51      	adds	r1, r2, #1
 801d4ee:	6031      	str	r1, [r6, #0]
 801d4f0:	7812      	ldrb	r2, [r2, #0]
 801d4f2:	f805 2b01 	strb.w	r2, [r5], #1
 801d4f6:	6872      	ldr	r2, [r6, #4]
 801d4f8:	3a01      	subs	r2, #1
 801d4fa:	2a00      	cmp	r2, #0
 801d4fc:	6072      	str	r2, [r6, #4]
 801d4fe:	dc07      	bgt.n	801d510 <_scanf_i+0xb8>
 801d500:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801d504:	4631      	mov	r1, r6
 801d506:	4650      	mov	r0, sl
 801d508:	4790      	blx	r2
 801d50a:	2800      	cmp	r0, #0
 801d50c:	f040 8085 	bne.w	801d61a <_scanf_i+0x1c2>
 801d510:	f10b 0b01 	add.w	fp, fp, #1
 801d514:	f1bb 0f03 	cmp.w	fp, #3
 801d518:	d1cb      	bne.n	801d4b2 <_scanf_i+0x5a>
 801d51a:	6863      	ldr	r3, [r4, #4]
 801d51c:	b90b      	cbnz	r3, 801d522 <_scanf_i+0xca>
 801d51e:	230a      	movs	r3, #10
 801d520:	6063      	str	r3, [r4, #4]
 801d522:	6863      	ldr	r3, [r4, #4]
 801d524:	4945      	ldr	r1, [pc, #276]	@ (801d63c <_scanf_i+0x1e4>)
 801d526:	6960      	ldr	r0, [r4, #20]
 801d528:	1ac9      	subs	r1, r1, r3
 801d52a:	f000 f9dd 	bl	801d8e8 <__sccl>
 801d52e:	f04f 0b00 	mov.w	fp, #0
 801d532:	68a3      	ldr	r3, [r4, #8]
 801d534:	6822      	ldr	r2, [r4, #0]
 801d536:	2b00      	cmp	r3, #0
 801d538:	d03d      	beq.n	801d5b6 <_scanf_i+0x15e>
 801d53a:	6831      	ldr	r1, [r6, #0]
 801d53c:	6960      	ldr	r0, [r4, #20]
 801d53e:	f891 c000 	ldrb.w	ip, [r1]
 801d542:	f810 000c 	ldrb.w	r0, [r0, ip]
 801d546:	2800      	cmp	r0, #0
 801d548:	d035      	beq.n	801d5b6 <_scanf_i+0x15e>
 801d54a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801d54e:	d124      	bne.n	801d59a <_scanf_i+0x142>
 801d550:	0510      	lsls	r0, r2, #20
 801d552:	d522      	bpl.n	801d59a <_scanf_i+0x142>
 801d554:	f10b 0b01 	add.w	fp, fp, #1
 801d558:	f1b9 0f00 	cmp.w	r9, #0
 801d55c:	d003      	beq.n	801d566 <_scanf_i+0x10e>
 801d55e:	3301      	adds	r3, #1
 801d560:	f109 39ff 	add.w	r9, r9, #4294967295
 801d564:	60a3      	str	r3, [r4, #8]
 801d566:	6873      	ldr	r3, [r6, #4]
 801d568:	3b01      	subs	r3, #1
 801d56a:	2b00      	cmp	r3, #0
 801d56c:	6073      	str	r3, [r6, #4]
 801d56e:	dd1b      	ble.n	801d5a8 <_scanf_i+0x150>
 801d570:	6833      	ldr	r3, [r6, #0]
 801d572:	3301      	adds	r3, #1
 801d574:	6033      	str	r3, [r6, #0]
 801d576:	68a3      	ldr	r3, [r4, #8]
 801d578:	3b01      	subs	r3, #1
 801d57a:	60a3      	str	r3, [r4, #8]
 801d57c:	e7d9      	b.n	801d532 <_scanf_i+0xda>
 801d57e:	f1bb 0f02 	cmp.w	fp, #2
 801d582:	d1ae      	bne.n	801d4e2 <_scanf_i+0x8a>
 801d584:	6822      	ldr	r2, [r4, #0]
 801d586:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801d58a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801d58e:	d1c4      	bne.n	801d51a <_scanf_i+0xc2>
 801d590:	2110      	movs	r1, #16
 801d592:	6061      	str	r1, [r4, #4]
 801d594:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801d598:	e7a2      	b.n	801d4e0 <_scanf_i+0x88>
 801d59a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801d59e:	6022      	str	r2, [r4, #0]
 801d5a0:	780b      	ldrb	r3, [r1, #0]
 801d5a2:	f805 3b01 	strb.w	r3, [r5], #1
 801d5a6:	e7de      	b.n	801d566 <_scanf_i+0x10e>
 801d5a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801d5ac:	4631      	mov	r1, r6
 801d5ae:	4650      	mov	r0, sl
 801d5b0:	4798      	blx	r3
 801d5b2:	2800      	cmp	r0, #0
 801d5b4:	d0df      	beq.n	801d576 <_scanf_i+0x11e>
 801d5b6:	6823      	ldr	r3, [r4, #0]
 801d5b8:	05d9      	lsls	r1, r3, #23
 801d5ba:	d50d      	bpl.n	801d5d8 <_scanf_i+0x180>
 801d5bc:	42bd      	cmp	r5, r7
 801d5be:	d909      	bls.n	801d5d4 <_scanf_i+0x17c>
 801d5c0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801d5c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d5c8:	4632      	mov	r2, r6
 801d5ca:	4650      	mov	r0, sl
 801d5cc:	4798      	blx	r3
 801d5ce:	f105 39ff 	add.w	r9, r5, #4294967295
 801d5d2:	464d      	mov	r5, r9
 801d5d4:	42bd      	cmp	r5, r7
 801d5d6:	d028      	beq.n	801d62a <_scanf_i+0x1d2>
 801d5d8:	6822      	ldr	r2, [r4, #0]
 801d5da:	f012 0210 	ands.w	r2, r2, #16
 801d5de:	d113      	bne.n	801d608 <_scanf_i+0x1b0>
 801d5e0:	702a      	strb	r2, [r5, #0]
 801d5e2:	6863      	ldr	r3, [r4, #4]
 801d5e4:	9e01      	ldr	r6, [sp, #4]
 801d5e6:	4639      	mov	r1, r7
 801d5e8:	4650      	mov	r0, sl
 801d5ea:	47b0      	blx	r6
 801d5ec:	f8d8 3000 	ldr.w	r3, [r8]
 801d5f0:	6821      	ldr	r1, [r4, #0]
 801d5f2:	1d1a      	adds	r2, r3, #4
 801d5f4:	f8c8 2000 	str.w	r2, [r8]
 801d5f8:	f011 0f20 	tst.w	r1, #32
 801d5fc:	681b      	ldr	r3, [r3, #0]
 801d5fe:	d00f      	beq.n	801d620 <_scanf_i+0x1c8>
 801d600:	6018      	str	r0, [r3, #0]
 801d602:	68e3      	ldr	r3, [r4, #12]
 801d604:	3301      	adds	r3, #1
 801d606:	60e3      	str	r3, [r4, #12]
 801d608:	6923      	ldr	r3, [r4, #16]
 801d60a:	1bed      	subs	r5, r5, r7
 801d60c:	445d      	add	r5, fp
 801d60e:	442b      	add	r3, r5
 801d610:	6123      	str	r3, [r4, #16]
 801d612:	2000      	movs	r0, #0
 801d614:	b007      	add	sp, #28
 801d616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d61a:	f04f 0b00 	mov.w	fp, #0
 801d61e:	e7ca      	b.n	801d5b6 <_scanf_i+0x15e>
 801d620:	07ca      	lsls	r2, r1, #31
 801d622:	bf4c      	ite	mi
 801d624:	8018      	strhmi	r0, [r3, #0]
 801d626:	6018      	strpl	r0, [r3, #0]
 801d628:	e7eb      	b.n	801d602 <_scanf_i+0x1aa>
 801d62a:	2001      	movs	r0, #1
 801d62c:	e7f2      	b.n	801d614 <_scanf_i+0x1bc>
 801d62e:	bf00      	nop
 801d630:	08020274 	.word	0x08020274
 801d634:	0801cd51 	.word	0x0801cd51
 801d638:	0801e221 	.word	0x0801e221
 801d63c:	08020494 	.word	0x08020494

0801d640 <__sflush_r>:
 801d640:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d648:	0716      	lsls	r6, r2, #28
 801d64a:	4605      	mov	r5, r0
 801d64c:	460c      	mov	r4, r1
 801d64e:	d454      	bmi.n	801d6fa <__sflush_r+0xba>
 801d650:	684b      	ldr	r3, [r1, #4]
 801d652:	2b00      	cmp	r3, #0
 801d654:	dc02      	bgt.n	801d65c <__sflush_r+0x1c>
 801d656:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801d658:	2b00      	cmp	r3, #0
 801d65a:	dd48      	ble.n	801d6ee <__sflush_r+0xae>
 801d65c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d65e:	2e00      	cmp	r6, #0
 801d660:	d045      	beq.n	801d6ee <__sflush_r+0xae>
 801d662:	2300      	movs	r3, #0
 801d664:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801d668:	682f      	ldr	r7, [r5, #0]
 801d66a:	6a21      	ldr	r1, [r4, #32]
 801d66c:	602b      	str	r3, [r5, #0]
 801d66e:	d030      	beq.n	801d6d2 <__sflush_r+0x92>
 801d670:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801d672:	89a3      	ldrh	r3, [r4, #12]
 801d674:	0759      	lsls	r1, r3, #29
 801d676:	d505      	bpl.n	801d684 <__sflush_r+0x44>
 801d678:	6863      	ldr	r3, [r4, #4]
 801d67a:	1ad2      	subs	r2, r2, r3
 801d67c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d67e:	b10b      	cbz	r3, 801d684 <__sflush_r+0x44>
 801d680:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d682:	1ad2      	subs	r2, r2, r3
 801d684:	2300      	movs	r3, #0
 801d686:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d688:	6a21      	ldr	r1, [r4, #32]
 801d68a:	4628      	mov	r0, r5
 801d68c:	47b0      	blx	r6
 801d68e:	1c43      	adds	r3, r0, #1
 801d690:	89a3      	ldrh	r3, [r4, #12]
 801d692:	d106      	bne.n	801d6a2 <__sflush_r+0x62>
 801d694:	6829      	ldr	r1, [r5, #0]
 801d696:	291d      	cmp	r1, #29
 801d698:	d82b      	bhi.n	801d6f2 <__sflush_r+0xb2>
 801d69a:	4a2a      	ldr	r2, [pc, #168]	@ (801d744 <__sflush_r+0x104>)
 801d69c:	40ca      	lsrs	r2, r1
 801d69e:	07d6      	lsls	r6, r2, #31
 801d6a0:	d527      	bpl.n	801d6f2 <__sflush_r+0xb2>
 801d6a2:	2200      	movs	r2, #0
 801d6a4:	6062      	str	r2, [r4, #4]
 801d6a6:	04d9      	lsls	r1, r3, #19
 801d6a8:	6922      	ldr	r2, [r4, #16]
 801d6aa:	6022      	str	r2, [r4, #0]
 801d6ac:	d504      	bpl.n	801d6b8 <__sflush_r+0x78>
 801d6ae:	1c42      	adds	r2, r0, #1
 801d6b0:	d101      	bne.n	801d6b6 <__sflush_r+0x76>
 801d6b2:	682b      	ldr	r3, [r5, #0]
 801d6b4:	b903      	cbnz	r3, 801d6b8 <__sflush_r+0x78>
 801d6b6:	6560      	str	r0, [r4, #84]	@ 0x54
 801d6b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d6ba:	602f      	str	r7, [r5, #0]
 801d6bc:	b1b9      	cbz	r1, 801d6ee <__sflush_r+0xae>
 801d6be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d6c2:	4299      	cmp	r1, r3
 801d6c4:	d002      	beq.n	801d6cc <__sflush_r+0x8c>
 801d6c6:	4628      	mov	r0, r5
 801d6c8:	f7fd fee6 	bl	801b498 <_free_r>
 801d6cc:	2300      	movs	r3, #0
 801d6ce:	6363      	str	r3, [r4, #52]	@ 0x34
 801d6d0:	e00d      	b.n	801d6ee <__sflush_r+0xae>
 801d6d2:	2301      	movs	r3, #1
 801d6d4:	4628      	mov	r0, r5
 801d6d6:	47b0      	blx	r6
 801d6d8:	4602      	mov	r2, r0
 801d6da:	1c50      	adds	r0, r2, #1
 801d6dc:	d1c9      	bne.n	801d672 <__sflush_r+0x32>
 801d6de:	682b      	ldr	r3, [r5, #0]
 801d6e0:	2b00      	cmp	r3, #0
 801d6e2:	d0c6      	beq.n	801d672 <__sflush_r+0x32>
 801d6e4:	2b1d      	cmp	r3, #29
 801d6e6:	d001      	beq.n	801d6ec <__sflush_r+0xac>
 801d6e8:	2b16      	cmp	r3, #22
 801d6ea:	d11e      	bne.n	801d72a <__sflush_r+0xea>
 801d6ec:	602f      	str	r7, [r5, #0]
 801d6ee:	2000      	movs	r0, #0
 801d6f0:	e022      	b.n	801d738 <__sflush_r+0xf8>
 801d6f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d6f6:	b21b      	sxth	r3, r3
 801d6f8:	e01b      	b.n	801d732 <__sflush_r+0xf2>
 801d6fa:	690f      	ldr	r7, [r1, #16]
 801d6fc:	2f00      	cmp	r7, #0
 801d6fe:	d0f6      	beq.n	801d6ee <__sflush_r+0xae>
 801d700:	0793      	lsls	r3, r2, #30
 801d702:	680e      	ldr	r6, [r1, #0]
 801d704:	bf08      	it	eq
 801d706:	694b      	ldreq	r3, [r1, #20]
 801d708:	600f      	str	r7, [r1, #0]
 801d70a:	bf18      	it	ne
 801d70c:	2300      	movne	r3, #0
 801d70e:	eba6 0807 	sub.w	r8, r6, r7
 801d712:	608b      	str	r3, [r1, #8]
 801d714:	f1b8 0f00 	cmp.w	r8, #0
 801d718:	dde9      	ble.n	801d6ee <__sflush_r+0xae>
 801d71a:	6a21      	ldr	r1, [r4, #32]
 801d71c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801d71e:	4643      	mov	r3, r8
 801d720:	463a      	mov	r2, r7
 801d722:	4628      	mov	r0, r5
 801d724:	47b0      	blx	r6
 801d726:	2800      	cmp	r0, #0
 801d728:	dc08      	bgt.n	801d73c <__sflush_r+0xfc>
 801d72a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d72e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d732:	81a3      	strh	r3, [r4, #12]
 801d734:	f04f 30ff 	mov.w	r0, #4294967295
 801d738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d73c:	4407      	add	r7, r0
 801d73e:	eba8 0800 	sub.w	r8, r8, r0
 801d742:	e7e7      	b.n	801d714 <__sflush_r+0xd4>
 801d744:	20400001 	.word	0x20400001

0801d748 <_fflush_r>:
 801d748:	b538      	push	{r3, r4, r5, lr}
 801d74a:	690b      	ldr	r3, [r1, #16]
 801d74c:	4605      	mov	r5, r0
 801d74e:	460c      	mov	r4, r1
 801d750:	b913      	cbnz	r3, 801d758 <_fflush_r+0x10>
 801d752:	2500      	movs	r5, #0
 801d754:	4628      	mov	r0, r5
 801d756:	bd38      	pop	{r3, r4, r5, pc}
 801d758:	b118      	cbz	r0, 801d762 <_fflush_r+0x1a>
 801d75a:	6a03      	ldr	r3, [r0, #32]
 801d75c:	b90b      	cbnz	r3, 801d762 <_fflush_r+0x1a>
 801d75e:	f7fc fd49 	bl	801a1f4 <__sinit>
 801d762:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d766:	2b00      	cmp	r3, #0
 801d768:	d0f3      	beq.n	801d752 <_fflush_r+0xa>
 801d76a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801d76c:	07d0      	lsls	r0, r2, #31
 801d76e:	d404      	bmi.n	801d77a <_fflush_r+0x32>
 801d770:	0599      	lsls	r1, r3, #22
 801d772:	d402      	bmi.n	801d77a <_fflush_r+0x32>
 801d774:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d776:	f7fd f808 	bl	801a78a <__retarget_lock_acquire_recursive>
 801d77a:	4628      	mov	r0, r5
 801d77c:	4621      	mov	r1, r4
 801d77e:	f7ff ff5f 	bl	801d640 <__sflush_r>
 801d782:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d784:	07da      	lsls	r2, r3, #31
 801d786:	4605      	mov	r5, r0
 801d788:	d4e4      	bmi.n	801d754 <_fflush_r+0xc>
 801d78a:	89a3      	ldrh	r3, [r4, #12]
 801d78c:	059b      	lsls	r3, r3, #22
 801d78e:	d4e1      	bmi.n	801d754 <_fflush_r+0xc>
 801d790:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d792:	f7fc fffb 	bl	801a78c <__retarget_lock_release_recursive>
 801d796:	e7dd      	b.n	801d754 <_fflush_r+0xc>

0801d798 <fiprintf>:
 801d798:	b40e      	push	{r1, r2, r3}
 801d79a:	b503      	push	{r0, r1, lr}
 801d79c:	4601      	mov	r1, r0
 801d79e:	ab03      	add	r3, sp, #12
 801d7a0:	4805      	ldr	r0, [pc, #20]	@ (801d7b8 <fiprintf+0x20>)
 801d7a2:	f853 2b04 	ldr.w	r2, [r3], #4
 801d7a6:	6800      	ldr	r0, [r0, #0]
 801d7a8:	9301      	str	r3, [sp, #4]
 801d7aa:	f7fb ffdb 	bl	8019764 <_vfiprintf_r>
 801d7ae:	b002      	add	sp, #8
 801d7b0:	f85d eb04 	ldr.w	lr, [sp], #4
 801d7b4:	b003      	add	sp, #12
 801d7b6:	4770      	bx	lr
 801d7b8:	20000160 	.word	0x20000160

0801d7bc <__swhatbuf_r>:
 801d7bc:	b570      	push	{r4, r5, r6, lr}
 801d7be:	460c      	mov	r4, r1
 801d7c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d7c4:	2900      	cmp	r1, #0
 801d7c6:	b096      	sub	sp, #88	@ 0x58
 801d7c8:	4615      	mov	r5, r2
 801d7ca:	461e      	mov	r6, r3
 801d7cc:	da0d      	bge.n	801d7ea <__swhatbuf_r+0x2e>
 801d7ce:	89a3      	ldrh	r3, [r4, #12]
 801d7d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801d7d4:	f04f 0100 	mov.w	r1, #0
 801d7d8:	bf14      	ite	ne
 801d7da:	2340      	movne	r3, #64	@ 0x40
 801d7dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801d7e0:	2000      	movs	r0, #0
 801d7e2:	6031      	str	r1, [r6, #0]
 801d7e4:	602b      	str	r3, [r5, #0]
 801d7e6:	b016      	add	sp, #88	@ 0x58
 801d7e8:	bd70      	pop	{r4, r5, r6, pc}
 801d7ea:	466a      	mov	r2, sp
 801d7ec:	f000 f902 	bl	801d9f4 <_fstat_r>
 801d7f0:	2800      	cmp	r0, #0
 801d7f2:	dbec      	blt.n	801d7ce <__swhatbuf_r+0x12>
 801d7f4:	9901      	ldr	r1, [sp, #4]
 801d7f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801d7fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801d7fe:	4259      	negs	r1, r3
 801d800:	4159      	adcs	r1, r3
 801d802:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801d806:	e7eb      	b.n	801d7e0 <__swhatbuf_r+0x24>

0801d808 <__smakebuf_r>:
 801d808:	898b      	ldrh	r3, [r1, #12]
 801d80a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801d80c:	079d      	lsls	r5, r3, #30
 801d80e:	4606      	mov	r6, r0
 801d810:	460c      	mov	r4, r1
 801d812:	d507      	bpl.n	801d824 <__smakebuf_r+0x1c>
 801d814:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801d818:	6023      	str	r3, [r4, #0]
 801d81a:	6123      	str	r3, [r4, #16]
 801d81c:	2301      	movs	r3, #1
 801d81e:	6163      	str	r3, [r4, #20]
 801d820:	b003      	add	sp, #12
 801d822:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d824:	ab01      	add	r3, sp, #4
 801d826:	466a      	mov	r2, sp
 801d828:	f7ff ffc8 	bl	801d7bc <__swhatbuf_r>
 801d82c:	9f00      	ldr	r7, [sp, #0]
 801d82e:	4605      	mov	r5, r0
 801d830:	4639      	mov	r1, r7
 801d832:	4630      	mov	r0, r6
 801d834:	f7fd fea4 	bl	801b580 <_malloc_r>
 801d838:	b948      	cbnz	r0, 801d84e <__smakebuf_r+0x46>
 801d83a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d83e:	059a      	lsls	r2, r3, #22
 801d840:	d4ee      	bmi.n	801d820 <__smakebuf_r+0x18>
 801d842:	f023 0303 	bic.w	r3, r3, #3
 801d846:	f043 0302 	orr.w	r3, r3, #2
 801d84a:	81a3      	strh	r3, [r4, #12]
 801d84c:	e7e2      	b.n	801d814 <__smakebuf_r+0xc>
 801d84e:	89a3      	ldrh	r3, [r4, #12]
 801d850:	6020      	str	r0, [r4, #0]
 801d852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d856:	81a3      	strh	r3, [r4, #12]
 801d858:	9b01      	ldr	r3, [sp, #4]
 801d85a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801d85e:	b15b      	cbz	r3, 801d878 <__smakebuf_r+0x70>
 801d860:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d864:	4630      	mov	r0, r6
 801d866:	f000 f8d7 	bl	801da18 <_isatty_r>
 801d86a:	b128      	cbz	r0, 801d878 <__smakebuf_r+0x70>
 801d86c:	89a3      	ldrh	r3, [r4, #12]
 801d86e:	f023 0303 	bic.w	r3, r3, #3
 801d872:	f043 0301 	orr.w	r3, r3, #1
 801d876:	81a3      	strh	r3, [r4, #12]
 801d878:	89a3      	ldrh	r3, [r4, #12]
 801d87a:	431d      	orrs	r5, r3
 801d87c:	81a5      	strh	r5, [r4, #12]
 801d87e:	e7cf      	b.n	801d820 <__smakebuf_r+0x18>

0801d880 <_putc_r>:
 801d880:	b570      	push	{r4, r5, r6, lr}
 801d882:	460d      	mov	r5, r1
 801d884:	4614      	mov	r4, r2
 801d886:	4606      	mov	r6, r0
 801d888:	b118      	cbz	r0, 801d892 <_putc_r+0x12>
 801d88a:	6a03      	ldr	r3, [r0, #32]
 801d88c:	b90b      	cbnz	r3, 801d892 <_putc_r+0x12>
 801d88e:	f7fc fcb1 	bl	801a1f4 <__sinit>
 801d892:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d894:	07d8      	lsls	r0, r3, #31
 801d896:	d405      	bmi.n	801d8a4 <_putc_r+0x24>
 801d898:	89a3      	ldrh	r3, [r4, #12]
 801d89a:	0599      	lsls	r1, r3, #22
 801d89c:	d402      	bmi.n	801d8a4 <_putc_r+0x24>
 801d89e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d8a0:	f7fc ff73 	bl	801a78a <__retarget_lock_acquire_recursive>
 801d8a4:	68a3      	ldr	r3, [r4, #8]
 801d8a6:	3b01      	subs	r3, #1
 801d8a8:	2b00      	cmp	r3, #0
 801d8aa:	60a3      	str	r3, [r4, #8]
 801d8ac:	da05      	bge.n	801d8ba <_putc_r+0x3a>
 801d8ae:	69a2      	ldr	r2, [r4, #24]
 801d8b0:	4293      	cmp	r3, r2
 801d8b2:	db12      	blt.n	801d8da <_putc_r+0x5a>
 801d8b4:	b2eb      	uxtb	r3, r5
 801d8b6:	2b0a      	cmp	r3, #10
 801d8b8:	d00f      	beq.n	801d8da <_putc_r+0x5a>
 801d8ba:	6823      	ldr	r3, [r4, #0]
 801d8bc:	1c5a      	adds	r2, r3, #1
 801d8be:	6022      	str	r2, [r4, #0]
 801d8c0:	701d      	strb	r5, [r3, #0]
 801d8c2:	b2ed      	uxtb	r5, r5
 801d8c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d8c6:	07da      	lsls	r2, r3, #31
 801d8c8:	d405      	bmi.n	801d8d6 <_putc_r+0x56>
 801d8ca:	89a3      	ldrh	r3, [r4, #12]
 801d8cc:	059b      	lsls	r3, r3, #22
 801d8ce:	d402      	bmi.n	801d8d6 <_putc_r+0x56>
 801d8d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d8d2:	f7fc ff5b 	bl	801a78c <__retarget_lock_release_recursive>
 801d8d6:	4628      	mov	r0, r5
 801d8d8:	bd70      	pop	{r4, r5, r6, pc}
 801d8da:	4629      	mov	r1, r5
 801d8dc:	4622      	mov	r2, r4
 801d8de:	4630      	mov	r0, r6
 801d8e0:	f7fc fdc9 	bl	801a476 <__swbuf_r>
 801d8e4:	4605      	mov	r5, r0
 801d8e6:	e7ed      	b.n	801d8c4 <_putc_r+0x44>

0801d8e8 <__sccl>:
 801d8e8:	b570      	push	{r4, r5, r6, lr}
 801d8ea:	780b      	ldrb	r3, [r1, #0]
 801d8ec:	4604      	mov	r4, r0
 801d8ee:	2b5e      	cmp	r3, #94	@ 0x5e
 801d8f0:	bf0b      	itete	eq
 801d8f2:	784b      	ldrbeq	r3, [r1, #1]
 801d8f4:	1c4a      	addne	r2, r1, #1
 801d8f6:	1c8a      	addeq	r2, r1, #2
 801d8f8:	2100      	movne	r1, #0
 801d8fa:	bf08      	it	eq
 801d8fc:	2101      	moveq	r1, #1
 801d8fe:	3801      	subs	r0, #1
 801d900:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801d904:	f800 1f01 	strb.w	r1, [r0, #1]!
 801d908:	42a8      	cmp	r0, r5
 801d90a:	d1fb      	bne.n	801d904 <__sccl+0x1c>
 801d90c:	b90b      	cbnz	r3, 801d912 <__sccl+0x2a>
 801d90e:	1e50      	subs	r0, r2, #1
 801d910:	bd70      	pop	{r4, r5, r6, pc}
 801d912:	f081 0101 	eor.w	r1, r1, #1
 801d916:	54e1      	strb	r1, [r4, r3]
 801d918:	4610      	mov	r0, r2
 801d91a:	4602      	mov	r2, r0
 801d91c:	f812 5b01 	ldrb.w	r5, [r2], #1
 801d920:	2d2d      	cmp	r5, #45	@ 0x2d
 801d922:	d005      	beq.n	801d930 <__sccl+0x48>
 801d924:	2d5d      	cmp	r5, #93	@ 0x5d
 801d926:	d016      	beq.n	801d956 <__sccl+0x6e>
 801d928:	2d00      	cmp	r5, #0
 801d92a:	d0f1      	beq.n	801d910 <__sccl+0x28>
 801d92c:	462b      	mov	r3, r5
 801d92e:	e7f2      	b.n	801d916 <__sccl+0x2e>
 801d930:	7846      	ldrb	r6, [r0, #1]
 801d932:	2e5d      	cmp	r6, #93	@ 0x5d
 801d934:	d0fa      	beq.n	801d92c <__sccl+0x44>
 801d936:	42b3      	cmp	r3, r6
 801d938:	dcf8      	bgt.n	801d92c <__sccl+0x44>
 801d93a:	3002      	adds	r0, #2
 801d93c:	461a      	mov	r2, r3
 801d93e:	3201      	adds	r2, #1
 801d940:	4296      	cmp	r6, r2
 801d942:	54a1      	strb	r1, [r4, r2]
 801d944:	dcfb      	bgt.n	801d93e <__sccl+0x56>
 801d946:	1af2      	subs	r2, r6, r3
 801d948:	3a01      	subs	r2, #1
 801d94a:	1c5d      	adds	r5, r3, #1
 801d94c:	42b3      	cmp	r3, r6
 801d94e:	bfa8      	it	ge
 801d950:	2200      	movge	r2, #0
 801d952:	18ab      	adds	r3, r5, r2
 801d954:	e7e1      	b.n	801d91a <__sccl+0x32>
 801d956:	4610      	mov	r0, r2
 801d958:	e7da      	b.n	801d910 <__sccl+0x28>

0801d95a <__submore>:
 801d95a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d95e:	460c      	mov	r4, r1
 801d960:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801d962:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d966:	4299      	cmp	r1, r3
 801d968:	d11d      	bne.n	801d9a6 <__submore+0x4c>
 801d96a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801d96e:	f7fd fe07 	bl	801b580 <_malloc_r>
 801d972:	b918      	cbnz	r0, 801d97c <__submore+0x22>
 801d974:	f04f 30ff 	mov.w	r0, #4294967295
 801d978:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d97c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801d980:	63a3      	str	r3, [r4, #56]	@ 0x38
 801d982:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801d986:	6360      	str	r0, [r4, #52]	@ 0x34
 801d988:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 801d98c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801d990:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 801d994:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801d998:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 801d99c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801d9a0:	6020      	str	r0, [r4, #0]
 801d9a2:	2000      	movs	r0, #0
 801d9a4:	e7e8      	b.n	801d978 <__submore+0x1e>
 801d9a6:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801d9a8:	0077      	lsls	r7, r6, #1
 801d9aa:	463a      	mov	r2, r7
 801d9ac:	f7fe fb1e 	bl	801bfec <_realloc_r>
 801d9b0:	4605      	mov	r5, r0
 801d9b2:	2800      	cmp	r0, #0
 801d9b4:	d0de      	beq.n	801d974 <__submore+0x1a>
 801d9b6:	eb00 0806 	add.w	r8, r0, r6
 801d9ba:	4601      	mov	r1, r0
 801d9bc:	4632      	mov	r2, r6
 801d9be:	4640      	mov	r0, r8
 801d9c0:	f7fc fee5 	bl	801a78e <memcpy>
 801d9c4:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 801d9c8:	f8c4 8000 	str.w	r8, [r4]
 801d9cc:	e7e9      	b.n	801d9a2 <__submore+0x48>

0801d9ce <strncmp>:
 801d9ce:	b510      	push	{r4, lr}
 801d9d0:	b16a      	cbz	r2, 801d9ee <strncmp+0x20>
 801d9d2:	3901      	subs	r1, #1
 801d9d4:	1884      	adds	r4, r0, r2
 801d9d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d9da:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801d9de:	429a      	cmp	r2, r3
 801d9e0:	d103      	bne.n	801d9ea <strncmp+0x1c>
 801d9e2:	42a0      	cmp	r0, r4
 801d9e4:	d001      	beq.n	801d9ea <strncmp+0x1c>
 801d9e6:	2a00      	cmp	r2, #0
 801d9e8:	d1f5      	bne.n	801d9d6 <strncmp+0x8>
 801d9ea:	1ad0      	subs	r0, r2, r3
 801d9ec:	bd10      	pop	{r4, pc}
 801d9ee:	4610      	mov	r0, r2
 801d9f0:	e7fc      	b.n	801d9ec <strncmp+0x1e>
	...

0801d9f4 <_fstat_r>:
 801d9f4:	b538      	push	{r3, r4, r5, lr}
 801d9f6:	4d07      	ldr	r5, [pc, #28]	@ (801da14 <_fstat_r+0x20>)
 801d9f8:	2300      	movs	r3, #0
 801d9fa:	4604      	mov	r4, r0
 801d9fc:	4608      	mov	r0, r1
 801d9fe:	4611      	mov	r1, r2
 801da00:	602b      	str	r3, [r5, #0]
 801da02:	f7eb fea3 	bl	800974c <_fstat>
 801da06:	1c43      	adds	r3, r0, #1
 801da08:	d102      	bne.n	801da10 <_fstat_r+0x1c>
 801da0a:	682b      	ldr	r3, [r5, #0]
 801da0c:	b103      	cbz	r3, 801da10 <_fstat_r+0x1c>
 801da0e:	6023      	str	r3, [r4, #0]
 801da10:	bd38      	pop	{r3, r4, r5, pc}
 801da12:	bf00      	nop
 801da14:	2000c940 	.word	0x2000c940

0801da18 <_isatty_r>:
 801da18:	b538      	push	{r3, r4, r5, lr}
 801da1a:	4d06      	ldr	r5, [pc, #24]	@ (801da34 <_isatty_r+0x1c>)
 801da1c:	2300      	movs	r3, #0
 801da1e:	4604      	mov	r4, r0
 801da20:	4608      	mov	r0, r1
 801da22:	602b      	str	r3, [r5, #0]
 801da24:	f7eb fea2 	bl	800976c <_isatty>
 801da28:	1c43      	adds	r3, r0, #1
 801da2a:	d102      	bne.n	801da32 <_isatty_r+0x1a>
 801da2c:	682b      	ldr	r3, [r5, #0]
 801da2e:	b103      	cbz	r3, 801da32 <_isatty_r+0x1a>
 801da30:	6023      	str	r3, [r4, #0]
 801da32:	bd38      	pop	{r3, r4, r5, pc}
 801da34:	2000c940 	.word	0x2000c940

0801da38 <_sbrk_r>:
 801da38:	b538      	push	{r3, r4, r5, lr}
 801da3a:	4d06      	ldr	r5, [pc, #24]	@ (801da54 <_sbrk_r+0x1c>)
 801da3c:	2300      	movs	r3, #0
 801da3e:	4604      	mov	r4, r0
 801da40:	4608      	mov	r0, r1
 801da42:	602b      	str	r3, [r5, #0]
 801da44:	f7eb feaa 	bl	800979c <_sbrk>
 801da48:	1c43      	adds	r3, r0, #1
 801da4a:	d102      	bne.n	801da52 <_sbrk_r+0x1a>
 801da4c:	682b      	ldr	r3, [r5, #0]
 801da4e:	b103      	cbz	r3, 801da52 <_sbrk_r+0x1a>
 801da50:	6023      	str	r3, [r4, #0]
 801da52:	bd38      	pop	{r3, r4, r5, pc}
 801da54:	2000c940 	.word	0x2000c940

0801da58 <nan>:
 801da58:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801da60 <nan+0x8>
 801da5c:	4770      	bx	lr
 801da5e:	bf00      	nop
 801da60:	00000000 	.word	0x00000000
 801da64:	7ff80000 	.word	0x7ff80000

0801da68 <abort>:
 801da68:	b508      	push	{r3, lr}
 801da6a:	2006      	movs	r0, #6
 801da6c:	f000 fc10 	bl	801e290 <raise>
 801da70:	2001      	movs	r0, #1
 801da72:	f7eb fe37 	bl	80096e4 <_exit>

0801da76 <_calloc_r>:
 801da76:	b570      	push	{r4, r5, r6, lr}
 801da78:	fba1 5402 	umull	r5, r4, r1, r2
 801da7c:	b934      	cbnz	r4, 801da8c <_calloc_r+0x16>
 801da7e:	4629      	mov	r1, r5
 801da80:	f7fd fd7e 	bl	801b580 <_malloc_r>
 801da84:	4606      	mov	r6, r0
 801da86:	b928      	cbnz	r0, 801da94 <_calloc_r+0x1e>
 801da88:	4630      	mov	r0, r6
 801da8a:	bd70      	pop	{r4, r5, r6, pc}
 801da8c:	220c      	movs	r2, #12
 801da8e:	6002      	str	r2, [r0, #0]
 801da90:	2600      	movs	r6, #0
 801da92:	e7f9      	b.n	801da88 <_calloc_r+0x12>
 801da94:	462a      	mov	r2, r5
 801da96:	4621      	mov	r1, r4
 801da98:	f7fc fd9c 	bl	801a5d4 <memset>
 801da9c:	e7f4      	b.n	801da88 <_calloc_r+0x12>

0801da9e <rshift>:
 801da9e:	6903      	ldr	r3, [r0, #16]
 801daa0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801daa4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801daa8:	ea4f 1261 	mov.w	r2, r1, asr #5
 801daac:	f100 0414 	add.w	r4, r0, #20
 801dab0:	dd45      	ble.n	801db3e <rshift+0xa0>
 801dab2:	f011 011f 	ands.w	r1, r1, #31
 801dab6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801daba:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801dabe:	d10c      	bne.n	801dada <rshift+0x3c>
 801dac0:	f100 0710 	add.w	r7, r0, #16
 801dac4:	4629      	mov	r1, r5
 801dac6:	42b1      	cmp	r1, r6
 801dac8:	d334      	bcc.n	801db34 <rshift+0x96>
 801daca:	1a9b      	subs	r3, r3, r2
 801dacc:	009b      	lsls	r3, r3, #2
 801dace:	1eea      	subs	r2, r5, #3
 801dad0:	4296      	cmp	r6, r2
 801dad2:	bf38      	it	cc
 801dad4:	2300      	movcc	r3, #0
 801dad6:	4423      	add	r3, r4
 801dad8:	e015      	b.n	801db06 <rshift+0x68>
 801dada:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801dade:	f1c1 0820 	rsb	r8, r1, #32
 801dae2:	40cf      	lsrs	r7, r1
 801dae4:	f105 0e04 	add.w	lr, r5, #4
 801dae8:	46a1      	mov	r9, r4
 801daea:	4576      	cmp	r6, lr
 801daec:	46f4      	mov	ip, lr
 801daee:	d815      	bhi.n	801db1c <rshift+0x7e>
 801daf0:	1a9a      	subs	r2, r3, r2
 801daf2:	0092      	lsls	r2, r2, #2
 801daf4:	3a04      	subs	r2, #4
 801daf6:	3501      	adds	r5, #1
 801daf8:	42ae      	cmp	r6, r5
 801dafa:	bf38      	it	cc
 801dafc:	2200      	movcc	r2, #0
 801dafe:	18a3      	adds	r3, r4, r2
 801db00:	50a7      	str	r7, [r4, r2]
 801db02:	b107      	cbz	r7, 801db06 <rshift+0x68>
 801db04:	3304      	adds	r3, #4
 801db06:	1b1a      	subs	r2, r3, r4
 801db08:	42a3      	cmp	r3, r4
 801db0a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801db0e:	bf08      	it	eq
 801db10:	2300      	moveq	r3, #0
 801db12:	6102      	str	r2, [r0, #16]
 801db14:	bf08      	it	eq
 801db16:	6143      	streq	r3, [r0, #20]
 801db18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801db1c:	f8dc c000 	ldr.w	ip, [ip]
 801db20:	fa0c fc08 	lsl.w	ip, ip, r8
 801db24:	ea4c 0707 	orr.w	r7, ip, r7
 801db28:	f849 7b04 	str.w	r7, [r9], #4
 801db2c:	f85e 7b04 	ldr.w	r7, [lr], #4
 801db30:	40cf      	lsrs	r7, r1
 801db32:	e7da      	b.n	801daea <rshift+0x4c>
 801db34:	f851 cb04 	ldr.w	ip, [r1], #4
 801db38:	f847 cf04 	str.w	ip, [r7, #4]!
 801db3c:	e7c3      	b.n	801dac6 <rshift+0x28>
 801db3e:	4623      	mov	r3, r4
 801db40:	e7e1      	b.n	801db06 <rshift+0x68>

0801db42 <__hexdig_fun>:
 801db42:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801db46:	2b09      	cmp	r3, #9
 801db48:	d802      	bhi.n	801db50 <__hexdig_fun+0xe>
 801db4a:	3820      	subs	r0, #32
 801db4c:	b2c0      	uxtb	r0, r0
 801db4e:	4770      	bx	lr
 801db50:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801db54:	2b05      	cmp	r3, #5
 801db56:	d801      	bhi.n	801db5c <__hexdig_fun+0x1a>
 801db58:	3847      	subs	r0, #71	@ 0x47
 801db5a:	e7f7      	b.n	801db4c <__hexdig_fun+0xa>
 801db5c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801db60:	2b05      	cmp	r3, #5
 801db62:	d801      	bhi.n	801db68 <__hexdig_fun+0x26>
 801db64:	3827      	subs	r0, #39	@ 0x27
 801db66:	e7f1      	b.n	801db4c <__hexdig_fun+0xa>
 801db68:	2000      	movs	r0, #0
 801db6a:	4770      	bx	lr

0801db6c <__gethex>:
 801db6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db70:	b085      	sub	sp, #20
 801db72:	468a      	mov	sl, r1
 801db74:	9302      	str	r3, [sp, #8]
 801db76:	680b      	ldr	r3, [r1, #0]
 801db78:	9001      	str	r0, [sp, #4]
 801db7a:	4690      	mov	r8, r2
 801db7c:	1c9c      	adds	r4, r3, #2
 801db7e:	46a1      	mov	r9, r4
 801db80:	f814 0b01 	ldrb.w	r0, [r4], #1
 801db84:	2830      	cmp	r0, #48	@ 0x30
 801db86:	d0fa      	beq.n	801db7e <__gethex+0x12>
 801db88:	eba9 0303 	sub.w	r3, r9, r3
 801db8c:	f1a3 0b02 	sub.w	fp, r3, #2
 801db90:	f7ff ffd7 	bl	801db42 <__hexdig_fun>
 801db94:	4605      	mov	r5, r0
 801db96:	2800      	cmp	r0, #0
 801db98:	d168      	bne.n	801dc6c <__gethex+0x100>
 801db9a:	49a0      	ldr	r1, [pc, #640]	@ (801de1c <__gethex+0x2b0>)
 801db9c:	2201      	movs	r2, #1
 801db9e:	4648      	mov	r0, r9
 801dba0:	f7ff ff15 	bl	801d9ce <strncmp>
 801dba4:	4607      	mov	r7, r0
 801dba6:	2800      	cmp	r0, #0
 801dba8:	d167      	bne.n	801dc7a <__gethex+0x10e>
 801dbaa:	f899 0001 	ldrb.w	r0, [r9, #1]
 801dbae:	4626      	mov	r6, r4
 801dbb0:	f7ff ffc7 	bl	801db42 <__hexdig_fun>
 801dbb4:	2800      	cmp	r0, #0
 801dbb6:	d062      	beq.n	801dc7e <__gethex+0x112>
 801dbb8:	4623      	mov	r3, r4
 801dbba:	7818      	ldrb	r0, [r3, #0]
 801dbbc:	2830      	cmp	r0, #48	@ 0x30
 801dbbe:	4699      	mov	r9, r3
 801dbc0:	f103 0301 	add.w	r3, r3, #1
 801dbc4:	d0f9      	beq.n	801dbba <__gethex+0x4e>
 801dbc6:	f7ff ffbc 	bl	801db42 <__hexdig_fun>
 801dbca:	fab0 f580 	clz	r5, r0
 801dbce:	096d      	lsrs	r5, r5, #5
 801dbd0:	f04f 0b01 	mov.w	fp, #1
 801dbd4:	464a      	mov	r2, r9
 801dbd6:	4616      	mov	r6, r2
 801dbd8:	3201      	adds	r2, #1
 801dbda:	7830      	ldrb	r0, [r6, #0]
 801dbdc:	f7ff ffb1 	bl	801db42 <__hexdig_fun>
 801dbe0:	2800      	cmp	r0, #0
 801dbe2:	d1f8      	bne.n	801dbd6 <__gethex+0x6a>
 801dbe4:	498d      	ldr	r1, [pc, #564]	@ (801de1c <__gethex+0x2b0>)
 801dbe6:	2201      	movs	r2, #1
 801dbe8:	4630      	mov	r0, r6
 801dbea:	f7ff fef0 	bl	801d9ce <strncmp>
 801dbee:	2800      	cmp	r0, #0
 801dbf0:	d13f      	bne.n	801dc72 <__gethex+0x106>
 801dbf2:	b944      	cbnz	r4, 801dc06 <__gethex+0x9a>
 801dbf4:	1c74      	adds	r4, r6, #1
 801dbf6:	4622      	mov	r2, r4
 801dbf8:	4616      	mov	r6, r2
 801dbfa:	3201      	adds	r2, #1
 801dbfc:	7830      	ldrb	r0, [r6, #0]
 801dbfe:	f7ff ffa0 	bl	801db42 <__hexdig_fun>
 801dc02:	2800      	cmp	r0, #0
 801dc04:	d1f8      	bne.n	801dbf8 <__gethex+0x8c>
 801dc06:	1ba4      	subs	r4, r4, r6
 801dc08:	00a7      	lsls	r7, r4, #2
 801dc0a:	7833      	ldrb	r3, [r6, #0]
 801dc0c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801dc10:	2b50      	cmp	r3, #80	@ 0x50
 801dc12:	d13e      	bne.n	801dc92 <__gethex+0x126>
 801dc14:	7873      	ldrb	r3, [r6, #1]
 801dc16:	2b2b      	cmp	r3, #43	@ 0x2b
 801dc18:	d033      	beq.n	801dc82 <__gethex+0x116>
 801dc1a:	2b2d      	cmp	r3, #45	@ 0x2d
 801dc1c:	d034      	beq.n	801dc88 <__gethex+0x11c>
 801dc1e:	1c71      	adds	r1, r6, #1
 801dc20:	2400      	movs	r4, #0
 801dc22:	7808      	ldrb	r0, [r1, #0]
 801dc24:	f7ff ff8d 	bl	801db42 <__hexdig_fun>
 801dc28:	1e43      	subs	r3, r0, #1
 801dc2a:	b2db      	uxtb	r3, r3
 801dc2c:	2b18      	cmp	r3, #24
 801dc2e:	d830      	bhi.n	801dc92 <__gethex+0x126>
 801dc30:	f1a0 0210 	sub.w	r2, r0, #16
 801dc34:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801dc38:	f7ff ff83 	bl	801db42 <__hexdig_fun>
 801dc3c:	f100 3cff 	add.w	ip, r0, #4294967295
 801dc40:	fa5f fc8c 	uxtb.w	ip, ip
 801dc44:	f1bc 0f18 	cmp.w	ip, #24
 801dc48:	f04f 030a 	mov.w	r3, #10
 801dc4c:	d91e      	bls.n	801dc8c <__gethex+0x120>
 801dc4e:	b104      	cbz	r4, 801dc52 <__gethex+0xe6>
 801dc50:	4252      	negs	r2, r2
 801dc52:	4417      	add	r7, r2
 801dc54:	f8ca 1000 	str.w	r1, [sl]
 801dc58:	b1ed      	cbz	r5, 801dc96 <__gethex+0x12a>
 801dc5a:	f1bb 0f00 	cmp.w	fp, #0
 801dc5e:	bf0c      	ite	eq
 801dc60:	2506      	moveq	r5, #6
 801dc62:	2500      	movne	r5, #0
 801dc64:	4628      	mov	r0, r5
 801dc66:	b005      	add	sp, #20
 801dc68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dc6c:	2500      	movs	r5, #0
 801dc6e:	462c      	mov	r4, r5
 801dc70:	e7b0      	b.n	801dbd4 <__gethex+0x68>
 801dc72:	2c00      	cmp	r4, #0
 801dc74:	d1c7      	bne.n	801dc06 <__gethex+0x9a>
 801dc76:	4627      	mov	r7, r4
 801dc78:	e7c7      	b.n	801dc0a <__gethex+0x9e>
 801dc7a:	464e      	mov	r6, r9
 801dc7c:	462f      	mov	r7, r5
 801dc7e:	2501      	movs	r5, #1
 801dc80:	e7c3      	b.n	801dc0a <__gethex+0x9e>
 801dc82:	2400      	movs	r4, #0
 801dc84:	1cb1      	adds	r1, r6, #2
 801dc86:	e7cc      	b.n	801dc22 <__gethex+0xb6>
 801dc88:	2401      	movs	r4, #1
 801dc8a:	e7fb      	b.n	801dc84 <__gethex+0x118>
 801dc8c:	fb03 0002 	mla	r0, r3, r2, r0
 801dc90:	e7ce      	b.n	801dc30 <__gethex+0xc4>
 801dc92:	4631      	mov	r1, r6
 801dc94:	e7de      	b.n	801dc54 <__gethex+0xe8>
 801dc96:	eba6 0309 	sub.w	r3, r6, r9
 801dc9a:	3b01      	subs	r3, #1
 801dc9c:	4629      	mov	r1, r5
 801dc9e:	2b07      	cmp	r3, #7
 801dca0:	dc0a      	bgt.n	801dcb8 <__gethex+0x14c>
 801dca2:	9801      	ldr	r0, [sp, #4]
 801dca4:	f7fd fcf8 	bl	801b698 <_Balloc>
 801dca8:	4604      	mov	r4, r0
 801dcaa:	b940      	cbnz	r0, 801dcbe <__gethex+0x152>
 801dcac:	4b5c      	ldr	r3, [pc, #368]	@ (801de20 <__gethex+0x2b4>)
 801dcae:	4602      	mov	r2, r0
 801dcb0:	21e4      	movs	r1, #228	@ 0xe4
 801dcb2:	485c      	ldr	r0, [pc, #368]	@ (801de24 <__gethex+0x2b8>)
 801dcb4:	f7fc fd7a 	bl	801a7ac <__assert_func>
 801dcb8:	3101      	adds	r1, #1
 801dcba:	105b      	asrs	r3, r3, #1
 801dcbc:	e7ef      	b.n	801dc9e <__gethex+0x132>
 801dcbe:	f100 0a14 	add.w	sl, r0, #20
 801dcc2:	2300      	movs	r3, #0
 801dcc4:	4655      	mov	r5, sl
 801dcc6:	469b      	mov	fp, r3
 801dcc8:	45b1      	cmp	r9, r6
 801dcca:	d337      	bcc.n	801dd3c <__gethex+0x1d0>
 801dccc:	f845 bb04 	str.w	fp, [r5], #4
 801dcd0:	eba5 050a 	sub.w	r5, r5, sl
 801dcd4:	10ad      	asrs	r5, r5, #2
 801dcd6:	6125      	str	r5, [r4, #16]
 801dcd8:	4658      	mov	r0, fp
 801dcda:	f7fd fdcf 	bl	801b87c <__hi0bits>
 801dcde:	016d      	lsls	r5, r5, #5
 801dce0:	f8d8 6000 	ldr.w	r6, [r8]
 801dce4:	1a2d      	subs	r5, r5, r0
 801dce6:	42b5      	cmp	r5, r6
 801dce8:	dd54      	ble.n	801dd94 <__gethex+0x228>
 801dcea:	1bad      	subs	r5, r5, r6
 801dcec:	4629      	mov	r1, r5
 801dcee:	4620      	mov	r0, r4
 801dcf0:	f7fe f95b 	bl	801bfaa <__any_on>
 801dcf4:	4681      	mov	r9, r0
 801dcf6:	b178      	cbz	r0, 801dd18 <__gethex+0x1ac>
 801dcf8:	1e6b      	subs	r3, r5, #1
 801dcfa:	1159      	asrs	r1, r3, #5
 801dcfc:	f003 021f 	and.w	r2, r3, #31
 801dd00:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801dd04:	f04f 0901 	mov.w	r9, #1
 801dd08:	fa09 f202 	lsl.w	r2, r9, r2
 801dd0c:	420a      	tst	r2, r1
 801dd0e:	d003      	beq.n	801dd18 <__gethex+0x1ac>
 801dd10:	454b      	cmp	r3, r9
 801dd12:	dc36      	bgt.n	801dd82 <__gethex+0x216>
 801dd14:	f04f 0902 	mov.w	r9, #2
 801dd18:	4629      	mov	r1, r5
 801dd1a:	4620      	mov	r0, r4
 801dd1c:	f7ff febf 	bl	801da9e <rshift>
 801dd20:	442f      	add	r7, r5
 801dd22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801dd26:	42bb      	cmp	r3, r7
 801dd28:	da42      	bge.n	801ddb0 <__gethex+0x244>
 801dd2a:	9801      	ldr	r0, [sp, #4]
 801dd2c:	4621      	mov	r1, r4
 801dd2e:	f7fd fcf3 	bl	801b718 <_Bfree>
 801dd32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801dd34:	2300      	movs	r3, #0
 801dd36:	6013      	str	r3, [r2, #0]
 801dd38:	25a3      	movs	r5, #163	@ 0xa3
 801dd3a:	e793      	b.n	801dc64 <__gethex+0xf8>
 801dd3c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801dd40:	2a2e      	cmp	r2, #46	@ 0x2e
 801dd42:	d012      	beq.n	801dd6a <__gethex+0x1fe>
 801dd44:	2b20      	cmp	r3, #32
 801dd46:	d104      	bne.n	801dd52 <__gethex+0x1e6>
 801dd48:	f845 bb04 	str.w	fp, [r5], #4
 801dd4c:	f04f 0b00 	mov.w	fp, #0
 801dd50:	465b      	mov	r3, fp
 801dd52:	7830      	ldrb	r0, [r6, #0]
 801dd54:	9303      	str	r3, [sp, #12]
 801dd56:	f7ff fef4 	bl	801db42 <__hexdig_fun>
 801dd5a:	9b03      	ldr	r3, [sp, #12]
 801dd5c:	f000 000f 	and.w	r0, r0, #15
 801dd60:	4098      	lsls	r0, r3
 801dd62:	ea4b 0b00 	orr.w	fp, fp, r0
 801dd66:	3304      	adds	r3, #4
 801dd68:	e7ae      	b.n	801dcc8 <__gethex+0x15c>
 801dd6a:	45b1      	cmp	r9, r6
 801dd6c:	d8ea      	bhi.n	801dd44 <__gethex+0x1d8>
 801dd6e:	492b      	ldr	r1, [pc, #172]	@ (801de1c <__gethex+0x2b0>)
 801dd70:	9303      	str	r3, [sp, #12]
 801dd72:	2201      	movs	r2, #1
 801dd74:	4630      	mov	r0, r6
 801dd76:	f7ff fe2a 	bl	801d9ce <strncmp>
 801dd7a:	9b03      	ldr	r3, [sp, #12]
 801dd7c:	2800      	cmp	r0, #0
 801dd7e:	d1e1      	bne.n	801dd44 <__gethex+0x1d8>
 801dd80:	e7a2      	b.n	801dcc8 <__gethex+0x15c>
 801dd82:	1ea9      	subs	r1, r5, #2
 801dd84:	4620      	mov	r0, r4
 801dd86:	f7fe f910 	bl	801bfaa <__any_on>
 801dd8a:	2800      	cmp	r0, #0
 801dd8c:	d0c2      	beq.n	801dd14 <__gethex+0x1a8>
 801dd8e:	f04f 0903 	mov.w	r9, #3
 801dd92:	e7c1      	b.n	801dd18 <__gethex+0x1ac>
 801dd94:	da09      	bge.n	801ddaa <__gethex+0x23e>
 801dd96:	1b75      	subs	r5, r6, r5
 801dd98:	4621      	mov	r1, r4
 801dd9a:	9801      	ldr	r0, [sp, #4]
 801dd9c:	462a      	mov	r2, r5
 801dd9e:	f7fd fecb 	bl	801bb38 <__lshift>
 801dda2:	1b7f      	subs	r7, r7, r5
 801dda4:	4604      	mov	r4, r0
 801dda6:	f100 0a14 	add.w	sl, r0, #20
 801ddaa:	f04f 0900 	mov.w	r9, #0
 801ddae:	e7b8      	b.n	801dd22 <__gethex+0x1b6>
 801ddb0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801ddb4:	42bd      	cmp	r5, r7
 801ddb6:	dd6f      	ble.n	801de98 <__gethex+0x32c>
 801ddb8:	1bed      	subs	r5, r5, r7
 801ddba:	42ae      	cmp	r6, r5
 801ddbc:	dc34      	bgt.n	801de28 <__gethex+0x2bc>
 801ddbe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801ddc2:	2b02      	cmp	r3, #2
 801ddc4:	d022      	beq.n	801de0c <__gethex+0x2a0>
 801ddc6:	2b03      	cmp	r3, #3
 801ddc8:	d024      	beq.n	801de14 <__gethex+0x2a8>
 801ddca:	2b01      	cmp	r3, #1
 801ddcc:	d115      	bne.n	801ddfa <__gethex+0x28e>
 801ddce:	42ae      	cmp	r6, r5
 801ddd0:	d113      	bne.n	801ddfa <__gethex+0x28e>
 801ddd2:	2e01      	cmp	r6, #1
 801ddd4:	d10b      	bne.n	801ddee <__gethex+0x282>
 801ddd6:	9a02      	ldr	r2, [sp, #8]
 801ddd8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801dddc:	6013      	str	r3, [r2, #0]
 801ddde:	2301      	movs	r3, #1
 801dde0:	6123      	str	r3, [r4, #16]
 801dde2:	f8ca 3000 	str.w	r3, [sl]
 801dde6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801dde8:	2562      	movs	r5, #98	@ 0x62
 801ddea:	601c      	str	r4, [r3, #0]
 801ddec:	e73a      	b.n	801dc64 <__gethex+0xf8>
 801ddee:	1e71      	subs	r1, r6, #1
 801ddf0:	4620      	mov	r0, r4
 801ddf2:	f7fe f8da 	bl	801bfaa <__any_on>
 801ddf6:	2800      	cmp	r0, #0
 801ddf8:	d1ed      	bne.n	801ddd6 <__gethex+0x26a>
 801ddfa:	9801      	ldr	r0, [sp, #4]
 801ddfc:	4621      	mov	r1, r4
 801ddfe:	f7fd fc8b 	bl	801b718 <_Bfree>
 801de02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801de04:	2300      	movs	r3, #0
 801de06:	6013      	str	r3, [r2, #0]
 801de08:	2550      	movs	r5, #80	@ 0x50
 801de0a:	e72b      	b.n	801dc64 <__gethex+0xf8>
 801de0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801de0e:	2b00      	cmp	r3, #0
 801de10:	d1f3      	bne.n	801ddfa <__gethex+0x28e>
 801de12:	e7e0      	b.n	801ddd6 <__gethex+0x26a>
 801de14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801de16:	2b00      	cmp	r3, #0
 801de18:	d1dd      	bne.n	801ddd6 <__gethex+0x26a>
 801de1a:	e7ee      	b.n	801ddfa <__gethex+0x28e>
 801de1c:	08020482 	.word	0x08020482
 801de20:	08020418 	.word	0x08020418
 801de24:	080204a7 	.word	0x080204a7
 801de28:	1e6f      	subs	r7, r5, #1
 801de2a:	f1b9 0f00 	cmp.w	r9, #0
 801de2e:	d130      	bne.n	801de92 <__gethex+0x326>
 801de30:	b127      	cbz	r7, 801de3c <__gethex+0x2d0>
 801de32:	4639      	mov	r1, r7
 801de34:	4620      	mov	r0, r4
 801de36:	f7fe f8b8 	bl	801bfaa <__any_on>
 801de3a:	4681      	mov	r9, r0
 801de3c:	117a      	asrs	r2, r7, #5
 801de3e:	2301      	movs	r3, #1
 801de40:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801de44:	f007 071f 	and.w	r7, r7, #31
 801de48:	40bb      	lsls	r3, r7
 801de4a:	4213      	tst	r3, r2
 801de4c:	4629      	mov	r1, r5
 801de4e:	4620      	mov	r0, r4
 801de50:	bf18      	it	ne
 801de52:	f049 0902 	orrne.w	r9, r9, #2
 801de56:	f7ff fe22 	bl	801da9e <rshift>
 801de5a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801de5e:	1b76      	subs	r6, r6, r5
 801de60:	2502      	movs	r5, #2
 801de62:	f1b9 0f00 	cmp.w	r9, #0
 801de66:	d047      	beq.n	801def8 <__gethex+0x38c>
 801de68:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801de6c:	2b02      	cmp	r3, #2
 801de6e:	d015      	beq.n	801de9c <__gethex+0x330>
 801de70:	2b03      	cmp	r3, #3
 801de72:	d017      	beq.n	801dea4 <__gethex+0x338>
 801de74:	2b01      	cmp	r3, #1
 801de76:	d109      	bne.n	801de8c <__gethex+0x320>
 801de78:	f019 0f02 	tst.w	r9, #2
 801de7c:	d006      	beq.n	801de8c <__gethex+0x320>
 801de7e:	f8da 3000 	ldr.w	r3, [sl]
 801de82:	ea49 0903 	orr.w	r9, r9, r3
 801de86:	f019 0f01 	tst.w	r9, #1
 801de8a:	d10e      	bne.n	801deaa <__gethex+0x33e>
 801de8c:	f045 0510 	orr.w	r5, r5, #16
 801de90:	e032      	b.n	801def8 <__gethex+0x38c>
 801de92:	f04f 0901 	mov.w	r9, #1
 801de96:	e7d1      	b.n	801de3c <__gethex+0x2d0>
 801de98:	2501      	movs	r5, #1
 801de9a:	e7e2      	b.n	801de62 <__gethex+0x2f6>
 801de9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801de9e:	f1c3 0301 	rsb	r3, r3, #1
 801dea2:	930f      	str	r3, [sp, #60]	@ 0x3c
 801dea4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801dea6:	2b00      	cmp	r3, #0
 801dea8:	d0f0      	beq.n	801de8c <__gethex+0x320>
 801deaa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801deae:	f104 0314 	add.w	r3, r4, #20
 801deb2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801deb6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801deba:	f04f 0c00 	mov.w	ip, #0
 801debe:	4618      	mov	r0, r3
 801dec0:	f853 2b04 	ldr.w	r2, [r3], #4
 801dec4:	f1b2 3fff 	cmp.w	r2, #4294967295
 801dec8:	d01b      	beq.n	801df02 <__gethex+0x396>
 801deca:	3201      	adds	r2, #1
 801decc:	6002      	str	r2, [r0, #0]
 801dece:	2d02      	cmp	r5, #2
 801ded0:	f104 0314 	add.w	r3, r4, #20
 801ded4:	d13c      	bne.n	801df50 <__gethex+0x3e4>
 801ded6:	f8d8 2000 	ldr.w	r2, [r8]
 801deda:	3a01      	subs	r2, #1
 801dedc:	42b2      	cmp	r2, r6
 801dede:	d109      	bne.n	801def4 <__gethex+0x388>
 801dee0:	1171      	asrs	r1, r6, #5
 801dee2:	2201      	movs	r2, #1
 801dee4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801dee8:	f006 061f 	and.w	r6, r6, #31
 801deec:	fa02 f606 	lsl.w	r6, r2, r6
 801def0:	421e      	tst	r6, r3
 801def2:	d13a      	bne.n	801df6a <__gethex+0x3fe>
 801def4:	f045 0520 	orr.w	r5, r5, #32
 801def8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801defa:	601c      	str	r4, [r3, #0]
 801defc:	9b02      	ldr	r3, [sp, #8]
 801defe:	601f      	str	r7, [r3, #0]
 801df00:	e6b0      	b.n	801dc64 <__gethex+0xf8>
 801df02:	4299      	cmp	r1, r3
 801df04:	f843 cc04 	str.w	ip, [r3, #-4]
 801df08:	d8d9      	bhi.n	801debe <__gethex+0x352>
 801df0a:	68a3      	ldr	r3, [r4, #8]
 801df0c:	459b      	cmp	fp, r3
 801df0e:	db17      	blt.n	801df40 <__gethex+0x3d4>
 801df10:	6861      	ldr	r1, [r4, #4]
 801df12:	9801      	ldr	r0, [sp, #4]
 801df14:	3101      	adds	r1, #1
 801df16:	f7fd fbbf 	bl	801b698 <_Balloc>
 801df1a:	4681      	mov	r9, r0
 801df1c:	b918      	cbnz	r0, 801df26 <__gethex+0x3ba>
 801df1e:	4b1a      	ldr	r3, [pc, #104]	@ (801df88 <__gethex+0x41c>)
 801df20:	4602      	mov	r2, r0
 801df22:	2184      	movs	r1, #132	@ 0x84
 801df24:	e6c5      	b.n	801dcb2 <__gethex+0x146>
 801df26:	6922      	ldr	r2, [r4, #16]
 801df28:	3202      	adds	r2, #2
 801df2a:	f104 010c 	add.w	r1, r4, #12
 801df2e:	0092      	lsls	r2, r2, #2
 801df30:	300c      	adds	r0, #12
 801df32:	f7fc fc2c 	bl	801a78e <memcpy>
 801df36:	4621      	mov	r1, r4
 801df38:	9801      	ldr	r0, [sp, #4]
 801df3a:	f7fd fbed 	bl	801b718 <_Bfree>
 801df3e:	464c      	mov	r4, r9
 801df40:	6923      	ldr	r3, [r4, #16]
 801df42:	1c5a      	adds	r2, r3, #1
 801df44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801df48:	6122      	str	r2, [r4, #16]
 801df4a:	2201      	movs	r2, #1
 801df4c:	615a      	str	r2, [r3, #20]
 801df4e:	e7be      	b.n	801dece <__gethex+0x362>
 801df50:	6922      	ldr	r2, [r4, #16]
 801df52:	455a      	cmp	r2, fp
 801df54:	dd0b      	ble.n	801df6e <__gethex+0x402>
 801df56:	2101      	movs	r1, #1
 801df58:	4620      	mov	r0, r4
 801df5a:	f7ff fda0 	bl	801da9e <rshift>
 801df5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801df62:	3701      	adds	r7, #1
 801df64:	42bb      	cmp	r3, r7
 801df66:	f6ff aee0 	blt.w	801dd2a <__gethex+0x1be>
 801df6a:	2501      	movs	r5, #1
 801df6c:	e7c2      	b.n	801def4 <__gethex+0x388>
 801df6e:	f016 061f 	ands.w	r6, r6, #31
 801df72:	d0fa      	beq.n	801df6a <__gethex+0x3fe>
 801df74:	4453      	add	r3, sl
 801df76:	f1c6 0620 	rsb	r6, r6, #32
 801df7a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801df7e:	f7fd fc7d 	bl	801b87c <__hi0bits>
 801df82:	42b0      	cmp	r0, r6
 801df84:	dbe7      	blt.n	801df56 <__gethex+0x3ea>
 801df86:	e7f0      	b.n	801df6a <__gethex+0x3fe>
 801df88:	08020418 	.word	0x08020418

0801df8c <L_shift>:
 801df8c:	f1c2 0208 	rsb	r2, r2, #8
 801df90:	0092      	lsls	r2, r2, #2
 801df92:	b570      	push	{r4, r5, r6, lr}
 801df94:	f1c2 0620 	rsb	r6, r2, #32
 801df98:	6843      	ldr	r3, [r0, #4]
 801df9a:	6804      	ldr	r4, [r0, #0]
 801df9c:	fa03 f506 	lsl.w	r5, r3, r6
 801dfa0:	432c      	orrs	r4, r5
 801dfa2:	40d3      	lsrs	r3, r2
 801dfa4:	6004      	str	r4, [r0, #0]
 801dfa6:	f840 3f04 	str.w	r3, [r0, #4]!
 801dfaa:	4288      	cmp	r0, r1
 801dfac:	d3f4      	bcc.n	801df98 <L_shift+0xc>
 801dfae:	bd70      	pop	{r4, r5, r6, pc}

0801dfb0 <__match>:
 801dfb0:	b530      	push	{r4, r5, lr}
 801dfb2:	6803      	ldr	r3, [r0, #0]
 801dfb4:	3301      	adds	r3, #1
 801dfb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801dfba:	b914      	cbnz	r4, 801dfc2 <__match+0x12>
 801dfbc:	6003      	str	r3, [r0, #0]
 801dfbe:	2001      	movs	r0, #1
 801dfc0:	bd30      	pop	{r4, r5, pc}
 801dfc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801dfc6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801dfca:	2d19      	cmp	r5, #25
 801dfcc:	bf98      	it	ls
 801dfce:	3220      	addls	r2, #32
 801dfd0:	42a2      	cmp	r2, r4
 801dfd2:	d0f0      	beq.n	801dfb6 <__match+0x6>
 801dfd4:	2000      	movs	r0, #0
 801dfd6:	e7f3      	b.n	801dfc0 <__match+0x10>

0801dfd8 <__hexnan>:
 801dfd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dfdc:	680b      	ldr	r3, [r1, #0]
 801dfde:	6801      	ldr	r1, [r0, #0]
 801dfe0:	115e      	asrs	r6, r3, #5
 801dfe2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801dfe6:	f013 031f 	ands.w	r3, r3, #31
 801dfea:	b087      	sub	sp, #28
 801dfec:	bf18      	it	ne
 801dfee:	3604      	addne	r6, #4
 801dff0:	2500      	movs	r5, #0
 801dff2:	1f37      	subs	r7, r6, #4
 801dff4:	4682      	mov	sl, r0
 801dff6:	4690      	mov	r8, r2
 801dff8:	9301      	str	r3, [sp, #4]
 801dffa:	f846 5c04 	str.w	r5, [r6, #-4]
 801dffe:	46b9      	mov	r9, r7
 801e000:	463c      	mov	r4, r7
 801e002:	9502      	str	r5, [sp, #8]
 801e004:	46ab      	mov	fp, r5
 801e006:	784a      	ldrb	r2, [r1, #1]
 801e008:	1c4b      	adds	r3, r1, #1
 801e00a:	9303      	str	r3, [sp, #12]
 801e00c:	b342      	cbz	r2, 801e060 <__hexnan+0x88>
 801e00e:	4610      	mov	r0, r2
 801e010:	9105      	str	r1, [sp, #20]
 801e012:	9204      	str	r2, [sp, #16]
 801e014:	f7ff fd95 	bl	801db42 <__hexdig_fun>
 801e018:	2800      	cmp	r0, #0
 801e01a:	d151      	bne.n	801e0c0 <__hexnan+0xe8>
 801e01c:	9a04      	ldr	r2, [sp, #16]
 801e01e:	9905      	ldr	r1, [sp, #20]
 801e020:	2a20      	cmp	r2, #32
 801e022:	d818      	bhi.n	801e056 <__hexnan+0x7e>
 801e024:	9b02      	ldr	r3, [sp, #8]
 801e026:	459b      	cmp	fp, r3
 801e028:	dd13      	ble.n	801e052 <__hexnan+0x7a>
 801e02a:	454c      	cmp	r4, r9
 801e02c:	d206      	bcs.n	801e03c <__hexnan+0x64>
 801e02e:	2d07      	cmp	r5, #7
 801e030:	dc04      	bgt.n	801e03c <__hexnan+0x64>
 801e032:	462a      	mov	r2, r5
 801e034:	4649      	mov	r1, r9
 801e036:	4620      	mov	r0, r4
 801e038:	f7ff ffa8 	bl	801df8c <L_shift>
 801e03c:	4544      	cmp	r4, r8
 801e03e:	d952      	bls.n	801e0e6 <__hexnan+0x10e>
 801e040:	2300      	movs	r3, #0
 801e042:	f1a4 0904 	sub.w	r9, r4, #4
 801e046:	f844 3c04 	str.w	r3, [r4, #-4]
 801e04a:	f8cd b008 	str.w	fp, [sp, #8]
 801e04e:	464c      	mov	r4, r9
 801e050:	461d      	mov	r5, r3
 801e052:	9903      	ldr	r1, [sp, #12]
 801e054:	e7d7      	b.n	801e006 <__hexnan+0x2e>
 801e056:	2a29      	cmp	r2, #41	@ 0x29
 801e058:	d157      	bne.n	801e10a <__hexnan+0x132>
 801e05a:	3102      	adds	r1, #2
 801e05c:	f8ca 1000 	str.w	r1, [sl]
 801e060:	f1bb 0f00 	cmp.w	fp, #0
 801e064:	d051      	beq.n	801e10a <__hexnan+0x132>
 801e066:	454c      	cmp	r4, r9
 801e068:	d206      	bcs.n	801e078 <__hexnan+0xa0>
 801e06a:	2d07      	cmp	r5, #7
 801e06c:	dc04      	bgt.n	801e078 <__hexnan+0xa0>
 801e06e:	462a      	mov	r2, r5
 801e070:	4649      	mov	r1, r9
 801e072:	4620      	mov	r0, r4
 801e074:	f7ff ff8a 	bl	801df8c <L_shift>
 801e078:	4544      	cmp	r4, r8
 801e07a:	d936      	bls.n	801e0ea <__hexnan+0x112>
 801e07c:	f1a8 0204 	sub.w	r2, r8, #4
 801e080:	4623      	mov	r3, r4
 801e082:	f853 1b04 	ldr.w	r1, [r3], #4
 801e086:	f842 1f04 	str.w	r1, [r2, #4]!
 801e08a:	429f      	cmp	r7, r3
 801e08c:	d2f9      	bcs.n	801e082 <__hexnan+0xaa>
 801e08e:	1b3b      	subs	r3, r7, r4
 801e090:	f023 0303 	bic.w	r3, r3, #3
 801e094:	3304      	adds	r3, #4
 801e096:	3401      	adds	r4, #1
 801e098:	3e03      	subs	r6, #3
 801e09a:	42b4      	cmp	r4, r6
 801e09c:	bf88      	it	hi
 801e09e:	2304      	movhi	r3, #4
 801e0a0:	4443      	add	r3, r8
 801e0a2:	2200      	movs	r2, #0
 801e0a4:	f843 2b04 	str.w	r2, [r3], #4
 801e0a8:	429f      	cmp	r7, r3
 801e0aa:	d2fb      	bcs.n	801e0a4 <__hexnan+0xcc>
 801e0ac:	683b      	ldr	r3, [r7, #0]
 801e0ae:	b91b      	cbnz	r3, 801e0b8 <__hexnan+0xe0>
 801e0b0:	4547      	cmp	r7, r8
 801e0b2:	d128      	bne.n	801e106 <__hexnan+0x12e>
 801e0b4:	2301      	movs	r3, #1
 801e0b6:	603b      	str	r3, [r7, #0]
 801e0b8:	2005      	movs	r0, #5
 801e0ba:	b007      	add	sp, #28
 801e0bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e0c0:	3501      	adds	r5, #1
 801e0c2:	2d08      	cmp	r5, #8
 801e0c4:	f10b 0b01 	add.w	fp, fp, #1
 801e0c8:	dd06      	ble.n	801e0d8 <__hexnan+0x100>
 801e0ca:	4544      	cmp	r4, r8
 801e0cc:	d9c1      	bls.n	801e052 <__hexnan+0x7a>
 801e0ce:	2300      	movs	r3, #0
 801e0d0:	f844 3c04 	str.w	r3, [r4, #-4]
 801e0d4:	2501      	movs	r5, #1
 801e0d6:	3c04      	subs	r4, #4
 801e0d8:	6822      	ldr	r2, [r4, #0]
 801e0da:	f000 000f 	and.w	r0, r0, #15
 801e0de:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801e0e2:	6020      	str	r0, [r4, #0]
 801e0e4:	e7b5      	b.n	801e052 <__hexnan+0x7a>
 801e0e6:	2508      	movs	r5, #8
 801e0e8:	e7b3      	b.n	801e052 <__hexnan+0x7a>
 801e0ea:	9b01      	ldr	r3, [sp, #4]
 801e0ec:	2b00      	cmp	r3, #0
 801e0ee:	d0dd      	beq.n	801e0ac <__hexnan+0xd4>
 801e0f0:	f1c3 0320 	rsb	r3, r3, #32
 801e0f4:	f04f 32ff 	mov.w	r2, #4294967295
 801e0f8:	40da      	lsrs	r2, r3
 801e0fa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801e0fe:	4013      	ands	r3, r2
 801e100:	f846 3c04 	str.w	r3, [r6, #-4]
 801e104:	e7d2      	b.n	801e0ac <__hexnan+0xd4>
 801e106:	3f04      	subs	r7, #4
 801e108:	e7d0      	b.n	801e0ac <__hexnan+0xd4>
 801e10a:	2004      	movs	r0, #4
 801e10c:	e7d5      	b.n	801e0ba <__hexnan+0xe2>

0801e10e <__ascii_mbtowc>:
 801e10e:	b082      	sub	sp, #8
 801e110:	b901      	cbnz	r1, 801e114 <__ascii_mbtowc+0x6>
 801e112:	a901      	add	r1, sp, #4
 801e114:	b142      	cbz	r2, 801e128 <__ascii_mbtowc+0x1a>
 801e116:	b14b      	cbz	r3, 801e12c <__ascii_mbtowc+0x1e>
 801e118:	7813      	ldrb	r3, [r2, #0]
 801e11a:	600b      	str	r3, [r1, #0]
 801e11c:	7812      	ldrb	r2, [r2, #0]
 801e11e:	1e10      	subs	r0, r2, #0
 801e120:	bf18      	it	ne
 801e122:	2001      	movne	r0, #1
 801e124:	b002      	add	sp, #8
 801e126:	4770      	bx	lr
 801e128:	4610      	mov	r0, r2
 801e12a:	e7fb      	b.n	801e124 <__ascii_mbtowc+0x16>
 801e12c:	f06f 0001 	mvn.w	r0, #1
 801e130:	e7f8      	b.n	801e124 <__ascii_mbtowc+0x16>

0801e132 <_malloc_usable_size_r>:
 801e132:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e136:	1f18      	subs	r0, r3, #4
 801e138:	2b00      	cmp	r3, #0
 801e13a:	bfbc      	itt	lt
 801e13c:	580b      	ldrlt	r3, [r1, r0]
 801e13e:	18c0      	addlt	r0, r0, r3
 801e140:	4770      	bx	lr
	...

0801e144 <_strtoul_l.isra.0>:
 801e144:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e148:	4e34      	ldr	r6, [pc, #208]	@ (801e21c <_strtoul_l.isra.0+0xd8>)
 801e14a:	4686      	mov	lr, r0
 801e14c:	460d      	mov	r5, r1
 801e14e:	4628      	mov	r0, r5
 801e150:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e154:	5d37      	ldrb	r7, [r6, r4]
 801e156:	f017 0708 	ands.w	r7, r7, #8
 801e15a:	d1f8      	bne.n	801e14e <_strtoul_l.isra.0+0xa>
 801e15c:	2c2d      	cmp	r4, #45	@ 0x2d
 801e15e:	d110      	bne.n	801e182 <_strtoul_l.isra.0+0x3e>
 801e160:	782c      	ldrb	r4, [r5, #0]
 801e162:	2701      	movs	r7, #1
 801e164:	1c85      	adds	r5, r0, #2
 801e166:	f033 0010 	bics.w	r0, r3, #16
 801e16a:	d115      	bne.n	801e198 <_strtoul_l.isra.0+0x54>
 801e16c:	2c30      	cmp	r4, #48	@ 0x30
 801e16e:	d10d      	bne.n	801e18c <_strtoul_l.isra.0+0x48>
 801e170:	7828      	ldrb	r0, [r5, #0]
 801e172:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801e176:	2858      	cmp	r0, #88	@ 0x58
 801e178:	d108      	bne.n	801e18c <_strtoul_l.isra.0+0x48>
 801e17a:	786c      	ldrb	r4, [r5, #1]
 801e17c:	3502      	adds	r5, #2
 801e17e:	2310      	movs	r3, #16
 801e180:	e00a      	b.n	801e198 <_strtoul_l.isra.0+0x54>
 801e182:	2c2b      	cmp	r4, #43	@ 0x2b
 801e184:	bf04      	itt	eq
 801e186:	782c      	ldrbeq	r4, [r5, #0]
 801e188:	1c85      	addeq	r5, r0, #2
 801e18a:	e7ec      	b.n	801e166 <_strtoul_l.isra.0+0x22>
 801e18c:	2b00      	cmp	r3, #0
 801e18e:	d1f6      	bne.n	801e17e <_strtoul_l.isra.0+0x3a>
 801e190:	2c30      	cmp	r4, #48	@ 0x30
 801e192:	bf14      	ite	ne
 801e194:	230a      	movne	r3, #10
 801e196:	2308      	moveq	r3, #8
 801e198:	f04f 38ff 	mov.w	r8, #4294967295
 801e19c:	2600      	movs	r6, #0
 801e19e:	fbb8 f8f3 	udiv	r8, r8, r3
 801e1a2:	fb03 f908 	mul.w	r9, r3, r8
 801e1a6:	ea6f 0909 	mvn.w	r9, r9
 801e1aa:	4630      	mov	r0, r6
 801e1ac:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801e1b0:	f1bc 0f09 	cmp.w	ip, #9
 801e1b4:	d810      	bhi.n	801e1d8 <_strtoul_l.isra.0+0x94>
 801e1b6:	4664      	mov	r4, ip
 801e1b8:	42a3      	cmp	r3, r4
 801e1ba:	dd1e      	ble.n	801e1fa <_strtoul_l.isra.0+0xb6>
 801e1bc:	f1b6 3fff 	cmp.w	r6, #4294967295
 801e1c0:	d007      	beq.n	801e1d2 <_strtoul_l.isra.0+0x8e>
 801e1c2:	4580      	cmp	r8, r0
 801e1c4:	d316      	bcc.n	801e1f4 <_strtoul_l.isra.0+0xb0>
 801e1c6:	d101      	bne.n	801e1cc <_strtoul_l.isra.0+0x88>
 801e1c8:	45a1      	cmp	r9, r4
 801e1ca:	db13      	blt.n	801e1f4 <_strtoul_l.isra.0+0xb0>
 801e1cc:	fb00 4003 	mla	r0, r0, r3, r4
 801e1d0:	2601      	movs	r6, #1
 801e1d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e1d6:	e7e9      	b.n	801e1ac <_strtoul_l.isra.0+0x68>
 801e1d8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801e1dc:	f1bc 0f19 	cmp.w	ip, #25
 801e1e0:	d801      	bhi.n	801e1e6 <_strtoul_l.isra.0+0xa2>
 801e1e2:	3c37      	subs	r4, #55	@ 0x37
 801e1e4:	e7e8      	b.n	801e1b8 <_strtoul_l.isra.0+0x74>
 801e1e6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801e1ea:	f1bc 0f19 	cmp.w	ip, #25
 801e1ee:	d804      	bhi.n	801e1fa <_strtoul_l.isra.0+0xb6>
 801e1f0:	3c57      	subs	r4, #87	@ 0x57
 801e1f2:	e7e1      	b.n	801e1b8 <_strtoul_l.isra.0+0x74>
 801e1f4:	f04f 36ff 	mov.w	r6, #4294967295
 801e1f8:	e7eb      	b.n	801e1d2 <_strtoul_l.isra.0+0x8e>
 801e1fa:	1c73      	adds	r3, r6, #1
 801e1fc:	d106      	bne.n	801e20c <_strtoul_l.isra.0+0xc8>
 801e1fe:	2322      	movs	r3, #34	@ 0x22
 801e200:	f8ce 3000 	str.w	r3, [lr]
 801e204:	4630      	mov	r0, r6
 801e206:	b932      	cbnz	r2, 801e216 <_strtoul_l.isra.0+0xd2>
 801e208:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e20c:	b107      	cbz	r7, 801e210 <_strtoul_l.isra.0+0xcc>
 801e20e:	4240      	negs	r0, r0
 801e210:	2a00      	cmp	r2, #0
 801e212:	d0f9      	beq.n	801e208 <_strtoul_l.isra.0+0xc4>
 801e214:	b106      	cbz	r6, 801e218 <_strtoul_l.isra.0+0xd4>
 801e216:	1e69      	subs	r1, r5, #1
 801e218:	6011      	str	r1, [r2, #0]
 801e21a:	e7f5      	b.n	801e208 <_strtoul_l.isra.0+0xc4>
 801e21c:	08020a79 	.word	0x08020a79

0801e220 <_strtoul_r>:
 801e220:	f7ff bf90 	b.w	801e144 <_strtoul_l.isra.0>

0801e224 <__ascii_wctomb>:
 801e224:	4603      	mov	r3, r0
 801e226:	4608      	mov	r0, r1
 801e228:	b141      	cbz	r1, 801e23c <__ascii_wctomb+0x18>
 801e22a:	2aff      	cmp	r2, #255	@ 0xff
 801e22c:	d904      	bls.n	801e238 <__ascii_wctomb+0x14>
 801e22e:	228a      	movs	r2, #138	@ 0x8a
 801e230:	601a      	str	r2, [r3, #0]
 801e232:	f04f 30ff 	mov.w	r0, #4294967295
 801e236:	4770      	bx	lr
 801e238:	700a      	strb	r2, [r1, #0]
 801e23a:	2001      	movs	r0, #1
 801e23c:	4770      	bx	lr

0801e23e <_raise_r>:
 801e23e:	291f      	cmp	r1, #31
 801e240:	b538      	push	{r3, r4, r5, lr}
 801e242:	4605      	mov	r5, r0
 801e244:	460c      	mov	r4, r1
 801e246:	d904      	bls.n	801e252 <_raise_r+0x14>
 801e248:	2316      	movs	r3, #22
 801e24a:	6003      	str	r3, [r0, #0]
 801e24c:	f04f 30ff 	mov.w	r0, #4294967295
 801e250:	bd38      	pop	{r3, r4, r5, pc}
 801e252:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801e254:	b112      	cbz	r2, 801e25c <_raise_r+0x1e>
 801e256:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801e25a:	b94b      	cbnz	r3, 801e270 <_raise_r+0x32>
 801e25c:	4628      	mov	r0, r5
 801e25e:	f000 f831 	bl	801e2c4 <_getpid_r>
 801e262:	4622      	mov	r2, r4
 801e264:	4601      	mov	r1, r0
 801e266:	4628      	mov	r0, r5
 801e268:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e26c:	f000 b818 	b.w	801e2a0 <_kill_r>
 801e270:	2b01      	cmp	r3, #1
 801e272:	d00a      	beq.n	801e28a <_raise_r+0x4c>
 801e274:	1c59      	adds	r1, r3, #1
 801e276:	d103      	bne.n	801e280 <_raise_r+0x42>
 801e278:	2316      	movs	r3, #22
 801e27a:	6003      	str	r3, [r0, #0]
 801e27c:	2001      	movs	r0, #1
 801e27e:	e7e7      	b.n	801e250 <_raise_r+0x12>
 801e280:	2100      	movs	r1, #0
 801e282:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801e286:	4620      	mov	r0, r4
 801e288:	4798      	blx	r3
 801e28a:	2000      	movs	r0, #0
 801e28c:	e7e0      	b.n	801e250 <_raise_r+0x12>
	...

0801e290 <raise>:
 801e290:	4b02      	ldr	r3, [pc, #8]	@ (801e29c <raise+0xc>)
 801e292:	4601      	mov	r1, r0
 801e294:	6818      	ldr	r0, [r3, #0]
 801e296:	f7ff bfd2 	b.w	801e23e <_raise_r>
 801e29a:	bf00      	nop
 801e29c:	20000160 	.word	0x20000160

0801e2a0 <_kill_r>:
 801e2a0:	b538      	push	{r3, r4, r5, lr}
 801e2a2:	4d07      	ldr	r5, [pc, #28]	@ (801e2c0 <_kill_r+0x20>)
 801e2a4:	2300      	movs	r3, #0
 801e2a6:	4604      	mov	r4, r0
 801e2a8:	4608      	mov	r0, r1
 801e2aa:	4611      	mov	r1, r2
 801e2ac:	602b      	str	r3, [r5, #0]
 801e2ae:	f7eb fa09 	bl	80096c4 <_kill>
 801e2b2:	1c43      	adds	r3, r0, #1
 801e2b4:	d102      	bne.n	801e2bc <_kill_r+0x1c>
 801e2b6:	682b      	ldr	r3, [r5, #0]
 801e2b8:	b103      	cbz	r3, 801e2bc <_kill_r+0x1c>
 801e2ba:	6023      	str	r3, [r4, #0]
 801e2bc:	bd38      	pop	{r3, r4, r5, pc}
 801e2be:	bf00      	nop
 801e2c0:	2000c940 	.word	0x2000c940

0801e2c4 <_getpid_r>:
 801e2c4:	f7eb b9f6 	b.w	80096b4 <_getpid>

0801e2c8 <_init>:
 801e2c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e2ca:	bf00      	nop
 801e2cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e2ce:	bc08      	pop	{r3}
 801e2d0:	469e      	mov	lr, r3
 801e2d2:	4770      	bx	lr

0801e2d4 <_fini>:
 801e2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e2d6:	bf00      	nop
 801e2d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e2da:	bc08      	pop	{r3}
 801e2dc:	469e      	mov	lr, r3
 801e2de:	4770      	bx	lr
