{
  "module_name": "vega12_hwmgr.c",
  "hash_id": "be87f71799b1a60d596aea6872ff678a32a05717ac90f7f208bd057d80c37319",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/hwmgr/vega12_hwmgr.c",
  "human_readable_source": " \n\n#include <linux/delay.h>\n#include <linux/module.h>\n#include <linux/slab.h>\n\n#include \"hwmgr.h\"\n#include \"amd_powerplay.h\"\n#include \"vega12_smumgr.h\"\n#include \"hardwaremanager.h\"\n#include \"ppatomfwctrl.h\"\n#include \"atomfirmware.h\"\n#include \"cgs_common.h\"\n#include \"vega12_inc.h\"\n#include \"pppcielanes.h\"\n#include \"vega12_hwmgr.h\"\n#include \"vega12_processpptables.h\"\n#include \"vega12_pptable.h\"\n#include \"vega12_thermal.h\"\n#include \"vega12_ppsmc.h\"\n#include \"pp_debug.h\"\n#include \"amd_pcie_helpers.h\"\n#include \"ppinterrupt.h\"\n#include \"pp_overdriver.h\"\n#include \"pp_thermal.h\"\n#include \"vega12_baco.h\"\n\n#define smnPCIE_LC_SPEED_CNTL\t\t\t0x11140290\n#define smnPCIE_LC_LINK_WIDTH_CNTL\t\t0x11140288\n\n#define LINK_WIDTH_MAX\t\t\t\t6\n#define LINK_SPEED_MAX\t\t\t\t3\nstatic const int link_width[] = {0, 1, 2, 4, 8, 12, 16};\nstatic const int link_speed[] = {25, 50, 80, 160};\n\nstatic int vega12_force_clock_level(struct pp_hwmgr *hwmgr,\n\t\tenum pp_clock_type type, uint32_t mask);\nstatic int vega12_get_clock_ranges(struct pp_hwmgr *hwmgr,\n\t\tuint32_t *clock,\n\t\tPPCLK_e clock_select,\n\t\tbool max);\n\nstatic void vega12_set_default_registry_data(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\n\tdata->gfxclk_average_alpha = PPVEGA12_VEGA12GFXCLKAVERAGEALPHA_DFLT;\n\tdata->socclk_average_alpha = PPVEGA12_VEGA12SOCCLKAVERAGEALPHA_DFLT;\n\tdata->uclk_average_alpha = PPVEGA12_VEGA12UCLKCLKAVERAGEALPHA_DFLT;\n\tdata->gfx_activity_average_alpha = PPVEGA12_VEGA12GFXACTIVITYAVERAGEALPHA_DFLT;\n\tdata->lowest_uclk_reserved_for_ulv = PPVEGA12_VEGA12LOWESTUCLKRESERVEDFORULV_DFLT;\n\n\tdata->display_voltage_mode = PPVEGA12_VEGA12DISPLAYVOLTAGEMODE_DFLT;\n\tdata->dcef_clk_quad_eqn_a = PPREGKEY_VEGA12QUADRATICEQUATION_DFLT;\n\tdata->dcef_clk_quad_eqn_b = PPREGKEY_VEGA12QUADRATICEQUATION_DFLT;\n\tdata->dcef_clk_quad_eqn_c = PPREGKEY_VEGA12QUADRATICEQUATION_DFLT;\n\tdata->disp_clk_quad_eqn_a = PPREGKEY_VEGA12QUADRATICEQUATION_DFLT;\n\tdata->disp_clk_quad_eqn_b = PPREGKEY_VEGA12QUADRATICEQUATION_DFLT;\n\tdata->disp_clk_quad_eqn_c = PPREGKEY_VEGA12QUADRATICEQUATION_DFLT;\n\tdata->pixel_clk_quad_eqn_a = PPREGKEY_VEGA12QUADRATICEQUATION_DFLT;\n\tdata->pixel_clk_quad_eqn_b = PPREGKEY_VEGA12QUADRATICEQUATION_DFLT;\n\tdata->pixel_clk_quad_eqn_c = PPREGKEY_VEGA12QUADRATICEQUATION_DFLT;\n\tdata->phy_clk_quad_eqn_a = PPREGKEY_VEGA12QUADRATICEQUATION_DFLT;\n\tdata->phy_clk_quad_eqn_b = PPREGKEY_VEGA12QUADRATICEQUATION_DFLT;\n\tdata->phy_clk_quad_eqn_c = PPREGKEY_VEGA12QUADRATICEQUATION_DFLT;\n\n\tdata->registry_data.disallowed_features = 0x0;\n\tdata->registry_data.od_state_in_dc_support = 0;\n\tdata->registry_data.thermal_support = 1;\n\tdata->registry_data.skip_baco_hardware = 0;\n\n\tdata->registry_data.log_avfs_param = 0;\n\tdata->registry_data.sclk_throttle_low_notification = 1;\n\tdata->registry_data.force_dpm_high = 0;\n\tdata->registry_data.stable_pstate_sclk_dpm_percentage = 75;\n\n\tdata->registry_data.didt_support = 0;\n\tif (data->registry_data.didt_support) {\n\t\tdata->registry_data.didt_mode = 6;\n\t\tdata->registry_data.sq_ramping_support = 1;\n\t\tdata->registry_data.db_ramping_support = 0;\n\t\tdata->registry_data.td_ramping_support = 0;\n\t\tdata->registry_data.tcp_ramping_support = 0;\n\t\tdata->registry_data.dbr_ramping_support = 0;\n\t\tdata->registry_data.edc_didt_support = 1;\n\t\tdata->registry_data.gc_didt_support = 0;\n\t\tdata->registry_data.psm_didt_support = 0;\n\t}\n\n\tdata->registry_data.pcie_lane_override = 0xff;\n\tdata->registry_data.pcie_speed_override = 0xff;\n\tdata->registry_data.pcie_clock_override = 0xffffffff;\n\tdata->registry_data.regulator_hot_gpio_support = 1;\n\tdata->registry_data.ac_dc_switch_gpio_support = 0;\n\tdata->registry_data.quick_transition_support = 0;\n\tdata->registry_data.zrpm_start_temp = 0xffff;\n\tdata->registry_data.zrpm_stop_temp = 0xffff;\n\tdata->registry_data.odn_feature_enable = 1;\n\tdata->registry_data.disable_water_mark = 0;\n\tdata->registry_data.disable_pp_tuning = 0;\n\tdata->registry_data.disable_xlpp_tuning = 0;\n\tdata->registry_data.disable_workload_policy = 0;\n\tdata->registry_data.perf_ui_tuning_profile_turbo = 0x19190F0F;\n\tdata->registry_data.perf_ui_tuning_profile_powerSave = 0x19191919;\n\tdata->registry_data.perf_ui_tuning_profile_xl = 0x00000F0A;\n\tdata->registry_data.force_workload_policy_mask = 0;\n\tdata->registry_data.disable_3d_fs_detection = 0;\n\tdata->registry_data.fps_support = 1;\n\tdata->registry_data.disable_auto_wattman = 1;\n\tdata->registry_data.auto_wattman_debug = 0;\n\tdata->registry_data.auto_wattman_sample_period = 100;\n\tdata->registry_data.auto_wattman_threshold = 50;\n\tdata->registry_data.pcie_dpm_key_disabled = !(hwmgr->feature_mask & PP_PCIE_DPM_MASK);\n}\n\nstatic int vega12_set_features_platform_caps(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tstruct amdgpu_device *adev = hwmgr->adev;\n\n\tif (data->vddci_control == VEGA12_VOLTAGE_CONTROL_NONE)\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_ControlVDDCI);\n\n\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_TablelessHardwareInterface);\n\n\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_EnableSMU7ThermalManagement);\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_UVD) {\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_UVDPowerGating);\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_UVDDynamicPowerGating);\n\t}\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_VCE)\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_VCEPowerGating);\n\n\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_UnTabledHardwareInterface);\n\n\tif (data->registry_data.odn_feature_enable)\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_ODNinACSupport);\n\telse {\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_OD6inACSupport);\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_OD6PlusinACSupport);\n\t}\n\n\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_ActivityReporting);\n\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_FanSpeedInTableIsRPM);\n\n\tif (data->registry_data.od_state_in_dc_support) {\n\t\tif (data->registry_data.odn_feature_enable)\n\t\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\t\tPHM_PlatformCaps_ODNinDCSupport);\n\t\telse {\n\t\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\t\tPHM_PlatformCaps_OD6inDCSupport);\n\t\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\t\tPHM_PlatformCaps_OD6PlusinDCSupport);\n\t\t}\n\t}\n\n\tif (data->registry_data.thermal_support\n\t\t\t&& data->registry_data.fuzzy_fan_control_support\n\t\t\t&& hwmgr->thermal_controller.advanceFanControlParameters.usTMax)\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_ODFuzzyFanControlSupport);\n\n\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_DynamicPowerManagement);\n\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_SMC);\n\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_ThermalPolicyDelay);\n\n\tif (data->registry_data.force_dpm_high)\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_ExclusiveModeAlwaysHigh);\n\n\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_DynamicUVDState);\n\n\tif (data->registry_data.sclk_throttle_low_notification)\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_SclkThrottleLowNotification);\n\n\t \n\t \n\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_PowerContainment);\n\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_DiDtSupport);\n\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_SQRamping);\n\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_DBRamping);\n\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_TDRamping);\n\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_TCPRamping);\n\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_DBRRamping);\n\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_DiDtEDCEnable);\n\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_GCEDC);\n\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_PSM);\n\n\tif (data->registry_data.didt_support) {\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_DiDtSupport);\n\t\tif (data->registry_data.sq_ramping_support)\n\t\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_SQRamping);\n\t\tif (data->registry_data.db_ramping_support)\n\t\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_DBRamping);\n\t\tif (data->registry_data.td_ramping_support)\n\t\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_TDRamping);\n\t\tif (data->registry_data.tcp_ramping_support)\n\t\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_TCPRamping);\n\t\tif (data->registry_data.dbr_ramping_support)\n\t\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_DBRRamping);\n\t\tif (data->registry_data.edc_didt_support)\n\t\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_DiDtEDCEnable);\n\t\tif (data->registry_data.gc_didt_support)\n\t\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_GCEDC);\n\t\tif (data->registry_data.psm_didt_support)\n\t\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_PSM);\n\t}\n\n\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\tPHM_PlatformCaps_RegulatorHot);\n\n\tif (data->registry_data.ac_dc_switch_gpio_support) {\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_AutomaticDCTransition);\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_SMCtoPPLIBAcdcGpioScheme);\n\t}\n\n\tif (data->registry_data.quick_transition_support) {\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_AutomaticDCTransition);\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_SMCtoPPLIBAcdcGpioScheme);\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_Falcon_QuickTransition);\n\t}\n\n\tif (data->lowest_uclk_reserved_for_ulv != PPVEGA12_VEGA12LOWESTUCLKRESERVEDFORULV_DFLT) {\n\t\tphm_cap_unset(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_LowestUclkReservedForUlv);\n\t\tif (data->lowest_uclk_reserved_for_ulv == 1)\n\t\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\t\tPHM_PlatformCaps_LowestUclkReservedForUlv);\n\t}\n\n\tif (data->registry_data.custom_fan_support)\n\t\tphm_cap_set(hwmgr->platform_descriptor.platformCaps,\n\t\t\t\tPHM_PlatformCaps_CustomFanControlSupport);\n\n\treturn 0;\n}\n\nstatic void vega12_init_dpm_defaults(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tstruct amdgpu_device *adev = hwmgr->adev;\n\tuint32_t top32, bottom32;\n\tint i;\n\n\tdata->smu_features[GNLD_DPM_PREFETCHER].smu_feature_id =\n\t\t\tFEATURE_DPM_PREFETCHER_BIT;\n\tdata->smu_features[GNLD_DPM_GFXCLK].smu_feature_id =\n\t\t\tFEATURE_DPM_GFXCLK_BIT;\n\tdata->smu_features[GNLD_DPM_UCLK].smu_feature_id =\n\t\t\tFEATURE_DPM_UCLK_BIT;\n\tdata->smu_features[GNLD_DPM_SOCCLK].smu_feature_id =\n\t\t\tFEATURE_DPM_SOCCLK_BIT;\n\tdata->smu_features[GNLD_DPM_UVD].smu_feature_id =\n\t\t\tFEATURE_DPM_UVD_BIT;\n\tdata->smu_features[GNLD_DPM_VCE].smu_feature_id =\n\t\t\tFEATURE_DPM_VCE_BIT;\n\tdata->smu_features[GNLD_ULV].smu_feature_id =\n\t\t\tFEATURE_ULV_BIT;\n\tdata->smu_features[GNLD_DPM_MP0CLK].smu_feature_id =\n\t\t\tFEATURE_DPM_MP0CLK_BIT;\n\tdata->smu_features[GNLD_DPM_LINK].smu_feature_id =\n\t\t\tFEATURE_DPM_LINK_BIT;\n\tdata->smu_features[GNLD_DPM_DCEFCLK].smu_feature_id =\n\t\t\tFEATURE_DPM_DCEFCLK_BIT;\n\tdata->smu_features[GNLD_DS_GFXCLK].smu_feature_id =\n\t\t\tFEATURE_DS_GFXCLK_BIT;\n\tdata->smu_features[GNLD_DS_SOCCLK].smu_feature_id =\n\t\t\tFEATURE_DS_SOCCLK_BIT;\n\tdata->smu_features[GNLD_DS_LCLK].smu_feature_id =\n\t\t\tFEATURE_DS_LCLK_BIT;\n\tdata->smu_features[GNLD_PPT].smu_feature_id =\n\t\t\tFEATURE_PPT_BIT;\n\tdata->smu_features[GNLD_TDC].smu_feature_id =\n\t\t\tFEATURE_TDC_BIT;\n\tdata->smu_features[GNLD_THERMAL].smu_feature_id =\n\t\t\tFEATURE_THERMAL_BIT;\n\tdata->smu_features[GNLD_GFX_PER_CU_CG].smu_feature_id =\n\t\t\tFEATURE_GFX_PER_CU_CG_BIT;\n\tdata->smu_features[GNLD_RM].smu_feature_id =\n\t\t\tFEATURE_RM_BIT;\n\tdata->smu_features[GNLD_DS_DCEFCLK].smu_feature_id =\n\t\t\tFEATURE_DS_DCEFCLK_BIT;\n\tdata->smu_features[GNLD_ACDC].smu_feature_id =\n\t\t\tFEATURE_ACDC_BIT;\n\tdata->smu_features[GNLD_VR0HOT].smu_feature_id =\n\t\t\tFEATURE_VR0HOT_BIT;\n\tdata->smu_features[GNLD_VR1HOT].smu_feature_id =\n\t\t\tFEATURE_VR1HOT_BIT;\n\tdata->smu_features[GNLD_FW_CTF].smu_feature_id =\n\t\t\tFEATURE_FW_CTF_BIT;\n\tdata->smu_features[GNLD_LED_DISPLAY].smu_feature_id =\n\t\t\tFEATURE_LED_DISPLAY_BIT;\n\tdata->smu_features[GNLD_FAN_CONTROL].smu_feature_id =\n\t\t\tFEATURE_FAN_CONTROL_BIT;\n\tdata->smu_features[GNLD_DIDT].smu_feature_id = FEATURE_GFX_EDC_BIT;\n\tdata->smu_features[GNLD_GFXOFF].smu_feature_id = FEATURE_GFXOFF_BIT;\n\tdata->smu_features[GNLD_CG].smu_feature_id = FEATURE_CG_BIT;\n\tdata->smu_features[GNLD_ACG].smu_feature_id = FEATURE_ACG_BIT;\n\n\tfor (i = 0; i < GNLD_FEATURES_MAX; i++) {\n\t\tdata->smu_features[i].smu_feature_bitmap =\n\t\t\t(uint64_t)(1ULL << data->smu_features[i].smu_feature_id);\n\t\tdata->smu_features[i].allowed =\n\t\t\t((data->registry_data.disallowed_features >> i) & 1) ?\n\t\t\tfalse : true;\n\t}\n\n\t \n\tsmum_send_msg_to_smc(hwmgr, PPSMC_MSG_ReadSerialNumTop32, &top32);\n\tsmum_send_msg_to_smc(hwmgr, PPSMC_MSG_ReadSerialNumBottom32, &bottom32);\n\n\tadev->unique_id = ((uint64_t)bottom32 << 32) | top32;\n}\n\nstatic int vega12_set_private_data_based_on_pptable(struct pp_hwmgr *hwmgr)\n{\n\treturn 0;\n}\n\nstatic int vega12_hwmgr_backend_fini(struct pp_hwmgr *hwmgr)\n{\n\tkfree(hwmgr->backend);\n\thwmgr->backend = NULL;\n\n\treturn 0;\n}\n\nstatic int vega12_hwmgr_backend_init(struct pp_hwmgr *hwmgr)\n{\n\tint result = 0;\n\tstruct vega12_hwmgr *data;\n\tstruct amdgpu_device *adev = hwmgr->adev;\n\n\tdata = kzalloc(sizeof(struct vega12_hwmgr), GFP_KERNEL);\n\tif (data == NULL)\n\t\treturn -ENOMEM;\n\n\thwmgr->backend = data;\n\n\tvega12_set_default_registry_data(hwmgr);\n\n\tdata->disable_dpm_mask = 0xff;\n\tdata->workload_mask = 0xff;\n\n\t \n\tdata->vddc_control = VEGA12_VOLTAGE_CONTROL_NONE;\n\tdata->mvdd_control = VEGA12_VOLTAGE_CONTROL_NONE;\n\tdata->vddci_control = VEGA12_VOLTAGE_CONTROL_NONE;\n\n\tdata->water_marks_bitmap = 0;\n\tdata->avfs_exist = false;\n\n\tvega12_set_features_platform_caps(hwmgr);\n\n\tvega12_init_dpm_defaults(hwmgr);\n\n\t \n\tvega12_set_private_data_based_on_pptable(hwmgr);\n\n\tdata->is_tlu_enabled = false;\n\n\thwmgr->platform_descriptor.hardwareActivityPerformanceLevels =\n\t\t\tVEGA12_MAX_HARDWARE_POWERLEVELS;\n\thwmgr->platform_descriptor.hardwarePerformanceLevels = 2;\n\thwmgr->platform_descriptor.minimumClocksReductionPercentage = 50;\n\n\thwmgr->platform_descriptor.vbiosInterruptId = 0x20000400;  \n\t \n\thwmgr->platform_descriptor.clockStep.engineClock = 500;\n\thwmgr->platform_descriptor.clockStep.memoryClock = 500;\n\n\tdata->total_active_cus = adev->gfx.cu_info.number;\n\t \n\tdata->odn_fan_table.target_fan_speed =\n\t\t\thwmgr->thermal_controller.advanceFanControlParameters.usMaxFanRPM;\n\tdata->odn_fan_table.target_temperature =\n\t\t\thwmgr->thermal_controller.advanceFanControlParameters.ucTargetTemperature;\n\tdata->odn_fan_table.min_performance_clock =\n\t\t\thwmgr->thermal_controller.advanceFanControlParameters.ulMinFanSCLKAcousticLimit;\n\tdata->odn_fan_table.min_fan_limit =\n\t\t\thwmgr->thermal_controller.advanceFanControlParameters.usFanPWMMinLimit *\n\t\t\thwmgr->thermal_controller.fanInfo.ulMaxRPM / 100;\n\n\tif (hwmgr->feature_mask & PP_GFXOFF_MASK)\n\t\tdata->gfxoff_controlled_by_driver = true;\n\telse\n\t\tdata->gfxoff_controlled_by_driver = false;\n\n\treturn result;\n}\n\nstatic int vega12_init_sclk_threshold(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\n\tdata->low_sclk_interrupt_threshold = 0;\n\n\treturn 0;\n}\n\nstatic int vega12_setup_asic_task(struct pp_hwmgr *hwmgr)\n{\n\tPP_ASSERT_WITH_CODE(!vega12_init_sclk_threshold(hwmgr),\n\t\t\t\"Failed to init sclk threshold!\",\n\t\t\treturn -EINVAL);\n\n\treturn 0;\n}\n\n \nstatic void vega12_init_dpm_state(struct vega12_dpm_state *dpm_state)\n{\n\tdpm_state->soft_min_level = 0x0;\n\tdpm_state->soft_max_level = 0xffff;\n\tdpm_state->hard_min_level = 0x0;\n\tdpm_state->hard_max_level = 0xffff;\n}\n\nstatic int vega12_override_pcie_parameters(struct pp_hwmgr *hwmgr)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)(hwmgr->adev);\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tuint32_t pcie_gen = 0, pcie_width = 0, smu_pcie_arg, pcie_gen_arg, pcie_width_arg;\n\tPPTable_t *pp_table = &(data->smc_state_table.pp_table);\n\tint i;\n\tint ret;\n\n\tif (adev->pm.pcie_gen_mask & CAIL_PCIE_LINK_SPEED_SUPPORT_GEN4)\n\t\tpcie_gen = 3;\n\telse if (adev->pm.pcie_gen_mask & CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3)\n\t\tpcie_gen = 2;\n\telse if (adev->pm.pcie_gen_mask & CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2)\n\t\tpcie_gen = 1;\n\telse if (adev->pm.pcie_gen_mask & CAIL_PCIE_LINK_SPEED_SUPPORT_GEN1)\n\t\tpcie_gen = 0;\n\n\tif (adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X16)\n\t\tpcie_width = 6;\n\telse if (adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X12)\n\t\tpcie_width = 5;\n\telse if (adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X8)\n\t\tpcie_width = 4;\n\telse if (adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X4)\n\t\tpcie_width = 3;\n\telse if (adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X2)\n\t\tpcie_width = 2;\n\telse if (adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X1)\n\t\tpcie_width = 1;\n\n\t \n\tfor (i = 0; i < NUM_LINK_LEVELS; i++) {\n\t\tpcie_gen_arg = (pp_table->PcieGenSpeed[i] > pcie_gen) ? pcie_gen :\n\t\t\tpp_table->PcieGenSpeed[i];\n\t\tpcie_width_arg = (pp_table->PcieLaneCount[i] > pcie_width) ? pcie_width :\n\t\t\tpp_table->PcieLaneCount[i];\n\n\t\tif (pcie_gen_arg != pp_table->PcieGenSpeed[i] || pcie_width_arg !=\n\t\t    pp_table->PcieLaneCount[i]) {\n\t\t\tsmu_pcie_arg = (i << 16) | (pcie_gen_arg << 8) | pcie_width_arg;\n\t\t\tret = smum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\tPPSMC_MSG_OverridePcieParameters, smu_pcie_arg,\n\t\t\t\tNULL);\n\t\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\t\"[OverridePcieParameters] Attempt to override pcie params failed!\",\n\t\t\t\treturn ret);\n\t\t}\n\n\t\t \n\t\tpp_table->PcieGenSpeed[i] = pcie_gen_arg;\n\t\tpp_table->PcieLaneCount[i] = pcie_width_arg;\n\t}\n\n\t \n\tif (data->registry_data.pcie_dpm_key_disabled) {\n\t\tfor (i = 0; i < NUM_LINK_LEVELS; i++) {\n\t\t\tsmu_pcie_arg = (i << 16) | (pcie_gen << 8) | pcie_width;\n\t\t\tret = smum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\tPPSMC_MSG_OverridePcieParameters, smu_pcie_arg,\n\t\t\t\tNULL);\n\t\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\t\"[OverridePcieParameters] Attempt to override pcie params failed!\",\n\t\t\t\treturn ret);\n\n\t\t\tpp_table->PcieGenSpeed[i] = pcie_gen;\n\t\t\tpp_table->PcieLaneCount[i] = pcie_width;\n\t\t}\n\t\tret = vega12_enable_smc_features(hwmgr,\n\t\t\t\tfalse,\n\t\t\t\tdata->smu_features[GNLD_DPM_LINK].smu_feature_bitmap);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\t\"Attempt to Disable DPM LINK Failed!\",\n\t\t\t\treturn ret);\n\t\tdata->smu_features[GNLD_DPM_LINK].enabled = false;\n\t\tdata->smu_features[GNLD_DPM_LINK].supported = false;\n\t}\n\treturn 0;\n}\n\nstatic int vega12_get_number_of_dpm_level(struct pp_hwmgr *hwmgr,\n\t\tPPCLK_e clk_id, uint32_t *num_of_levels)\n{\n\tint ret = 0;\n\n\tret = smum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\tPPSMC_MSG_GetDpmFreqByIndex,\n\t\t\t(clk_id << 16 | 0xFF),\n\t\t\tnum_of_levels);\n\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\"[GetNumOfDpmLevel] failed to get dpm levels!\",\n\t\t\treturn ret);\n\n\treturn ret;\n}\n\nstatic int vega12_get_dpm_frequency_by_index(struct pp_hwmgr *hwmgr,\n\t\tPPCLK_e clkID, uint32_t index, uint32_t *clock)\n{\n\t \n\tPP_ASSERT_WITH_CODE(smum_send_msg_to_smc_with_parameter(hwmgr,\n\t\tPPSMC_MSG_GetDpmFreqByIndex, (clkID << 16 | index),\n\t\tclock) == 0,\n\t\t\"[GetDpmFrequencyByIndex] Failed to get dpm frequency from SMU!\",\n\t\treturn -EINVAL);\n\n\treturn 0;\n}\n\nstatic int vega12_setup_single_dpm_table(struct pp_hwmgr *hwmgr,\n\t\tstruct vega12_single_dpm_table *dpm_table, PPCLK_e clk_id)\n{\n\tint ret = 0;\n\tuint32_t i, num_of_levels, clk;\n\n\tret = vega12_get_number_of_dpm_level(hwmgr, clk_id, &num_of_levels);\n\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\"[SetupSingleDpmTable] failed to get clk levels!\",\n\t\t\treturn ret);\n\n\tdpm_table->count = num_of_levels;\n\n\tfor (i = 0; i < num_of_levels; i++) {\n\t\tret = vega12_get_dpm_frequency_by_index(hwmgr, clk_id, i, &clk);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\"[SetupSingleDpmTable] failed to get clk of specific level!\",\n\t\t\treturn ret);\n\t\tdpm_table->dpm_levels[i].value = clk;\n\t\tdpm_table->dpm_levels[i].enabled = true;\n\t}\n\n\treturn ret;\n}\n\n \nstatic int vega12_setup_default_dpm_tables(struct pp_hwmgr *hwmgr)\n{\n\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tstruct vega12_single_dpm_table *dpm_table;\n\tint ret = 0;\n\n\tmemset(&data->dpm_table, 0, sizeof(data->dpm_table));\n\n\t \n\tdpm_table = &(data->dpm_table.soc_table);\n\tif (data->smu_features[GNLD_DPM_SOCCLK].enabled) {\n\t\tret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_SOCCLK);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\t\"[SetupDefaultDpmTable] failed to get socclk dpm levels!\",\n\t\t\t\treturn ret);\n\t} else {\n\t\tdpm_table->count = 1;\n\t\tdpm_table->dpm_levels[0].value = data->vbios_boot_state.soc_clock / 100;\n\t}\n\tvega12_init_dpm_state(&(dpm_table->dpm_state));\n\n\t \n\tdpm_table = &(data->dpm_table.gfx_table);\n\tif (data->smu_features[GNLD_DPM_GFXCLK].enabled) {\n\t\tret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_GFXCLK);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\t\"[SetupDefaultDpmTable] failed to get gfxclk dpm levels!\",\n\t\t\t\treturn ret);\n\t} else {\n\t\tdpm_table->count = 1;\n\t\tdpm_table->dpm_levels[0].value = data->vbios_boot_state.gfx_clock / 100;\n\t}\n\tvega12_init_dpm_state(&(dpm_table->dpm_state));\n\n\t \n\tdpm_table = &(data->dpm_table.mem_table);\n\tif (data->smu_features[GNLD_DPM_UCLK].enabled) {\n\t\tret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_UCLK);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\t\"[SetupDefaultDpmTable] failed to get memclk dpm levels!\",\n\t\t\t\treturn ret);\n\t} else {\n\t\tdpm_table->count = 1;\n\t\tdpm_table->dpm_levels[0].value = data->vbios_boot_state.mem_clock / 100;\n\t}\n\tvega12_init_dpm_state(&(dpm_table->dpm_state));\n\n\t \n\tdpm_table = &(data->dpm_table.eclk_table);\n\tif (data->smu_features[GNLD_DPM_VCE].enabled) {\n\t\tret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_ECLK);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\t\"[SetupDefaultDpmTable] failed to get eclk dpm levels!\",\n\t\t\t\treturn ret);\n\t} else {\n\t\tdpm_table->count = 1;\n\t\tdpm_table->dpm_levels[0].value = data->vbios_boot_state.eclock / 100;\n\t}\n\tvega12_init_dpm_state(&(dpm_table->dpm_state));\n\n\t \n\tdpm_table = &(data->dpm_table.vclk_table);\n\tif (data->smu_features[GNLD_DPM_UVD].enabled) {\n\t\tret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_VCLK);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\t\"[SetupDefaultDpmTable] failed to get vclk dpm levels!\",\n\t\t\t\treturn ret);\n\t} else {\n\t\tdpm_table->count = 1;\n\t\tdpm_table->dpm_levels[0].value = data->vbios_boot_state.vclock / 100;\n\t}\n\tvega12_init_dpm_state(&(dpm_table->dpm_state));\n\n\t \n\tdpm_table = &(data->dpm_table.dclk_table);\n\tif (data->smu_features[GNLD_DPM_UVD].enabled) {\n\t\tret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_DCLK);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\t\"[SetupDefaultDpmTable] failed to get dclk dpm levels!\",\n\t\t\t\treturn ret);\n\t} else {\n\t\tdpm_table->count = 1;\n\t\tdpm_table->dpm_levels[0].value = data->vbios_boot_state.dclock / 100;\n\t}\n\tvega12_init_dpm_state(&(dpm_table->dpm_state));\n\n\t \n\tdpm_table = &(data->dpm_table.dcef_table);\n\tif (data->smu_features[GNLD_DPM_DCEFCLK].enabled) {\n\t\tret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_DCEFCLK);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\t\"[SetupDefaultDpmTable] failed to get dcefclk dpm levels!\",\n\t\t\t\treturn ret);\n\t} else {\n\t\tdpm_table->count = 1;\n\t\tdpm_table->dpm_levels[0].value = data->vbios_boot_state.dcef_clock / 100;\n\t}\n\tvega12_init_dpm_state(&(dpm_table->dpm_state));\n\n\t \n\tdpm_table = &(data->dpm_table.pixel_table);\n\tif (data->smu_features[GNLD_DPM_DCEFCLK].enabled) {\n\t\tret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_PIXCLK);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\t\"[SetupDefaultDpmTable] failed to get pixclk dpm levels!\",\n\t\t\t\treturn ret);\n\t} else\n\t\tdpm_table->count = 0;\n\tvega12_init_dpm_state(&(dpm_table->dpm_state));\n\n\t \n\tdpm_table = &(data->dpm_table.display_table);\n\tif (data->smu_features[GNLD_DPM_DCEFCLK].enabled) {\n\t\tret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_DISPCLK);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\t\"[SetupDefaultDpmTable] failed to get dispclk dpm levels!\",\n\t\t\t\treturn ret);\n\t} else\n\t\tdpm_table->count = 0;\n\tvega12_init_dpm_state(&(dpm_table->dpm_state));\n\n\t \n\tdpm_table = &(data->dpm_table.phy_table);\n\tif (data->smu_features[GNLD_DPM_DCEFCLK].enabled) {\n\t\tret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_PHYCLK);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\t\"[SetupDefaultDpmTable] failed to get phyclk dpm levels!\",\n\t\t\t\treturn ret);\n\t} else\n\t\tdpm_table->count = 0;\n\tvega12_init_dpm_state(&(dpm_table->dpm_state));\n\n\t \n\tmemcpy(&(data->golden_dpm_table), &(data->dpm_table),\n\t\t\tsizeof(struct vega12_dpm_table));\n\n\treturn 0;\n}\n\n#if 0\nstatic int vega12_save_default_power_profile(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tstruct vega12_single_dpm_table *dpm_table = &(data->dpm_table.gfx_table);\n\tuint32_t min_level;\n\n\thwmgr->default_gfx_power_profile.type = AMD_PP_GFX_PROFILE;\n\thwmgr->default_compute_power_profile.type = AMD_PP_COMPUTE_PROFILE;\n\n\t \n\tif (dpm_table->count > 2)\n\t\tmin_level = dpm_table->count - 2;\n\telse if (dpm_table->count == 2)\n\t\tmin_level = 1;\n\telse\n\t\tmin_level = 0;\n\n\thwmgr->default_compute_power_profile.min_sclk =\n\t\t\tdpm_table->dpm_levels[min_level].value;\n\n\thwmgr->gfx_power_profile = hwmgr->default_gfx_power_profile;\n\thwmgr->compute_power_profile = hwmgr->default_compute_power_profile;\n\n\treturn 0;\n}\n#endif\n\n \nstatic int vega12_init_smc_table(struct pp_hwmgr *hwmgr)\n{\n\tint result;\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tPPTable_t *pp_table = &(data->smc_state_table.pp_table);\n\tstruct pp_atomfwctrl_bios_boot_up_values boot_up_values;\n\tstruct phm_ppt_v3_information *pptable_information =\n\t\t(struct phm_ppt_v3_information *)hwmgr->pptable;\n\n\tresult = pp_atomfwctrl_get_vbios_bootup_values(hwmgr, &boot_up_values);\n\tif (!result) {\n\t\tdata->vbios_boot_state.vddc     = boot_up_values.usVddc;\n\t\tdata->vbios_boot_state.vddci    = boot_up_values.usVddci;\n\t\tdata->vbios_boot_state.mvddc    = boot_up_values.usMvddc;\n\t\tdata->vbios_boot_state.gfx_clock = boot_up_values.ulGfxClk;\n\t\tdata->vbios_boot_state.mem_clock = boot_up_values.ulUClk;\n\t\tdata->vbios_boot_state.soc_clock = boot_up_values.ulSocClk;\n\t\tdata->vbios_boot_state.dcef_clock = boot_up_values.ulDCEFClk;\n\t\tdata->vbios_boot_state.uc_cooling_id = boot_up_values.ucCoolingID;\n\t\tdata->vbios_boot_state.eclock = boot_up_values.ulEClk;\n\t\tdata->vbios_boot_state.dclock = boot_up_values.ulDClk;\n\t\tdata->vbios_boot_state.vclock = boot_up_values.ulVClk;\n\t\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\tPPSMC_MSG_SetMinDeepSleepDcefclk,\n\t\t\t(uint32_t)(data->vbios_boot_state.dcef_clock / 100),\n\t\t\t\tNULL);\n\t}\n\n\tmemcpy(pp_table, pptable_information->smc_pptable, sizeof(PPTable_t));\n\n\tresult = smum_smc_table_manager(hwmgr,\n\t\t\t\t\t(uint8_t *)pp_table, TABLE_PPTABLE, false);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\t\"Failed to upload PPtable!\", return result);\n\n\treturn 0;\n}\n\nstatic int vega12_run_acg_btc(struct pp_hwmgr *hwmgr)\n{\n\tuint32_t result;\n\n\tPP_ASSERT_WITH_CODE(\n\t\tsmum_send_msg_to_smc(hwmgr, PPSMC_MSG_RunAcgBtc, &result) == 0,\n\t\t\"[Run_ACG_BTC] Attempt to run ACG BTC failed!\",\n\t\treturn -EINVAL);\n\n\tPP_ASSERT_WITH_CODE(result == 1,\n\t\t\t\"Failed to run ACG BTC!\", return -EINVAL);\n\n\treturn 0;\n}\n\nstatic int vega12_set_allowed_featuresmask(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tint i;\n\tuint32_t allowed_features_low = 0, allowed_features_high = 0;\n\n\tfor (i = 0; i < GNLD_FEATURES_MAX; i++)\n\t\tif (data->smu_features[i].allowed)\n\t\t\tdata->smu_features[i].smu_feature_id > 31 ?\n\t\t\t\t(allowed_features_high |= ((data->smu_features[i].smu_feature_bitmap >> SMU_FEATURES_HIGH_SHIFT) & 0xFFFFFFFF)) :\n\t\t\t\t(allowed_features_low |= ((data->smu_features[i].smu_feature_bitmap >> SMU_FEATURES_LOW_SHIFT) & 0xFFFFFFFF));\n\n\tPP_ASSERT_WITH_CODE(\n\t\tsmum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_SetAllowedFeaturesMaskHigh, allowed_features_high,\n\t\t\tNULL) == 0,\n\t\t\"[SetAllowedFeaturesMask] Attempt to set allowed features mask (high) failed!\",\n\t\treturn -1);\n\n\tPP_ASSERT_WITH_CODE(\n\t\tsmum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_SetAllowedFeaturesMaskLow, allowed_features_low,\n\t\t\tNULL) == 0,\n\t\t\"[SetAllowedFeaturesMask] Attempt to set allowed features mask (low) failed!\",\n\t\treturn -1);\n\n\treturn 0;\n}\n\nstatic void vega12_init_powergate_state(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\n\tdata->uvd_power_gated = true;\n\tdata->vce_power_gated = true;\n\n\tif (data->smu_features[GNLD_DPM_UVD].enabled)\n\t\tdata->uvd_power_gated = false;\n\n\tif (data->smu_features[GNLD_DPM_VCE].enabled)\n\t\tdata->vce_power_gated = false;\n}\n\nstatic int vega12_enable_all_smu_features(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tuint64_t features_enabled;\n\tint i;\n\tbool enabled;\n\n\tPP_ASSERT_WITH_CODE(\n\t\tsmum_send_msg_to_smc(hwmgr, PPSMC_MSG_EnableAllSmuFeatures, NULL) == 0,\n\t\t\"[EnableAllSMUFeatures] Failed to enable all smu features!\",\n\t\treturn -1);\n\n\tif (vega12_get_enabled_smc_features(hwmgr, &features_enabled) == 0) {\n\t\tfor (i = 0; i < GNLD_FEATURES_MAX; i++) {\n\t\t\tenabled = (features_enabled & data->smu_features[i].smu_feature_bitmap) ? true : false;\n\t\t\tdata->smu_features[i].enabled = enabled;\n\t\t\tdata->smu_features[i].supported = enabled;\n\t\t}\n\t}\n\n\tvega12_init_powergate_state(hwmgr);\n\n\treturn 0;\n}\n\nstatic int vega12_disable_all_smu_features(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tuint64_t features_enabled;\n\tint i;\n\tbool enabled;\n\n\tPP_ASSERT_WITH_CODE(\n\t\tsmum_send_msg_to_smc(hwmgr, PPSMC_MSG_DisableAllSmuFeatures, NULL) == 0,\n\t\t\"[DisableAllSMUFeatures] Failed to disable all smu features!\",\n\t\treturn -1);\n\n\tif (vega12_get_enabled_smc_features(hwmgr, &features_enabled) == 0) {\n\t\tfor (i = 0; i < GNLD_FEATURES_MAX; i++) {\n\t\t\tenabled = (features_enabled & data->smu_features[i].smu_feature_bitmap) ? true : false;\n\t\t\tdata->smu_features[i].enabled = enabled;\n\t\t\tdata->smu_features[i].supported = enabled;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int vega12_odn_initialize_default_settings(\n\t\tstruct pp_hwmgr *hwmgr)\n{\n\treturn 0;\n}\n\nstatic int vega12_set_overdrive_target_percentage(struct pp_hwmgr *hwmgr,\n\t\tuint32_t adjust_percent)\n{\n\treturn smum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\tPPSMC_MSG_OverDriveSetPercentage, adjust_percent,\n\t\t\tNULL);\n}\n\nstatic int vega12_power_control_set_level(struct pp_hwmgr *hwmgr)\n{\n\tint adjust_percent, result = 0;\n\n\tif (PP_CAP(PHM_PlatformCaps_PowerContainment)) {\n\t\tadjust_percent =\n\t\t\t\thwmgr->platform_descriptor.TDPAdjustmentPolarity ?\n\t\t\t\thwmgr->platform_descriptor.TDPAdjustment :\n\t\t\t\t(-1 * hwmgr->platform_descriptor.TDPAdjustment);\n\t\tresult = vega12_set_overdrive_target_percentage(hwmgr,\n\t\t\t\t(uint32_t)adjust_percent);\n\t}\n\treturn result;\n}\n\nstatic int vega12_get_all_clock_ranges_helper(struct pp_hwmgr *hwmgr,\n\t\tPPCLK_e clkid, struct vega12_clock_range *clock)\n{\n\t \n\tPP_ASSERT_WITH_CODE(\n\t\tsmum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_GetMaxDpmFreq, (clkid << 16),\n\t\t\t&(clock->ACMax)) == 0,\n\t\t\"[GetClockRanges] Failed to get max ac clock from SMC!\",\n\t\treturn -EINVAL);\n\n\t \n\tPP_ASSERT_WITH_CODE(\n\t\tsmum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_GetMinDpmFreq, (clkid << 16),\n\t\t\t&(clock->ACMin)) == 0,\n\t\t\"[GetClockRanges] Failed to get min ac clock from SMC!\",\n\t\treturn -EINVAL);\n\n\t \n\tPP_ASSERT_WITH_CODE(\n\t\tsmum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_GetDcModeMaxDpmFreq, (clkid << 16),\n\t\t\t&(clock->DCMax)) == 0,\n\t\t\"[GetClockRanges] Failed to get max dc clock from SMC!\",\n\t\treturn -EINVAL);\n\n\treturn 0;\n}\n\nstatic int vega12_get_all_clock_ranges(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tuint32_t i;\n\n\tfor (i = 0; i < PPCLK_COUNT; i++)\n\t\tPP_ASSERT_WITH_CODE(!vega12_get_all_clock_ranges_helper(hwmgr,\n\t\t\t\t\ti, &(data->clk_range[i])),\n\t\t\t\t\"Failed to get clk range from SMC!\",\n\t\t\t\treturn -EINVAL);\n\n\treturn 0;\n}\n\nstatic void vega12_populate_umdpstate_clocks(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tstruct vega12_single_dpm_table *gfx_dpm_table = &(data->dpm_table.gfx_table);\n\tstruct vega12_single_dpm_table *mem_dpm_table = &(data->dpm_table.mem_table);\n\n\tif (gfx_dpm_table->count > VEGA12_UMD_PSTATE_GFXCLK_LEVEL &&\n\t    mem_dpm_table->count > VEGA12_UMD_PSTATE_MCLK_LEVEL) {\n\t\thwmgr->pstate_sclk = gfx_dpm_table->dpm_levels[VEGA12_UMD_PSTATE_GFXCLK_LEVEL].value;\n\t\thwmgr->pstate_mclk = mem_dpm_table->dpm_levels[VEGA12_UMD_PSTATE_MCLK_LEVEL].value;\n\t} else {\n\t\thwmgr->pstate_sclk = gfx_dpm_table->dpm_levels[0].value;\n\t\thwmgr->pstate_mclk = mem_dpm_table->dpm_levels[0].value;\n\t}\n\n\thwmgr->pstate_sclk_peak = gfx_dpm_table->dpm_levels[gfx_dpm_table->count].value;\n\thwmgr->pstate_mclk_peak = mem_dpm_table->dpm_levels[mem_dpm_table->count].value;\n}\n\nstatic int vega12_enable_dpm_tasks(struct pp_hwmgr *hwmgr)\n{\n\tint tmp_result, result = 0;\n\n\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\tPPSMC_MSG_NumOfDisplays, 0, NULL);\n\n\tresult = vega12_set_allowed_featuresmask(hwmgr);\n\tPP_ASSERT_WITH_CODE(result == 0,\n\t\t\t\"[EnableDPMTasks] Failed to set allowed featuresmask!\\n\",\n\t\t\treturn result);\n\n\ttmp_result = vega12_init_smc_table(hwmgr);\n\tPP_ASSERT_WITH_CODE(!tmp_result,\n\t\t\t\"Failed to initialize SMC table!\",\n\t\t\tresult = tmp_result);\n\n\ttmp_result = vega12_run_acg_btc(hwmgr);\n\tPP_ASSERT_WITH_CODE(!tmp_result,\n\t\t\t\"Failed to run ACG BTC!\",\n\t\t\tresult = tmp_result);\n\n\tresult = vega12_enable_all_smu_features(hwmgr);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\t\"Failed to enable all smu features!\",\n\t\t\treturn result);\n\n\tresult = vega12_override_pcie_parameters(hwmgr);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\t\"[EnableDPMTasks] Failed to override pcie parameters!\",\n\t\t\treturn result);\n\n\ttmp_result = vega12_power_control_set_level(hwmgr);\n\tPP_ASSERT_WITH_CODE(!tmp_result,\n\t\t\t\"Failed to power control set level!\",\n\t\t\tresult = tmp_result);\n\n\tresult = vega12_get_all_clock_ranges(hwmgr);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\t\"Failed to get all clock ranges!\",\n\t\t\treturn result);\n\n\tresult = vega12_odn_initialize_default_settings(hwmgr);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\t\"Failed to power control set level!\",\n\t\t\treturn result);\n\n\tresult = vega12_setup_default_dpm_tables(hwmgr);\n\tPP_ASSERT_WITH_CODE(!result,\n\t\t\t\"Failed to setup default DPM tables!\",\n\t\t\treturn result);\n\n\tvega12_populate_umdpstate_clocks(hwmgr);\n\n\treturn result;\n}\n\nstatic int vega12_patch_boot_state(struct pp_hwmgr *hwmgr,\n\t     struct pp_hw_power_state *hw_ps)\n{\n\treturn 0;\n}\n\nstatic uint32_t vega12_find_lowest_dpm_level(\n\t\tstruct vega12_single_dpm_table *table)\n{\n\tuint32_t i;\n\n\tfor (i = 0; i < table->count; i++) {\n\t\tif (table->dpm_levels[i].enabled)\n\t\t\tbreak;\n\t}\n\n\tif (i >= table->count) {\n\t\ti = 0;\n\t\ttable->dpm_levels[i].enabled = true;\n\t}\n\n\treturn i;\n}\n\nstatic uint32_t vega12_find_highest_dpm_level(\n\t\tstruct vega12_single_dpm_table *table)\n{\n\tint32_t i = 0;\n\tPP_ASSERT_WITH_CODE(table->count <= MAX_REGULAR_DPM_NUMBER,\n\t\t\t\"[FindHighestDPMLevel] DPM Table has too many entries!\",\n\t\t\treturn MAX_REGULAR_DPM_NUMBER - 1);\n\n\tfor (i = table->count - 1; i >= 0; i--) {\n\t\tif (table->dpm_levels[i].enabled)\n\t\t\tbreak;\n\t}\n\n\tif (i < 0) {\n\t\ti = 0;\n\t\ttable->dpm_levels[i].enabled = true;\n\t}\n\n\treturn (uint32_t)i;\n}\n\nstatic int vega12_upload_dpm_min_level(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data = hwmgr->backend;\n\tuint32_t min_freq;\n\tint ret = 0;\n\n\tif (data->smu_features[GNLD_DPM_GFXCLK].enabled) {\n\t\tmin_freq = data->dpm_table.gfx_table.dpm_state.soft_min_level;\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetSoftMinByFreq,\n\t\t\t\t\t(PPCLK_GFXCLK << 16) | (min_freq & 0xffff),\n\t\t\t\t\tNULL)),\n\t\t\t\t\t\"Failed to set soft min gfxclk !\",\n\t\t\t\t\treturn ret);\n\t}\n\n\tif (data->smu_features[GNLD_DPM_UCLK].enabled) {\n\t\tmin_freq = data->dpm_table.mem_table.dpm_state.soft_min_level;\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetSoftMinByFreq,\n\t\t\t\t\t(PPCLK_UCLK << 16) | (min_freq & 0xffff),\n\t\t\t\t\tNULL)),\n\t\t\t\t\t\"Failed to set soft min memclk !\",\n\t\t\t\t\treturn ret);\n\n\t\tmin_freq = data->dpm_table.mem_table.dpm_state.hard_min_level;\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetHardMinByFreq,\n\t\t\t\t\t(PPCLK_UCLK << 16) | (min_freq & 0xffff),\n\t\t\t\t\tNULL)),\n\t\t\t\t\t\"Failed to set hard min memclk !\",\n\t\t\t\t\treturn ret);\n\t}\n\n\tif (data->smu_features[GNLD_DPM_UVD].enabled) {\n\t\tmin_freq = data->dpm_table.vclk_table.dpm_state.soft_min_level;\n\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetSoftMinByFreq,\n\t\t\t\t\t(PPCLK_VCLK << 16) | (min_freq & 0xffff),\n\t\t\t\t\tNULL)),\n\t\t\t\t\t\"Failed to set soft min vclk!\",\n\t\t\t\t\treturn ret);\n\n\t\tmin_freq = data->dpm_table.dclk_table.dpm_state.soft_min_level;\n\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetSoftMinByFreq,\n\t\t\t\t\t(PPCLK_DCLK << 16) | (min_freq & 0xffff),\n\t\t\t\t\tNULL)),\n\t\t\t\t\t\"Failed to set soft min dclk!\",\n\t\t\t\t\treturn ret);\n\t}\n\n\tif (data->smu_features[GNLD_DPM_VCE].enabled) {\n\t\tmin_freq = data->dpm_table.eclk_table.dpm_state.soft_min_level;\n\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetSoftMinByFreq,\n\t\t\t\t\t(PPCLK_ECLK << 16) | (min_freq & 0xffff),\n\t\t\t\t\tNULL)),\n\t\t\t\t\t\"Failed to set soft min eclk!\",\n\t\t\t\t\treturn ret);\n\t}\n\n\tif (data->smu_features[GNLD_DPM_SOCCLK].enabled) {\n\t\tmin_freq = data->dpm_table.soc_table.dpm_state.soft_min_level;\n\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetSoftMinByFreq,\n\t\t\t\t\t(PPCLK_SOCCLK << 16) | (min_freq & 0xffff),\n\t\t\t\t\tNULL)),\n\t\t\t\t\t\"Failed to set soft min socclk!\",\n\t\t\t\t\treturn ret);\n\t}\n\n\tif (data->smu_features[GNLD_DPM_DCEFCLK].enabled) {\n\t\tmin_freq = data->dpm_table.dcef_table.dpm_state.hard_min_level;\n\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetHardMinByFreq,\n\t\t\t\t\t(PPCLK_DCEFCLK << 16) | (min_freq & 0xffff),\n\t\t\t\t\tNULL)),\n\t\t\t\t\t\"Failed to set hard min dcefclk!\",\n\t\t\t\t\treturn ret);\n\t}\n\n\treturn ret;\n\n}\n\nstatic int vega12_upload_dpm_max_level(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data = hwmgr->backend;\n\tuint32_t max_freq;\n\tint ret = 0;\n\n\tif (data->smu_features[GNLD_DPM_GFXCLK].enabled) {\n\t\tmax_freq = data->dpm_table.gfx_table.dpm_state.soft_max_level;\n\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetSoftMaxByFreq,\n\t\t\t\t\t(PPCLK_GFXCLK << 16) | (max_freq & 0xffff),\n\t\t\t\t\tNULL)),\n\t\t\t\t\t\"Failed to set soft max gfxclk!\",\n\t\t\t\t\treturn ret);\n\t}\n\n\tif (data->smu_features[GNLD_DPM_UCLK].enabled) {\n\t\tmax_freq = data->dpm_table.mem_table.dpm_state.soft_max_level;\n\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetSoftMaxByFreq,\n\t\t\t\t\t(PPCLK_UCLK << 16) | (max_freq & 0xffff),\n\t\t\t\t\tNULL)),\n\t\t\t\t\t\"Failed to set soft max memclk!\",\n\t\t\t\t\treturn ret);\n\t}\n\n\tif (data->smu_features[GNLD_DPM_UVD].enabled) {\n\t\tmax_freq = data->dpm_table.vclk_table.dpm_state.soft_max_level;\n\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetSoftMaxByFreq,\n\t\t\t\t\t(PPCLK_VCLK << 16) | (max_freq & 0xffff),\n\t\t\t\t\tNULL)),\n\t\t\t\t\t\"Failed to set soft max vclk!\",\n\t\t\t\t\treturn ret);\n\n\t\tmax_freq = data->dpm_table.dclk_table.dpm_state.soft_max_level;\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetSoftMaxByFreq,\n\t\t\t\t\t(PPCLK_DCLK << 16) | (max_freq & 0xffff),\n\t\t\t\t\tNULL)),\n\t\t\t\t\t\"Failed to set soft max dclk!\",\n\t\t\t\t\treturn ret);\n\t}\n\n\tif (data->smu_features[GNLD_DPM_VCE].enabled) {\n\t\tmax_freq = data->dpm_table.eclk_table.dpm_state.soft_max_level;\n\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetSoftMaxByFreq,\n\t\t\t\t\t(PPCLK_ECLK << 16) | (max_freq & 0xffff),\n\t\t\t\t\tNULL)),\n\t\t\t\t\t\"Failed to set soft max eclk!\",\n\t\t\t\t\treturn ret);\n\t}\n\n\tif (data->smu_features[GNLD_DPM_SOCCLK].enabled) {\n\t\tmax_freq = data->dpm_table.soc_table.dpm_state.soft_max_level;\n\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetSoftMaxByFreq,\n\t\t\t\t\t(PPCLK_SOCCLK << 16) | (max_freq & 0xffff),\n\t\t\t\t\tNULL)),\n\t\t\t\t\t\"Failed to set soft max socclk!\",\n\t\t\t\t\treturn ret);\n\t}\n\n\treturn ret;\n}\n\nint vega12_enable_disable_vce_dpm(struct pp_hwmgr *hwmgr, bool enable)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\n\tif (data->smu_features[GNLD_DPM_VCE].supported) {\n\t\tPP_ASSERT_WITH_CODE(!vega12_enable_smc_features(hwmgr,\n\t\t\t\tenable,\n\t\t\t\tdata->smu_features[GNLD_DPM_VCE].smu_feature_bitmap),\n\t\t\t\t\"Attempt to Enable/Disable DPM VCE Failed!\",\n\t\t\t\treturn -1);\n\t\tdata->smu_features[GNLD_DPM_VCE].enabled = enable;\n\t}\n\n\treturn 0;\n}\n\nstatic uint32_t vega12_dpm_get_sclk(struct pp_hwmgr *hwmgr, bool low)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tuint32_t gfx_clk;\n\n\tif (!data->smu_features[GNLD_DPM_GFXCLK].enabled)\n\t\treturn -1;\n\n\tif (low)\n\t\tPP_ASSERT_WITH_CODE(\n\t\t\tvega12_get_clock_ranges(hwmgr, &gfx_clk, PPCLK_GFXCLK, false) == 0,\n\t\t\t\"[GetSclks]: fail to get min PPCLK_GFXCLK\\n\",\n\t\t\treturn -1);\n\telse\n\t\tPP_ASSERT_WITH_CODE(\n\t\t\tvega12_get_clock_ranges(hwmgr, &gfx_clk, PPCLK_GFXCLK, true) == 0,\n\t\t\t\"[GetSclks]: fail to get max PPCLK_GFXCLK\\n\",\n\t\t\treturn -1);\n\n\treturn (gfx_clk * 100);\n}\n\nstatic uint32_t vega12_dpm_get_mclk(struct pp_hwmgr *hwmgr, bool low)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tuint32_t mem_clk;\n\n\tif (!data->smu_features[GNLD_DPM_UCLK].enabled)\n\t\treturn -1;\n\n\tif (low)\n\t\tPP_ASSERT_WITH_CODE(\n\t\t\tvega12_get_clock_ranges(hwmgr, &mem_clk, PPCLK_UCLK, false) == 0,\n\t\t\t\"[GetMclks]: fail to get min PPCLK_UCLK\\n\",\n\t\t\treturn -1);\n\telse\n\t\tPP_ASSERT_WITH_CODE(\n\t\t\tvega12_get_clock_ranges(hwmgr, &mem_clk, PPCLK_UCLK, true) == 0,\n\t\t\t\"[GetMclks]: fail to get max PPCLK_UCLK\\n\",\n\t\t\treturn -1);\n\n\treturn (mem_clk * 100);\n}\n\nstatic int vega12_get_metrics_table(struct pp_hwmgr *hwmgr,\n\t\t\t\t    SmuMetrics_t *metrics_table,\n\t\t\t\t    bool bypass_cache)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tint ret = 0;\n\n\tif (bypass_cache ||\n\t    !data->metrics_time ||\n\t    time_after(jiffies, data->metrics_time + msecs_to_jiffies(1))) {\n\t\tret = smum_smc_table_manager(hwmgr,\n\t\t\t\t\t     (uint8_t *)(&data->metrics_table),\n\t\t\t\t\t     TABLE_SMU_METRICS,\n\t\t\t\t\t     true);\n\t\tif (ret) {\n\t\t\tpr_info(\"Failed to export SMU metrics table!\\n\");\n\t\t\treturn ret;\n\t\t}\n\t\tdata->metrics_time = jiffies;\n\t}\n\n\tif (metrics_table)\n\t\tmemcpy(metrics_table, &data->metrics_table, sizeof(SmuMetrics_t));\n\n\treturn ret;\n}\n\nstatic int vega12_get_gpu_power(struct pp_hwmgr *hwmgr, uint32_t *query)\n{\n\tSmuMetrics_t metrics_table;\n\tint ret = 0;\n\n\tret = vega12_get_metrics_table(hwmgr, &metrics_table, false);\n\tif (ret)\n\t\treturn ret;\n\n\t*query = metrics_table.CurrSocketPower << 8;\n\n\treturn ret;\n}\n\nstatic int vega12_get_current_gfx_clk_freq(struct pp_hwmgr *hwmgr, uint32_t *gfx_freq)\n{\n\tuint32_t gfx_clk = 0;\n\n\t*gfx_freq = 0;\n\n\tPP_ASSERT_WITH_CODE(smum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\tPPSMC_MSG_GetDpmClockFreq, (PPCLK_GFXCLK << 16),\n\t\t\t&gfx_clk) == 0,\n\t\t\t\"[GetCurrentGfxClkFreq] Attempt to get Current GFXCLK Frequency Failed!\",\n\t\t\treturn -EINVAL);\n\n\t*gfx_freq = gfx_clk * 100;\n\n\treturn 0;\n}\n\nstatic int vega12_get_current_mclk_freq(struct pp_hwmgr *hwmgr, uint32_t *mclk_freq)\n{\n\tuint32_t mem_clk = 0;\n\n\t*mclk_freq = 0;\n\n\tPP_ASSERT_WITH_CODE(\n\t\t\tsmum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_GetDpmClockFreq, (PPCLK_UCLK << 16),\n\t\t\t\t&mem_clk) == 0,\n\t\t\t\"[GetCurrentMClkFreq] Attempt to get Current MCLK Frequency Failed!\",\n\t\t\treturn -EINVAL);\n\n\t*mclk_freq = mem_clk * 100;\n\n\treturn 0;\n}\n\nstatic int vega12_get_current_activity_percent(\n\t\tstruct pp_hwmgr *hwmgr,\n\t\tint idx,\n\t\tuint32_t *activity_percent)\n{\n\tSmuMetrics_t metrics_table;\n\tint ret = 0;\n\n\tret = vega12_get_metrics_table(hwmgr, &metrics_table, false);\n\tif (ret)\n\t\treturn ret;\n\n\tswitch (idx) {\n\tcase AMDGPU_PP_SENSOR_GPU_LOAD:\n\t\t*activity_percent = metrics_table.AverageGfxActivity;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_MEM_LOAD:\n\t\t*activity_percent = metrics_table.AverageUclkActivity;\n\t\tbreak;\n\tdefault:\n\t\tpr_err(\"Invalid index for retrieving clock activity\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\treturn ret;\n}\n\nstatic int vega12_read_sensor(struct pp_hwmgr *hwmgr, int idx,\n\t\t\t      void *value, int *size)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tSmuMetrics_t metrics_table;\n\tint ret = 0;\n\n\tswitch (idx) {\n\tcase AMDGPU_PP_SENSOR_GFX_SCLK:\n\t\tret = vega12_get_current_gfx_clk_freq(hwmgr, (uint32_t *)value);\n\t\tif (!ret)\n\t\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_GFX_MCLK:\n\t\tret = vega12_get_current_mclk_freq(hwmgr, (uint32_t *)value);\n\t\tif (!ret)\n\t\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_GPU_LOAD:\n\tcase AMDGPU_PP_SENSOR_MEM_LOAD:\n\t\tret = vega12_get_current_activity_percent(hwmgr, idx, (uint32_t *)value);\n\t\tif (!ret)\n\t\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_GPU_TEMP:\n\t\t*((uint32_t *)value) = vega12_thermal_get_temperature(hwmgr);\n\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_HOTSPOT_TEMP:\n\t\tret = vega12_get_metrics_table(hwmgr, &metrics_table, false);\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\t*((uint32_t *)value) = metrics_table.TemperatureHotspot *\n\t\t\tPP_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_MEM_TEMP:\n\t\tret = vega12_get_metrics_table(hwmgr, &metrics_table, false);\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\t*((uint32_t *)value) = metrics_table.TemperatureHBM *\n\t\t\tPP_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_UVD_POWER:\n\t\t*((uint32_t *)value) = data->uvd_power_gated ? 0 : 1;\n\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_VCE_POWER:\n\t\t*((uint32_t *)value) = data->vce_power_gated ? 0 : 1;\n\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_GPU_INPUT_POWER:\n\t\tret = vega12_get_gpu_power(hwmgr, (uint32_t *)value);\n\t\tif (!ret)\n\t\t\t*size = 4;\n\t\tbreak;\n\tcase AMDGPU_PP_SENSOR_ENABLED_SMC_FEATURES_MASK:\n\t\tret = vega12_get_enabled_smc_features(hwmgr, (uint64_t *)value);\n\t\tif (!ret)\n\t\t\t*size = 8;\n\t\tbreak;\n\tdefault:\n\t\tret = -EOPNOTSUPP;\n\t\tbreak;\n\t}\n\treturn ret;\n}\n\nstatic int vega12_notify_smc_display_change(struct pp_hwmgr *hwmgr,\n\t\tbool has_disp)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\n\tif (data->smu_features[GNLD_DPM_UCLK].enabled)\n\t\treturn smum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\tPPSMC_MSG_SetUclkFastSwitch,\n\t\t\thas_disp ? 1 : 0,\n\t\t\tNULL);\n\n\treturn 0;\n}\n\nstatic int vega12_display_clock_voltage_request(struct pp_hwmgr *hwmgr,\n\t\tstruct pp_display_clock_request *clock_req)\n{\n\tint result = 0;\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tenum amd_pp_clock_type clk_type = clock_req->clock_type;\n\tuint32_t clk_freq = clock_req->clock_freq_in_khz / 1000;\n\tPPCLK_e clk_select = 0;\n\tuint32_t clk_request = 0;\n\n\tif (data->smu_features[GNLD_DPM_DCEFCLK].enabled) {\n\t\tswitch (clk_type) {\n\t\tcase amd_pp_dcef_clock:\n\t\t\tclk_select = PPCLK_DCEFCLK;\n\t\t\tbreak;\n\t\tcase amd_pp_disp_clock:\n\t\t\tclk_select = PPCLK_DISPCLK;\n\t\t\tbreak;\n\t\tcase amd_pp_pixel_clock:\n\t\t\tclk_select = PPCLK_PIXCLK;\n\t\t\tbreak;\n\t\tcase amd_pp_phy_clock:\n\t\t\tclk_select = PPCLK_PHYCLK;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tpr_info(\"[DisplayClockVoltageRequest]Invalid Clock Type!\");\n\t\t\tresult = -1;\n\t\t\tbreak;\n\t\t}\n\n\t\tif (!result) {\n\t\t\tclk_request = (clk_select << 16) | clk_freq;\n\t\t\tresult = smum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\t\tPPSMC_MSG_SetHardMinByFreq,\n\t\t\t\t\tclk_request,\n\t\t\t\t\tNULL);\n\t\t}\n\t}\n\n\treturn result;\n}\n\nstatic int vega12_notify_smc_display_config_after_ps_adjustment(\n\t\tstruct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tstruct PP_Clocks min_clocks = {0};\n\tstruct pp_display_clock_request clock_req;\n\n\tif ((hwmgr->display_config->num_display > 1) &&\n\t     !hwmgr->display_config->multi_monitor_in_sync &&\n\t     !hwmgr->display_config->nb_pstate_switch_disable)\n\t\tvega12_notify_smc_display_change(hwmgr, false);\n\telse\n\t\tvega12_notify_smc_display_change(hwmgr, true);\n\n\tmin_clocks.dcefClock = hwmgr->display_config->min_dcef_set_clk;\n\tmin_clocks.dcefClockInSR = hwmgr->display_config->min_dcef_deep_sleep_set_clk;\n\tmin_clocks.memoryClock = hwmgr->display_config->min_mem_set_clock;\n\n\tif (data->smu_features[GNLD_DPM_DCEFCLK].supported) {\n\t\tclock_req.clock_type = amd_pp_dcef_clock;\n\t\tclock_req.clock_freq_in_khz = min_clocks.dcefClock / 10;\n\t\tif (!vega12_display_clock_voltage_request(hwmgr, &clock_req)) {\n\t\t\tif (data->smu_features[GNLD_DS_DCEFCLK].supported)\n\t\t\t\tPP_ASSERT_WITH_CODE(\n\t\t\t\t\t!smum_send_msg_to_smc_with_parameter(\n\t\t\t\t\thwmgr, PPSMC_MSG_SetMinDeepSleepDcefclk,\n\t\t\t\t\tmin_clocks.dcefClockInSR / 100,\n\t\t\t\t\tNULL),\n\t\t\t\t\t\"Attempt to set divider for DCEFCLK Failed!\",\n\t\t\t\t\treturn -1);\n\t\t} else {\n\t\t\tpr_info(\"Attempt to set Hard Min for DCEFCLK Failed!\");\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int vega12_force_dpm_highest(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\n\tuint32_t soft_level;\n\n\tsoft_level = vega12_find_highest_dpm_level(&(data->dpm_table.gfx_table));\n\n\tdata->dpm_table.gfx_table.dpm_state.soft_min_level =\n\t\tdata->dpm_table.gfx_table.dpm_state.soft_max_level =\n\t\tdata->dpm_table.gfx_table.dpm_levels[soft_level].value;\n\n\tsoft_level = vega12_find_highest_dpm_level(&(data->dpm_table.mem_table));\n\n\tdata->dpm_table.mem_table.dpm_state.soft_min_level =\n\t\tdata->dpm_table.mem_table.dpm_state.soft_max_level =\n\t\tdata->dpm_table.mem_table.dpm_levels[soft_level].value;\n\n\tPP_ASSERT_WITH_CODE(!vega12_upload_dpm_min_level(hwmgr),\n\t\t\t\"Failed to upload boot level to highest!\",\n\t\t\treturn -1);\n\n\tPP_ASSERT_WITH_CODE(!vega12_upload_dpm_max_level(hwmgr),\n\t\t\t\"Failed to upload dpm max level to highest!\",\n\t\t\treturn -1);\n\n\treturn 0;\n}\n\nstatic int vega12_force_dpm_lowest(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tuint32_t soft_level;\n\n\tsoft_level = vega12_find_lowest_dpm_level(&(data->dpm_table.gfx_table));\n\n\tdata->dpm_table.gfx_table.dpm_state.soft_min_level =\n\t\tdata->dpm_table.gfx_table.dpm_state.soft_max_level =\n\t\tdata->dpm_table.gfx_table.dpm_levels[soft_level].value;\n\n\tsoft_level = vega12_find_lowest_dpm_level(&(data->dpm_table.mem_table));\n\n\tdata->dpm_table.mem_table.dpm_state.soft_min_level =\n\t\tdata->dpm_table.mem_table.dpm_state.soft_max_level =\n\t\tdata->dpm_table.mem_table.dpm_levels[soft_level].value;\n\n\tPP_ASSERT_WITH_CODE(!vega12_upload_dpm_min_level(hwmgr),\n\t\t\t\"Failed to upload boot level to highest!\",\n\t\t\treturn -1);\n\n\tPP_ASSERT_WITH_CODE(!vega12_upload_dpm_max_level(hwmgr),\n\t\t\t\"Failed to upload dpm max level to highest!\",\n\t\t\treturn -1);\n\n\treturn 0;\n\n}\n\nstatic int vega12_unforce_dpm_levels(struct pp_hwmgr *hwmgr)\n{\n\tPP_ASSERT_WITH_CODE(!vega12_upload_dpm_min_level(hwmgr),\n\t\t\t\"Failed to upload DPM Bootup Levels!\",\n\t\t\treturn -1);\n\n\tPP_ASSERT_WITH_CODE(!vega12_upload_dpm_max_level(hwmgr),\n\t\t\t\"Failed to upload DPM Max Levels!\",\n\t\t\treturn -1);\n\n\treturn 0;\n}\n\nstatic int vega12_get_profiling_clk_mask(struct pp_hwmgr *hwmgr, enum amd_dpm_forced_level level,\n\t\t\t\tuint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tstruct vega12_single_dpm_table *gfx_dpm_table = &(data->dpm_table.gfx_table);\n\tstruct vega12_single_dpm_table *mem_dpm_table = &(data->dpm_table.mem_table);\n\tstruct vega12_single_dpm_table *soc_dpm_table = &(data->dpm_table.soc_table);\n\n\t*sclk_mask = 0;\n\t*mclk_mask = 0;\n\t*soc_mask  = 0;\n\n\tif (gfx_dpm_table->count > VEGA12_UMD_PSTATE_GFXCLK_LEVEL &&\n\t    mem_dpm_table->count > VEGA12_UMD_PSTATE_MCLK_LEVEL &&\n\t    soc_dpm_table->count > VEGA12_UMD_PSTATE_SOCCLK_LEVEL) {\n\t\t*sclk_mask = VEGA12_UMD_PSTATE_GFXCLK_LEVEL;\n\t\t*mclk_mask = VEGA12_UMD_PSTATE_MCLK_LEVEL;\n\t\t*soc_mask  = VEGA12_UMD_PSTATE_SOCCLK_LEVEL;\n\t}\n\n\tif (level == AMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK) {\n\t\t*sclk_mask = 0;\n\t} else if (level == AMD_DPM_FORCED_LEVEL_PROFILE_MIN_MCLK) {\n\t\t*mclk_mask = 0;\n\t} else if (level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK) {\n\t\t*sclk_mask = gfx_dpm_table->count - 1;\n\t\t*mclk_mask = mem_dpm_table->count - 1;\n\t\t*soc_mask  = soc_dpm_table->count - 1;\n\t}\n\n\treturn 0;\n}\n\nstatic void vega12_set_fan_control_mode(struct pp_hwmgr *hwmgr, uint32_t mode)\n{\n\tswitch (mode) {\n\tcase AMD_FAN_CTRL_NONE:\n\t\tbreak;\n\tcase AMD_FAN_CTRL_MANUAL:\n\t\tif (PP_CAP(PHM_PlatformCaps_MicrocodeFanControl))\n\t\t\tvega12_fan_ctrl_stop_smc_fan_control(hwmgr);\n\t\tbreak;\n\tcase AMD_FAN_CTRL_AUTO:\n\t\tif (PP_CAP(PHM_PlatformCaps_MicrocodeFanControl))\n\t\t\tvega12_fan_ctrl_start_smc_fan_control(hwmgr);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n}\n\nstatic int vega12_dpm_force_dpm_level(struct pp_hwmgr *hwmgr,\n\t\t\t\tenum amd_dpm_forced_level level)\n{\n\tint ret = 0;\n\tuint32_t sclk_mask = 0;\n\tuint32_t mclk_mask = 0;\n\tuint32_t soc_mask = 0;\n\n\tswitch (level) {\n\tcase AMD_DPM_FORCED_LEVEL_HIGH:\n\t\tret = vega12_force_dpm_highest(hwmgr);\n\t\tbreak;\n\tcase AMD_DPM_FORCED_LEVEL_LOW:\n\t\tret = vega12_force_dpm_lowest(hwmgr);\n\t\tbreak;\n\tcase AMD_DPM_FORCED_LEVEL_AUTO:\n\t\tret = vega12_unforce_dpm_levels(hwmgr);\n\t\tbreak;\n\tcase AMD_DPM_FORCED_LEVEL_PROFILE_STANDARD:\n\tcase AMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK:\n\tcase AMD_DPM_FORCED_LEVEL_PROFILE_MIN_MCLK:\n\tcase AMD_DPM_FORCED_LEVEL_PROFILE_PEAK:\n\t\tret = vega12_get_profiling_clk_mask(hwmgr, level, &sclk_mask, &mclk_mask, &soc_mask);\n\t\tif (ret)\n\t\t\treturn ret;\n\t\tvega12_force_clock_level(hwmgr, PP_SCLK, 1 << sclk_mask);\n\t\tvega12_force_clock_level(hwmgr, PP_MCLK, 1 << mclk_mask);\n\t\tbreak;\n\tcase AMD_DPM_FORCED_LEVEL_MANUAL:\n\tcase AMD_DPM_FORCED_LEVEL_PROFILE_EXIT:\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn ret;\n}\n\nstatic uint32_t vega12_get_fan_control_mode(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\n\tif (data->smu_features[GNLD_FAN_CONTROL].enabled == false)\n\t\treturn AMD_FAN_CTRL_MANUAL;\n\telse\n\t\treturn AMD_FAN_CTRL_AUTO;\n}\n\nstatic int vega12_get_dal_power_level(struct pp_hwmgr *hwmgr,\n\t\tstruct amd_pp_simple_clock_info *info)\n{\n#if 0\n\tstruct phm_ppt_v2_information *table_info =\n\t\t\t(struct phm_ppt_v2_information *)hwmgr->pptable;\n\tstruct phm_clock_and_voltage_limits *max_limits =\n\t\t\t&table_info->max_clock_voltage_on_ac;\n\n\tinfo->engine_max_clock = max_limits->sclk;\n\tinfo->memory_max_clock = max_limits->mclk;\n#endif\n\treturn 0;\n}\n\nstatic int vega12_get_clock_ranges(struct pp_hwmgr *hwmgr,\n\t\tuint32_t *clock,\n\t\tPPCLK_e clock_select,\n\t\tbool max)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\n\tif (max)\n\t\t*clock = data->clk_range[clock_select].ACMax;\n\telse\n\t\t*clock = data->clk_range[clock_select].ACMin;\n\n\treturn 0;\n}\n\nstatic int vega12_get_sclks(struct pp_hwmgr *hwmgr,\n\t\tstruct pp_clock_levels_with_latency *clocks)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tuint32_t ucount;\n\tint i;\n\tstruct vega12_single_dpm_table *dpm_table;\n\n\tif (!data->smu_features[GNLD_DPM_GFXCLK].enabled)\n\t\treturn -1;\n\n\tdpm_table = &(data->dpm_table.gfx_table);\n\tucount = (dpm_table->count > MAX_NUM_CLOCKS) ?\n\t\tMAX_NUM_CLOCKS : dpm_table->count;\n\n\tfor (i = 0; i < ucount; i++) {\n\t\tclocks->data[i].clocks_in_khz =\n\t\t\tdpm_table->dpm_levels[i].value * 1000;\n\n\t\tclocks->data[i].latency_in_us = 0;\n\t}\n\n\tclocks->num_levels = ucount;\n\n\treturn 0;\n}\n\nstatic uint32_t vega12_get_mem_latency(struct pp_hwmgr *hwmgr,\n\t\tuint32_t clock)\n{\n\treturn 25;\n}\n\nstatic int vega12_get_memclocks(struct pp_hwmgr *hwmgr,\n\t\tstruct pp_clock_levels_with_latency *clocks)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tuint32_t ucount;\n\tint i;\n\tstruct vega12_single_dpm_table *dpm_table;\n\tif (!data->smu_features[GNLD_DPM_UCLK].enabled)\n\t\treturn -1;\n\n\tdpm_table = &(data->dpm_table.mem_table);\n\tucount = (dpm_table->count > MAX_NUM_CLOCKS) ?\n\t\tMAX_NUM_CLOCKS : dpm_table->count;\n\n\tfor (i = 0; i < ucount; i++) {\n\t\tclocks->data[i].clocks_in_khz = dpm_table->dpm_levels[i].value * 1000;\n\t\tdata->mclk_latency_table.entries[i].frequency = dpm_table->dpm_levels[i].value * 100;\n\t\tclocks->data[i].latency_in_us =\n\t\t\tdata->mclk_latency_table.entries[i].latency =\n\t\t\tvega12_get_mem_latency(hwmgr, dpm_table->dpm_levels[i].value);\n\t}\n\n\tclocks->num_levels = data->mclk_latency_table.count = ucount;\n\n\treturn 0;\n}\n\nstatic int vega12_get_dcefclocks(struct pp_hwmgr *hwmgr,\n\t\tstruct pp_clock_levels_with_latency *clocks)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tuint32_t ucount;\n\tint i;\n\tstruct vega12_single_dpm_table *dpm_table;\n\n\tif (!data->smu_features[GNLD_DPM_DCEFCLK].enabled)\n\t\treturn -1;\n\n\n\tdpm_table = &(data->dpm_table.dcef_table);\n\tucount = (dpm_table->count > MAX_NUM_CLOCKS) ?\n\t\tMAX_NUM_CLOCKS : dpm_table->count;\n\n\tfor (i = 0; i < ucount; i++) {\n\t\tclocks->data[i].clocks_in_khz =\n\t\t\tdpm_table->dpm_levels[i].value * 1000;\n\n\t\tclocks->data[i].latency_in_us = 0;\n\t}\n\n\tclocks->num_levels = ucount;\n\n\treturn 0;\n}\n\nstatic int vega12_get_socclocks(struct pp_hwmgr *hwmgr,\n\t\tstruct pp_clock_levels_with_latency *clocks)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tuint32_t ucount;\n\tint i;\n\tstruct vega12_single_dpm_table *dpm_table;\n\n\tif (!data->smu_features[GNLD_DPM_SOCCLK].enabled)\n\t\treturn -1;\n\n\n\tdpm_table = &(data->dpm_table.soc_table);\n\tucount = (dpm_table->count > MAX_NUM_CLOCKS) ?\n\t\tMAX_NUM_CLOCKS : dpm_table->count;\n\n\tfor (i = 0; i < ucount; i++) {\n\t\tclocks->data[i].clocks_in_khz =\n\t\t\tdpm_table->dpm_levels[i].value * 1000;\n\n\t\tclocks->data[i].latency_in_us = 0;\n\t}\n\n\tclocks->num_levels = ucount;\n\n\treturn 0;\n\n}\n\nstatic int vega12_get_clock_by_type_with_latency(struct pp_hwmgr *hwmgr,\n\t\tenum amd_pp_clock_type type,\n\t\tstruct pp_clock_levels_with_latency *clocks)\n{\n\tint ret;\n\n\tswitch (type) {\n\tcase amd_pp_sys_clock:\n\t\tret = vega12_get_sclks(hwmgr, clocks);\n\t\tbreak;\n\tcase amd_pp_mem_clock:\n\t\tret = vega12_get_memclocks(hwmgr, clocks);\n\t\tbreak;\n\tcase amd_pp_dcef_clock:\n\t\tret = vega12_get_dcefclocks(hwmgr, clocks);\n\t\tbreak;\n\tcase amd_pp_soc_clock:\n\t\tret = vega12_get_socclocks(hwmgr, clocks);\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\treturn ret;\n}\n\nstatic int vega12_get_clock_by_type_with_voltage(struct pp_hwmgr *hwmgr,\n\t\tenum amd_pp_clock_type type,\n\t\tstruct pp_clock_levels_with_voltage *clocks)\n{\n\tclocks->num_levels = 0;\n\n\treturn 0;\n}\n\nstatic int vega12_set_watermarks_for_clocks_ranges(struct pp_hwmgr *hwmgr,\n\t\t\t\t\t\t\tvoid *clock_ranges)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tWatermarks_t *table = &(data->smc_state_table.water_marks_table);\n\tstruct dm_pp_wm_sets_with_clock_ranges_soc15 *wm_with_clock_ranges = clock_ranges;\n\n\tif (!data->registry_data.disable_water_mark &&\n\t\t\tdata->smu_features[GNLD_DPM_DCEFCLK].supported &&\n\t\t\tdata->smu_features[GNLD_DPM_SOCCLK].supported) {\n\t\tsmu_set_watermarks_for_clocks_ranges(table, wm_with_clock_ranges);\n\t\tdata->water_marks_bitmap |= WaterMarksExist;\n\t\tdata->water_marks_bitmap &= ~WaterMarksLoaded;\n\t}\n\n\treturn 0;\n}\n\nstatic int vega12_force_clock_level(struct pp_hwmgr *hwmgr,\n\t\tenum pp_clock_type type, uint32_t mask)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tuint32_t soft_min_level, soft_max_level, hard_min_level;\n\tint ret = 0;\n\n\tswitch (type) {\n\tcase PP_SCLK:\n\t\tsoft_min_level = mask ? (ffs(mask) - 1) : 0;\n\t\tsoft_max_level = mask ? (fls(mask) - 1) : 0;\n\n\t\tdata->dpm_table.gfx_table.dpm_state.soft_min_level =\n\t\t\tdata->dpm_table.gfx_table.dpm_levels[soft_min_level].value;\n\t\tdata->dpm_table.gfx_table.dpm_state.soft_max_level =\n\t\t\tdata->dpm_table.gfx_table.dpm_levels[soft_max_level].value;\n\n\t\tret = vega12_upload_dpm_min_level(hwmgr);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\"Failed to upload boot level to lowest!\",\n\t\t\treturn ret);\n\n\t\tret = vega12_upload_dpm_max_level(hwmgr);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\"Failed to upload dpm max level to highest!\",\n\t\t\treturn ret);\n\t\tbreak;\n\n\tcase PP_MCLK:\n\t\tsoft_min_level = mask ? (ffs(mask) - 1) : 0;\n\t\tsoft_max_level = mask ? (fls(mask) - 1) : 0;\n\n\t\tdata->dpm_table.mem_table.dpm_state.soft_min_level =\n\t\t\tdata->dpm_table.mem_table.dpm_levels[soft_min_level].value;\n\t\tdata->dpm_table.mem_table.dpm_state.soft_max_level =\n\t\t\tdata->dpm_table.mem_table.dpm_levels[soft_max_level].value;\n\n\t\tret = vega12_upload_dpm_min_level(hwmgr);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\"Failed to upload boot level to lowest!\",\n\t\t\treturn ret);\n\n\t\tret = vega12_upload_dpm_max_level(hwmgr);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\"Failed to upload dpm max level to highest!\",\n\t\t\treturn ret);\n\n\t\tbreak;\n\n\tcase PP_SOCCLK:\n\t\tsoft_min_level = mask ? (ffs(mask) - 1) : 0;\n\t\tsoft_max_level = mask ? (fls(mask) - 1) : 0;\n\n\t\tif (soft_max_level >= data->dpm_table.soc_table.count) {\n\t\t\tpr_err(\"Clock level specified %d is over max allowed %d\\n\",\n\t\t\t\t\tsoft_max_level,\n\t\t\t\t\tdata->dpm_table.soc_table.count - 1);\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tdata->dpm_table.soc_table.dpm_state.soft_min_level =\n\t\t\tdata->dpm_table.soc_table.dpm_levels[soft_min_level].value;\n\t\tdata->dpm_table.soc_table.dpm_state.soft_max_level =\n\t\t\tdata->dpm_table.soc_table.dpm_levels[soft_max_level].value;\n\n\t\tret = vega12_upload_dpm_min_level(hwmgr);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\"Failed to upload boot level to lowest!\",\n\t\t\treturn ret);\n\n\t\tret = vega12_upload_dpm_max_level(hwmgr);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\"Failed to upload dpm max level to highest!\",\n\t\t\treturn ret);\n\n\t\tbreak;\n\n\tcase PP_DCEFCLK:\n\t\thard_min_level = mask ? (ffs(mask) - 1) : 0;\n\n\t\tif (hard_min_level >= data->dpm_table.dcef_table.count) {\n\t\t\tpr_err(\"Clock level specified %d is over max allowed %d\\n\",\n\t\t\t\t\thard_min_level,\n\t\t\t\t\tdata->dpm_table.dcef_table.count - 1);\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tdata->dpm_table.dcef_table.dpm_state.hard_min_level =\n\t\t\tdata->dpm_table.dcef_table.dpm_levels[hard_min_level].value;\n\n\t\tret = vega12_upload_dpm_min_level(hwmgr);\n\t\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\t\"Failed to upload boot level to lowest!\",\n\t\t\treturn ret);\n\n\t\t \n\n\t\tbreak;\n\n\tcase PP_PCIE:\n\t\tbreak;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int vega12_get_ppfeature_status(struct pp_hwmgr *hwmgr, char *buf)\n{\n\tstatic const char *ppfeature_name[] = {\n\t\t\t\"DPM_PREFETCHER\",\n\t\t\t\"GFXCLK_DPM\",\n\t\t\t\"UCLK_DPM\",\n\t\t\t\"SOCCLK_DPM\",\n\t\t\t\"UVD_DPM\",\n\t\t\t\"VCE_DPM\",\n\t\t\t\"ULV\",\n\t\t\t\"MP0CLK_DPM\",\n\t\t\t\"LINK_DPM\",\n\t\t\t\"DCEFCLK_DPM\",\n\t\t\t\"GFXCLK_DS\",\n\t\t\t\"SOCCLK_DS\",\n\t\t\t\"LCLK_DS\",\n\t\t\t\"PPT\",\n\t\t\t\"TDC\",\n\t\t\t\"THERMAL\",\n\t\t\t\"GFX_PER_CU_CG\",\n\t\t\t\"RM\",\n\t\t\t\"DCEFCLK_DS\",\n\t\t\t\"ACDC\",\n\t\t\t\"VR0HOT\",\n\t\t\t\"VR1HOT\",\n\t\t\t\"FW_CTF\",\n\t\t\t\"LED_DISPLAY\",\n\t\t\t\"FAN_CONTROL\",\n\t\t\t\"DIDT\",\n\t\t\t\"GFXOFF\",\n\t\t\t\"CG\",\n\t\t\t\"ACG\"};\n\tstatic const char *output_title[] = {\n\t\t\t\"FEATURES\",\n\t\t\t\"BITMASK\",\n\t\t\t\"ENABLEMENT\"};\n\tuint64_t features_enabled;\n\tint i;\n\tint ret = 0;\n\tint size = 0;\n\n\tphm_get_sysfs_buf(&buf, &size);\n\n\tret = vega12_get_enabled_smc_features(hwmgr, &features_enabled);\n\tPP_ASSERT_WITH_CODE(!ret,\n\t\t\"[EnableAllSmuFeatures] Failed to get enabled smc features!\",\n\t\treturn ret);\n\n\tsize += sysfs_emit_at(buf, size, \"Current ppfeatures: 0x%016llx\\n\", features_enabled);\n\tsize += sysfs_emit_at(buf, size, \"%-19s %-22s %s\\n\",\n\t\t\t\toutput_title[0],\n\t\t\t\toutput_title[1],\n\t\t\t\toutput_title[2]);\n\tfor (i = 0; i < GNLD_FEATURES_MAX; i++) {\n\t\tsize += sysfs_emit_at(buf, size, \"%-19s 0x%016llx %6s\\n\",\n\t\t\t\tppfeature_name[i],\n\t\t\t\t1ULL << i,\n\t\t\t\t(features_enabled & (1ULL << i)) ? \"Y\" : \"N\");\n\t}\n\n\treturn size;\n}\n\nstatic int vega12_set_ppfeature_status(struct pp_hwmgr *hwmgr, uint64_t new_ppfeature_masks)\n{\n\tuint64_t features_enabled;\n\tuint64_t features_to_enable;\n\tuint64_t features_to_disable;\n\tint ret = 0;\n\n\tif (new_ppfeature_masks >= (1ULL << GNLD_FEATURES_MAX))\n\t\treturn -EINVAL;\n\n\tret = vega12_get_enabled_smc_features(hwmgr, &features_enabled);\n\tif (ret)\n\t\treturn ret;\n\n\tfeatures_to_disable =\n\t\tfeatures_enabled & ~new_ppfeature_masks;\n\tfeatures_to_enable =\n\t\t~features_enabled & new_ppfeature_masks;\n\n\tpr_debug(\"features_to_disable 0x%llx\\n\", features_to_disable);\n\tpr_debug(\"features_to_enable 0x%llx\\n\", features_to_enable);\n\n\tif (features_to_disable) {\n\t\tret = vega12_enable_smc_features(hwmgr, false, features_to_disable);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tif (features_to_enable) {\n\t\tret = vega12_enable_smc_features(hwmgr, true, features_to_enable);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic int vega12_get_current_pcie_link_width_level(struct pp_hwmgr *hwmgr)\n{\n\tstruct amdgpu_device *adev = hwmgr->adev;\n\n\treturn (RREG32_PCIE(smnPCIE_LC_LINK_WIDTH_CNTL) &\n\t\tPCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD_MASK)\n\t\t>> PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD__SHIFT;\n}\n\nstatic int vega12_get_current_pcie_link_width(struct pp_hwmgr *hwmgr)\n{\n\tuint32_t width_level;\n\n\twidth_level = vega12_get_current_pcie_link_width_level(hwmgr);\n\tif (width_level > LINK_WIDTH_MAX)\n\t\twidth_level = 0;\n\n\treturn link_width[width_level];\n}\n\nstatic int vega12_get_current_pcie_link_speed_level(struct pp_hwmgr *hwmgr)\n{\n\tstruct amdgpu_device *adev = hwmgr->adev;\n\n\treturn (RREG32_PCIE(smnPCIE_LC_SPEED_CNTL) &\n\t\tPSWUSP0_PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE_MASK)\n\t\t>> PSWUSP0_PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE__SHIFT;\n}\n\nstatic int vega12_get_current_pcie_link_speed(struct pp_hwmgr *hwmgr)\n{\n\tuint32_t speed_level;\n\n\tspeed_level = vega12_get_current_pcie_link_speed_level(hwmgr);\n\tif (speed_level > LINK_SPEED_MAX)\n\t\tspeed_level = 0;\n\n\treturn link_speed[speed_level];\n}\n\nstatic int vega12_print_clock_levels(struct pp_hwmgr *hwmgr,\n\t\tenum pp_clock_type type, char *buf)\n{\n\tint i, now, size = 0;\n\tstruct pp_clock_levels_with_latency clocks;\n\n\tswitch (type) {\n\tcase PP_SCLK:\n\t\tPP_ASSERT_WITH_CODE(\n\t\t\t\tvega12_get_current_gfx_clk_freq(hwmgr, &now) == 0,\n\t\t\t\t\"Attempt to get current gfx clk Failed!\",\n\t\t\t\treturn -1);\n\n\t\tPP_ASSERT_WITH_CODE(\n\t\t\t\tvega12_get_sclks(hwmgr, &clocks) == 0,\n\t\t\t\t\"Attempt to get gfx clk levels Failed!\",\n\t\t\t\treturn -1);\n\t\tfor (i = 0; i < clocks.num_levels; i++)\n\t\t\tsize += sprintf(buf + size, \"%d: %uMhz %s\\n\",\n\t\t\t\ti, clocks.data[i].clocks_in_khz / 1000,\n\t\t\t\t(clocks.data[i].clocks_in_khz / 1000 == now / 100) ? \"*\" : \"\");\n\t\tbreak;\n\n\tcase PP_MCLK:\n\t\tPP_ASSERT_WITH_CODE(\n\t\t\t\tvega12_get_current_mclk_freq(hwmgr, &now) == 0,\n\t\t\t\t\"Attempt to get current mclk freq Failed!\",\n\t\t\t\treturn -1);\n\n\t\tPP_ASSERT_WITH_CODE(\n\t\t\t\tvega12_get_memclocks(hwmgr, &clocks) == 0,\n\t\t\t\t\"Attempt to get memory clk levels Failed!\",\n\t\t\t\treturn -1);\n\t\tfor (i = 0; i < clocks.num_levels; i++)\n\t\t\tsize += sprintf(buf + size, \"%d: %uMhz %s\\n\",\n\t\t\t\ti, clocks.data[i].clocks_in_khz / 1000,\n\t\t\t\t(clocks.data[i].clocks_in_khz / 1000 == now / 100) ? \"*\" : \"\");\n\t\tbreak;\n\n\tcase PP_SOCCLK:\n\t\tPP_ASSERT_WITH_CODE(\n\t\t\t\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\t\tPPSMC_MSG_GetDpmClockFreq, (PPCLK_SOCCLK << 16),\n\t\t\t\t\t&now) == 0,\n\t\t\t\t\"Attempt to get Current SOCCLK Frequency Failed!\",\n\t\t\t\treturn -EINVAL);\n\n\t\tPP_ASSERT_WITH_CODE(\n\t\t\t\tvega12_get_socclocks(hwmgr, &clocks) == 0,\n\t\t\t\t\"Attempt to get soc clk levels Failed!\",\n\t\t\t\treturn -1);\n\t\tfor (i = 0; i < clocks.num_levels; i++)\n\t\t\tsize += sprintf(buf + size, \"%d: %uMhz %s\\n\",\n\t\t\t\ti, clocks.data[i].clocks_in_khz / 1000,\n\t\t\t\t(clocks.data[i].clocks_in_khz / 1000 == now) ? \"*\" : \"\");\n\t\tbreak;\n\n\tcase PP_DCEFCLK:\n\t\tPP_ASSERT_WITH_CODE(\n\t\t\t\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\t\tPPSMC_MSG_GetDpmClockFreq, (PPCLK_DCEFCLK << 16),\n\t\t\t\t\t&now) == 0,\n\t\t\t\t\"Attempt to get Current DCEFCLK Frequency Failed!\",\n\t\t\t\treturn -EINVAL);\n\n\t\tPP_ASSERT_WITH_CODE(\n\t\t\t\tvega12_get_dcefclocks(hwmgr, &clocks) == 0,\n\t\t\t\t\"Attempt to get dcef clk levels Failed!\",\n\t\t\t\treturn -1);\n\t\tfor (i = 0; i < clocks.num_levels; i++)\n\t\t\tsize += sprintf(buf + size, \"%d: %uMhz %s\\n\",\n\t\t\t\ti, clocks.data[i].clocks_in_khz / 1000,\n\t\t\t\t(clocks.data[i].clocks_in_khz / 1000 == now) ? \"*\" : \"\");\n\t\tbreak;\n\n\tcase PP_PCIE:\n\t\tbreak;\n\n\tdefault:\n\t\tbreak;\n\t}\n\treturn size;\n}\n\nstatic int vega12_apply_clocks_adjust_rules(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tstruct vega12_single_dpm_table *dpm_table;\n\tbool vblank_too_short = false;\n\tbool disable_mclk_switching;\n\tuint32_t i, latency;\n\n\tdisable_mclk_switching = ((1 < hwmgr->display_config->num_display) &&\n\t\t\t\t!hwmgr->display_config->multi_monitor_in_sync) ||\n\t\t\t\tvblank_too_short;\n\tlatency = hwmgr->display_config->dce_tolerable_mclk_in_active_latency;\n\n\t \n\tdpm_table = &(data->dpm_table.gfx_table);\n\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;\n\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\tdpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[0].value;\n\tdpm_table->dpm_state.hard_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\n\tif (PP_CAP(PHM_PlatformCaps_UMDPState)) {\n\t\tif (VEGA12_UMD_PSTATE_GFXCLK_LEVEL < dpm_table->count) {\n\t\t\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[VEGA12_UMD_PSTATE_GFXCLK_LEVEL].value;\n\t\t\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[VEGA12_UMD_PSTATE_GFXCLK_LEVEL].value;\n\t\t}\n\n\t\tif (hwmgr->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK) {\n\t\t\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;\n\t\t\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[0].value;\n\t\t}\n\n\t\tif (hwmgr->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK) {\n\t\t\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\t\t\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\t\t}\n\t}\n\n\t \n\tdpm_table = &(data->dpm_table.mem_table);\n\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;\n\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\tdpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[0].value;\n\tdpm_table->dpm_state.hard_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\n\tif (PP_CAP(PHM_PlatformCaps_UMDPState)) {\n\t\tif (VEGA12_UMD_PSTATE_MCLK_LEVEL < dpm_table->count) {\n\t\t\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[VEGA12_UMD_PSTATE_MCLK_LEVEL].value;\n\t\t\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[VEGA12_UMD_PSTATE_MCLK_LEVEL].value;\n\t\t}\n\n\t\tif (hwmgr->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_MIN_MCLK) {\n\t\t\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;\n\t\t\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[0].value;\n\t\t}\n\n\t\tif (hwmgr->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK) {\n\t\t\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\t\t\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\t\t}\n\t}\n\n\t \n\tif (dpm_table->dpm_state.hard_min_level < (hwmgr->display_config->min_mem_set_clock / 100))\n\t\tdpm_table->dpm_state.hard_min_level = hwmgr->display_config->min_mem_set_clock / 100;\n\n\t \n\tif (disable_mclk_switching) {\n\t\tdpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\t\tfor (i = 0; i < data->mclk_latency_table.count - 1; i++) {\n\t\t\tif (data->mclk_latency_table.entries[i].latency <= latency) {\n\t\t\t\tif (dpm_table->dpm_levels[i].value >= (hwmgr->display_config->min_mem_set_clock / 100)) {\n\t\t\t\t\tdpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[i].value;\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t}\n\n\tif (hwmgr->display_config->nb_pstate_switch_disable)\n\t\tdpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\n\t \n\tdpm_table = &(data->dpm_table.vclk_table);\n\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;\n\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\tdpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[0].value;\n\tdpm_table->dpm_state.hard_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\n\tif (PP_CAP(PHM_PlatformCaps_UMDPState)) {\n\t\tif (VEGA12_UMD_PSTATE_UVDCLK_LEVEL < dpm_table->count) {\n\t\t\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[VEGA12_UMD_PSTATE_UVDCLK_LEVEL].value;\n\t\t\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[VEGA12_UMD_PSTATE_UVDCLK_LEVEL].value;\n\t\t}\n\n\t\tif (hwmgr->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK) {\n\t\t\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\t\t\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\t\t}\n\t}\n\n\t \n\tdpm_table = &(data->dpm_table.dclk_table);\n\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;\n\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\tdpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[0].value;\n\tdpm_table->dpm_state.hard_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\n\tif (PP_CAP(PHM_PlatformCaps_UMDPState)) {\n\t\tif (VEGA12_UMD_PSTATE_UVDCLK_LEVEL < dpm_table->count) {\n\t\t\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[VEGA12_UMD_PSTATE_UVDCLK_LEVEL].value;\n\t\t\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[VEGA12_UMD_PSTATE_UVDCLK_LEVEL].value;\n\t\t}\n\n\t\tif (hwmgr->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK) {\n\t\t\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\t\t\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\t\t}\n\t}\n\n\t \n\tdpm_table = &(data->dpm_table.soc_table);\n\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;\n\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\tdpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[0].value;\n\tdpm_table->dpm_state.hard_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\n\tif (PP_CAP(PHM_PlatformCaps_UMDPState)) {\n\t\tif (VEGA12_UMD_PSTATE_SOCCLK_LEVEL < dpm_table->count) {\n\t\t\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[VEGA12_UMD_PSTATE_SOCCLK_LEVEL].value;\n\t\t\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[VEGA12_UMD_PSTATE_SOCCLK_LEVEL].value;\n\t\t}\n\n\t\tif (hwmgr->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK) {\n\t\t\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\t\t\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\t\t}\n\t}\n\n\t \n\tdpm_table = &(data->dpm_table.eclk_table);\n\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;\n\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\tdpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[0].value;\n\tdpm_table->dpm_state.hard_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\n\tif (PP_CAP(PHM_PlatformCaps_UMDPState)) {\n\t\tif (VEGA12_UMD_PSTATE_VCEMCLK_LEVEL < dpm_table->count) {\n\t\t\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[VEGA12_UMD_PSTATE_VCEMCLK_LEVEL].value;\n\t\t\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[VEGA12_UMD_PSTATE_VCEMCLK_LEVEL].value;\n\t\t}\n\n\t\tif (hwmgr->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK) {\n\t\t\tdpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\t\t\tdpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int vega12_set_uclk_to_highest_dpm_level(struct pp_hwmgr *hwmgr,\n\t\tstruct vega12_single_dpm_table *dpm_table)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tint ret = 0;\n\n\tif (data->smu_features[GNLD_DPM_UCLK].enabled) {\n\t\tPP_ASSERT_WITH_CODE(dpm_table->count > 0,\n\t\t\t\t\"[SetUclkToHightestDpmLevel] Dpm table has no entry!\",\n\t\t\t\treturn -EINVAL);\n\t\tPP_ASSERT_WITH_CODE(dpm_table->count <= NUM_UCLK_DPM_LEVELS,\n\t\t\t\t\"[SetUclkToHightestDpmLevel] Dpm table has too many entries!\",\n\t\t\t\treturn -EINVAL);\n\n\t\tdpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;\n\t\tPP_ASSERT_WITH_CODE(!(ret = smum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\tPPSMC_MSG_SetHardMinByFreq,\n\t\t\t\t(PPCLK_UCLK << 16) | dpm_table->dpm_state.hard_min_level,\n\t\t\t\tNULL)),\n\t\t\t\t\"[SetUclkToHightestDpmLevel] Set hard min uclk failed!\",\n\t\t\t\treturn ret);\n\t}\n\n\treturn ret;\n}\n\nstatic int vega12_pre_display_configuration_changed_task(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tint ret = 0;\n\n\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\tPPSMC_MSG_NumOfDisplays, 0,\n\t\t\tNULL);\n\n\tret = vega12_set_uclk_to_highest_dpm_level(hwmgr,\n\t\t\t&data->dpm_table.mem_table);\n\n\treturn ret;\n}\n\nstatic int vega12_display_configuration_changed_task(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tint result = 0;\n\tWatermarks_t *wm_table = &(data->smc_state_table.water_marks_table);\n\n\tif ((data->water_marks_bitmap & WaterMarksExist) &&\n\t\t\t!(data->water_marks_bitmap & WaterMarksLoaded)) {\n\t\tresult = smum_smc_table_manager(hwmgr,\n\t\t\t\t\t\t(uint8_t *)wm_table, TABLE_WATERMARKS, false);\n\t\tPP_ASSERT_WITH_CODE(result, \"Failed to update WMTABLE!\", return -EINVAL);\n\t\tdata->water_marks_bitmap |= WaterMarksLoaded;\n\t}\n\n\tif ((data->water_marks_bitmap & WaterMarksExist) &&\n\t\tdata->smu_features[GNLD_DPM_DCEFCLK].supported &&\n\t\tdata->smu_features[GNLD_DPM_SOCCLK].supported)\n\t\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\tPPSMC_MSG_NumOfDisplays, hwmgr->display_config->num_display,\n\t\t\tNULL);\n\n\treturn result;\n}\n\nstatic int vega12_enable_disable_uvd_dpm(struct pp_hwmgr *hwmgr, bool enable)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\n\tif (data->smu_features[GNLD_DPM_UVD].supported) {\n\t\tPP_ASSERT_WITH_CODE(!vega12_enable_smc_features(hwmgr,\n\t\t\t\tenable,\n\t\t\t\tdata->smu_features[GNLD_DPM_UVD].smu_feature_bitmap),\n\t\t\t\t\"Attempt to Enable/Disable DPM UVD Failed!\",\n\t\t\t\treturn -1);\n\t\tdata->smu_features[GNLD_DPM_UVD].enabled = enable;\n\t}\n\n\treturn 0;\n}\n\nstatic void vega12_power_gate_vce(struct pp_hwmgr *hwmgr, bool bgate)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\n\tif (data->vce_power_gated == bgate)\n\t\treturn;\n\n\tdata->vce_power_gated = bgate;\n\tvega12_enable_disable_vce_dpm(hwmgr, !bgate);\n}\n\nstatic void vega12_power_gate_uvd(struct pp_hwmgr *hwmgr, bool bgate)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\n\tif (data->uvd_power_gated == bgate)\n\t\treturn;\n\n\tdata->uvd_power_gated = bgate;\n\tvega12_enable_disable_uvd_dpm(hwmgr, !bgate);\n}\n\nstatic bool\nvega12_check_smc_update_required_for_display_configuration(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tbool is_update_required = false;\n\n\tif (data->display_timing.num_existing_displays != hwmgr->display_config->num_display)\n\t\tis_update_required = true;\n\n\tif (data->registry_data.gfx_clk_deep_sleep_support) {\n\t\tif (data->display_timing.min_clock_in_sr != hwmgr->display_config->min_core_set_clock_in_sr)\n\t\t\tis_update_required = true;\n\t}\n\n\treturn is_update_required;\n}\n\nstatic int vega12_disable_dpm_tasks(struct pp_hwmgr *hwmgr)\n{\n\tint tmp_result, result = 0;\n\n\ttmp_result = vega12_disable_all_smu_features(hwmgr);\n\tPP_ASSERT_WITH_CODE((tmp_result == 0),\n\t\t\t\"Failed to disable all smu features!\", result = tmp_result);\n\n\treturn result;\n}\n\nstatic int vega12_power_off_asic(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tint result;\n\n\tresult = vega12_disable_dpm_tasks(hwmgr);\n\tPP_ASSERT_WITH_CODE((0 == result),\n\t\t\t\"[disable_dpm_tasks] Failed to disable DPM!\",\n\t\t\t);\n\tdata->water_marks_bitmap &= ~(WaterMarksLoaded);\n\n\treturn result;\n}\n\n#if 0\nstatic void vega12_find_min_clock_index(struct pp_hwmgr *hwmgr,\n\t\tuint32_t *sclk_idx, uint32_t *mclk_idx,\n\t\tuint32_t min_sclk, uint32_t min_mclk)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tstruct vega12_dpm_table *dpm_table = &(data->dpm_table);\n\tuint32_t i;\n\n\tfor (i = 0; i < dpm_table->gfx_table.count; i++) {\n\t\tif (dpm_table->gfx_table.dpm_levels[i].enabled &&\n\t\t\tdpm_table->gfx_table.dpm_levels[i].value >= min_sclk) {\n\t\t\t*sclk_idx = i;\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tfor (i = 0; i < dpm_table->mem_table.count; i++) {\n\t\tif (dpm_table->mem_table.dpm_levels[i].enabled &&\n\t\t\tdpm_table->mem_table.dpm_levels[i].value >= min_mclk) {\n\t\t\t*mclk_idx = i;\n\t\t\tbreak;\n\t\t}\n\t}\n}\n#endif\n\n#if 0\nstatic int vega12_set_power_profile_state(struct pp_hwmgr *hwmgr,\n\t\tstruct amd_pp_profile *request)\n{\n\treturn 0;\n}\n\nstatic int vega12_get_sclk_od(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tstruct vega12_single_dpm_table *sclk_table = &(data->dpm_table.gfx_table);\n\tstruct vega12_single_dpm_table *golden_sclk_table =\n\t\t\t&(data->golden_dpm_table.gfx_table);\n\tint value = sclk_table->dpm_levels[sclk_table->count - 1].value;\n\tint golden_value = golden_sclk_table->dpm_levels\n\t\t\t[golden_sclk_table->count - 1].value;\n\n\tvalue -= golden_value;\n\tvalue = DIV_ROUND_UP(value * 100, golden_value);\n\n\treturn value;\n}\n\nstatic int vega12_set_sclk_od(struct pp_hwmgr *hwmgr, uint32_t value)\n{\n\treturn 0;\n}\n\nstatic int vega12_get_mclk_od(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend);\n\tstruct vega12_single_dpm_table *mclk_table = &(data->dpm_table.mem_table);\n\tstruct vega12_single_dpm_table *golden_mclk_table =\n\t\t\t&(data->golden_dpm_table.mem_table);\n\tint value = mclk_table->dpm_levels[mclk_table->count - 1].value;\n\tint golden_value = golden_mclk_table->dpm_levels\n\t\t\t[golden_mclk_table->count - 1].value;\n\n\tvalue -= golden_value;\n\tvalue = DIV_ROUND_UP(value * 100, golden_value);\n\n\treturn value;\n}\n\nstatic int vega12_set_mclk_od(struct pp_hwmgr *hwmgr, uint32_t value)\n{\n\treturn 0;\n}\n#endif\n\nstatic int vega12_notify_cac_buffer_info(struct pp_hwmgr *hwmgr,\n\t\t\t\t\tuint32_t virtual_addr_low,\n\t\t\t\t\tuint32_t virtual_addr_hi,\n\t\t\t\t\tuint32_t mc_addr_low,\n\t\t\t\t\tuint32_t mc_addr_hi,\n\t\t\t\t\tuint32_t size)\n{\n\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\t\tPPSMC_MSG_SetSystemVirtualDramAddrHigh,\n\t\t\t\t\tvirtual_addr_hi,\n\t\t\t\t\tNULL);\n\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\t\tPPSMC_MSG_SetSystemVirtualDramAddrLow,\n\t\t\t\t\tvirtual_addr_low,\n\t\t\t\t\tNULL);\n\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\t\tPPSMC_MSG_DramLogSetDramAddrHigh,\n\t\t\t\t\tmc_addr_hi,\n\t\t\t\t\tNULL);\n\n\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\t\tPPSMC_MSG_DramLogSetDramAddrLow,\n\t\t\t\t\tmc_addr_low,\n\t\t\t\t\tNULL);\n\n\tsmum_send_msg_to_smc_with_parameter(hwmgr,\n\t\t\t\t\tPPSMC_MSG_DramLogSetDramSize,\n\t\t\t\t\tsize,\n\t\t\t\t\tNULL);\n\treturn 0;\n}\n\nstatic int vega12_get_thermal_temperature_range(struct pp_hwmgr *hwmgr,\n\t\tstruct PP_TemperatureRange *thermal_data)\n{\n\tstruct phm_ppt_v3_information *pptable_information =\n\t\t(struct phm_ppt_v3_information *)hwmgr->pptable;\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tPPTable_t *pp_table = &(data->smc_state_table.pp_table);\n\n\tmemcpy(thermal_data, &SMU7ThermalWithDelayPolicy[0], sizeof(struct PP_TemperatureRange));\n\n\tthermal_data->max = pp_table->TedgeLimit *\n\t\tPP_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\tthermal_data->edge_emergency_max = (pp_table->TedgeLimit + CTF_OFFSET_EDGE) *\n\t\tPP_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\tthermal_data->hotspot_crit_max = pp_table->ThotspotLimit *\n\t\tPP_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\tthermal_data->hotspot_emergency_max = (pp_table->ThotspotLimit + CTF_OFFSET_HOTSPOT) *\n\t\tPP_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\tthermal_data->mem_crit_max = pp_table->ThbmLimit *\n\t\tPP_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\tthermal_data->mem_emergency_max = (pp_table->ThbmLimit + CTF_OFFSET_HBM)*\n\t\tPP_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\tthermal_data->sw_ctf_threshold = pptable_information->us_software_shutdown_temp *\n\t\tPP_TEMPERATURE_UNITS_PER_CENTIGRADES;\n\n\treturn 0;\n}\n\nstatic int vega12_enable_gfx_off(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tint ret = 0;\n\n\tif (data->gfxoff_controlled_by_driver)\n\t\tret = smum_send_msg_to_smc(hwmgr, PPSMC_MSG_AllowGfxOff, NULL);\n\n\treturn ret;\n}\n\nstatic int vega12_disable_gfx_off(struct pp_hwmgr *hwmgr)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tint ret = 0;\n\n\tif (data->gfxoff_controlled_by_driver)\n\t\tret = smum_send_msg_to_smc(hwmgr, PPSMC_MSG_DisallowGfxOff, NULL);\n\n\treturn ret;\n}\n\nstatic int vega12_gfx_off_control(struct pp_hwmgr *hwmgr, bool enable)\n{\n\tif (enable)\n\t\treturn vega12_enable_gfx_off(hwmgr);\n\telse\n\t\treturn vega12_disable_gfx_off(hwmgr);\n}\n\nstatic int vega12_get_performance_level(struct pp_hwmgr *hwmgr, const struct pp_hw_power_state *state,\n\t\t\t\tPHM_PerformanceLevelDesignation designation, uint32_t index,\n\t\t\t\tPHM_PerformanceLevel *level)\n{\n\treturn 0;\n}\n\nstatic int vega12_set_mp1_state(struct pp_hwmgr *hwmgr,\n\t\t\t\tenum pp_mp1_state mp1_state)\n{\n\tuint16_t msg;\n\tint ret;\n\n\tswitch (mp1_state) {\n\tcase PP_MP1_STATE_UNLOAD:\n\t\tmsg = PPSMC_MSG_PrepareMp1ForUnload;\n\t\tbreak;\n\tcase PP_MP1_STATE_SHUTDOWN:\n\tcase PP_MP1_STATE_RESET:\n\tcase PP_MP1_STATE_NONE:\n\tdefault:\n\t\treturn 0;\n\t}\n\n\tPP_ASSERT_WITH_CODE((ret = smum_send_msg_to_smc(hwmgr, msg, NULL)) == 0,\n\t\t\t    \"[PrepareMp1] Failed!\",\n\t\t\t    return ret);\n\n\treturn 0;\n}\n\nstatic void vega12_init_gpu_metrics_v1_0(struct gpu_metrics_v1_0 *gpu_metrics)\n{\n\tmemset(gpu_metrics, 0xFF, sizeof(struct gpu_metrics_v1_0));\n\n\tgpu_metrics->common_header.structure_size =\n\t\t\t\tsizeof(struct gpu_metrics_v1_0);\n\tgpu_metrics->common_header.format_revision = 1;\n\tgpu_metrics->common_header.content_revision = 0;\n\n\tgpu_metrics->system_clock_counter = ktime_get_boottime_ns();\n}\n\nstatic ssize_t vega12_get_gpu_metrics(struct pp_hwmgr *hwmgr,\n\t\t\t\t      void **table)\n{\n\tstruct vega12_hwmgr *data =\n\t\t\t(struct vega12_hwmgr *)(hwmgr->backend);\n\tstruct gpu_metrics_v1_0 *gpu_metrics =\n\t\t\t&data->gpu_metrics_table;\n\tSmuMetrics_t metrics;\n\tuint32_t fan_speed_rpm;\n\tint ret;\n\n\tret = vega12_get_metrics_table(hwmgr, &metrics, true);\n\tif (ret)\n\t\treturn ret;\n\n\tvega12_init_gpu_metrics_v1_0(gpu_metrics);\n\n\tgpu_metrics->temperature_edge = metrics.TemperatureEdge;\n\tgpu_metrics->temperature_hotspot = metrics.TemperatureHotspot;\n\tgpu_metrics->temperature_mem = metrics.TemperatureHBM;\n\tgpu_metrics->temperature_vrgfx = metrics.TemperatureVrGfx;\n\tgpu_metrics->temperature_vrmem = metrics.TemperatureVrMem;\n\n\tgpu_metrics->average_gfx_activity = metrics.AverageGfxActivity;\n\tgpu_metrics->average_umc_activity = metrics.AverageUclkActivity;\n\n\tgpu_metrics->average_gfxclk_frequency = metrics.AverageGfxclkFrequency;\n\tgpu_metrics->average_socclk_frequency = metrics.AverageSocclkFrequency;\n\tgpu_metrics->average_uclk_frequency = metrics.AverageUclkFrequency;\n\n\tgpu_metrics->current_gfxclk = metrics.CurrClock[PPCLK_GFXCLK];\n\tgpu_metrics->current_socclk = metrics.CurrClock[PPCLK_SOCCLK];\n\tgpu_metrics->current_uclk = metrics.CurrClock[PPCLK_UCLK];\n\tgpu_metrics->current_vclk0 = metrics.CurrClock[PPCLK_VCLK];\n\tgpu_metrics->current_dclk0 = metrics.CurrClock[PPCLK_DCLK];\n\n\tgpu_metrics->throttle_status = metrics.ThrottlerStatus;\n\n\tvega12_fan_ctrl_get_fan_speed_rpm(hwmgr, &fan_speed_rpm);\n\tgpu_metrics->current_fan_speed = (uint16_t)fan_speed_rpm;\n\n\tgpu_metrics->pcie_link_width =\n\t\t\tvega12_get_current_pcie_link_width(hwmgr);\n\tgpu_metrics->pcie_link_speed =\n\t\t\tvega12_get_current_pcie_link_speed(hwmgr);\n\n\t*table = (void *)gpu_metrics;\n\n\treturn sizeof(struct gpu_metrics_v1_0);\n}\n\nstatic const struct pp_hwmgr_func vega12_hwmgr_funcs = {\n\t.backend_init = vega12_hwmgr_backend_init,\n\t.backend_fini = vega12_hwmgr_backend_fini,\n\t.asic_setup = vega12_setup_asic_task,\n\t.dynamic_state_management_enable = vega12_enable_dpm_tasks,\n\t.dynamic_state_management_disable = vega12_disable_dpm_tasks,\n\t.patch_boot_state = vega12_patch_boot_state,\n\t.get_sclk = vega12_dpm_get_sclk,\n\t.get_mclk = vega12_dpm_get_mclk,\n\t.notify_smc_display_config_after_ps_adjustment =\n\t\t\tvega12_notify_smc_display_config_after_ps_adjustment,\n\t.force_dpm_level = vega12_dpm_force_dpm_level,\n\t.stop_thermal_controller = vega12_thermal_stop_thermal_controller,\n\t.get_fan_speed_info = vega12_fan_ctrl_get_fan_speed_info,\n\t.reset_fan_speed_to_default =\n\t\t\tvega12_fan_ctrl_reset_fan_speed_to_default,\n\t.get_fan_speed_rpm = vega12_fan_ctrl_get_fan_speed_rpm,\n\t.set_fan_control_mode = vega12_set_fan_control_mode,\n\t.get_fan_control_mode = vega12_get_fan_control_mode,\n\t.read_sensor = vega12_read_sensor,\n\t.get_dal_power_level = vega12_get_dal_power_level,\n\t.get_clock_by_type_with_latency = vega12_get_clock_by_type_with_latency,\n\t.get_clock_by_type_with_voltage = vega12_get_clock_by_type_with_voltage,\n\t.set_watermarks_for_clocks_ranges = vega12_set_watermarks_for_clocks_ranges,\n\t.display_clock_voltage_request = vega12_display_clock_voltage_request,\n\t.force_clock_level = vega12_force_clock_level,\n\t.print_clock_levels = vega12_print_clock_levels,\n\t.apply_clocks_adjust_rules =\n\t\tvega12_apply_clocks_adjust_rules,\n\t.pre_display_config_changed =\n\t\tvega12_pre_display_configuration_changed_task,\n\t.display_config_changed = vega12_display_configuration_changed_task,\n\t.powergate_uvd = vega12_power_gate_uvd,\n\t.powergate_vce = vega12_power_gate_vce,\n\t.check_smc_update_required_for_display_configuration =\n\t\t\tvega12_check_smc_update_required_for_display_configuration,\n\t.power_off_asic = vega12_power_off_asic,\n\t.disable_smc_firmware_ctf = vega12_thermal_disable_alert,\n#if 0\n\t.set_power_profile_state = vega12_set_power_profile_state,\n\t.get_sclk_od = vega12_get_sclk_od,\n\t.set_sclk_od = vega12_set_sclk_od,\n\t.get_mclk_od = vega12_get_mclk_od,\n\t.set_mclk_od = vega12_set_mclk_od,\n#endif\n\t.notify_cac_buffer_info = vega12_notify_cac_buffer_info,\n\t.get_thermal_temperature_range = vega12_get_thermal_temperature_range,\n\t.register_irq_handlers = smu9_register_irq_handlers,\n\t.start_thermal_controller = vega12_start_thermal_controller,\n\t.powergate_gfx = vega12_gfx_off_control,\n\t.get_performance_level = vega12_get_performance_level,\n\t.get_asic_baco_capability = smu9_baco_get_capability,\n\t.get_asic_baco_state = smu9_baco_get_state,\n\t.set_asic_baco_state = vega12_baco_set_state,\n\t.get_ppfeature_status = vega12_get_ppfeature_status,\n\t.set_ppfeature_status = vega12_set_ppfeature_status,\n\t.set_mp1_state = vega12_set_mp1_state,\n\t.get_gpu_metrics = vega12_get_gpu_metrics,\n};\n\nint vega12_hwmgr_init(struct pp_hwmgr *hwmgr)\n{\n\thwmgr->hwmgr_func = &vega12_hwmgr_funcs;\n\thwmgr->pptable_func = &vega12_pptable_funcs;\n\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}