{
    "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 33.6,
        "techmap_time(ms)": 3,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through_module.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 43.8,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/8_bit_for_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_module/no_arch",
        "input_blif": "8_bit_for_pass_through_module.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 4.6,
        "techmap_time(ms)": 4.1,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through/no_arch",
        "input_blif": "8_bit_for_pass_through.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 3.8,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through_off_by_1.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 37.5,
        "techmap_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/8_bit_for_pass_through_off_by_1/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/no_arch",
        "input_blif": "8_bit_for_pass_through_off_by_1.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.9,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_pass_through_module.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 39.9,
        "techmap_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/8_bit_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_pass_through_module/no_arch",
        "input_blif": "8_bit_pass_through_module.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 4.5,
        "techmap_time(ms)": 4.1,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "and_primitive.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 36.6,
        "techmap_time(ms)": 2.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/and_primitive/no_arch": {
        "test_name": "syntax/and_primitive/no_arch",
        "input_blif": "and_primitive.blif",
        "max_rss(MiB)": 6.6,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "basic_expression_in_module_port.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 45.6,
        "techmap_time(ms)": 9.9,
        "Pi": 7,
        "Po": 4,
        "logic element": 2,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 10
    },
    "syntax/basic_expression_in_module_port/no_arch": {
        "test_name": "syntax/basic_expression_in_module_port/no_arch",
        "input_blif": "basic_expression_in_module_port.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 8.8,
        "techmap_time(ms)": 8.3,
        "Pi": 7,
        "Po": 4,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bitwise_op_expression_in_module_port.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 49.9,
        "techmap_time(ms)": 12.9,
        "Pi": 10,
        "Po": 4,
        "logic element": 7,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 16
    },
    "syntax/bitwise_op_expression_in_module_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/no_arch",
        "input_blif": "bitwise_op_expression_in_module_port.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 11.4,
        "techmap_time(ms)": 11,
        "Pi": 10,
        "Po": 4,
        "logic element": 19,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag5_mod.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 40.4,
        "techmap_time(ms)": 7.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 3,
        "logic element": 14,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 24
    },
    "syntax/bm_dag5_mod/no_arch": {
        "test_name": "syntax/bm_dag5_mod/no_arch",
        "input_blif": "bm_dag5_mod.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 8.1,
        "techmap_time(ms)": 7.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 3,
        "logic element": 14,
        "latch": 9,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 24
    },
    "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag6_mod_log.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 40.4,
        "techmap_time(ms)": 4.8,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "syntax/bm_dag6_mod_log/no_arch": {
        "test_name": "syntax/bm_dag6_mod_log/no_arch",
        "input_blif": "bm_dag6_mod_log.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 5,
        "techmap_time(ms)": 4.6,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag7_mod_log.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 36,
        "techmap_time(ms)": 2.6,
        "Pi": 6,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/bm_dag7_mod_log/no_arch": {
        "test_name": "syntax/bm_dag7_mod_log/no_arch",
        "input_blif": "bm_dag7_mod_log.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 3.8,
        "techmap_time(ms)": 3.4,
        "Pi": 6,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_updown_counter.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 40.4,
        "techmap_time(ms)": 6.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "syntax/bm_DL_4_bit_updown_counter/no_arch": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/no_arch",
        "input_blif": "bm_DL_4_bit_updown_counter.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 5.9,
        "techmap_time(ms)": 5.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 3,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 52.5,
        "techmap_time(ms)": 18.7,
        "Pi": 65,
        "Po": 34,
        "logic element": 15,
        "Adder": 66,
        "generic logic size": 4,
        "Longest Path": 46,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 81
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 18.2,
        "techmap_time(ms)": 17.8,
        "Pi": 65,
        "Po": 34,
        "logic element": 141,
        "Longest Path": 45,
        "Average Path": 4,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 58.2,
        "techmap_time(ms)": 21.9,
        "Pi": 65,
        "Po": 34,
        "logic element": 9,
        "Adder": 68,
        "generic logic size": 4,
        "Longest Path": 43,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 77
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 19.6,
        "techmap_time(ms)": 19.2,
        "Pi": 65,
        "Po": 34,
        "logic element": 139,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 139,
        "Total Node": 139
    },
    "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_simple_fsm.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 44,
        "techmap_time(ms)": 6.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 14,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 17
    },
    "syntax/bm_DL_simple_fsm/no_arch": {
        "test_name": "syntax/bm_DL_simple_fsm/no_arch",
        "input_blif": "bm_DL_simple_fsm.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 8,
        "techmap_time(ms)": 7.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 14,
        "latch": 2,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 17
    },
    "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_jk_rtl.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 36.2,
        "techmap_time(ms)": 4.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "syntax/bm_jk_rtl/no_arch": {
        "test_name": "syntax/bm_jk_rtl/no_arch",
        "input_blif": "bm_jk_rtl.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 5.9,
        "techmap_time(ms)": 5.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_log_all.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 86.8,
        "techmap_time(ms)": 56.1,
        "Pi": 64,
        "Po": 256,
        "logic element": 448,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 448,
        "Total Node": 448
    },
    "syntax/bm_log_all/no_arch": {
        "test_name": "syntax/bm_log_all/no_arch",
        "input_blif": "bm_log_all.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 65.7,
        "techmap_time(ms)": 65.3,
        "Pi": 64,
        "Po": 256,
        "logic element": 448,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 448,
        "Total Node": 448
    },
    "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_simple_memory.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 37.7,
        "techmap_time(ms)": 4,
        "Pi": 9,
        "Po": 3,
        "Memory": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "syntax/bm_simple_memory/no_arch": {
        "test_name": "syntax/bm_simple_memory/no_arch",
        "input_blif": "bm_simple_memory.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 5.9,
        "techmap_time(ms)": 5.5,
        "Pi": 9,
        "Po": 3,
        "logic element": 235,
        "latch": 48,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 235,
        "Total Node": 283
    },
    "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_unused_input_pins.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 36.7,
        "techmap_time(ms)": 1,
        "Pi": 4,
        "Po": 8,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/bm_unused_input_pins/no_arch": {
        "test_name": "syntax/bm_unused_input_pins/no_arch",
        "input_blif": "bm_unused_input_pins.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 1.7,
        "techmap_time(ms)": 1.2,
        "Pi": 4,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 60.1,
        "techmap_time(ms)": 25.4,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 65
    },
    "syntax/both_ram/no_arch": {
        "test_name": "syntax/both_ram/no_arch",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 316.9,
        "exec_time(ms)": 3175.9,
        "techmap_time(ms)": 3175.5,
        "Latch Drivers": 1,
        "Pi": 40,
        "Po": 40,
        "logic element": 155943,
        "latch": 49192,
        "Longest Path": 13,
        "Average Path": 4,
        "Estimated LUTs": 155943,
        "Total Node": 205136
    },
    "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fft_1024_16.blif",
        "max_rss(MiB)": 98.1,
        "exec_time(ms)": 2528.3,
        "techmap_time(ms)": 2494,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 65,
        "logic element": 32611,
        "latch": 6273,
        "Adder": 1195,
        "Multiplier": 38,
        "generic logic size": 4,
        "Longest Path": 400,
        "Average Path": 6,
        "Estimated LUTs": 35974,
        "Total Node": 40118
    },
    "syntax/cf_fft_1024_16/no_arch": {
        "test_name": "syntax/cf_fft_1024_16/no_arch",
        "input_blif": "cf_fft_1024_16.blif",
        "max_rss(MiB)": 233.3,
        "exec_time(ms)": 3058.7,
        "techmap_time(ms)": 3058.2,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 65,
        "logic element": 84983,
        "latch": 6273,
        "Longest Path": 854,
        "Average Path": 6,
        "Estimated LUTs": 84983,
        "Total Node": 91257
    },
    "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "complex_post_for_loop.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 38.8,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/complex_post_for_loop/no_arch": {
        "test_name": "syntax/complex_post_for_loop/no_arch",
        "input_blif": "complex_post_for_loop.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 3.7,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "conditional_expression_in_module_port.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 43.9,
        "techmap_time(ms)": 9.7,
        "Pi": 9,
        "Po": 4,
        "logic element": 6,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 15
    },
    "syntax/conditional_expression_in_module_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_module_port/no_arch",
        "input_blif": "conditional_expression_in_module_port.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 14,
        "techmap_time(ms)": 13.6,
        "Pi": 9,
        "Po": 4,
        "logic element": 18,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "constant_module_inst.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 36.5,
        "techmap_time(ms)": 6,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "latch": 4,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 9
    },
    "syntax/constant_module_inst/no_arch": {
        "test_name": "syntax/constant_module_inst/no_arch",
        "input_blif": "constant_module_inst.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 9.6,
        "techmap_time(ms)": 9.1,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 168,
        "latch": 68,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 168,
        "Total Node": 237
    },
    "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "delay_syntax.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 38.5,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "syntax/delay_syntax/no_arch": {
        "test_name": "syntax/delay_syntax/no_arch",
        "input_blif": "delay_syntax.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq_f_systemC.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 89.4,
        "techmap_time(ms)": 53.3,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 351,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 361,
        "Total Node": 585
    },
    "syntax/diffeq_f_systemC/no_arch": {
        "test_name": "syntax/diffeq_f_systemC/no_arch",
        "input_blif": "diffeq_f_systemC.blif",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 130,
        "techmap_time(ms)": 129.6,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 5260,
        "latch": 96,
        "Longest Path": 1461,
        "Average Path": 4,
        "Estimated LUTs": 5260,
        "Total Node": 5357
    },
    "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq_paj_convert.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 112.6,
        "techmap_time(ms)": 77.5,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 551,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 126,
        "Average Path": 4,
        "Estimated LUTs": 561,
        "Total Node": 882
    },
    "syntax/diffeq_paj_convert/no_arch": {
        "test_name": "syntax/diffeq_paj_convert/no_arch",
        "input_blif": "diffeq_paj_convert.blif",
        "max_rss(MiB)": 20.5,
        "exec_time(ms)": 166,
        "techmap_time(ms)": 165.6,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 5460,
        "latch": 193,
        "Longest Path": 1580,
        "Average Path": 4,
        "Estimated LUTs": 5460,
        "Total Node": 5654
    },
    "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "expression_in_chain_modules.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 44.1,
        "techmap_time(ms)": 9.3,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "latch": 20,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Total Node": 38
    },
    "syntax/expression_in_chain_modules/no_arch": {
        "test_name": "syntax/expression_in_chain_modules/no_arch",
        "input_blif": "expression_in_chain_modules.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 8,
        "techmap_time(ms)": 7.5,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 37,
        "latch": 20,
        "Longest Path": 13,
        "Average Path": 4,
        "Estimated LUTs": 37,
        "Total Node": 58
    },
    "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "flip_flop_enable.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 33.1,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/flip_flop_enable/no_arch": {
        "test_name": "syntax/flip_flop_enable/no_arch",
        "input_blif": "flip_flop_enable.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 0.8,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "flip_flop_enable_w_begin_label.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 34.1,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/flip_flop_enable_w_begin_label/no_arch": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/no_arch",
        "input_blif": "flip_flop_enable_w_begin_label.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "for_loop_adv_post.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 38.9,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "syntax/for_loop_adv_post/no_arch": {
        "test_name": "syntax/for_loop_adv_post/no_arch",
        "input_blif": "for_loop_adv_post.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.7,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 4,
        "latch": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "for_loop_adv_pre.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 38.1,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/for_loop_adv_pre/no_arch": {
        "test_name": "syntax/for_loop_adv_pre/no_arch",
        "input_blif": "for_loop_adv_pre.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 17
    },
    "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "freq_division.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 44.4,
        "techmap_time(ms)": 8.5,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 38,
        "Total Node": 42
    },
    "syntax/freq_division/no_arch": {
        "test_name": "syntax/freq_division/no_arch",
        "input_blif": "freq_division.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 9,
        "techmap_time(ms)": 8.5,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 38,
        "Total Node": 42
    },
    "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "function_automatic.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 38.3,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 11
    },
    "syntax/function_automatic/no_arch": {
        "test_name": "syntax/function_automatic/no_arch",
        "input_blif": "function_automatic.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 4.9,
        "techmap_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "function_hdr.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 46.6,
        "techmap_time(ms)": 12.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 11
    },
    "syntax/function_hdr/no_arch": {
        "test_name": "syntax/function_hdr/no_arch",
        "input_blif": "function_hdr.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 12.8,
        "techmap_time(ms)": 12.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "function_syntax.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 36.3,
        "techmap_time(ms)": 2.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/function_syntax/no_arch": {
        "test_name": "syntax/function_syntax/no_arch",
        "input_blif": "function_syntax.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "h7_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 37.8,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 7,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "syntax/h7_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/no_arch",
        "input_blif": "h7_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 4.1,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 7,
        "latch": 7,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ifdef-else-syntax.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 59.8,
        "techmap_time(ms)": 24.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "syntax/ifdef-else-syntax/no_arch": {
        "test_name": "syntax/ifdef-else-syntax/no_arch",
        "input_blif": "ifdef-else-syntax.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 31.8,
        "techmap_time(ms)": 31.3,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ifndef-else-syntax.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 61,
        "techmap_time(ms)": 26.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "syntax/ifndef-else-syntax/no_arch": {
        "test_name": "syntax/ifndef-else-syntax/no_arch",
        "input_blif": "ifndef-else-syntax.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 33.7,
        "techmap_time(ms)": 33.2,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "include-syntax.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 61.1,
        "techmap_time(ms)": 26.6,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "syntax/include-syntax/no_arch": {
        "test_name": "syntax/include-syntax/no_arch",
        "input_blif": "include-syntax.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 30,
        "techmap_time(ms)": 29.6,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "inferred_DPram.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 65.7,
        "techmap_time(ms)": 30.2,
        "Latch Drivers": 1,
        "Pi": 72,
        "Po": 64,
        "latch": 64,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 97
    },
    "syntax/inferred_DPram/no_arch": {
        "test_name": "syntax/inferred_DPram/no_arch",
        "input_blif": "inferred_DPram.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 48.9,
        "techmap_time(ms)": 48.4,
        "Latch Drivers": 1,
        "Pi": 72,
        "Po": 64,
        "logic element": 1688,
        "latch": 576,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 1688,
        "Total Node": 2265
    },
    "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "inferred_ram_w_clog2.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 71.5,
        "techmap_time(ms)": 34.2,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 160,
        "latch": 96,
        "Memory": 96,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 193
    },
    "syntax/inferred_ram_w_clog2/no_arch": {
        "test_name": "syntax/inferred_ram_w_clog2/no_arch",
        "input_blif": "inferred_ram_w_clog2.blif",
        "max_rss(MiB)": 19.8,
        "exec_time(ms)": 133.9,
        "techmap_time(ms)": 133.4,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 160,
        "logic element": 6447,
        "latch": 3168,
        "Longest Path": 10,
        "Average Path": 3,
        "Estimated LUTs": 6447,
        "Total Node": 9616
    },
    "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "inferred_SPram.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 44.9,
        "techmap_time(ms)": 8.8,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "latch": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 33
    },
    "syntax/inferred_SPram/no_arch": {
        "test_name": "syntax/inferred_SPram/no_arch",
        "input_blif": "inferred_SPram.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 8.9,
        "techmap_time(ms)": 8.5,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "latch": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 33
    },
    "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "instantiated_by_name_function_valid.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 38.5,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 11
    },
    "syntax/instantiated_by_name_function_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_valid/no_arch",
        "input_blif": "instantiated_by_name_function_valid.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 5,
        "techmap_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "instantiated_by_name_task_valid.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 35.5,
        "techmap_time(ms)": 0.7,
        "Pi": 1,
        "Po": 4,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/instantiated_by_name_task_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_valid/no_arch",
        "input_blif": "instantiated_by_name_task_valid.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 1.2,
        "techmap_time(ms)": 0.8,
        "Pi": 1,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "l2_and_h2_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 39.8,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch",
        "input_blif": "l2_and_h2_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 3.4,
        "techmap_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 4,
        "latch": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "macro_in_module_declaration.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 44,
        "techmap_time(ms)": 7.7,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "latch": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 33
    },
    "syntax/macro_in_module_declaration/no_arch": {
        "test_name": "syntax/macro_in_module_declaration/no_arch",
        "input_blif": "macro_in_module_declaration.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 7.7,
        "techmap_time(ms)": 7.2,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "latch": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 33
    },
    "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "memlooptesting.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 74.5,
        "techmap_time(ms)": 37.4,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 64,
        "latch": 64,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 161
    },
    "syntax/memlooptesting/no_arch": {
        "test_name": "syntax/memlooptesting/no_arch",
        "input_blif": "memlooptesting.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 47.4,
        "techmap_time(ms)": 46.9,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 1156,
        "latch": 576,
        "Longest Path": 13,
        "Average Path": 4,
        "Estimated LUTs": 1156,
        "Total Node": 1733
    },
    "syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "memory_combinational.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 90.9,
        "techmap_time(ms)": 55.1,
        "Latch Drivers": 1,
        "Pi": 79,
        "Po": 32,
        "logic element": 82,
        "latch": 33,
        "Adder": 2,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 82,
        "Total Node": 150
    },
    "syntax/memory_combinational/no_arch": {
        "test_name": "syntax/memory_combinational/no_arch",
        "input_blif": "memory_combinational.blif",
        "max_rss(MiB)": 58.5,
        "exec_time(ms)": 508.3,
        "techmap_time(ms)": 507.9,
        "Latch Drivers": 1,
        "Pi": 79,
        "Po": 32,
        "logic element": 25987,
        "latch": 8225,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 25987,
        "Total Node": 34213
    },
    "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mix_expression_in_module_port.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 42.2,
        "techmap_time(ms)": 5.8,
        "Pi": 6,
        "Po": 8,
        "logic element": 4,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 10
    },
    "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mix_expression_in_module_port_nested.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 39.6,
        "techmap_time(ms)": 4.9,
        "Pi": 4,
        "Po": 8,
        "logic element": 1,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 6
    },
    "syntax/mix_expression_in_module_port_nested/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port_nested/no_arch",
        "input_blif": "mix_expression_in_module_port_nested.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 5.1,
        "techmap_time(ms)": 4.7,
        "Pi": 4,
        "Po": 8,
        "logic element": 14,
        "Longest Path": 10,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "syntax/mix_expression_in_module_port/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port/no_arch",
        "input_blif": "mix_expression_in_module_port.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 6.4,
        "techmap_time(ms)": 5.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 19,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_assignment.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 36.7,
        "techmap_time(ms)": 3.8,
        "Pi": 5,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/multi_assignment/no_arch": {
        "test_name": "syntax/multi_assignment/no_arch",
        "input_blif": "multi_assignment.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 4.3,
        "techmap_time(ms)": 3.8,
        "Pi": 5,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_clock_reader_writer.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 51,
        "techmap_time(ms)": 16.4,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 173,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 173,
        "Total Node": 208
    },
    "syntax/multi_clock_reader_writer/no_arch": {
        "test_name": "syntax/multi_clock_reader_writer/no_arch",
        "input_blif": "multi_clock_reader_writer.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 18.5,
        "techmap_time(ms)": 18,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 173,
        "latch": 33,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 173,
        "Total Node": 208
    },
    "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_edge_reader_writer.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 41.8,
        "techmap_time(ms)": 6.2,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 13
    },
    "syntax/multi_edge_reader_writer/no_arch": {
        "test_name": "syntax/multi_edge_reader_writer/no_arch",
        "input_blif": "multi_edge_reader_writer.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 7.3,
        "techmap_time(ms)": 6.8,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 4,
        "logic element": 150,
        "latch": 36,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 150,
        "Total Node": 187
    },
    "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_module_io_data_types.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 53.5,
        "techmap_time(ms)": 20.4,
        "Pi": 64,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/multi_module_io_data_types/no_arch": {
        "test_name": "syntax/multi_module_io_data_types/no_arch",
        "input_blif": "multi_module_io_data_types.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 22.5,
        "techmap_time(ms)": 22.1,
        "Pi": 64,
        "Po": 64,
        "logic element": 64,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_module.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 47.9,
        "techmap_time(ms)": 12.8,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "syntax/multi_module/no_arch": {
        "test_name": "syntax/multi_module/no_arch",
        "input_blif": "multi_module.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 13.6,
        "techmap_time(ms)": 13.1,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "nested-ifdef-syntax.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 64.6,
        "techmap_time(ms)": 28.5,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "syntax/nested-ifdef-syntax/no_arch": {
        "test_name": "syntax/nested-ifdef-syntax/no_arch",
        "input_blif": "nested-ifdef-syntax.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 34.2,
        "techmap_time(ms)": 33.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "no_input.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 33.2,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/no_input/no_arch": {
        "test_name": "syntax/no_input/no_arch",
        "input_blif": "no_input.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 0.8,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "no_output.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 37.1,
        "techmap_time(ms)": 0.4,
        "generic logic size": 4
    },
    "syntax/no_output/no_arch": {
        "test_name": "syntax/no_output/no_arch",
        "input_blif": "no_output.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 0.8,
        "techmap_time(ms)": 0.3
    },
    "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "no_port.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 33.9,
        "techmap_time(ms)": 0.3,
        "generic logic size": 4
    },
    "syntax/no_port/no_arch": {
        "test_name": "syntax/no_port/no_arch",
        "input_blif": "no_port.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 0.7,
        "techmap_time(ms)": 0.3
    },
    "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "not_enough_wires.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 36.4,
        "techmap_time(ms)": 0.5,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/not_enough_wires/no_arch": {
        "test_name": "syntax/not_enough_wires/no_arch",
        "input_blif": "not_enough_wires.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "part_select.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 37.4,
        "techmap_time(ms)": 1.1,
        "Po": 6,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/part_select/no_arch": {
        "test_name": "syntax/part_select/no_arch",
        "input_blif": "part_select.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 1.6,
        "techmap_time(ms)": 1.1,
        "Po": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "rs_decoder_1.blif",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 355.6,
        "techmap_time(ms)": 319.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 7,
        "logic element": 3409,
        "latch": 517,
        "Adder": 31,
        "Multiplier": 13,
        "generic logic size": 4,
        "Longest Path": 1086,
        "Average Path": 7,
        "Estimated LUTs": 3516,
        "Total Node": 3971
    },
    "syntax/rs_decoder_1/no_arch": {
        "test_name": "syntax/rs_decoder_1/no_arch",
        "input_blif": "rs_decoder_1.blif",
        "max_rss(MiB)": 13.6,
        "exec_time(ms)": 313.9,
        "techmap_time(ms)": 313.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 7,
        "logic element": 3856,
        "latch": 517,
        "Longest Path": 1326,
        "Average Path": 7,
        "Estimated LUTs": 3856,
        "Total Node": 4374
    },
    "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "rs_decoder_2.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 635.7,
        "techmap_time(ms)": 598.9,
        "Latch Drivers": 1,
        "Pi": 20,
        "Po": 11,
        "logic element": 11071,
        "latch": 616,
        "Adder": 41,
        "Multiplier": 9,
        "generic logic size": 4,
        "Longest Path": 1184,
        "Average Path": 8,
        "Estimated LUTs": 13011,
        "Total Node": 11738
    },
    "syntax/rs_decoder_2/no_arch": {
        "test_name": "syntax/rs_decoder_2/no_arch",
        "input_blif": "rs_decoder_2.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 610.4,
        "techmap_time(ms)": 609.9,
        "Latch Drivers": 1,
        "Pi": 20,
        "Po": 11,
        "logic element": 12116,
        "latch": 616,
        "Longest Path": 1649,
        "Average Path": 8,
        "Estimated LUTs": 12116,
        "Total Node": 12733
    },
    "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sign_extend_nomem.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 47.2,
        "techmap_time(ms)": 16.1,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 32,
        "logic element": 82,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 82,
        "Total Node": 84
    },
    "syntax/sign_extend_nomem/no_arch": {
        "test_name": "syntax/sign_extend_nomem/no_arch",
        "input_blif": "sign_extend_nomem.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 19.6,
        "techmap_time(ms)": 19.1,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 32,
        "logic element": 82,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 82,
        "Total Node": 84
    },
    "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "simple_function.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 41.2,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 11
    },
    "syntax/simple_function/no_arch": {
        "test_name": "syntax/simple_function/no_arch",
        "input_blif": "simple_function.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 4.9,
        "techmap_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "simple_module.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 39.4,
        "techmap_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 11
    },
    "syntax/simple_module/no_arch": {
        "test_name": "syntax/simple_module/no_arch",
        "input_blif": "simple_module.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 5,
        "techmap_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "simple_task.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 33.6,
        "techmap_time(ms)": 0.8,
        "Pi": 1,
        "Po": 4,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/simple_task/no_arch": {
        "test_name": "syntax/simple_task/no_arch",
        "input_blif": "simple_task.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 0.8,
        "Pi": 1,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spram_big.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 55,
        "techmap_time(ms)": 20.8,
        "Latch Drivers": 1,
        "Pi": 17,
        "Po": 16,
        "logic element": 8,
        "latch": 24,
        "Adder": 9,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 58
    },
    "syntax/spram_big/no_arch": {
        "test_name": "syntax/spram_big/no_arch",
        "input_blif": "spram_big.blif",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 192.2,
        "techmap_time(ms)": 191.8,
        "Latch Drivers": 1,
        "Pi": 17,
        "Po": 16,
        "logic element": 8751,
        "latch": 4120,
        "Longest Path": 41,
        "Average Path": 5,
        "Estimated LUTs": 8751,
        "Total Node": 12872
    },
    "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "task_automatic.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 32.6,
        "techmap_time(ms)": 0.9,
        "Pi": 1,
        "Po": 4,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/task_automatic/no_arch": {
        "test_name": "syntax/task_automatic/no_arch",
        "input_blif": "task_automatic.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 0.8,
        "Pi": 1,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "task_multiple_instances.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 33.4,
        "techmap_time(ms)": 0.7,
        "Pi": 1,
        "Po": 7,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/task_multiple_instances/no_arch": {
        "test_name": "syntax/task_multiple_instances/no_arch",
        "input_blif": "task_multiple_instances.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 1.7,
        "techmap_time(ms)": 1.2,
        "Pi": 1,
        "Po": 7,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "timescale_syntax.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 32.6,
        "techmap_time(ms)": 2.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/timescale_syntax/no_arch": {
        "test_name": "syntax/timescale_syntax/no_arch",
        "input_blif": "timescale_syntax.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unconnected_input.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 38.6,
        "techmap_time(ms)": 4,
        "Pi": 6,
        "Po": 4,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/unconnected_input/no_arch": {
        "test_name": "syntax/unconnected_input/no_arch",
        "input_blif": "unconnected_input.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 3.7,
        "techmap_time(ms)": 3.2,
        "Pi": 6,
        "Po": 4,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "undeclared_signal.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 34.5,
        "techmap_time(ms)": 0.4,
        "generic logic size": 4
    },
    "syntax/undeclared_signal/no_arch": {
        "test_name": "syntax/undeclared_signal/no_arch",
        "input_blif": "undeclared_signal.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 0.8,
        "techmap_time(ms)": 0.3
    },
    "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unordered_ports.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 30.3,
        "techmap_time(ms)": 2.6,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/unordered_ports/no_arch": {
        "test_name": "syntax/unordered_ports/no_arch",
        "input_blif": "unordered_ports.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 3.2,
        "techmap_time(ms)": 2.7,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "vector_and.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 38.6,
        "techmap_time(ms)": 2.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/vector_and/no_arch": {
        "test_name": "syntax/vector_and/no_arch",
        "input_blif": "vector_and.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "vector_buf.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 28.6,
        "techmap_time(ms)": 0.4,
        "Pi": 2,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/vector_buf/no_arch": {
        "test_name": "syntax/vector_buf/no_arch",
        "input_blif": "vector_buf.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 1,
        "techmap_time(ms)": 0.5,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
