$date
	Mon Jan 19 16:50:43 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! xor_out $end
$var wire 1 " xnor_out $end
$var wire 1 # or_out $end
$var wire 1 $ not_out $end
$var wire 1 % nor_out $end
$var wire 1 & nand_out $end
$var wire 1 ' and_out $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$scope module A1 $end
$var wire 1 ( a $end
$var wire 1 ' and_out $end
$var wire 1 ) b $end
$upscope $end
$scope module A2 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 # or_out $end
$upscope $end
$scope module A3 $end
$var wire 1 ( a $end
$var wire 1 $ not_out $end
$upscope $end
$scope module A4 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 & nand_out $end
$upscope $end
$scope module A5 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 % nor_out $end
$upscope $end
$scope module A6 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 ! xor_out $end
$upscope $end
$scope module A7 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 " xnor_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
1&
1%
1"
0'
0#
1$
0!
0)
0(
#10
0%
0"
1#
1!
1)
#15
0$
0)
1(
#20
0&
1"
1'
0!
1)
#30
