init
reset halt
arm core_state arm
reg sp_svc 0x2fff0000
reg lr_svc 0x0
load_image /home/jacob/git/stm32mp1-baremetal/examples/none/build/main.bin 0x2ffc0000 bin
resume 0x2ffc0000


