diff -uprN A3700-utils-marvell-a0a1cb88327afa91415c59822fa9c5894d9ec3d7-orig/tim/ddr/DDR_TOPOLOGY_CUST.txt A3700-utils-marvell-a0a1cb88327afa91415c59822fa9c5894d9ec3d7/tim/ddr/DDR_TOPOLOGY_CUST.txt
--- A3700-utils-marvell-a0a1cb88327afa91415c59822fa9c5894d9ec3d7-orig/tim/ddr/DDR_TOPOLOGY_CUST.txt	2018-11-25 18:36:58.000000000 +0800
+++ A3700-utils-marvell-a0a1cb88327afa91415c59822fa9c5894d9ec3d7/tim/ddr/DDR_TOPOLOGY_CUST.txt	2020-04-13 10:18:19.309707952 +0800
@@ -2,25 +2,21 @@
 # This file is the input for A3700 DDR porting tool,
 # each item is one parameter for DDR topology, which will be parsed by
 # DDR tool and generate DDR register list accordingly.
-# Supported Customer boards:
-#       DDR3 1CS 512MB
+# Supported Marvell boards:
+#		DDR4 2CS : SILICOM MARVELL BOARD
 #
 
-#DDR3
-ddr_type=0
+#DDR4
+ddr_type=1
 
 #1CS
-ddr_cs_mask=1
+ddr_cs_mask=3
 
-#DDR3_1600K
-ddr_speedbin_index=12
+#DDR4_2400R
+ddr_speedbin_index=10
 
 #16BIT
 ddr_bus_width_index=2
 
-#4Gbits (512MB)
+#8Gbits (1GB)
 ddr_mem_size_index=3
-
-#800M-1600K(optional)
-ddr_cas_latency=11
-ddr_cas_write_latency=8
\ No newline at end of file
