============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Y_22S720/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     321squarial
   Run Date =   Sat Oct  8 16:48:04 2022

   Run on =     LAPTOP-0TRO264C
============================================================
RUN-1002 : start command "open_project cam.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(72)
HDL-1007 : analyze verilog file ../../al_ip/img_cache.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/cam_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Y_22S720/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 4 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_cam_vga_out/clk driven by BUFG (107 clock/control pins, 2 other pins).
SYN-4027 : Net u_camera_reader/clk is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_camera_reader/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_cam_vga_out/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/wrreq as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_reader/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1268 instances
RUN-0007 : 820 luts, 209 seqs, 81 mslices, 43 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1684 nets
RUN-1001 : 1328 nets have 2 pins
RUN-1001 : 177 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     41      
RUN-1001 :   No   |  No   |  Yes  |     48      
RUN-1001 :   No   |  Yes  |  No   |     28      
RUN-1001 :   Yes  |  No   |  No   |     48      
RUN-1001 :   Yes  |  No   |  Yes  |     20      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  10   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 20
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1266 instances, 820 luts, 209 seqs, 124 slices, 25 macros(124 instances: 81 mslices 43 lslices)
PHY-0007 : Cell area utilization is 5%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8177, tnet num: 1682, tinst num: 1266, tnode num: 9356, tedge num: 13672.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.482967s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (97.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 335534
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1266.
PHY-3001 : End clustering;  0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 252049, overlap = 137.25
PHY-3002 : Step(2): len = 207077, overlap = 139.5
PHY-3002 : Step(3): len = 173627, overlap = 139.5
PHY-3002 : Step(4): len = 138829, overlap = 137.25
PHY-3002 : Step(5): len = 115830, overlap = 139.5
PHY-3002 : Step(6): len = 99390, overlap = 139.5
PHY-3002 : Step(7): len = 88349, overlap = 140.188
PHY-3002 : Step(8): len = 77252.8, overlap = 146.812
PHY-3002 : Step(9): len = 67225.8, overlap = 144.438
PHY-3002 : Step(10): len = 60591.4, overlap = 143.75
PHY-3002 : Step(11): len = 58091.4, overlap = 149.719
PHY-3002 : Step(12): len = 51178.5, overlap = 155.156
PHY-3002 : Step(13): len = 49928.1, overlap = 159.594
PHY-3002 : Step(14): len = 44815.6, overlap = 165.188
PHY-3002 : Step(15): len = 44718.2, overlap = 167.062
PHY-3002 : Step(16): len = 44491.8, overlap = 170.031
PHY-3002 : Step(17): len = 38970.6, overlap = 170.125
PHY-3002 : Step(18): len = 36215.1, overlap = 174.812
PHY-3002 : Step(19): len = 34299.5, overlap = 179.812
PHY-3002 : Step(20): len = 31507.7, overlap = 176.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.60263e-07
PHY-3002 : Step(21): len = 32729.4, overlap = 178.719
PHY-3002 : Step(22): len = 34171.7, overlap = 181
PHY-3002 : Step(23): len = 31902.6, overlap = 181.219
PHY-3002 : Step(24): len = 31366.1, overlap = 178.906
PHY-3002 : Step(25): len = 29630.3, overlap = 178.5
PHY-3002 : Step(26): len = 28367.1, overlap = 180.156
PHY-3002 : Step(27): len = 28452.2, overlap = 179.812
PHY-3002 : Step(28): len = 28484, overlap = 179.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.20525e-07
PHY-3002 : Step(29): len = 30032.1, overlap = 178.062
PHY-3002 : Step(30): len = 30693.5, overlap = 178.094
PHY-3002 : Step(31): len = 32688, overlap = 176.969
PHY-3002 : Step(32): len = 33827.2, overlap = 176.031
PHY-3002 : Step(33): len = 31884.3, overlap = 176.781
PHY-3002 : Step(34): len = 31194.1, overlap = 172.281
PHY-3002 : Step(35): len = 31048.1, overlap = 177.438
PHY-3002 : Step(36): len = 31399, overlap = 175.188
PHY-3002 : Step(37): len = 32812.8, overlap = 169.906
PHY-3002 : Step(38): len = 34716.9, overlap = 164.125
PHY-3002 : Step(39): len = 34061.3, overlap = 169.656
PHY-3002 : Step(40): len = 33695.6, overlap = 168.156
PHY-3002 : Step(41): len = 33168.1, overlap = 167.75
PHY-3002 : Step(42): len = 31985.8, overlap = 167.719
PHY-3002 : Step(43): len = 32316.9, overlap = 167.031
PHY-3002 : Step(44): len = 32617.3, overlap = 158.625
PHY-3002 : Step(45): len = 32163.9, overlap = 164.594
PHY-3002 : Step(46): len = 31845.3, overlap = 159.906
PHY-3002 : Step(47): len = 30715.7, overlap = 161.031
PHY-3002 : Step(48): len = 30626.1, overlap = 161.125
PHY-3002 : Step(49): len = 30040.4, overlap = 158.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.04105e-06
PHY-3002 : Step(50): len = 33840.2, overlap = 161.312
PHY-3002 : Step(51): len = 34678.7, overlap = 163.562
PHY-3002 : Step(52): len = 35183.7, overlap = 163.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.0821e-06
PHY-3002 : Step(53): len = 39650.4, overlap = 160.844
PHY-3002 : Step(54): len = 40583.3, overlap = 160.844
PHY-3002 : Step(55): len = 41799.3, overlap = 146.844
PHY-3002 : Step(56): len = 42325.3, overlap = 146.406
PHY-3002 : Step(57): len = 40976.2, overlap = 148.562
PHY-3002 : Step(58): len = 40630.9, overlap = 153.062
PHY-3002 : Step(59): len = 40463.2, overlap = 152.594
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.1642e-06
PHY-3002 : Step(60): len = 45946.2, overlap = 136.844
PHY-3002 : Step(61): len = 48063.3, overlap = 136.844
PHY-3002 : Step(62): len = 49089.2, overlap = 130.094
PHY-3002 : Step(63): len = 48719.6, overlap = 125.594
PHY-3002 : Step(64): len = 47540.5, overlap = 125.531
PHY-3002 : Step(65): len = 46309.9, overlap = 129.438
PHY-3002 : Step(66): len = 45641.3, overlap = 129.062
PHY-3002 : Step(67): len = 45200.3, overlap = 135.562
PHY-3002 : Step(68): len = 44708.2, overlap = 137.688
PHY-3002 : Step(69): len = 44811.8, overlap = 137.594
PHY-3002 : Step(70): len = 44576, overlap = 134.688
PHY-3002 : Step(71): len = 44120.7, overlap = 134.875
PHY-3002 : Step(72): len = 43495.4, overlap = 132.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.3284e-06
PHY-3002 : Step(73): len = 46165.4, overlap = 132.5
PHY-3002 : Step(74): len = 47215.4, overlap = 128.219
PHY-3002 : Step(75): len = 48496.9, overlap = 130.469
PHY-3002 : Step(76): len = 48530.5, overlap = 125.906
PHY-3002 : Step(77): len = 48483.2, overlap = 125.906
PHY-3002 : Step(78): len = 48481.6, overlap = 125.844
PHY-3002 : Step(79): len = 48475.7, overlap = 125.844
PHY-3002 : Step(80): len = 48212.6, overlap = 128.094
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.66568e-05
PHY-3002 : Step(81): len = 50871.4, overlap = 116.781
PHY-3002 : Step(82): len = 52351.6, overlap = 112.156
PHY-3002 : Step(83): len = 53719.1, overlap = 107.094
PHY-3002 : Step(84): len = 54032.9, overlap = 100.281
PHY-3002 : Step(85): len = 54038.2, overlap = 100.031
PHY-3002 : Step(86): len = 53996.1, overlap = 106.656
PHY-3002 : Step(87): len = 53781.7, overlap = 108.844
PHY-3002 : Step(88): len = 53394.7, overlap = 115.375
PHY-3002 : Step(89): len = 53294.6, overlap = 122.125
PHY-3002 : Step(90): len = 53242.6, overlap = 117.469
PHY-3002 : Step(91): len = 53062.9, overlap = 117.406
PHY-3002 : Step(92): len = 52833.1, overlap = 117.219
PHY-3002 : Step(93): len = 52656.2, overlap = 121.656
PHY-3002 : Step(94): len = 52589.3, overlap = 117.031
PHY-3002 : Step(95): len = 52063.2, overlap = 112.094
PHY-3002 : Step(96): len = 51391.4, overlap = 111.938
PHY-3002 : Step(97): len = 50795.1, overlap = 111.875
PHY-3002 : Step(98): len = 50678.3, overlap = 109.625
PHY-3002 : Step(99): len = 50676.9, overlap = 109.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.33136e-05
PHY-3002 : Step(100): len = 51707.9, overlap = 114.219
PHY-3002 : Step(101): len = 52194.9, overlap = 116.375
PHY-3002 : Step(102): len = 53103.2, overlap = 111.781
PHY-3002 : Step(103): len = 53472.8, overlap = 111.781
PHY-3002 : Step(104): len = 53559.7, overlap = 111.781
PHY-3002 : Step(105): len = 53601.2, overlap = 109.281
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 6.66272e-05
PHY-3002 : Step(106): len = 54482.4, overlap = 113.781
PHY-3002 : Step(107): len = 54846.9, overlap = 113.406
PHY-3002 : Step(108): len = 55379.5, overlap = 113.188
PHY-3002 : Step(109): len = 55924.6, overlap = 110.812
PHY-3002 : Step(110): len = 56911.7, overlap = 108.344
PHY-3002 : Step(111): len = 57491.9, overlap = 99.3438
PHY-3002 : Step(112): len = 58517.3, overlap = 103.594
PHY-3002 : Step(113): len = 59443.3, overlap = 98.7812
PHY-3002 : Step(114): len = 60020.8, overlap = 93.875
PHY-3002 : Step(115): len = 60332.3, overlap = 93.6875
PHY-3002 : Step(116): len = 60409.1, overlap = 88.1875
PHY-3002 : Step(117): len = 60358.9, overlap = 88.1875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000133254
PHY-3002 : Step(118): len = 61047.9, overlap = 87.7188
PHY-3002 : Step(119): len = 61478.6, overlap = 86.9688
PHY-3002 : Step(120): len = 61878.8, overlap = 86.1875
PHY-3002 : Step(121): len = 62253.6, overlap = 85.7188
PHY-3002 : Step(122): len = 62430.7, overlap = 86.5938
PHY-3002 : Step(123): len = 62468.8, overlap = 85.4688
PHY-3002 : Step(124): len = 62391.4, overlap = 85.4375
PHY-3002 : Step(125): len = 62305, overlap = 83.1875
PHY-3002 : Step(126): len = 62257.6, overlap = 87.6875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000266509
PHY-3002 : Step(127): len = 62509.7, overlap = 85.4375
PHY-3002 : Step(128): len = 63010.1, overlap = 90.0938
PHY-3002 : Step(129): len = 63276.5, overlap = 87.6875
PHY-3002 : Step(130): len = 63306.4, overlap = 89.6875
PHY-3002 : Step(131): len = 63380.1, overlap = 92.625
PHY-3002 : Step(132): len = 63578.2, overlap = 93.4062
PHY-3002 : Step(133): len = 63836.2, overlap = 94.5625
PHY-3002 : Step(134): len = 64070.6, overlap = 95.1562
PHY-3002 : Step(135): len = 64016.8, overlap = 95.2812
PHY-3002 : Step(136): len = 63969.8, overlap = 93.2188
PHY-3002 : Step(137): len = 63963.8, overlap = 97.8438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00048751
PHY-3002 : Step(138): len = 64133.7, overlap = 97.9375
PHY-3002 : Step(139): len = 64385.6, overlap = 98.0312
PHY-3002 : Step(140): len = 64582.4, overlap = 100.281
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00078879
PHY-3002 : Step(141): len = 64577, overlap = 100.469
PHY-3002 : Step(142): len = 64636.1, overlap = 100.656
PHY-3002 : Step(143): len = 64744.7, overlap = 100.938
PHY-3002 : Step(144): len = 64917, overlap = 101.031
PHY-3002 : Step(145): len = 65100.2, overlap = 96.7188
PHY-3002 : Step(146): len = 65270.9, overlap = 94.4688
PHY-3002 : Step(147): len = 65266.4, overlap = 92.2188
PHY-3002 : Step(148): len = 65277.9, overlap = 96.7188
PHY-3002 : Step(149): len = 65376.5, overlap = 96.7188
PHY-3002 : Step(150): len = 65608.8, overlap = 98.9688
PHY-3002 : Step(151): len = 65737.3, overlap = 98.9688
PHY-3002 : Step(152): len = 65717.5, overlap = 98.9688
PHY-3002 : Step(153): len = 65717.1, overlap = 98.9688
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00127626
PHY-3002 : Step(154): len = 65755, overlap = 99.0625
PHY-3002 : Step(155): len = 65886.9, overlap = 99.0625
PHY-3002 : Step(156): len = 66035.1, overlap = 94.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016494s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038295s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18979e-06
PHY-3002 : Step(157): len = 70288.1, overlap = 48.75
PHY-3002 : Step(158): len = 70095.6, overlap = 48.6875
PHY-3002 : Step(159): len = 68994.2, overlap = 49.6562
PHY-3002 : Step(160): len = 68223.4, overlap = 50.0938
PHY-3002 : Step(161): len = 67774.4, overlap = 50.3438
PHY-3002 : Step(162): len = 67446.4, overlap = 51.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.43796e-05
PHY-3002 : Step(163): len = 67406, overlap = 50.875
PHY-3002 : Step(164): len = 67515.4, overlap = 50.4688
PHY-3002 : Step(165): len = 67578.2, overlap = 50.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.87592e-05
PHY-3002 : Step(166): len = 67664.8, overlap = 50.0625
PHY-3002 : Step(167): len = 67867.4, overlap = 50.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.74491e-05
PHY-3002 : Step(168): len = 68024, overlap = 50.3438
PHY-3002 : Step(169): len = 68357.1, overlap = 43.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036689s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.91774e-06
PHY-3002 : Step(170): len = 68911, overlap = 76.9375
PHY-3002 : Step(171): len = 68911, overlap = 76.9375
PHY-3002 : Step(172): len = 69044.5, overlap = 71
PHY-3002 : Step(173): len = 69044.5, overlap = 71
PHY-3002 : Step(174): len = 69419.8, overlap = 70.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.6549e-05
PHY-3002 : Step(175): len = 71351.5, overlap = 57.625
PHY-3002 : Step(176): len = 71823.3, overlap = 52.5938
PHY-3002 : Step(177): len = 72523.2, overlap = 44.9375
PHY-3002 : Step(178): len = 73168.7, overlap = 41.0625
PHY-3002 : Step(179): len = 73164, overlap = 39.0625
PHY-3002 : Step(180): len = 73349.9, overlap = 39.875
PHY-3002 : Step(181): len = 73417.9, overlap = 40.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.3098e-05
PHY-3002 : Step(182): len = 73198.5, overlap = 41.2188
PHY-3002 : Step(183): len = 73384.3, overlap = 41.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.61961e-05
PHY-3002 : Step(184): len = 74674.8, overlap = 32.9688
PHY-3002 : Step(185): len = 75005.3, overlap = 32.0625
PHY-3002 : Step(186): len = 75002.6, overlap = 30.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000132392
PHY-3002 : Step(187): len = 75963.1, overlap = 25.6562
PHY-3002 : Step(188): len = 75963.1, overlap = 25.6562
PHY-3002 : Step(189): len = 75391.6, overlap = 26.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8177, tnet num: 1682, tinst num: 1266, tnode num: 9356, tedge num: 13672.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 64.19 peak overflow 2.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1684.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 104536, over cnt = 335(0%), over = 1919, worst = 20
PHY-1001 : End global iterations;  0.320009s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (107.4%)

PHY-1001 : Congestion index: top1 = 47.89, top5 = 34.15, top10 = 24.56, top15 = 18.46.
PHY-1001 : End incremental global routing;  0.416644s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (105.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.062325s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.521352s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (101.9%)

OPT-1001 : Current memory(MB): used = 158, reserve = 133, peak = 158.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1295/1684.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 104536, over cnt = 335(0%), over = 1919, worst = 20
PHY-1002 : len = 112224, over cnt = 247(0%), over = 1128, worst = 20
PHY-1002 : len = 118552, over cnt = 134(0%), over = 620, worst = 20
PHY-1002 : len = 125424, over cnt = 13(0%), over = 30, worst = 16
PHY-1002 : len = 126024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.498528s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (128.5%)

PHY-1001 : Congestion index: top1 = 42.39, top5 = 30.79, top10 = 24.04, top15 = 19.14.
OPT-1001 : End congestion update;  0.575287s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (124.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037417s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.3%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.612817s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (124.9%)

OPT-1001 : Current memory(MB): used = 159, reserve = 135, peak = 159.
OPT-1001 : End physical optimization;  1.640286s wall, 1.765625s user + 0.031250s system = 1.796875s CPU (109.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 820 LUT to BLE ...
SYN-4008 : Packed 820 LUT and 104 SEQ to BLE.
SYN-4003 : Packing 105 remaining SEQ's ...
SYN-4005 : Packed 79 SEQ with LUT/SLICE
SYN-4006 : 653 single LUT's are left
SYN-4006 : 26 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 846/1085 primitive instances ...
PHY-3001 : End packing;  0.074253s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (84.2%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 720 instances
RUN-1001 : 302 mslices, 303 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1582 nets
RUN-1001 : 1135 nets have 2 pins
RUN-1001 : 257 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 718 instances, 605 slices, 25 macros(124 instances: 81 mslices 43 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 75995.6, Over = 38.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8025, tnet num: 1580, tinst num: 718, tnode num: 9046, tedge num: 13655.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.620232s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (98.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.17593e-05
PHY-3002 : Step(190): len = 75121.6, overlap = 40.75
PHY-3002 : Step(191): len = 75078.8, overlap = 40.75
PHY-3002 : Step(192): len = 74719.3, overlap = 42.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.35186e-05
PHY-3002 : Step(193): len = 75625, overlap = 38.5
PHY-3002 : Step(194): len = 75853, overlap = 38.25
PHY-3002 : Step(195): len = 76044.7, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.70371e-05
PHY-3002 : Step(196): len = 76737.5, overlap = 35.75
PHY-3002 : Step(197): len = 76868.6, overlap = 35
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.074179s wall, 0.031250s user + 0.078125s system = 0.109375s CPU (147.4%)

PHY-3001 : Trial Legalized: Len = 87294.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037237s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000321732
PHY-3002 : Step(198): len = 82583.4, overlap = 8.25
PHY-3002 : Step(199): len = 80896.7, overlap = 11.5
PHY-3002 : Step(200): len = 79956.7, overlap = 12.5
PHY-3002 : Step(201): len = 79569.4, overlap = 13.25
PHY-3002 : Step(202): len = 79331.6, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000643465
PHY-3002 : Step(203): len = 79457.4, overlap = 14
PHY-3002 : Step(204): len = 79517.6, overlap = 14
PHY-3002 : Step(205): len = 79530.3, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00128693
PHY-3002 : Step(206): len = 79540, overlap = 13.5
PHY-3002 : Step(207): len = 79544.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008601s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (181.7%)

PHY-3001 : Legalized: Len = 83315.4, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005887s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 83357.4, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8025, tnet num: 1580, tinst num: 718, tnode num: 9046, tedge num: 13655.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 213/1582.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 117704, over cnt = 369(1%), over = 1032, worst = 10
PHY-1002 : len = 122160, over cnt = 272(0%), over = 610, worst = 10
PHY-1002 : len = 127376, over cnt = 121(0%), over = 218, worst = 9
PHY-1002 : len = 130064, over cnt = 14(0%), over = 26, worst = 6
PHY-1002 : len = 130504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.688366s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (115.8%)

PHY-1001 : Congestion index: top1 = 36.55, top5 = 28.91, top10 = 23.93, top15 = 19.88.
PHY-1001 : End incremental global routing;  0.785397s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (111.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.066538s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (93.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.897047s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (109.7%)

OPT-1001 : Current memory(MB): used = 166, reserve = 141, peak = 166.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1407/1582.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 130504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015592s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.2%)

PHY-1001 : Congestion index: top1 = 36.55, top5 = 28.91, top10 = 23.93, top15 = 19.88.
OPT-1001 : End congestion update;  0.098608s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036831s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.8%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.135546s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.2%)

OPT-1001 : Current memory(MB): used = 166, reserve = 142, peak = 166.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037589s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1407/1582.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 130504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013910s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.3%)

PHY-1001 : Congestion index: top1 = 36.55, top5 = 28.91, top10 = 23.93, top15 = 19.88.
PHY-1001 : End incremental global routing;  0.098138s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (95.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.062257s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1407/1582.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 130504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014091s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.9%)

PHY-1001 : Congestion index: top1 = 36.55, top5 = 28.91, top10 = 23.93, top15 = 19.88.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042896s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 36.241379
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.909514s wall, 1.921875s user + 0.062500s system = 1.984375s CPU (103.9%)

RUN-1003 : finish command "place" in  8.731731s wall, 10.937500s user + 2.140625s system = 13.078125s CPU (149.8%)

RUN-1004 : used memory is 156 MB, reserved memory is 131 MB, peak memory is 166 MB
RUN-1002 : start command "export_db cam_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Y_22S720/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 720 instances
RUN-1001 : 302 mslices, 303 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1582 nets
RUN-1001 : 1135 nets have 2 pins
RUN-1001 : 257 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8025, tnet num: 1580, tinst num: 718, tnode num: 9046, tedge num: 13655.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 302 mslices, 303 lslices, 45 pads, 61 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 116536, over cnt = 372(1%), over = 1074, worst = 11
PHY-1002 : len = 120728, over cnt = 285(0%), over = 673, worst = 10
PHY-1002 : len = 127320, over cnt = 84(0%), over = 201, worst = 10
PHY-1002 : len = 130296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.766117s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (114.2%)

PHY-1001 : Congestion index: top1 = 35.60, top5 = 28.61, top10 = 23.71, top15 = 19.81.
PHY-1001 : End global routing;  0.857027s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (109.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 177, reserve = 152, peak = 177.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_cam_vga_out/clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_camera_init/divider2[8]_syn_6 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_4 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_camera_reader/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_reader/wrreq_syn_8 will be merged with clock u_camera_reader/wrreq
PHY-1001 : Current memory(MB): used = 439, reserve = 419, peak = 439.
PHY-1001 : End build detailed router design. 5.539052s wall, 5.375000s user + 0.093750s system = 5.468750s CPU (98.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 32784, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.376232s wall, 3.359375s user + 0.000000s system = 3.359375s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 472, reserve = 452, peak = 472.
PHY-1001 : End phase 1; 3.384033s wall, 3.359375s user + 0.000000s system = 3.359375s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Patch 623 net; 6.961958s wall, 6.812500s user + 0.031250s system = 6.843750s CPU (98.3%)

PHY-1022 : len = 245848, over cnt = 486(0%), over = 499, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 474, reserve = 454, peak = 474.
PHY-1001 : End initial routed; 8.322256s wall, 8.593750s user + 0.031250s system = 8.625000s CPU (103.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1436(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.633358s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (98.7%)

PHY-1001 : Current memory(MB): used = 478, reserve = 458, peak = 478.
PHY-1001 : End phase 2; 8.955704s wall, 9.218750s user + 0.031250s system = 9.250000s CPU (103.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 245848, over cnt = 486(0%), over = 499, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.009230s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 246040, over cnt = 300(0%), over = 301, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.634106s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (122.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 246720, over cnt = 133(0%), over = 133, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.827193s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (132.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 248728, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.443022s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (112.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 249016, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.134301s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (81.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1436(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.644014s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (92.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 38 feed throughs used by 29 nets
PHY-1001 : End commit to database; 0.376202s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 495, reserve = 476, peak = 495.
PHY-1001 : End phase 3; 4.270012s wall, 4.890625s user + 0.015625s system = 4.906250s CPU (114.9%)

PHY-1003 : Routed, final wirelength = 249016
PHY-1001 : Current memory(MB): used = 496, reserve = 476, peak = 496.
PHY-1001 : End export database. 0.012536s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (124.6%)

PHY-1001 : End detail routing;  22.459136s wall, 23.156250s user + 0.156250s system = 23.312500s CPU (103.8%)

RUN-1003 : finish command "route" in  23.969649s wall, 24.718750s user + 0.187500s system = 24.906250s CPU (103.9%)

RUN-1004 : used memory is 454 MB, reserved memory is 435 MB, peak memory is 496 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   13
  #output                  31
  #inout                    1

Utilization Statistics
#lut                     1121   out of  19600    5.72%
#reg                      209   out of  19600    1.07%
#le                      1147
  #lut only               938   out of   1147   81.78%
  #reg only                26   out of   1147    2.27%
  #lut&reg                183   out of   1147   15.95%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       45   out of    188   23.94%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%

Clock Resource Statistics
Index     ClockNet                         Type               DriverType         Driver                            Fanout
#1        cam_pclk_dup_1                   GCLK               io                 cam_pclk_syn_2.di                 98
#2        u_pll/clk0_buf                   GCLK               pll                u_pll/pll_inst.clkc0              88
#3        u_camera_init/divider2[8]        GCLK               lslice             u_camera_init/add2_syn_56.q1      22
#4        u_camera_init/u_i2c_write/clk    GCLK               pll                u_pll/pll_inst.clkc2              20
#5        u_camera_init/divider2[7]        GCLK               lslice             u_camera_init/add2_syn_56.q0      15
#6        u_camera_reader/wrreq            GCLK               lslice             u_camera_init/sel2_syn_1684.f0    12
#7        clk_24m_dup_1                    GeneralRouting     io                 clk_24m_syn_2.di                  1
#8        u_camera_reader/clk              GCLK               pll                u_pll/pll_inst.clkc1              0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------+
|Instance          |Module        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------+
|top               |test_camera   |1147   |997     |124     |209     |61      |1       |
|  u_cam_vga_out   |Driver        |149    |85      |64      |28      |0       |0       |
|  u_camera_init   |camera_init   |542    |527     |9       |82      |0       |0       |
|    u_i2c_write   |i2c_module    |174    |174     |0       |43      |0       |0       |
|  u_camera_reader |camera_reader |127    |85      |22      |70      |0       |0       |
|  u_img           |img_cache     |14     |14      |0       |5       |61      |0       |
|  u_pll           |ip_pll        |0      |0       |0       |0       |0       |0       |
+--------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1088  
    #2          2       176   
    #3          3        42   
    #4          4        38   
    #5        5-10       92   
    #6        11-50      54   
    #7       51-100      35   
    #8       101-500     1    
  Average     4.02            

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid cam_inst.bid"
RUN-1002 : start command "bitgen -bit cam.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 718
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1582, pip num: 19887
BIT-1002 : Init feedthrough with 4 threads.
BIT-1002 : Init feedthrough completely, num: 38
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1337 valid insts, and 52847 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit" in  6.547948s wall, 18.656250s user + 0.078125s system = 18.734375s CPU (286.1%)

RUN-1004 : used memory is 462 MB, reserved memory is 446 MB, peak memory is 603 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221008_164804.log"
