use std::num::NonZeroU16;

use log::{info, warn};

use crate::memory::address_template::bank_sizes::BankSizes;
use crate::memory::bank::bank::MemoryPresence;
use crate::memory::bank::bank_number::{BankNumber, ChrBankRegisters, ReadStatus, WriteStatus};
use crate::memory::ppu::chr_layout::{ChrLayouts, ChrLayout};
use crate::memory::ppu::ppu_address::PpuAddress;
use crate::memory::ppu::chr_memory_map::{ChrMemTypeStatus, ChrMemoryIndex, ChrMemoryMap};
use crate::memory::regions::ciram::Ciram;
use crate::memory::raw_memory::RawMemory;
use crate::memory::regions::small_page::SmallPage;
use crate::memory::register_ids::bank::{ChrBankRegisterId, MetaRegisterId};
use crate::memory::register_ids::read_write_status::{ReadStatusRegisterId, WriteStatusRegisterId};
use crate::memory::register_ids::source::ChrSourceRegisterId;
use crate::memory::window::{ChrSource, ChrWindow, ChrWindowSize};
use crate::ppu::name_table::name_table_mirroring::{NameTableMirroring, NameTableSource};
use crate::ppu::name_table::name_table_quadrant::NameTableQuadrant;
use crate::util::unit::KIBIBYTE;

use crate::memory::regions::ciram::CiramSide;

pub struct ChrMemory {
    layouts: ChrLayouts,
    memory_maps: Vec<ChrMemoryMap>,
    rom: RawMemory,
    rom_outer_bank_size: u32,
    rom_outer_bank_number: u8,
    ram: RawMemory,
    bank_size: ChrWindowSize,
    regs: ChrBankRegisters,

    base_memory_map_index: u8,
    memory_map_index: u8,
}

impl ChrMemory {
    #[expect(clippy::too_many_arguments)]
    pub fn new(
        layouts: ChrLayouts,
        base_memory_map_index: u8,
        align_large_chr_banks: bool,
        rom_outer_bank_count: NonZeroU16,
        mut rom: RawMemory,
        mut ram: RawMemory,
        cartridge_name_table_mirroring: Option<NameTableMirroring>,
        // TODO: Warn on writes to an unused register.
        name_table_mirroring_fixed: bool,
        mut regs: ChrBankRegisters,
    ) -> Result<ChrMemory, String> {

        let mut bank_size = None;
        for layout in layouts.iter() {
            for window in layout.windows() {
                if let Some(size) = bank_size {
                    bank_size = Some(std::cmp::min(window.size(), size));
                } else {
                    bank_size = Some(window.size());
                }

                regs.layout_rom_presence = std::cmp::max(regs.layout_rom_presence, window.rom_presence());
                regs.layout_ram_presence = std::cmp::max(regs.layout_ram_presence, window.ram_presence());
            }
        }

        if regs.layout_rom_presence == MemoryPresence::Required && rom.is_empty() {
            return Err("Bad ROM file (or bad mapper configuration): CHR ROM is required by the layout, but none was present in the ROM file.".into());
        }

        if regs.layout_ram_presence == MemoryPresence::Required && ram.is_empty() {
            return Err("Bad RAM file (or bad mapper configuration): CHR RAM is required by the layout, but none was present in the ROM file.".into());
        }

        // The page size for CHR ROM and CHR RAM appear to always match each other.
        let bank_size = bank_size.expect("at least one CHR ROM or CHR RAM window");
        if !rom.is_empty() && !ram.is_empty() {
            if regs.layout_rom_presence() == MemoryPresence::Absent {
                warn!("The CHR ROM that was specified in the rom file will be ignored since it is not \
                        configured in the Layout for this mapper.");
                rom = RawMemory::Absent;
            }

            if regs.layout_ram_presence() == MemoryPresence::Absent {
                warn!("The CHR RAM that was specified in the rom file will be ignored since it is not \
                        configured in the Layout for this mapper.");
                ram = RawMemory::Absent;
            }
        }

        let max_pattern_table_index = layouts[0].max_window_index();
        for layout in layouts.iter() {
            assert_eq!(layout.max_window_index(), max_pattern_table_index,
                "The max CHR window index must be the same between all layouts.");
        }

        let rom_outer_bank_size = rom.size() / u32::from(rom_outer_bank_count.get());
        assert_eq!(rom.size() % u32::from(rom_outer_bank_count.get()), 0);

        let rom_bank_sizes = BankSizes::new(rom.size(), rom_outer_bank_size, bank_size.to_raw().into());
        let ram_bank_sizes = BankSizes::new(ram.size(), ram.size(), bank_size.to_raw().into());

        let memory_maps: Result<Vec<ChrMemoryMap>, String> = layouts.iter().map(|layout|
            ChrMemoryMap::new(
                layout,
                &rom_bank_sizes,
                &ram_bank_sizes,
                cartridge_name_table_mirroring,
                name_table_mirroring_fixed,
                bank_size,
                align_large_chr_banks,
                &mut regs,
        )).collect();
        let memory_maps = memory_maps?;

        Ok(ChrMemory {
            layouts,
            memory_maps,
            base_memory_map_index,
            memory_map_index: base_memory_map_index,
            rom,
            rom_outer_bank_size,
            rom_outer_bank_number: 0,
            ram: ram.clone(),
            bank_size,
            regs,
        })
    }

    pub fn window_count(&self) -> u8 {
        self.current_layout().windows().len().try_into().unwrap()
    }

    pub fn peek(&self, ciram: &Ciram, mapper_custom_name_tables: &[SmallPage], address: PpuAddress) -> PpuPeek {
        let (index, source) = self.current_memory_map().index_for_address(address);
        assert_eq!(index.read_status(), ReadStatus::Enabled, "Disabling reading CHR RAM isn't supported yet.");
        let value = match index {
            ChrMemoryIndex::Absent => {
                // TODO: CHR Open Bus behavior
                0
            }
            ChrMemoryIndex::Rom(index, ..) => {
                self.rom[index]
            }
            ChrMemoryIndex::Ram(index, ..) => {
                self.ram[index]
            }
            ChrMemoryIndex::Ciram(side, index) => {
                ciram.side(side)[index as usize]
            }
            ChrMemoryIndex::MapperCustom { page_id, index } => {
                mapper_custom_name_tables[page_id as usize].peek(index as u16).resolve(0)
            }
        };


        PpuPeek { value, source }
    }

    pub fn peek_raw(&self, index: u32) -> PpuPeek {
        match (self.rom_present(), self.ram_present()) {
            (false, false) => panic!("CHR ROM or RAM must be present for peek_raw."),
            (true , true ) => panic!("CHR ROM and RAM must not both be present for peek_raw."),
            (true , false) => PpuPeek::new(self.rom[index % self.rom.size()], PeekSource::Rom(0.into())),
            (false, true ) => PpuPeek::new(self.ram[index % self.ram.size()], PeekSource::Ram(0.into())),
        }
    }

    pub fn write(
        &mut self,
        ciram: &mut Ciram,
        mapper_custom_name_tables: &mut [SmallPage],
        address: PpuAddress,
        value: u8,
    ) {
        let (chr_memory_index, _) = self.current_memory_map().index_for_address(address);
        match chr_memory_index {
            ChrMemoryIndex::Absent => {
                // TODO: There may be some open bus-related behavior that needs to happen here.
                warn!("Writing to absent CHR.");
            }
            ChrMemoryIndex::Ram(index, _, WriteStatus::Enabled) => {
                self.ram[index] = value;
                info!(target: "mapperramwrites", "Setting CHR [${address}]=${value:02} (Work RAM @ ${index:X})");
            }
            ChrMemoryIndex::Ciram(side, index) => {
                ciram.write(side, index as u16, value);
            }
            ChrMemoryIndex::MapperCustom { page_id, index } => {
                mapper_custom_name_tables[page_id as usize].write(index as u16, value);
            }
            ChrMemoryIndex::Rom(..) | ChrMemoryIndex::Ram(_, _, WriteStatus::Disabled) => {
                // ROM and write-disabled memory can't be written to.
            }
        }
    }

    pub fn set_chr_source(&mut self, id: ChrSourceRegisterId, chr_source: ChrSource) {
        self.regs.set_chr_source(id, chr_source);
        self.update_page_ids();
    }

    pub fn window_at(&self, start: u16) -> &ChrWindow {
        for window in self.current_layout().windows() {
            if window.start() == start {
                return window;
            }
        }

        panic!("No window exists at {start:X}");
    }

    pub fn rom_bank_count(&self) -> u16 {
        if self.rom.is_empty() {
            return 0;
        }

        let bank_size = u32::from(self.bank_size.to_raw());
        assert_eq!(self.rom_outer_bank_size % bank_size, 0);
        (self.rom_outer_bank_size / bank_size).try_into().unwrap()
    }

    pub fn ram_bank_count(&self) -> u16 {
        let bank_size = u32::from(self.bank_size.to_raw());
        assert_eq!(self.ram.size() % bank_size, 0);
        (self.ram.size() / bank_size).try_into().unwrap()
    }

    pub fn layout_index(&self) -> u8 {
        self.memory_map_index
    }

    pub fn current_layout(&self) -> &ChrLayout {
        &self.layouts[self.memory_map_index]
    }

    pub fn current_memory_map(&self) -> &ChrMemoryMap {
        &self.memory_maps[self.memory_map_index as usize]
    }

    pub fn bank_registers(&self) -> &ChrBankRegisters {
        &self.regs
    }

    pub fn reset_bank_registers(&mut self) {
        self.regs.reset_registers();
    }

    pub fn set_layout(&mut self, index: u8) {
        assert!(index < self.layouts.count());
        self.base_memory_map_index = index;
        self.memory_map_index = index;
    }

    pub fn update_effective_layout_index<F>(&mut self, f: F)
    where F: FnOnce(u8) -> u8 {
        self.memory_map_index = f(self.base_memory_map_index);
    }

    pub fn rom_outer_bank_number(&self) -> u8 {
        self.rom_outer_bank_number
    }

    pub fn set_rom_outer_bank_number(&mut self, number: u8) {
        self.rom_outer_bank_number = number;

        for memory_map in &mut self.memory_maps {
            memory_map.set_rom_outer_bank_number(&self.regs, number.into());
        }
    }

    pub fn set_bank_register<INDEX: Into<u16>>(&mut self, id: ChrBankRegisterId, value: INDEX) {
        self.regs.set(id, BankNumber::from_u16(value.into()));
        self.update_page_ids();
    }

    pub fn set_bank_register_bits(&mut self, id: ChrBankRegisterId, new_value: u16, mask: u16) {
        self.regs.set_bits(id, new_value, mask);
        self.update_page_ids();
    }

    pub fn set_meta_register(&mut self, id: MetaRegisterId, value: ChrBankRegisterId) {
        self.regs.set_meta_chr(id, value);
        self.update_page_ids();
    }

    pub fn update_bank_register(
        &mut self,
        id: ChrBankRegisterId,
        updater: &dyn Fn(u16) -> u16,
    ) {
        self.regs.update(id, updater);
        self.update_page_ids();
    }

    pub fn set_chr_bank_register_to_ciram_side(
        &mut self,
        id: ChrSourceRegisterId,
        ciram_side: CiramSide,
    ) {
        self.regs.set_to_ciram_side(id, ciram_side);
        self.update_page_ids();
    }

    pub fn name_table_mirroring(&self) -> NameTableMirroring {
        let quadrants = &self.memory_maps[0].page_mappings()[8..12];
        NameTableMirroring::new(
            quadrants[0].to_name_table_source(&self.regs).unwrap(), quadrants[1].to_name_table_source(&self.regs).unwrap(),
            quadrants[2].to_name_table_source(&self.regs).unwrap(), quadrants[3].to_name_table_source(&self.regs).unwrap(),
        )
    }

    pub fn set_name_table_mirroring(&mut self, name_table_mirroring: NameTableMirroring) {
        for memory_map in &mut self.memory_maps {
            memory_map.set_name_table_mirroring(&mut self.regs, name_table_mirroring);
        }
    }

    pub fn set_name_table_quadrant(&mut self, quadrant: NameTableQuadrant, source: NameTableSource) {
        for memory_map in &mut self.memory_maps {
            memory_map.set_name_table_quadrant(&mut self.regs, quadrant, source);
        }
    }

    pub fn set_read_status(&mut self, id: ReadStatusRegisterId, read_status: ReadStatus) {
        self.regs.set_read_status(id, read_status);
        self.update_page_ids();
    }

    pub fn set_write_status(&mut self, id: WriteStatusRegisterId, write_status: WriteStatus) {
        self.regs.set_write_status(id, write_status);
        self.update_page_ids();
    }

    fn update_page_ids(&mut self) {
        for page_mapping in &mut self.memory_maps {
            page_mapping.update_page_ids(&self.regs);
        }
    }

    pub fn rom_1kib_page(&self, start: u32) -> &[u8; KIBIBYTE as usize] {
        assert_eq!(start % 0x400, 0, "Work RAM 1KiB slices must start on a 1KiB page boundary (e.g. 0x000, 0x400, 0x800).");
        let start = (self.rom_outer_bank_number as u32 * self.rom_outer_bank_size) & (start & (self.rom_outer_bank_size - 1));
        &self.rom.sized_slice(start)
    }

    pub fn work_ram_1kib_page(&self, start: u32) -> &[u8; KIBIBYTE as usize] {
        assert_eq!(start % 0x400, 0, "Work RAM 1KiB slices must start on a 1KiB page boundary (e.g. 0x000, 0x400, 0x800).");
        &self.ram.sized_slice(start)
    }

    pub fn work_ram_1kib_page_mut(&mut self, start: u32) -> &mut [u8; KIBIBYTE as usize] {
        assert_eq!(start % 0x400, 0, "Work RAM 1KiB slices must start on a 1KiB page boundary (e.g. 0x000, 0x400, 0x800).");
        self.ram.sized_slice_mut(start)
    }

    fn rom_present(&self) -> bool {
        !self.rom.is_empty()
    }

    fn ram_present(&self) -> bool {
        !self.ram.is_empty()
    }

    #[inline]
    pub fn left_chunks<'a>(&'a self, ciram: &'a Ciram) -> [&'a [u8; KIBIBYTE as usize]; 4] {
        let mem = self.current_memory_map();
        [mem.page_start_index(0), mem.page_start_index(1), mem.page_start_index(2), mem.page_start_index(3)]
            .map(move |chr_index| {
                match chr_index {
                    ChrMemoryIndex::Absent => todo!(),
                    ChrMemoryIndex::Rom(index, ..) => {
                        let index = (u32::from(self.rom_outer_bank_number) * self.rom_outer_bank_size) | (index & (self.rom_outer_bank_size - 1));
                        self.rom.sized_slice(index)
                    }
                    ChrMemoryIndex::Ram(index, ..) => {
                        self.ram.sized_slice(index)
                    }
                    ChrMemoryIndex::Ciram(side, ..) => ciram.side(side),
                    ChrMemoryIndex::MapperCustom {..} => todo!(),
                }
        })
    }

    #[inline]
    pub fn right_chunks<'a>(&'a self, ciram: &'a Ciram) -> [&'a [u8; KIBIBYTE as usize]; 4] {
        let mem = self.current_memory_map();
        [mem.page_start_index(4), mem.page_start_index(5), mem.page_start_index(6), mem.page_start_index(7)]
            .map(move |chr_index| {
                match chr_index {
                    ChrMemoryIndex::Absent => todo!(),
                    ChrMemoryIndex::Rom(index, ..) => {
                        let index = (self.rom_outer_bank_number as u32 * self.rom_outer_bank_size) | (index & (self.rom_outer_bank_size - 1));
                        self.rom.sized_slice(index)
                    }
                    ChrMemoryIndex::Ram(index, ..) => {
                        self.ram.sized_slice(index)
                    }
                    ChrMemoryIndex::Ciram(side, ..) => ciram.side(side),
                    ChrMemoryIndex::MapperCustom {..} => todo!(),
                }
        })
    }

    pub fn chr_rom_bank_string(&self) -> String {
        let mut result = String::new();
        for mapping in self.current_memory_map().pattern_table_page_mappings() {
            let bank_string = match mapping.mem_type_status() {
                ChrMemTypeStatus::Absent => "A".into(),
                ChrMemTypeStatus::Rom(..) => mapping.rom_page_number().to_string(),
                ChrMemTypeStatus::Ram(..) => format!("W{}", mapping.rom_page_number()),
                ChrMemTypeStatus::Ciram => format!("C{:?}", mapping.ciram_side()),
                ChrMemTypeStatus::MapperCustom { page_id } => format!("M{page_id}"),
            };

            let window_size = 1;

            let padding_size = 5 * window_size - 2u16.saturating_sub(u16::try_from(bank_string.len()).unwrap());
            assert!(padding_size < 100);
            let left_padding_len = padding_size / 2;
            let right_padding_len = padding_size - left_padding_len;

            let left_padding = " ".repeat(left_padding_len as usize);
            let right_padding = " ".repeat(right_padding_len as usize);

            let segment = format!("|{left_padding}{bank_string}{right_padding}|");
            result.push_str(&segment);
        }

        result
    }
}

#[derive(Clone, Copy)]
pub struct PpuPeek {
    value: u8,
    source: PeekSource,
}

impl PpuPeek {
    pub const VOID: PpuPeek = PpuPeek { value: 0, source: PeekSource::Void };

    pub fn new(value: u8, source: PeekSource) -> Self {
        Self { value, source }
    }

    pub fn value(self) -> u8 {
        self.value
    }

    pub fn source(self) -> PeekSource {
        self.source
    }
}

#[derive(Clone, Copy)]
pub enum PeekSource {
    Rom(BankNumber),
    Ram(BankNumber),
    SaveRam,
    Ciram(CiramSide),
    PaletteTable,
    MapperCustom { page_id: u8 },
    Void,
}

impl PeekSource {
    pub fn from_name_table_source(name_table_source: NameTableSource) -> Self {
        match name_table_source {
            NameTableSource::Ciram(side) => Self::Ciram(side),
            NameTableSource::Rom { bank_number } => Self::Rom(bank_number),
            NameTableSource::Ram { bank_number } => Self::Ram(bank_number),
            NameTableSource::MapperCustom { page_id } => Self::MapperCustom { page_id },
        }
    }
}