{
  component: {
    vendor: 'sifive.com', library: 'ark', name: 'mem1', version: '0.1.0',
    model: {ports: {
      clk: 1,
      wren: 1,
      rden: 1,
      addr: 16,
      wrdata: 32,
      rddata: -32,
    }},
    busInterfaces: [{
      name: 't',
      interfaceMode: 'slave',
      busType: {vendor: 'sifive.com', library: 'MEM', name: 'SPRAM', version: '0.1.0'},
      abstractionTypes: [{
        viewRef: 'RTLview',
        portMaps: {
          CLK: 'clk',
          WREN: 'wren',
          RDEN: 'rden',
          ADDR: 'addr',
          WRDATA: 'wrdata',
          RDDATA: 'rddata',
        },
      }],
    }],
    props: {
      processNode:  {default: 'sky130'},
      addrWidth:    {default: 16},
      dataWidth:    {default: 32},
      memoryDepth:  {default: 0x10000},
      // estimates
      frequency:    {minimum: 100e6, maximum: 105e6},
      x:            {default: 100},
      y:            {default: 100},
      banks:        {default: 4}
    }
  }
}
