reg clk

wire [6:0] D;

D = 0b0000000;



always #10 clk = ~clk

always @ (posedge clk)
	if (D < 0b111_1111) begin
		D = D + 1;
	end else
		D = 0b000_0000

#200 $finish