Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: lab_board.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab_board.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab_board"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg484

---- Source Options
Top Module Name                    : lab_board
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Xilinx\CDA 4203L\Lab4\FSM.v" into library work
Parsing module <FSM>.
Analyzing Verilog file "C:\Xilinx\CDA 4203L\Lab4\debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "C:\Xilinx\CDA 4203L\Lab4\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "C:\Xilinx\CDA 4203L\Lab4\lab_board.v" into library work
Parsing module <lab_board>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab_board>.

Elaborating module <clock_divider>.

Elaborating module <debouncer>.

Elaborating module <FSM>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab_board>.
    Related source file is "C:\Xilinx\CDA 4203L\Lab4\lab_board.v".
    Summary:
	no macro.
Unit <lab_board> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "C:\Xilinx\CDA 4203L\Lab4\clock_divider.v".
    Found 26-bit register for signal <count>.
    Found 1-bit register for signal <clk_div>.
    Found 26-bit adder for signal <count[25]_GND_2_o_add_2_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:\Xilinx\CDA 4203L\Lab4\debouncer.v".
    Found 1-bit register for signal <sync2>.
    Found 1-bit register for signal <sync3>.
    Found 1-bit register for signal <clock_div_prev>.
    Found 1-bit register for signal <out_prev>.
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "C:\Xilinx\CDA 4203L\Lab4\FSM.v".
    Found 1-bit register for signal <change>.
    Found 1-bit register for signal <giveSoda>.
    Found 1-bit register for signal <giveDiet>.
    Found 5-bit register for signal <curr_state>.
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 59                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Registers                                            : 23
 1-bit register                                        : 22
 26-bit register                                       : 1
# Multiplexers                                         : 1
 26-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clock_divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 22
 Flip-Flops                                            : 22
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Moore/FSM_0> on signal <curr_state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00101 | 00101
 00011 | 00011
 00110 | 00110
 00100 | 00100
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 10011 | 10011
 10010 | 10010
 10001 | 10001
 10000 | 10000
-------------------
INFO:Xst:2261 - The FF/Latch <deb_dime/clock_div_prev> in Unit <lab_board> is equivalent to the following 2 FFs/Latches, which will be removed : <deb_nickel/clock_div_prev> <deb_quarter/clock_div_prev> 

Optimizing unit <lab_board> ...

Optimizing unit <FSM> ...
WARNING:Xst:1293 - FF/Latch <clk_divider/count_25> has a constant value of 0 in block <lab_board>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab_board, actual ratio is 0.

Final Macro Processing ...

Processing Unit <lab_board> :
	Found 2-bit shift register for signal <deb_dime/sync2>.
	Found 2-bit shift register for signal <deb_nickel/sync2>.
	Found 2-bit shift register for signal <deb_quarter/sync2>.
Unit <lab_board> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab_board.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 143
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 24
#      LUT2                        : 28
#      LUT3                        : 3
#      LUT4                        : 2
#      LUT5                        : 12
#      LUT6                        : 22
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 47
#      FD                          : 14
#      FDC                         : 26
#      FDE                         : 3
#      FDR                         : 4
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 6
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx45csg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              47  out of  54576     0%  
 Number of Slice LUTs:                   95  out of  27288     0%  
    Number used as Logic:                92  out of  27288     0%  
    Number used as Memory:                3  out of   6408     0%  
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    100
   Number with an unused Flip Flop:      53  out of    100    53%  
   Number with an unused LUT:             5  out of    100     5%  
   Number of fully used LUT-FF pairs:    42  out of    100    42%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    320     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
CLK                                | BUFGP                          | 42    |
clk_divider/clk_div                | NONE(Moore/curr_state_FSM_FFd2)| 8     |
-----------------------------------+--------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.947ns (Maximum Frequency: 253.383MHz)
   Minimum input arrival time before clock: 4.321ns
   Maximum output required time after clock: 3.732ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.947ns (frequency: 253.383MHz)
  Total number of paths / destination ports: 1004 / 39
-------------------------------------------------------------------------
Delay:               3.947ns (Levels of Logic = 3)
  Source:            clk_divider/count_9 (FF)
  Destination:       clk_divider/count_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: clk_divider/count_9 to clk_divider/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  clk_divider/count_9 (clk_divider/count_9)
     LUT6:I0->O            2   0.203   0.845  clk_divider/GND_2_o_GND_2_o_equal_7_o<25>4 (clk_divider/GND_2_o_GND_2_o_equal_7_o<25>3)
     LUT6:I3->O           14   0.205   0.958  clk_divider/GND_2_o_GND_2_o_equal_7_o<25>5 (clk_divider/GND_2_o_GND_2_o_equal_7_o)
     LUT2:I1->O            1   0.205   0.000  clk_divider/Mcount_count_eqn_01 (clk_divider/Mcount_count_eqn_0)
     FDC:D                     0.102          clk_divider/count_0
    ----------------------------------------
    Total                      3.947ns (1.162ns logic, 2.785ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_divider/clk_div'
  Clock period: 3.488ns (frequency: 286.668MHz)
  Total number of paths / destination ports: 106 / 8
-------------------------------------------------------------------------
Delay:               3.488ns (Levels of Logic = 3)
  Source:            Moore/curr_state_FSM_FFd2 (FF)
  Destination:       Moore/curr_state_FSM_FFd3 (FF)
  Source Clock:      clk_divider/clk_div rising
  Destination Clock: clk_divider/clk_div rising

  Data Path: Moore/curr_state_FSM_FFd2 to Moore/curr_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.447   1.093  Moore/curr_state_FSM_FFd2 (Moore/curr_state_FSM_FFd2)
     LUT5:I4->O            3   0.205   0.651  Moore/curr_state_FSM_FFd5-In42 (Moore/curr_state_FSM_FFd5-In4)
     LUT6:I5->O            1   0.205   0.580  Moore/curr_state_FSM_FFd3-In3_SW0_F (N19)
     LUT6:I5->O            1   0.205   0.000  Moore/curr_state_FSM_FFd3-In5 (Moore/curr_state_FSM_FFd3-In)
     FDR:D                     0.102          Moore/curr_state_FSM_FFd3
    ----------------------------------------
    Total                      3.488ns (1.164ns logic, 2.324ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              2.972ns (Levels of Logic = 1)
  Source:            SW<0> (PAD)
  Destination:       clk_divider/count_0 (FF)
  Destination Clock: CLK rising

  Data Path: SW<0> to clk_divider/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.320  SW_0_IBUF (SW_0_IBUF)
     FDC:CLR                   0.430          clk_divider/count_0
    ----------------------------------------
    Total                      2.972ns (1.652ns logic, 1.320ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_divider/clk_div'
  Total number of paths / destination ports: 36 / 11
-------------------------------------------------------------------------
Offset:              4.321ns (Levels of Logic = 4)
  Source:            SW<2> (PAD)
  Destination:       Moore/curr_state_FSM_FFd5 (FF)
  Destination Clock: clk_divider/clk_div rising

  Data Path: SW<2> to Moore/curr_state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.878  SW_2_IBUF (SW_2_IBUF)
     LUT2:I0->O            1   0.203   0.684  Moore/curr_state_FSM_FFd5-In411_SW0 (N17)
     LUT6:I4->O            1   0.203   0.827  Moore/curr_state_FSM_FFd5-In7_SW0 (N13)
     LUT6:I2->O            1   0.203   0.000  Moore/curr_state_FSM_FFd5-In7 (Moore/curr_state_FSM_FFd5-In)
     FDR:D                     0.102          Moore/curr_state_FSM_FFd5
    ----------------------------------------
    Total                      4.321ns (1.933ns logic, 2.388ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_divider/clk_div'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 1)
  Source:            Moore/giveDiet (FF)
  Destination:       LED<1> (PAD)
  Source Clock:      clk_divider/clk_div rising

  Data Path: Moore/giveDiet to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  Moore/giveDiet (Moore/giveDiet)
     OBUF:I->O                 2.571          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      3.732ns (3.018ns logic, 0.714ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.947|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_divider/clk_div
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |    4.000|         |         |         |
clk_divider/clk_div|    3.488|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.39 secs
 
--> 

Total memory usage is 4486144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

