#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov  5 12:46:59 2020
# Process ID: 28723
# Current directory: /home/hakon/Documents/dds1project/dds1/Exponentiation/Exponentiation/Exponentiation.runs/synth_1
# Command line: vivado -log Exponentiation.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Exponentiation.tcl
# Log file: /home/hakon/Documents/dds1project/dds1/Exponentiation/Exponentiation/Exponentiation.runs/synth_1/Exponentiation.vds
# Journal file: /home/hakon/Documents/dds1project/dds1/Exponentiation/Exponentiation/Exponentiation.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Exponentiation.tcl -notrace
Command: synth_design -top Exponentiation -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28784
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2117.996 ; gain = 0.000 ; free physical = 4444 ; free virtual = 24856
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'exponentiation' [/home/hakon/Documents/dds1project/dds1/Exponentiation/source/exponentiation.vhd:35]
	Parameter C_block_size bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'exp_control' [/home/hakon/Documents/dds1project/dds1/Exponentiation/source/exp_control.vhd:46]
	Parameter C_block_size bound to: 256 - type: integer 
WARNING: [Synth 8-614] signal 'reset_n' is read in the process but is not in the sensitivity list [/home/hakon/Documents/dds1project/dds1/Exponentiation/source/exp_control.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'exp_control' (1#1568) [/home/hakon/Documents/dds1project/dds1/Exponentiation/source/exp_control.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Multiplier' [/home/hakon/Documents/dds1project/dds1/Multiplier/source/Multiplier.vhd:26]
	Parameter BUS_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (2#1568) [/home/hakon/Documents/dds1project/dds1/Multiplier/source/Multiplier.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'exponentiation' (3#1568) [/home/hakon/Documents/dds1project/dds1/Exponentiation/source/exponentiation.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2117.996 ; gain = 0.000 ; free physical = 4536 ; free virtual = 24949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2117.996 ; gain = 0.000 ; free physical = 4534 ; free virtual = 24947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2117.996 ; gain = 0.000 ; free physical = 4534 ; free virtual = 24947
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2117.996 ; gain = 0.000 ; free physical = 4527 ; free virtual = 24940
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hakon/Documents/dds1project/dds1/Master_constraints/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/hakon/Documents/dds1project/dds1/Master_constraints/PYNQ-Z1_C.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2179.742 ; gain = 0.000 ; free physical = 4444 ; free virtual = 24853
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2179.742 ; gain = 0.000 ; free physical = 4444 ; free virtual = 24853
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2179.742 ; gain = 61.746 ; free physical = 4428 ; free virtual = 24890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2179.742 ; gain = 61.746 ; free physical = 4428 ; free virtual = 24890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2179.742 ; gain = 61.746 ; free physical = 4427 ; free virtual = 24889
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'exp_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 wait_in |                           000001 |                              000
                    calc |                           000010 |                              100
                wait_out |                           000100 |                              110
                    init |                           001000 |                              001
                multiply |                           010000 |                              101
                    incr |                           100000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'exp_control'
WARNING: [Synth 8-327] inferring latch for variable 'M0_out_reg' [/home/hakon/Documents/dds1project/dds1/Exponentiation/source/exponentiation.vhd:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2179.742 ; gain = 61.746 ; free physical = 4427 ; free virtual = 24880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  258 Bit       Adders := 4     
	   2 Input  257 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 6     
+---Registers : 
	              256 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 7     
	   4 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2179.742 ; gain = 61.746 ; free physical = 4433 ; free virtual = 24880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2179.742 ; gain = 61.746 ; free physical = 4333 ; free virtual = 24754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2179.742 ; gain = 61.746 ; free physical = 4337 ; free virtual = 24755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2179.742 ; gain = 61.746 ; free physical = 4333 ; free virtual = 24751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 2182.711 ; gain = 64.715 ; free physical = 4306 ; free virtual = 24733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 2182.711 ; gain = 64.715 ; free physical = 4306 ; free virtual = 24733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 2182.711 ; gain = 64.715 ; free physical = 4305 ; free virtual = 24732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 2182.711 ; gain = 64.715 ; free physical = 4305 ; free virtual = 24732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 2182.711 ; gain = 64.715 ; free physical = 4305 ; free virtual = 24732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 2182.711 ; gain = 64.715 ; free physical = 4305 ; free virtual = 24732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   659|
|3     |LUT1   |   258|
|4     |LUT2   |  1290|
|5     |LUT3   |  1308|
|6     |LUT4   |   401|
|7     |LUT5   |   777|
|8     |LUT6   |  1216|
|9     |MUXF7  |   102|
|10    |MUXF8  |    45|
|11    |FDCE   |  1059|
|12    |FDPE   |     3|
|13    |FDRE   |    19|
|14    |LDC    |   256|
|15    |IBUF   |   772|
|16    |OBUF   |   258|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2182.711 ; gain = 64.715 ; free physical = 4305 ; free virtual = 24732
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2182.711 ; gain = 2.969 ; free physical = 4359 ; free virtual = 24786
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2182.719 ; gain = 64.715 ; free physical = 4360 ; free virtual = 24787
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2182.719 ; gain = 0.000 ; free physical = 4448 ; free virtual = 24879
INFO: [Netlist 29-17] Analyzing 1062 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.648 ; gain = 0.000 ; free physical = 4391 ; free virtual = 24815
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  LDC => LDCE: 256 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2190.648 ; gain = 72.734 ; free physical = 4530 ; free virtual = 24953
INFO: [Common 17-1381] The checkpoint '/home/hakon/Documents/dds1project/dds1/Exponentiation/Exponentiation/Exponentiation.runs/synth_1/Exponentiation.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Exponentiation_utilization_synth.rpt -pb Exponentiation_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 12:48:08 2020...
