;redcode
;assert 1
	SPL 0, #42
	CMP -207, <-120
	MOV -1, <-30
	MOV 717, <-20
	DJN -1, @-20
	CMP -207, <-120
	DJN -130, 9
	SUB #0, 0
	SUB 0, -100
	CMP -100, 0
	CMP -100, 0
	SPL 0, <-103
	SPL 0, <-103
	SLT 10, 9
	MOV -7, <-20
	SLT @-1, 0
	DJN -1, @-920
	DJN -1, @-920
	MOV -1, <-30
	SUB -207, <-120
	SUB #0, 0
	DJN -130, 9
	DJN -130, 9
	CMP 1, 121
	CMP 1, 121
	SUB @121, 103
	SUB @127, 106
	ADD 210, 30
	MOV 12, @-0
	DJN 71, <2
	ADD #270, <1
	MOV 717, <-20
	SUB <121, 106
	SUB <0, @2
	MOV 717, <-20
	MOV 717, <-20
	SLT @0, @3
	ADD 210, 30
	ADD 210, 30
	SUB <0, @2
	SUB @127, @-6
	SUB @127, @-6
	SUB @127, @-6
	JMP <127, #-6
	ADD 210, 30
	SLT 20, @12
	DJN -130, 9
	MOV -1, <-30
	MOV -1, <-30
	SPL 0, #42
	DJN 210, 60
	ADD 270, 60
	ADD 270, 60
