 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:45:54 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          2.60
  Critical Path Slack:          -1.35
  Critical Path Clk Period:      1.43
  Total Negative Slack:        -78.92
  No. of Violating Paths:       64.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1758
  Buf/Inv Cell Count:             266
  Buf Cell Count:                  39
  Inv Cell Count:                 227
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1563
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3266.512844
  Noncombinational Area:  1290.543274
  Buf/Inv Area:            394.939780
  Total Buffer Area:            99.62
  Total Inverter Area:         295.32
  Macro/Black Box Area:      0.000000
  Net Area:               1095.833725
  -----------------------------------
  Cell Area:              4557.056118
  Design Area:            5652.889843


  Design Rules
  -----------------------------------
  Total Number of Nets:          2013
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.32
  Logic Optimization:                  2.82
  Mapping Optimization:               64.24
  -----------------------------------------
  Overall Compile Time:               76.08
  Overall Compile Wall Clock Time:    78.85

  --------------------------------------------------------------------

  Design  WNS: 1.35  TNS: 78.92  Number of Violating Paths: 64


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
