{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576168874505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576168874505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 17:41:14 2019 " "Processing started: Thu Dec 12 17:41:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576168874505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576168874505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acqu_pos_top -c acqu_pos_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off acqu_pos_top -c acqu_pos_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576168874506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576168874626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576168874626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/MSS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/MSS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mss-struct " "Found design unit 1: mss-struct" {  } { { "../src/MSS.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/MSS.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576168882448 ""} { "Info" "ISGN_ENTITY_NAME" "1 mss " "Found entity 1: mss" {  } { { "../src/MSS.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/MSS.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576168882448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576168882448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/flipflop_rs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/flipflop_rs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop_rs-comport " "Found design unit 1: flipflop_rs-comport" {  } { { "../src/flipflop_rs.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/flipflop_rs.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576168882448 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop_rs " "Found entity 1: flipflop_rs" {  } { { "../src/flipflop_rs.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/flipflop_rs.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576168882448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576168882448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/compteur_position.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/compteur_position.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur_position-struct " "Found design unit 1: compteur_position-struct" {  } { { "../src/compteur_position.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/compteur_position.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576168882449 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur_position " "Found entity 1: compteur_position" {  } { { "../src/compteur_position.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/compteur_position.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576168882449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576168882449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acqu_pos_top-struct " "Found design unit 1: acqu_pos_top-struct" {  } { { "../src/acqu_pos_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576168882449 ""} { "Info" "ISGN_ENTITY_NAME" "1 acqu_pos_top " "Found entity 1: acqu_pos_top" {  } { { "../src/acqu_pos_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576168882449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576168882449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "acqu_pos_top " "Elaborating entity \"acqu_pos_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576168882494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mss mss:MSS1 A:struct " "Elaborating entity \"mss\" using architecture \"A:struct\" for hierarchy \"mss:MSS1\"" {  } { { "../src/acqu_pos_top.vhd" "MSS1" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576168882496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "compteur_position compteur_position:COMPTEUR_POS A:struct " "Elaborating entity \"compteur_position\" using architecture \"A:struct\" for hierarchy \"compteur_position:COMPTEUR_POS\"" {  } { { "../src/acqu_pos_top.vhd" "COMPTEUR_POS" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576168882497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "flipflop_rs flipflop_rs:FLIPFLOP_RS_ERR A:comport " "Elaborating entity \"flipflop_rs\" using architecture \"A:comport\" for hierarchy \"flipflop_rs:FLIPFLOP_RS_ERR\"" {  } { { "../src/acqu_pos_top.vhd" "FLIPFLOP_RS_ERR" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 124 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576168882498 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "err_o GND " "Pin \"err_o\" is stuck at GND" {  } { { "../src/acqu_pos_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576168882700 "|acqu_pos_top|err_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "nbr_err_o\[0\] GND " "Pin \"nbr_err_o\[0\]\" is stuck at GND" {  } { { "../src/acqu_pos_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576168882700 "|acqu_pos_top|nbr_err_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nbr_err_o\[1\] GND " "Pin \"nbr_err_o\[1\]\" is stuck at GND" {  } { { "../src/acqu_pos_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576168882700 "|acqu_pos_top|nbr_err_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nbr_err_o\[2\] GND " "Pin \"nbr_err_o\[2\]\" is stuck at GND" {  } { { "../src/acqu_pos_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576168882700 "|acqu_pos_top|nbr_err_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nbr_err_o\[3\] GND " "Pin \"nbr_err_o\[3\]\" is stuck at GND" {  } { { "../src/acqu_pos_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576168882700 "|acqu_pos_top|nbr_err_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nbr_err_o\[4\] GND " "Pin \"nbr_err_o\[4\]\" is stuck at GND" {  } { { "../src/acqu_pos_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576168882700 "|acqu_pos_top|nbr_err_o[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576168882700 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576168882952 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576168882952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576168882952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576168882952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "944 " "Peak virtual memory: 944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576168882987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 17:41:22 2019 " "Processing ended: Thu Dec 12 17:41:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576168882987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576168882987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576168882987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576168882987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1576168883767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576168883767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 17:41:23 2019 " "Processing started: Thu Dec 12 17:41:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576168883767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576168883767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off acqu_pos_top -c acqu_pos_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off acqu_pos_top -c acqu_pos_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576168883767 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576168883793 ""}
{ "Info" "0" "" "Project  = acqu_pos_top" {  } {  } 0 0 "Project  = acqu_pos_top" 0 0 "Fitter" 0 0 1576168883794 ""}
{ "Info" "0" "" "Revision = acqu_pos_top" {  } {  } 0 0 "Revision = acqu_pos_top" 0 0 "Fitter" 0 0 1576168883794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1576168883818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1576168883818 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "acqu_pos_top 5M570ZF256C5 " "Selected device 5M570ZF256C5 for design \"acqu_pos_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576168883862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576168883891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576168883892 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576168883909 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZF256I5 " "Device 5M570ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576168883950 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C5 " "Device 5M1270ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576168883950 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256I5 " "Device 5M1270ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576168883950 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256C5 " "Device 5M2210ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576168883950 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256I5 " "Device 5M2210ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576168883950 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576168883950 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 29 " "No exact pin location assignment(s) for 29 pins of 29 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1576168883955 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "acqu_pos_top.sdc " "Synopsys Design Constraints File file not found: 'acqu_pos_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576168883973 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576168883974 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1576168883976 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1576168883976 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576168883976 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576168883976 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      clock_i " "   1.000      clock_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576168883976 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1576168883976 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576168883979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576168883979 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1576168883982 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock_i Global clock in PIN H5 " "Automatically promoted signal \"clock_i\" to use Global clock in PIN H5" {  } { { "../src/acqu_pos_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 34 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1576168883988 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reset_i Global clock in PIN J5 " "Automatically promoted signal \"reset_i\" to use Global clock in PIN J5" {  } { { "../src/acqu_pos_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 35 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1576168883988 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1576168883988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1576168883990 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1576168883997 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1576168884008 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1576168884008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1576168884008 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576168884008 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 3.3V 3 24 0 " "Number of I/O pins in group: 27 (unused VREF, 3.3V VCCIO, 3 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1576168884008 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1576168884008 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1576168884008 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 76 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  76 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576168884009 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 81 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576168884009 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1576168884009 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1576168884009 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Clk_Gen_i " "Node \"Clk_Gen_i\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clk_Gen_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Clk_Main_i " "Node \"Clk_Main_i\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clk_Main_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[10\] " "Node \"Con_25p_io\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[11\] " "Node \"Con_25p_io\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[12\] " "Node \"Con_25p_io\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[13\] " "Node \"Con_25p_io\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[14\] " "Node \"Con_25p_io\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[15\] " "Node \"Con_25p_io\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[16\] " "Node \"Con_25p_io\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[17\] " "Node \"Con_25p_io\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[18\] " "Node \"Con_25p_io\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[19\] " "Node \"Con_25p_io\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[1\] " "Node \"Con_25p_io\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[20\] " "Node \"Con_25p_io\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[21\] " "Node \"Con_25p_io\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[22\] " "Node \"Con_25p_io\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[23\] " "Node \"Con_25p_io\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[24\] " "Node \"Con_25p_io\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[25\] " "Node \"Con_25p_io\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[2\] " "Node \"Con_25p_io\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[3\] " "Node \"Con_25p_io\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[4\] " "Node \"Con_25p_io\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[5\] " "Node \"Con_25p_io\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[6\] " "Node \"Con_25p_io\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[7\] " "Node \"Con_25p_io\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[8\] " "Node \"Con_25p_io\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[9\] " "Node \"Con_25p_io\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[10\] " "Node \"Con_80p_io\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[11\] " "Node \"Con_80p_io\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[12\] " "Node \"Con_80p_io\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[13\] " "Node \"Con_80p_io\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[14\] " "Node \"Con_80p_io\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[15\] " "Node \"Con_80p_io\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[16\] " "Node \"Con_80p_io\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[17\] " "Node \"Con_80p_io\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[18\] " "Node \"Con_80p_io\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[19\] " "Node \"Con_80p_io\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[20\] " "Node \"Con_80p_io\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[21\] " "Node \"Con_80p_io\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[22\] " "Node \"Con_80p_io\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[23\] " "Node \"Con_80p_io\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[24\] " "Node \"Con_80p_io\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[25\] " "Node \"Con_80p_io\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[26\] " "Node \"Con_80p_io\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[27\] " "Node \"Con_80p_io\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[28\] " "Node \"Con_80p_io\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[29\] " "Node \"Con_80p_io\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[2\] " "Node \"Con_80p_io\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[30\] " "Node \"Con_80p_io\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[31\] " "Node \"Con_80p_io\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[32\] " "Node \"Con_80p_io\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[33\] " "Node \"Con_80p_io\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[34\] " "Node \"Con_80p_io\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[35\] " "Node \"Con_80p_io\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[36\] " "Node \"Con_80p_io\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[36\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[37\] " "Node \"Con_80p_io\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[37\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[38\] " "Node \"Con_80p_io\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[38\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[39\] " "Node \"Con_80p_io\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[39\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[3\] " "Node \"Con_80p_io\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[40\] " "Node \"Con_80p_io\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[40\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[41\] " "Node \"Con_80p_io\[41\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[41\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[42\] " "Node \"Con_80p_io\[42\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[42\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[43\] " "Node \"Con_80p_io\[43\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[43\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[44\] " "Node \"Con_80p_io\[44\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[44\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[45\] " "Node \"Con_80p_io\[45\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[45\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[46\] " "Node \"Con_80p_io\[46\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[46\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[47\] " "Node \"Con_80p_io\[47\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[47\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[48\] " "Node \"Con_80p_io\[48\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[48\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[49\] " "Node \"Con_80p_io\[49\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[49\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[4\] " "Node \"Con_80p_io\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[50\] " "Node \"Con_80p_io\[50\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[50\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[51\] " "Node \"Con_80p_io\[51\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[51\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[52\] " "Node \"Con_80p_io\[52\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[52\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[53\] " "Node \"Con_80p_io\[53\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[53\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[54\] " "Node \"Con_80p_io\[54\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[54\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[55\] " "Node \"Con_80p_io\[55\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[55\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[56\] " "Node \"Con_80p_io\[56\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[56\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[57\] " "Node \"Con_80p_io\[57\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[57\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[58\] " "Node \"Con_80p_io\[58\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[58\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[59\] " "Node \"Con_80p_io\[59\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[59\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[5\] " "Node \"Con_80p_io\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[60\] " "Node \"Con_80p_io\[60\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[60\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[61\] " "Node \"Con_80p_io\[61\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[61\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[62\] " "Node \"Con_80p_io\[62\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[62\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[63\] " "Node \"Con_80p_io\[63\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[63\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[64\] " "Node \"Con_80p_io\[64\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[64\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[65\] " "Node \"Con_80p_io\[65\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[65\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[66\] " "Node \"Con_80p_io\[66\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[66\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[67\] " "Node \"Con_80p_io\[67\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[67\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[68\] " "Node \"Con_80p_io\[68\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[68\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[69\] " "Node \"Con_80p_io\[69\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[69\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[6\] " "Node \"Con_80p_io\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[70\] " "Node \"Con_80p_io\[70\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[70\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[71\] " "Node \"Con_80p_io\[71\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[71\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[72\] " "Node \"Con_80p_io\[72\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[72\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[73\] " "Node \"Con_80p_io\[73\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[73\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[74\] " "Node \"Con_80p_io\[74\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[74\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[75\] " "Node \"Con_80p_io\[75\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[75\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[76\] " "Node \"Con_80p_io\[76\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[76\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[77\] " "Node \"Con_80p_io\[77\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[77\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[78\] " "Node \"Con_80p_io\[78\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[78\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[79\] " "Node \"Con_80p_io\[79\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[79\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[7\] " "Node \"Con_80p_io\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[8\] " "Node \"Con_80p_io\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[9\] " "Node \"Con_80p_io\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Encoder_A_i " "Node \"Encoder_A_i\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Encoder_A_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Encoder_B_i " "Node \"Encoder_B_i\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Encoder_B_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Led_RGB_o\[0\] " "Node \"Led_RGB_o\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Led_RGB_o\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Led_RGB_o\[1\] " "Node \"Led_RGB_o\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Led_RGB_o\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Led_RGB_o\[2\] " "Node \"Led_RGB_o\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Led_RGB_o\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[10\] " "Node \"Mezzanine_io\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[11\] " "Node \"Mezzanine_io\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[12\] " "Node \"Mezzanine_io\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[13\] " "Node \"Mezzanine_io\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[14\] " "Node \"Mezzanine_io\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[15\] " "Node \"Mezzanine_io\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[16\] " "Node \"Mezzanine_io\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[17\] " "Node \"Mezzanine_io\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[18\] " "Node \"Mezzanine_io\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[19\] " "Node \"Mezzanine_io\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[20\] " "Node \"Mezzanine_io\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[5\] " "Node \"Mezzanine_io\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[6\] " "Node \"Mezzanine_io\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[7\] " "Node \"Mezzanine_io\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[8\] " "Node \"Mezzanine_io\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[9\] " "Node \"Mezzanine_io\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[0\] " "Node \"Switch_i\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[1\] " "Node \"Switch_i\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[2\] " "Node \"Switch_i\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[3\] " "Node \"Switch_i\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[4\] " "Node \"Switch_i\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[5\] " "Node \"Switch_i\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[6\] " "Node \"Switch_i\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[7\] " "Node \"Switch_i\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[1\] " "Node \"nButton_i\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[2\] " "Node \"nButton_i\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[3\] " "Node \"nButton_i\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[4\] " "Node \"nButton_i\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[5\] " "Node \"nButton_i\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[6\] " "Node \"nButton_i\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[7\] " "Node \"nButton_i\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[8\] " "Node \"nButton_i\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[0\] " "Node \"nLed_o\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[1\] " "Node \"nLed_o\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[2\] " "Node \"nLed_o\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[3\] " "Node \"nLed_o\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[4\] " "Node \"nLed_o\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[5\] " "Node \"nLed_o\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[6\] " "Node \"nLed_o\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[7\] " "Node \"nLed_o\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nReset_i " "Node \"nReset_i\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nReset_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[0\] " "Node \"nSeven_Seg_o\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[1\] " "Node \"nSeven_Seg_o\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[2\] " "Node \"nSeven_Seg_o\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[3\] " "Node \"nSeven_Seg_o\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[4\] " "Node \"nSeven_Seg_o\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[5\] " "Node \"nSeven_Seg_o\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[6\] " "Node \"nSeven_Seg_o\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[7\] " "Node \"nSeven_Seg_o\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cours_REDS/intelFPGA/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576168884015 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1576168884015 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576168884018 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1576168884021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576168884088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576168884132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576168884135 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576168884506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576168884506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576168884517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/pr/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1576168884589 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576168884589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1576168884668 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576168884668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576168884669 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576168884678 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576168884682 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1576168884691 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1576168884691 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/pr/output_files/acqu_pos_top.fit.smsg " "Generated suppressed messages file /cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/pr/output_files/acqu_pos_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576168884751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 165 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1105 " "Peak virtual memory: 1105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576168884762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 17:41:24 2019 " "Processing ended: Thu Dec 12 17:41:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576168884762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576168884762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576168884762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576168884762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576168885594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576168885594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 17:41:25 2019 " "Processing started: Thu Dec 12 17:41:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576168885594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576168885594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off acqu_pos_top -c acqu_pos_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off acqu_pos_top -c acqu_pos_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576168885594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1576168885694 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1576168885716 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576168885718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "801 " "Peak virtual memory: 801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576168885906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 17:41:25 2019 " "Processing ended: Thu Dec 12 17:41:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576168885906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576168885906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576168885906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576168885906 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576168885997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576168886609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576168886609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 17:41:26 2019 " "Processing started: Thu Dec 12 17:41:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576168886609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta acqu_pos_top -c acqu_pos_top " "Command: quartus_sta acqu_pos_top -c acqu_pos_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886609 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1576168886638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886747 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886857 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "acqu_pos_top.sdc " "Synopsys Design Constraints File file not found: 'acqu_pos_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886875 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886875 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_i clock_i " "create_clock -period 1.000 -name clock_i clock_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576168886876 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886876 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1576168886877 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1576168886881 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.942 " "Worst-case setup slack is -19.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576168886882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576168886882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.942            -376.782 clock_i  " "  -19.942            -376.782 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576168886882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 4.829 " "Worst-case hold slack is 4.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576168886883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576168886883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.829               0.000 clock_i  " "    4.829               0.000 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576168886883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576168886884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576168886884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock_i  " "   -2.289              -2.289 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576168886884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886884 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886889 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576168886904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 17:41:26 2019 " "Processing ended: Thu Dec 12 17:41:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576168886904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576168886904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576168886904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168886904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576168887724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576168887725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 17:41:27 2019 " "Processing started: Thu Dec 12 17:41:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576168887725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1576168887725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off acqu_pos_top -c acqu_pos_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off acqu_pos_top -c acqu_pos_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1576168887725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1576168887863 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "acqu_pos_top.vho acqu_pos_top_vhd.sdo /cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/pr/simulation/modelsim/ simulation " "Generated files \"acqu_pos_top.vho\" and \"acqu_pos_top_vhd.sdo\" in directory \"/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/pr/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1576168887921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1034 " "Peak virtual memory: 1034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576168887932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 17:41:27 2019 " "Processing ended: Thu Dec 12 17:41:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576168887932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576168887932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576168887932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1576168887932 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 178 s " "Quartus Prime Full Compilation was successful. 0 errors, 178 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1576168888036 ""}
