
---------- Begin Simulation Statistics ----------
final_tick                               209121299500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137788                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868680                       # Number of bytes of host memory used
host_op_rate                                   143599                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   725.76                       # Real time elapsed on the host
host_tick_rate                              288143034                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     104217524                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.209121                       # Number of seconds simulated
sim_ticks                                209121299500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.865341                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                12892515                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             13040480                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             236439                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7097701                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          22397227                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             106045                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          107406                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1361                       # Number of indirect misses.
system.cpu.branchPred.lookups                25914000                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1611583                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28409                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     104217524                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.182426                       # CPI: cycles per instruction
system.cpu.discardedOps                      12890018                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           69279781                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12039988                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         14367765                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions              14602                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       147487637                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.239096                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        418242599                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 934      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                77777462     74.63%     74.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                 316058      0.30%     74.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   31070      0.03%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    15      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                   41      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                   1896      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   3756      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                   3728      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  2850      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               12406465     11.90%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13673234     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                104217524                       # Class of committed instruction
system.cpu.tickCycles                       270754962                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   144                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8276649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16586066                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          347                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9451502                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          665                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18904285                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            665                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              18998                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8275503                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1146                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38721                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38721                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18998                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16643785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16643785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    533326208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               533326208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8309417                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8309417    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8309417                       # Request fanout histogram
system.membus.reqLayer0.occupancy         53118229500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          308670250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 209121299500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1136568                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16618598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1092419                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17797                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64508                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64508                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1092676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        43893                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251706                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3277770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25079297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28357067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    139846016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    540895744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              680741760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8277312                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529632192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17730095                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000057                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007555                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17729083     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1012      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17730095                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18887656500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4288463482                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1639012999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 209121299500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1090882                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                52476                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1143358                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1090882                       # number of overall hits
system.l2.overall_hits::.cpu.data               52476                       # number of overall hits
system.l2.overall_hits::total                 1143358                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1794                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              55925                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57719                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1794                       # number of overall misses
system.l2.overall_misses::.cpu.data             55925                       # number of overall misses
system.l2.overall_misses::total                 57719                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151901500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4700366000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4852267500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151901500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4700366000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4852267500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1092676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           108401                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1201077                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1092676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          108401                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1201077                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001642                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.515909                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.048056                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001642                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.515909                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.048056                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84671.962096                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84047.670988                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84067.074967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84671.962096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84047.670988                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84067.074967                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8275503                       # number of writebacks
system.l2.writebacks::total                   8275503                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         55925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57719                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        55925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57719                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    133961500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4141116000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4275077500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    133961500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4141116000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4275077500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.515909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.515909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.048056                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74671.962096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74047.670988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74067.074967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74671.962096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74047.670988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74067.074967                       # average overall mshr miss latency
system.l2.replacements                        8277312                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8343095                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8343095                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8343095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8343095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1092077                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1092077                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1092077                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1092077                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             25787                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25787                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38721                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38721                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3147681000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3147681000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         64508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.600251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.600251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81291.314790                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81291.314790                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2760471000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2760471000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.600251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.600251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71291.314790                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71291.314790                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1090882                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1090882                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151901500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151901500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1092676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1092676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001642                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001642                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84671.962096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84671.962096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    133961500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133961500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001642                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001642                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74671.962096                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74671.962096                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         26689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1552685000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1552685000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        43893                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         43893                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.391953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.391953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90251.395024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90251.395024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1380645000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1380645000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.391953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.391953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80251.395024                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80251.395024                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 157133876000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 157133876000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19042.611109                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19042.611109                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 209121299500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32650.821384                       # Cycle average of tags in use
system.l2.tags.total_refs                    10652238                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8310088                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.281844                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   21469.080309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       256.437613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     10925.303462                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.655184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.333414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996424                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30412                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 159541592                       # Number of tag accesses
system.l2.tags.data_accesses                159541592                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209121299500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         114816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3579200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3694016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       114816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        114816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    529632192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       529632192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           55925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8275503                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8275503                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            549040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          17115425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17664466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       549040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           549040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2532655417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2532655417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2532655417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           549040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         17115425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2550319883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8275503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     55925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002490037750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       285024                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       285024                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5102401                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8169455                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57719                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8275503                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57719                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8275503                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            516845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517180                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    817275250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  288595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1899506500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14159.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32909.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    36166                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7724264                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57719                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8275503                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   56113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 282486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 342673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 499337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 523102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 479963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 680593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 554922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 558843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 405294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 604391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 371671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 465709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 413982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 517055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 363074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 370670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 318888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  28111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  25277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  23195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  14924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       572762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.144678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   814.702732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.760835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36012      6.29%      6.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6495      1.13%      7.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5246      0.92%      8.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6285      1.10%      9.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5728      1.00%     10.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5086      0.89%     11.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2550      0.45%     11.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6563      1.15%     12.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       498797     87.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       572762                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       285024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.202453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.443310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        285023    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        285024                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       285024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      29.034302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     28.214235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.788695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2519      0.88%      0.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           958      0.34%      1.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            59      0.02%      1.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23         83270     29.22%     30.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25          3821      1.34%     31.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27         45141     15.84%     47.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29          9864      3.46%     51.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31           946      0.33%     51.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33        122130     42.85%     94.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35           489      0.17%     94.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37           203      0.07%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39          2200      0.77%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41          1335      0.47%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43           841      0.30%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45           863      0.30%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47           821      0.29%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49           706      0.25%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51           338      0.12%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53           191      0.07%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55           361      0.13%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57          2291      0.80%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59           568      0.20%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61          1780      0.62%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63           270      0.09%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65           181      0.06%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67          1029      0.36%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             2      0.00%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71           638      0.22%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73           969      0.34%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77           232      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        285024                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3694016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               529630272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3694016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529632192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        17.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2532.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     17.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2532.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   19.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  209098973000                       # Total gap between requests
system.mem_ctrls.avgGap                      25092.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       114816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3579200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    529630272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 549040.199513488566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 17115425.394532803446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2532646235.779536247253                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1794                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        55925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8275503                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60339250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1839167250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5338960109000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33633.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32886.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    645152.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2043118140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1085943045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           207352740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21599394300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16507386480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      50456243820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37813110720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       129712549245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.274212                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  96918566250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6982820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 105219913250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2046402540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1087688745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           204760920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21598574760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16507386480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      50642565420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37656208320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       129743587185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        620.422633                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96506519750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6982820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 105631959750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 209121299500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     54205158                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         54205158                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     54205158                       # number of overall hits
system.cpu.icache.overall_hits::total        54205158                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1092676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1092676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1092676                       # number of overall misses
system.cpu.icache.overall_misses::total       1092676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14344093000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14344093000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14344093000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14344093000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     55297834                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     55297834                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     55297834                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     55297834                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019760                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019760                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019760                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019760                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13127.489759                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13127.489759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13127.489759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13127.489759                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1092419                       # number of writebacks
system.cpu.icache.writebacks::total           1092419                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1092676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1092676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1092676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1092676                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13251418000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13251418000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13251418000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13251418000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019760                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019760                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019760                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019760                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12127.490674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12127.490674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12127.490674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12127.490674                       # average overall mshr miss latency
system.cpu.icache.replacements                1092419                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     54205158                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        54205158                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1092676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1092676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14344093000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14344093000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     55297834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     55297834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019760                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019760                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13127.489759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13127.489759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1092676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1092676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13251418000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13251418000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019760                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019760                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12127.490674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12127.490674                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 209121299500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.539368                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            55297833                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1092675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             50.607759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.539368                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         111688343                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        111688343                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209121299500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209121299500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209121299500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     18037968                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18037968                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18037985                       # number of overall hits
system.cpu.dcache.overall_hits::total        18037985                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8416199                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8416199                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8416202                       # number of overall misses
system.cpu.dcache.overall_misses::total       8416202                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 269865437000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 269865437000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 269865437000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 269865437000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26454167                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26454167                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26454187                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26454187                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.318143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.318143                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.318143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.318143                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32065.001909                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32065.001909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32064.990479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32064.990479                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8343095                       # number of writebacks
system.cpu.dcache.writebacks::total           8343095                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56096                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56096                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56096                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56096                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8360103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8360103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8360106                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8360106                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 258372328500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 258372328500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 258372590500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 258372590500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.316022                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.316022                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.316022                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.316022                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30905.400149                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30905.400149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30905.420398                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30905.420398                       # average overall mshr miss latency
system.cpu.dcache.replacements                8359083                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12769600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12769600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        44439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         44439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1953970000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1953970000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12814039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12814039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43969.711290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43969.711290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          550                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          550                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43889                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43889                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1900905000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1900905000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43311.649844                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43311.649844                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5268361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5268361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       120054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       120054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6703997500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6703997500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022280                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022280                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55841.517151                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55841.517151                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55546                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55546                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        64508                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        64508                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3515660000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3515660000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54499.596949                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54499.596949                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 261207469500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 261207469500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31654.965591                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31654.965591                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 252955763500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 252955763500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30654.965591                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30654.965591                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 209121299500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.554556                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26398687                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8360107                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.157697                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            269500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.554556                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          684                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          61269673                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         61269673                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209121299500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 209121299500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209121299500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209121299500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
