{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {
    "tags": [
     "english"
    ]
   },
   "source": [
    "# A minimal logic example\n",
    "\n",
    "This example takes an input value and performs an exclusive or with the value `0xaa`, or the bit sequence `10101010` (MSB first).\n",
    "\n",
    "Gate level display of `XOR` combinatorial logic (**not generated**!)\n",
    "![XOR gate](https://www.electronicshub.org/wp-content/uploads/2015/07/exor-equivalent-circuit.jpg)\n",
    "\n",
    "## Design stage"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from myhdl import *\n",
    "\n",
    "@block\n",
    "def test(clk, a, b):\n",
    "    @always_comb\n",
    "    def xor_assign():\n",
    "        b.next = a ^ 0xaa\n",
    "\n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Question\n",
    "\n",
    "What's missing in the above design?"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "tags": [
     "english"
    ]
   },
   "source": [
    "## Translation stage\n",
    "\n",
    "Translate source to the 'RTL' internal language."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'test'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m test_1_8_8\n",
      "CONVERT_RTL tree >>>>>> 'TEST_XOR_ASSIGN' \n",
      "============================================================================\n",
      "DONE instancing submodules\n"
     ]
    }
   ],
   "source": [
    "from myhdl.conversion import yshelper\n",
    "\n",
    "# Create top level signal instances:\n",
    "clk = Signal(bool())\n",
    "v, q = [ Signal(intbv()[8:]) for i in range(2) ]\n",
    "\n",
    "# Create a yosys design:\n",
    "design = yshelper.Design(\"test\")\n",
    "inst = test(clk, v, q)\n",
    "inst.convert(\"yosys_module\", design, name=\"test\", trace=True)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "tags": [
     "english"
    ]
   },
   "source": [
    "### RTL display\n",
    "\n",
    "To display the synthesized logic circuit, we convert the design to a SVG image. By default, this displays the top level module circuits."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Generating RTL image...\n",
      "Display...\n"
     ]
    },
    {
     "data": {
      "image/svg+xml": [
       "<?xml version=\"1.0\" encoding=\"UTF-8\" standalone=\"no\"?>\n",
       "<!DOCTYPE svg PUBLIC \"-//W3C//DTD SVG 1.1//EN\"\n",
       " \"http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd\">\n",
       "<!-- Generated by graphviz version 2.40.1 (20161225.0304)\n",
       " -->\n",
       "<!-- Title: test_1_8_8 Pages: 1 -->\n",
       "<svg width=\"504pt\" height=\"193pt\"\n",
       " viewBox=\"0.00 0.00 504.00 192.88\" xmlns=\"http://www.w3.org/2000/svg\" xmlns:xlink=\"http://www.w3.org/1999/xlink\">\n",
       "<g id=\"graph0\" class=\"graph\" transform=\"scale(1.1021 1.1021) rotate(0) translate(4 171)\">\n",
       "<title>test_1_8_8</title>\n",
       "<polygon fill=\"#ffffff\" stroke=\"transparent\" points=\"-4,4 -4,-171 453.2884,-171 453.2884,4 -4,4\"/>\n",
       "<text text-anchor=\"middle\" x=\"224.6442\" y=\"-7.8\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">test_1_8_8</text>\n",
       "<!-- n2 -->\n",
       "<g id=\"node1\" class=\"node\">\n",
       "<title>n2</title>\n",
       "<polygon fill=\"none\" stroke=\"#000000\" points=\"449.2884,-60.5442 449.2884,-75.4558 433.4721,-86 411.1046,-86 395.2884,-75.4558 395.2884,-60.5442 411.1046,-50 433.4721,-50 449.2884,-60.5442\"/>\n",
       "<text text-anchor=\"middle\" x=\"422.2884\" y=\"-64.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">b</text>\n",
       "</g>\n",
       "<!-- n3 -->\n",
       "<g id=\"node2\" class=\"node\">\n",
       "<title>n3</title>\n",
       "<polygon fill=\"none\" stroke=\"#000000\" points=\"92.6442,-87.5442 92.6442,-102.4558 76.8279,-113 54.4604,-113 38.6442,-102.4558 38.6442,-87.5442 54.4604,-77 76.8279,-77 92.6442,-87.5442\"/>\n",
       "<text text-anchor=\"middle\" x=\"65.6442\" y=\"-91.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">a</text>\n",
       "</g>\n",
       "<!-- c8 -->\n",
       "<g id=\"node5\" class=\"node\">\n",
       "<title>c8</title>\n",
       "<polygon fill=\"none\" stroke=\"#000000\" points=\"167.2884,-45 167.2884,-91 269.2884,-91 269.2884,-45 167.2884,-45\"/>\n",
       "<text text-anchor=\"middle\" x=\"180.7884\" y=\"-75.8\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">A</text>\n",
       "<polyline fill=\"none\" stroke=\"#000000\" points=\"167.2884,-68 194.2884,-68 \"/>\n",
       "<text text-anchor=\"middle\" x=\"180.7884\" y=\"-52.8\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">B</text>\n",
       "<polyline fill=\"none\" stroke=\"#000000\" points=\"194.2884,-45 194.2884,-91 \"/>\n",
       "<text text-anchor=\"middle\" x=\"218.7884\" y=\"-71.8\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">$2</text>\n",
       "<text text-anchor=\"middle\" x=\"218.7884\" y=\"-56.8\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">$xor</text>\n",
       "<polyline fill=\"none\" stroke=\"#000000\" points=\"243.2884,-45 243.2884,-91 \"/>\n",
       "<text text-anchor=\"middle\" x=\"256.2884\" y=\"-64.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">Y</text>\n",
       "</g>\n",
       "<!-- n3&#45;&gt;c8 -->\n",
       "<g id=\"edge3\" class=\"edge\">\n",
       "<title>n3:e&#45;&gt;c8:w</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" stroke-width=\"3\" d=\"M92.6442,-95C122.7815,-95 131.6044,-83.1018 157.0792,-80.4991\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" stroke-width=\"3\" points=\"157.4712,-83.9842 167.2884,-80 157.1294,-76.9925 157.4712,-83.9842\"/>\n",
       "</g>\n",
       "<!-- n4 -->\n",
       "<g id=\"node3\" class=\"node\">\n",
       "<title>n4</title>\n",
       "<polygon fill=\"none\" stroke=\"#000000\" points=\"92.6442,-141.5442 92.6442,-156.4558 76.8279,-167 54.4604,-167 38.6442,-156.4558 38.6442,-141.5442 54.4604,-131 76.8279,-131 92.6442,-141.5442\"/>\n",
       "<text text-anchor=\"middle\" x=\"65.6442\" y=\"-145.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">clk</text>\n",
       "</g>\n",
       "<!-- v0 -->\n",
       "<g id=\"node4\" class=\"node\">\n",
       "<title>v0</title>\n",
       "<ellipse fill=\"none\" stroke=\"#000000\" cx=\"65.6442\" cy=\"-41\" rx=\"65.7887\" ry=\"18\"/>\n",
       "<text text-anchor=\"middle\" x=\"65.6442\" y=\"-37.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">8&#39;10101010</text>\n",
       "</g>\n",
       "<!-- v0&#45;&gt;c8 -->\n",
       "<g id=\"edge4\" class=\"edge\">\n",
       "<title>v0:e&#45;&gt;c8:w</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" stroke-width=\"3\" d=\"M131.2884,-41C144.5592,-41 148.4511,-49.7927 157.3256,-53.9143\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" stroke-width=\"3\" points=\"156.7833,-57.3766 167.2884,-56 158.2177,-50.5251 156.7833,-57.3766\"/>\n",
       "</g>\n",
       "<!-- x1 -->\n",
       "<g id=\"node6\" class=\"node\">\n",
       "<title>x1</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M347.2884,-86C347.2884,-86 317.2884,-86 317.2884,-86 311.2884,-86 305.2884,-80 305.2884,-74 305.2884,-74 305.2884,-62 305.2884,-62 305.2884,-56 311.2884,-50 317.2884,-50 317.2884,-50 347.2884,-50 347.2884,-50 353.2884,-50 359.2884,-56 359.2884,-62 359.2884,-62 359.2884,-74 359.2884,-74 359.2884,-80 353.2884,-86 347.2884,-86\"/>\n",
       "<text text-anchor=\"middle\" x=\"332.2884\" y=\"-64.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">BUF</text>\n",
       "</g>\n",
       "<!-- c8&#45;&gt;x1 -->\n",
       "<g id=\"edge1\" class=\"edge\">\n",
       "<title>c8:e&#45;&gt;x1:w</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" stroke-width=\"3\" d=\"M269.2884,-68C281.2884,-68 286.5384,-68 295.1634,-68\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" stroke-width=\"3\" points=\"295.2884,-71.5001 305.2884,-68 295.2883,-64.5001 295.2884,-71.5001\"/>\n",
       "</g>\n",
       "<!-- x1&#45;&gt;n2 -->\n",
       "<g id=\"edge2\" class=\"edge\">\n",
       "<title>x1:e&#45;&gt;n2:w</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" stroke-width=\"3\" d=\"M359.2884,-68C371.2884,-68 376.5384,-68 385.1634,-68\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" stroke-width=\"3\" points=\"385.2884,-71.5001 395.2884,-68 385.2883,-64.5001 385.2884,-71.5001\"/>\n",
       "</g>\n",
       "</g>\n",
       "</svg>\n"
      ],
      "text/plain": [
       "<graphviz.files.Source at 0x7f3260259048>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "import config\n",
    "from ys_aux import to_svg\n",
    "\n",
    "display(to_svg(design, \"\", 75))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Compare to VHDL/Verilog\n",
    "\n",
    "Convert the `test` unit to V*:\n",
    "\n",
    "1. Create signal top level instances"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "clk = Signal(bool())\n",
    "v, q = [ Signal(intbv()[8:]) for i in range(2) ]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "2. Instance the design unit:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/pyosys/.local/lib/python3.7/site-packages/myhdl-0.11-py3.7.egg/myhdl/conversion/_toVHDL.py:408: ToVHDLWarning: Port is not used: clk\n",
      "  category=ToVHDLWarning\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<myhdl._block._Block at 0x7f3260249e48>"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "instance = test(clk, v, q)\n",
    "instance.convert(\"vhdl\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We observe this has created a few VHDL files:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "pck_myhdl_011.vhd  test.vhd\r\n"
     ]
    }
   ],
   "source": [
    "!ls *.vhd"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-- File: test.vhd\r\n",
      "-- Generated by MyHDL 0.11\r\n",
      "-- Date: Sun Jan 24 21:27:27 2021\r\n",
      "\r\n",
      "\r\n",
      "library IEEE;\r\n",
      "use IEEE.std_logic_1164.all;\r\n",
      "use IEEE.numeric_std.all;\r\n",
      "use std.textio.all;\r\n",
      "\r\n",
      "use work.pck_myhdl_011.all;\r\n",
      "\r\n",
      "entity test is\r\n",
      "    port (\r\n",
      "        clk: in std_logic;\r\n",
      "        a: in unsigned(7 downto 0);\r\n",
      "        b: out unsigned(7 downto 0)\r\n",
      "    );\r\n",
      "end entity test;\r\n",
      "\r\n",
      "\r\n",
      "architecture MyHDL of test is\r\n",
      "\r\n",
      "\r\n",
      "\r\n",
      "\r\n",
      "\r\n",
      "\r\n",
      "begin\r\n",
      "\r\n",
      "\r\n",
      "\r\n",
      "\r\n",
      "\r\n",
      "b <= (a xor to_unsigned(170, 8));\r\n",
      "\r\n",
      "end architecture MyHDL;\r\n"
     ]
    }
   ],
   "source": [
    "!cat test.vhd"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Exercise: Going synchronous\n",
    "\n",
    "Questions:\n",
    "\n",
    "* What would the logical behaviour be when making use of the `clk` signal?\n",
    "* What is expected to be generated?\n",
    "\n",
    "Fix up the [example](#Design-stage) by introducing a synchronous process decorator `@always(clk.posedge)`\n",
    "\n",
    "\n",
    "### Next: [synchronous XOR](sync_logic.ipynb)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
