Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu Apr 18 13:55:47 2024
| Host         : IFAT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-16  Warning           Large setup violation                               7           
TIMING-18  Warning           Missing input or output delay                       25          
XDCH-1     Warning           Hold option missing in multicycle path constraint   2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (2)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 7 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.192     -135.956                     52                 3818        0.060        0.000                      0                 3818        2.960        0.000                       0                  1750  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK_DAC/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_50M    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_50M    {0.000 5.000}        10.000          100.000         
okUH0                 {0.000 4.960}        9.920           100.806         
  mmcm0_clk0          {1.488 6.448}        9.920           100.806         
    dnaclkdiv32       {1.488 160.208}      317.440         3.150           
  mmcm0_clkfb         {0.000 4.960}        9.920           100.806         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_DAC/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_50M         16.524        0.000                      0                   82        0.199        0.000                      0                   82        9.500        0.000                       0                    65  
  clkfbout_clk_50M                                                                                                                                                      7.845        0.000                       0                     3  
okUH0                                                                                                                                                                   2.960        0.000                       0                     1  
  mmcm0_clk0                0.128        0.000                      0                 3444        0.060        0.000                      0                 3444        3.710        0.000                       0                  1676  
    dnaclkdiv32                                                                                                                                                       307.440        0.000                       0                     1  
  mmcm0_clkfb                                                                                                                                                           7.765        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0        clk_out1_clk_50M       -3.667      -16.761                      6                    6        0.108        0.000                      0                    6  
mmcm0_clk0        okUH0                   4.805        0.000                      0                   34        0.858        0.000                      0                   34  
clk_out1_clk_50M  mmcm0_clk0             -5.192       -5.192                      1                    1        1.719        0.000                      0                    1  
okUH0             mmcm0_clk0              0.042        0.000                      0                   36        1.360        0.000                      0                   36  
dnaclkdiv32       mmcm0_clk0              3.541        0.000                      0                    1        2.922        0.000                      0                    1  
mmcm0_clk0        dnaclkdiv32             2.580        0.000                      0                    2        0.289        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         clk_out1_clk_50M        -3.121     -114.003                     45                   45        0.152        0.000                      0                   45  
**async_default**  mmcm0_clk0         mmcm0_clk0               5.798        0.000                      0                  168        0.465        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clk_out1_clk_50M                    
(none)            clkfbout_clk_50M                    
(none)            mmcm0_clk0                          
(none)            mmcm0_clkfb                         
(none)                              mmcm0_clk0        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_DAC/inst/clk_in1
  To Clock:  CLK_DAC/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_DAC/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_DAC/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_DAC/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_DAC/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_DAC/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_DAC/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_DAC/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_DAC/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       16.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.524ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/ti40/ep_trigger_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.766ns (24.047%)  route 2.419ns (75.953%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 21.639 - 20.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106     2.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.763     1.763    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDCE (Prop_fdce_C_Q)         0.518     2.281 r  OK_IFAT6/inst/ti40/ep_trigger_reg[2]/Q
                         net (fo=5, routed)           1.143     3.424    DAC3/ti40_ep_trigger[0]
    SLICE_X12Y122        LUT6 (Prop_lut6_I2_O)        0.124     3.548 r  DAC3/i[4]_i_4__1/O
                         net (fo=1, routed)           0.670     4.218    DAC3/i[4]_i_4__1_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I3_O)        0.124     4.342 r  DAC3/i[4]_i_1__1/O
                         net (fo=5, routed)           0.607     4.949    DAC3/i[4]_i_1__1_n_0
    SLICE_X12Y122        FDCE                                         r  DAC3/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972    21.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.639    21.639    DAC3/clk_out1
    SLICE_X12Y122        FDCE                                         r  DAC3/i_reg[0]/C
                         clock pessimism              0.089    21.728    
                         clock uncertainty           -0.086    21.642    
    SLICE_X12Y122        FDCE (Setup_fdce_C_CE)      -0.169    21.473    DAC3/i_reg[0]
  -------------------------------------------------------------------
                         required time                         21.473    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                 16.524    

Slack (MET) :             16.658ns  (required time - arrival time)
  Source:                 DAC5/FSM_onehot_pr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.934ns (28.675%)  route 2.323ns (71.325%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 21.642 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106     2.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.761     1.761    DAC5/clk_out1
    SLICE_X13Y118        FDCE                                         r  DAC5/FSM_onehot_pr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDCE (Prop_fdce_C_Q)         0.456     2.217 r  DAC5/FSM_onehot_pr_state_reg[2]/Q
                         net (fo=9, routed)           1.213     3.431    DAC5/Q[0]
    SLICE_X14Y119        LUT5 (Prop_lut5_I0_O)        0.150     3.581 r  DAC5/i[4]_i_5__3/O
                         net (fo=4, routed)           1.110     4.691    DAC5/i[4]_i_5__3_n_0
    SLICE_X15Y119        LUT3 (Prop_lut3_I1_O)        0.328     5.019 r  DAC5/i[1]_i_1__3/O
                         net (fo=1, routed)           0.000     5.019    DAC5/p_0_in[1]
    SLICE_X15Y119        FDCE                                         r  DAC5/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972    21.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.642    21.642    DAC5/clk_out1
    SLICE_X15Y119        FDCE                                         r  DAC5/i_reg[1]/C
                         clock pessimism              0.089    21.731    
                         clock uncertainty           -0.086    21.645    
    SLICE_X15Y119        FDCE (Setup_fdce_C_D)        0.031    21.676    DAC5/i_reg[1]
  -------------------------------------------------------------------
                         required time                         21.676    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                 16.658    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 DAC1/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.704ns (23.580%)  route 2.282ns (76.420%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 21.641 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106     2.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.759     1.759    DAC1/clk_out1
    SLICE_X13Y120        FDPE                                         r  DAC1/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDPE (Prop_fdpe_C_Q)         0.456     2.215 r  DAC1/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=10, routed)          1.034     3.250    DAC1/FSM_onehot_pr_state_reg_n_0_[0]
    SLICE_X15Y121        LUT6 (Prop_lut6_I2_O)        0.124     3.374 r  DAC1/i[4]_i_4/O
                         net (fo=1, routed)           0.667     4.041    DAC1/i[4]_i_4_n_0
    SLICE_X15Y121        LUT6 (Prop_lut6_I3_O)        0.124     4.165 r  DAC1/i[4]_i_1/O
                         net (fo=5, routed)           0.580     4.745    DAC1/sel
    SLICE_X15Y121        FDCE                                         r  DAC1/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972    21.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.641    21.641    DAC1/clk_out1
    SLICE_X15Y121        FDCE                                         r  DAC1/i_reg[0]/C
                         clock pessimism              0.089    21.730    
                         clock uncertainty           -0.086    21.644    
    SLICE_X15Y121        FDCE (Setup_fdce_C_CE)      -0.205    21.439    DAC1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         21.439    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             16.759ns  (required time - arrival time)
  Source:                 DAC1/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.704ns (24.224%)  route 2.202ns (75.776%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 21.640 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106     2.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.759     1.759    DAC1/clk_out1
    SLICE_X13Y120        FDPE                                         r  DAC1/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDPE (Prop_fdpe_C_Q)         0.456     2.215 r  DAC1/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=10, routed)          1.034     3.250    DAC1/FSM_onehot_pr_state_reg_n_0_[0]
    SLICE_X15Y121        LUT6 (Prop_lut6_I2_O)        0.124     3.374 r  DAC1/i[4]_i_4/O
                         net (fo=1, routed)           0.667     4.041    DAC1/i[4]_i_4_n_0
    SLICE_X15Y121        LUT6 (Prop_lut6_I3_O)        0.124     4.165 r  DAC1/i[4]_i_1/O
                         net (fo=5, routed)           0.501     4.666    DAC1/sel
    SLICE_X17Y121        FDCE                                         r  DAC1/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972    21.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.640    21.640    DAC1/clk_out1
    SLICE_X17Y121        FDCE                                         r  DAC1/i_reg[2]/C
                         clock pessimism              0.075    21.715    
                         clock uncertainty           -0.086    21.629    
    SLICE_X17Y121        FDCE (Setup_fdce_C_CE)      -0.205    21.424    DAC1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         21.424    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                 16.759    

Slack (MET) :             16.759ns  (required time - arrival time)
  Source:                 DAC1/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.704ns (24.224%)  route 2.202ns (75.776%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 21.640 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106     2.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.759     1.759    DAC1/clk_out1
    SLICE_X13Y120        FDPE                                         r  DAC1/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDPE (Prop_fdpe_C_Q)         0.456     2.215 r  DAC1/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=10, routed)          1.034     3.250    DAC1/FSM_onehot_pr_state_reg_n_0_[0]
    SLICE_X15Y121        LUT6 (Prop_lut6_I2_O)        0.124     3.374 r  DAC1/i[4]_i_4/O
                         net (fo=1, routed)           0.667     4.041    DAC1/i[4]_i_4_n_0
    SLICE_X15Y121        LUT6 (Prop_lut6_I3_O)        0.124     4.165 r  DAC1/i[4]_i_1/O
                         net (fo=5, routed)           0.501     4.666    DAC1/sel
    SLICE_X17Y121        FDCE                                         r  DAC1/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972    21.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.640    21.640    DAC1/clk_out1
    SLICE_X17Y121        FDCE                                         r  DAC1/i_reg[3]/C
                         clock pessimism              0.075    21.715    
                         clock uncertainty           -0.086    21.629    
    SLICE_X17Y121        FDCE (Setup_fdce_C_CE)      -0.205    21.424    DAC1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         21.424    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                 16.759    

Slack (MET) :             16.760ns  (required time - arrival time)
  Source:                 DAC5/FSM_onehot_pr_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.704ns (23.828%)  route 2.250ns (76.172%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 21.642 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106     2.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.761     1.761    DAC5/clk_out1
    SLICE_X15Y118        FDCE                                         r  DAC5/FSM_onehot_pr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.456     2.217 r  DAC5/FSM_onehot_pr_state_reg[3]/Q
                         net (fo=5, routed)           1.057     3.275    DAC5/FSM_onehot_pr_state_reg_n_0_[3]
    SLICE_X14Y118        LUT6 (Prop_lut6_I1_O)        0.124     3.399 r  DAC5/i[4]_i_4__3/O
                         net (fo=1, routed)           0.670     4.069    DAC5/i[4]_i_4__3_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I3_O)        0.124     4.193 r  DAC5/i[4]_i_1__3/O
                         net (fo=5, routed)           0.523     4.716    DAC5/i[4]_i_1__3_n_0
    SLICE_X14Y119        FDCE                                         r  DAC5/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972    21.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.642    21.642    DAC5/clk_out1
    SLICE_X14Y119        FDCE                                         r  DAC5/i_reg[0]/C
                         clock pessimism              0.089    21.731    
                         clock uncertainty           -0.086    21.645    
    SLICE_X14Y119        FDCE (Setup_fdce_C_CE)      -0.169    21.476    DAC5/i_reg[0]
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 16.760    

Slack (MET) :             16.777ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/ti40/ep_trigger_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.002ns (32.001%)  route 2.129ns (67.999%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 21.639 - 20.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106     2.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.763     1.763    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDCE (Prop_fdce_C_Q)         0.518     2.281 r  OK_IFAT6/inst/ti40/ep_trigger_reg[2]/Q
                         net (fo=5, routed)           1.310     3.592    DAC3/ti40_ep_trigger[0]
    SLICE_X13Y121        LUT5 (Prop_lut5_I3_O)        0.152     3.744 r  DAC3/i[4]_i_5__1/O
                         net (fo=4, routed)           0.819     4.563    DAC3/i[4]_i_5__1_n_0
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.332     4.895 r  DAC3/i[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.895    DAC3/p_0_in[2]
    SLICE_X13Y122        FDCE                                         r  DAC3/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972    21.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.639    21.639    DAC3/clk_out1
    SLICE_X13Y122        FDCE                                         r  DAC3/i_reg[2]/C
                         clock pessimism              0.089    21.728    
                         clock uncertainty           -0.086    21.642    
    SLICE_X13Y122        FDCE (Setup_fdce_C_D)        0.029    21.671    DAC3/i_reg[2]
  -------------------------------------------------------------------
                         required time                         21.671    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                 16.777    

Slack (MET) :             16.779ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/ti40/ep_trigger_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.002ns (32.001%)  route 2.129ns (67.999%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 21.639 - 20.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106     2.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.763     1.763    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDCE (Prop_fdce_C_Q)         0.518     2.281 r  OK_IFAT6/inst/ti40/ep_trigger_reg[2]/Q
                         net (fo=5, routed)           1.310     3.592    DAC3/ti40_ep_trigger[0]
    SLICE_X13Y121        LUT5 (Prop_lut5_I3_O)        0.152     3.744 r  DAC3/i[4]_i_5__1/O
                         net (fo=4, routed)           0.819     4.563    DAC3/i[4]_i_5__1_n_0
    SLICE_X13Y122        LUT3 (Prop_lut3_I1_O)        0.332     4.895 r  DAC3/i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     4.895    DAC3/p_0_in[1]
    SLICE_X13Y122        FDCE                                         r  DAC3/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972    21.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.639    21.639    DAC3/clk_out1
    SLICE_X13Y122        FDCE                                         r  DAC3/i_reg[1]/C
                         clock pessimism              0.089    21.728    
                         clock uncertainty           -0.086    21.642    
    SLICE_X13Y122        FDCE (Setup_fdce_C_D)        0.031    21.673    DAC3/i_reg[1]
  -------------------------------------------------------------------
                         required time                         21.673    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                 16.779    

Slack (MET) :             16.795ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/ti40/ep_trigger_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 1.030ns (32.603%)  route 2.129ns (67.397%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 21.639 - 20.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106     2.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.763     1.763    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDCE (Prop_fdce_C_Q)         0.518     2.281 r  OK_IFAT6/inst/ti40/ep_trigger_reg[2]/Q
                         net (fo=5, routed)           1.310     3.592    DAC3/ti40_ep_trigger[0]
    SLICE_X13Y121        LUT5 (Prop_lut5_I3_O)        0.152     3.744 r  DAC3/i[4]_i_5__1/O
                         net (fo=4, routed)           0.819     4.563    DAC3/i[4]_i_5__1_n_0
    SLICE_X13Y122        LUT5 (Prop_lut5_I2_O)        0.360     4.923 r  DAC3/i[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.923    DAC3/p_0_in[3]
    SLICE_X13Y122        FDCE                                         r  DAC3/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972    21.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.639    21.639    DAC3/clk_out1
    SLICE_X13Y122        FDCE                                         r  DAC3/i_reg[3]/C
                         clock pessimism              0.089    21.728    
                         clock uncertainty           -0.086    21.642    
    SLICE_X13Y122        FDCE (Setup_fdce_C_D)        0.075    21.717    DAC3/i_reg[3]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 16.795    

Slack (MET) :             16.823ns  (required time - arrival time)
  Source:                 DAC2/FSM_onehot_pr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.766ns (26.604%)  route 2.113ns (73.396%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 21.640 - 20.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106     2.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.758     1.758    DAC2/clk_out1
    SLICE_X10Y121        FDCE                                         r  DAC2/FSM_onehot_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDCE (Prop_fdce_C_Q)         0.518     2.276 f  DAC2/FSM_onehot_pr_state_reg[1]/Q
                         net (fo=9, routed)           0.893     3.170    DAC2/FSM_onehot_pr_state_reg_n_0_[1]
    SLICE_X10Y121        LUT6 (Prop_lut6_I2_O)        0.124     3.294 r  DAC2/i[4]_i_3__0/O
                         net (fo=1, routed)           0.590     3.884    DAC2/i[4]_i_3__0_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.124     4.008 r  DAC2/i[4]_i_1__0/O
                         net (fo=5, routed)           0.630     4.638    DAC2/i[4]_i_1__0_n_0
    SLICE_X8Y121         FDCE                                         r  DAC2/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972    21.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.640    21.640    DAC2/clk_out1
    SLICE_X8Y121         FDCE                                         r  DAC2/i_reg[0]/C
                         clock pessimism              0.075    21.715    
                         clock uncertainty           -0.086    21.629    
    SLICE_X8Y121         FDCE (Setup_fdce_C_CE)      -0.169    21.460    DAC2/i_reg[0]
  -------------------------------------------------------------------
                         required time                         21.460    
                         arrival time                          -4.638    
  -------------------------------------------------------------------
                         slack                                 16.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DAC5/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.852%)  route 0.095ns (31.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.619     0.619    DAC5/clk_out1
    SLICE_X14Y119        FDCE                                         r  DAC5/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDCE (Prop_fdce_C_Q)         0.164     0.783 r  DAC5/i_reg[0]/Q
                         net (fo=17, routed)          0.095     0.877    DAC5/i_reg[0]
    SLICE_X15Y119        LUT3 (Prop_lut3_I0_O)        0.045     0.922 r  DAC5/i[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.922    DAC5/p_0_in[1]
    SLICE_X15Y119        FDCE                                         r  DAC5/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.022     1.022    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.889     0.889    DAC5/clk_out1
    SLICE_X15Y119        FDCE                                         r  DAC5/i_reg[1]/C
                         clock pessimism             -0.257     0.632    
    SLICE_X15Y119        FDCE (Hold_fdce_C_D)         0.092     0.724    DAC5/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/trigff0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OK_IFAT6/inst/ti40/ep_trigger_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.621     0.621    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDCE (Prop_fdce_C_Q)         0.148     0.769 r  OK_IFAT6/inst/ti40/trigff0_reg[2]/Q
                         net (fo=2, routed)           0.075     0.844    OK_IFAT6/inst/ti40/trigff0[2]
    SLICE_X12Y117        LUT2 (Prop_lut2_I1_O)        0.098     0.942 r  OK_IFAT6/inst/ti40/ep_trigger[2]_i_1/O
                         net (fo=1, routed)           0.000     0.942    OK_IFAT6/inst/ti40/ep_trigger0[2]
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.022     1.022    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.891     0.891    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[2]/C
                         clock pessimism             -0.270     0.621    
    SLICE_X12Y117        FDCE (Hold_fdce_C_D)         0.120     0.741    OK_IFAT6/inst/ti40/ep_trigger_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/trigff0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OK_IFAT6/inst/ti40/ep_trigger_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.615     0.615    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X13Y123        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDCE (Prop_fdce_C_Q)         0.128     0.743 r  OK_IFAT6/inst/ti40/trigff0_reg[0]/Q
                         net (fo=2, routed)           0.069     0.812    OK_IFAT6/inst/ti40/trigff0[0]
    SLICE_X13Y123        LUT2 (Prop_lut2_I1_O)        0.099     0.911 r  OK_IFAT6/inst/ti40/ep_trigger[0]_i_1/O
                         net (fo=1, routed)           0.000     0.911    OK_IFAT6/inst/ti40/ep_trigger0[0]
    SLICE_X13Y123        FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.022     1.022    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.884     0.884    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X13Y123        FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[0]/C
                         clock pessimism             -0.269     0.615    
    SLICE_X13Y123        FDCE (Hold_fdce_C_D)         0.092     0.707    OK_IFAT6/inst/ti40/ep_trigger_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/trigff1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OK_IFAT6/inst/ti40/ep_trigger_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.247ns (74.675%)  route 0.084ns (25.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.623     0.623    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X10Y114        FDCE                                         r  OK_IFAT6/inst/ti40/trigff1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDCE (Prop_fdce_C_Q)         0.148     0.771 r  OK_IFAT6/inst/ti40/trigff1_reg[5]/Q
                         net (fo=1, routed)           0.084     0.854    OK_IFAT6/inst/ti40/trigff1[5]
    SLICE_X10Y114        LUT2 (Prop_lut2_I0_O)        0.099     0.953 r  OK_IFAT6/inst/ti40/ep_trigger[5]_i_1/O
                         net (fo=1, routed)           0.000     0.953    OK_IFAT6/inst/ti40/ep_trigger0[5]
    SLICE_X10Y114        FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.022     1.022    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.894     0.894    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X10Y114        FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[5]/C
                         clock pessimism             -0.271     0.623    
    SLICE_X10Y114        FDCE (Hold_fdce_C_D)         0.121     0.744    OK_IFAT6/inst/ti40/ep_trigger_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 DAC3/FSM_onehot_pr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3/FSM_onehot_pr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.618     0.618    DAC3/clk_out1
    SLICE_X10Y120        FDCE                                         r  DAC3/FSM_onehot_pr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDCE (Prop_fdce_C_Q)         0.164     0.782 r  DAC3/FSM_onehot_pr_state_reg[2]/Q
                         net (fo=9, routed)           0.138     0.919    DAC3/Q[0]
    SLICE_X10Y120        LUT6 (Prop_lut6_I3_O)        0.045     0.964 r  DAC3/FSM_onehot_pr_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.964    DAC3/FSM_onehot_pr_state[2]_i_1__0_n_0
    SLICE_X10Y120        FDCE                                         r  DAC3/FSM_onehot_pr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.022     1.022    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.888     0.888    DAC3/clk_out1
    SLICE_X10Y120        FDCE                                         r  DAC3/FSM_onehot_pr_state_reg[2]/C
                         clock pessimism             -0.270     0.618    
    SLICE_X10Y120        FDCE (Hold_fdce_C_D)         0.121     0.739    DAC3/FSM_onehot_pr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 DAC2/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2/i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.617     0.617    DAC2/clk_out1
    SLICE_X8Y121         FDCE                                         r  DAC2/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDCE (Prop_fdce_C_Q)         0.148     0.765 r  DAC2/i_reg[3]/Q
                         net (fo=6, routed)           0.103     0.867    DAC2/i_reg[3]
    SLICE_X8Y121         LUT6 (Prop_lut6_I5_O)        0.098     0.965 r  DAC2/i[4]_i_2/O
                         net (fo=1, routed)           0.000     0.965    DAC2/p_0_in[4]
    SLICE_X8Y121         FDCE                                         r  DAC2/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.022     1.022    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.887     0.887    DAC2/clk_out1
    SLICE_X8Y121         FDCE                                         r  DAC2/i_reg[4]/C
                         clock pessimism             -0.270     0.617    
    SLICE_X8Y121         FDCE (Hold_fdce_C_D)         0.121     0.738    DAC2/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 DAC4/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC4/FSM_onehot_pr_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.586%)  route 0.149ns (44.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.619     0.619    DAC4/clk_out1
    SLICE_X13Y119        FDCE                                         r  DAC4/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDCE (Prop_fdce_C_Q)         0.141     0.760 r  DAC4/i_reg[4]/Q
                         net (fo=5, routed)           0.149     0.908    DAC4/i_reg[4]
    SLICE_X13Y120        LUT3 (Prop_lut3_I2_O)        0.045     0.953 r  DAC4/FSM_onehot_pr_state[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.953    DAC4/FSM_onehot_pr_state[3]_i_1__2_n_0
    SLICE_X13Y120        FDCE                                         r  DAC4/FSM_onehot_pr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.022     1.022    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.888     0.888    DAC4/clk_out1
    SLICE_X13Y120        FDCE                                         r  DAC4/FSM_onehot_pr_state_reg[3]/C
                         clock pessimism             -0.256     0.632    
    SLICE_X13Y120        FDCE (Hold_fdce_C_D)         0.092     0.724    DAC4/FSM_onehot_pr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 DAC4/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC4/i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.949%)  route 0.098ns (30.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.619     0.619    DAC4/clk_out1
    SLICE_X13Y119        FDCE                                         r  DAC4/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDCE (Prop_fdce_C_Q)         0.128     0.747 r  DAC4/i_reg[3]/Q
                         net (fo=6, routed)           0.098     0.844    DAC4/i_reg[3]
    SLICE_X13Y119        LUT6 (Prop_lut6_I5_O)        0.099     0.943 r  DAC4/i[4]_i_2__1/O
                         net (fo=1, routed)           0.000     0.943    DAC4/p_0_in[4]
    SLICE_X13Y119        FDCE                                         r  DAC4/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.022     1.022    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.889     0.889    DAC4/clk_out1
    SLICE_X13Y119        FDCE                                         r  DAC4/i_reg[4]/C
                         clock pessimism             -0.270     0.619    
    SLICE_X13Y119        FDCE (Hold_fdce_C_D)         0.092     0.711    DAC4/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 DAC5/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5/i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.619     0.619    DAC5/clk_out1
    SLICE_X15Y119        FDCE                                         r  DAC5/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDCE (Prop_fdce_C_Q)         0.128     0.747 r  DAC5/i_reg[3]/Q
                         net (fo=6, routed)           0.099     0.846    DAC5/i_reg[3]
    SLICE_X15Y119        LUT6 (Prop_lut6_I5_O)        0.099     0.945 r  DAC5/i[4]_i_2__2/O
                         net (fo=1, routed)           0.000     0.945    DAC5/p_0_in[4]
    SLICE_X15Y119        FDCE                                         r  DAC5/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.022     1.022    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.889     0.889    DAC5/clk_out1
    SLICE_X15Y119        FDCE                                         r  DAC5/i_reg[4]/C
                         clock pessimism             -0.270     0.619    
    SLICE_X15Y119        FDCE (Hold_fdce_C_D)         0.092     0.711    DAC5/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/ep_trigger_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC4/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.227%)  route 0.132ns (38.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.618     0.618    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X12Y120        FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.164     0.782 r  OK_IFAT6/inst/ti40/ep_trigger_reg[3]/Q
                         net (fo=5, routed)           0.132     0.914    DAC4/ti40_ep_trigger[0]
    SLICE_X13Y119        LUT6 (Prop_lut6_I1_O)        0.045     0.959 r  DAC4/i[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.959    DAC4/p_0_in[0]
    SLICE_X13Y119        FDCE                                         r  DAC4/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.022     1.022    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.889     0.889    DAC4/clk_out1
    SLICE_X13Y119        FDCE                                         r  DAC4/i_reg[0]/C
                         clock pessimism             -0.256     0.633    
    SLICE_X13Y119        FDCE (Hold_fdce_C_D)         0.092     0.725    DAC4/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_DAC/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    CLK_DAC/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X13Y120    DAC1/FSM_onehot_pr_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X14Y120    DAC1/FSM_onehot_pr_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X15Y120    DAC1/FSM_onehot_pr_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X15Y120    DAC1/FSM_onehot_pr_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X15Y121    DAC1/i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X14Y121    DAC1/i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X17Y121    DAC1/i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X17Y121    DAC1/i_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X13Y120    DAC1/FSM_onehot_pr_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X13Y120    DAC1/FSM_onehot_pr_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y120    DAC1/FSM_onehot_pr_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y120    DAC1/FSM_onehot_pr_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y120    DAC1/FSM_onehot_pr_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y120    DAC1/FSM_onehot_pr_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y120    DAC1/FSM_onehot_pr_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y120    DAC1/FSM_onehot_pr_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y121    DAC1/i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y121    DAC1/i_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X13Y120    DAC1/FSM_onehot_pr_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X13Y120    DAC1/FSM_onehot_pr_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y120    DAC1/FSM_onehot_pr_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y120    DAC1/FSM_onehot_pr_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y120    DAC1/FSM_onehot_pr_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y120    DAC1/FSM_onehot_pr_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y120    DAC1/FSM_onehot_pr_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y120    DAC1/FSM_onehot_pr_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y121    DAC1/i_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y121    DAC1/i_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50M
  To Clock:  clkfbout_clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_DAC/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_DAC/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_DAC/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_DAC/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_DAC/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_DAC/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 ADS7067_SCLK_High_Time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.781ns  (logic 4.667ns (47.714%)  route 5.114ns (52.286%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 9.276 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.547ns = ( -0.059 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.771    -0.059    okClk
    SLICE_X11Y107        FDRE                                         r  ADS7067_SCLK_High_Time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.456     0.397 r  ADS7067_SCLK_High_Time_reg[0]/Q
                         net (fo=8, routed)           0.463     0.861    ADC/Q[0]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.498 r  ADC/tmax0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.498    ADC/tmax0_carry_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.615 r  ADC/tmax0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.615    ADC/tmax0_carry__0_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.732 r  ADC/tmax0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.732    ADC/tmax0_carry__1_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.849 r  ADC/tmax0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.849    ADC/tmax0_carry__2_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.966 r  ADC/tmax0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.966    ADC/tmax0_carry__3_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.083 r  ADC/tmax0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.083    ADC/tmax0_carry__4_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.200 r  ADC/tmax0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.200    ADC/tmax0_carry__5_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.523 f  ADC/tmax0_carry__6/O[1]
                         net (fo=1, routed)           0.673     3.196    ADC/in24[29]
    SLICE_X6Y112         LUT6 (Prop_lut6_I0_O)        0.306     3.502 r  ADC/t1_carry__2_i_11/O
                         net (fo=3, routed)           0.714     4.216    ADC/t1_carry__2_i_11_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124     4.340 r  ADC/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.340    ADC/i__carry__1_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.910 r  ADC/pulse_cnt2_inferred__2/i__carry__1/CO[2]
                         net (fo=8, routed)           0.720     5.631    ADC/pulse_cnt2
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.313     5.944 r  ADC/pulse_cnt_reg[0]_i_3/O
                         net (fo=4, routed)           0.707     6.650    ADC/pulse_cnt_reg[0]_i_3_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  ADC/pulse_cnt_reg[0]_i_1/O
                         net (fo=3, routed)           0.813     7.588    ADC/pulse_cnt[0]
    SLICE_X6Y115         LUT5 (Prop_lut5_I3_O)        0.124     7.712 r  ADC/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.712    ADC/i__carry_i_8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.225 r  ADC/ADC_OUT1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.225    ADC/ADC_OUT1_inferred__1/i__carry_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  ADC/ADC_OUT1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    ADC/ADC_OUT1_inferred__1/i__carry__0_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  ADC/ADC_OUT1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.459    ADC/ADC_OUT1_inferred__1/i__carry__1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  ADC/ADC_OUT1_inferred__1/i__carry__2/CO[3]
                         net (fo=32, routed)          1.023     9.599    ADC/ADC_OUT1
    SLICE_X1Y117         LUT6 (Prop_lut6_I4_O)        0.124     9.723 r  ADC/ADC_OUT_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.723    ADC/ADC_OUT_reg[2]_i_1_n_0
    SLICE_X1Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.724     9.276    ADC/okClk
    SLICE_X1Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[2]/C
                         clock pessimism              0.618     9.894    
                         clock uncertainty           -0.073     9.821    
    SLICE_X1Y117         FDCE (Setup_fdce_C_D)        0.029     9.850    ADC/ADC_OUT_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 ADS7067_SCLK_High_Time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.778ns  (logic 4.667ns (47.729%)  route 5.111ns (52.271%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 9.276 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.547ns = ( -0.059 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.771    -0.059    okClk
    SLICE_X11Y107        FDRE                                         r  ADS7067_SCLK_High_Time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.456     0.397 r  ADS7067_SCLK_High_Time_reg[0]/Q
                         net (fo=8, routed)           0.463     0.861    ADC/Q[0]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.498 r  ADC/tmax0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.498    ADC/tmax0_carry_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.615 r  ADC/tmax0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.615    ADC/tmax0_carry__0_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.732 r  ADC/tmax0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.732    ADC/tmax0_carry__1_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.849 r  ADC/tmax0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.849    ADC/tmax0_carry__2_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.966 r  ADC/tmax0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.966    ADC/tmax0_carry__3_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.083 r  ADC/tmax0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.083    ADC/tmax0_carry__4_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.200 r  ADC/tmax0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.200    ADC/tmax0_carry__5_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.523 f  ADC/tmax0_carry__6/O[1]
                         net (fo=1, routed)           0.673     3.196    ADC/in24[29]
    SLICE_X6Y112         LUT6 (Prop_lut6_I0_O)        0.306     3.502 r  ADC/t1_carry__2_i_11/O
                         net (fo=3, routed)           0.714     4.216    ADC/t1_carry__2_i_11_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124     4.340 r  ADC/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.340    ADC/i__carry__1_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.910 r  ADC/pulse_cnt2_inferred__2/i__carry__1/CO[2]
                         net (fo=8, routed)           0.720     5.631    ADC/pulse_cnt2
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.313     5.944 r  ADC/pulse_cnt_reg[0]_i_3/O
                         net (fo=4, routed)           0.707     6.650    ADC/pulse_cnt_reg[0]_i_3_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  ADC/pulse_cnt_reg[0]_i_1/O
                         net (fo=3, routed)           0.813     7.588    ADC/pulse_cnt[0]
    SLICE_X6Y115         LUT5 (Prop_lut5_I3_O)        0.124     7.712 r  ADC/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.712    ADC/i__carry_i_8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.225 r  ADC/ADC_OUT1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.225    ADC/ADC_OUT1_inferred__1/i__carry_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  ADC/ADC_OUT1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    ADC/ADC_OUT1_inferred__1/i__carry__0_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  ADC/ADC_OUT1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.459    ADC/ADC_OUT1_inferred__1/i__carry__1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  ADC/ADC_OUT1_inferred__1/i__carry__2/CO[3]
                         net (fo=32, routed)          1.020     9.596    ADC/ADC_OUT1
    SLICE_X1Y117         LUT6 (Prop_lut6_I4_O)        0.124     9.720 r  ADC/ADC_OUT_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.720    ADC/ADC_OUT_reg[6]_i_1_n_0
    SLICE_X1Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.724     9.276    ADC/okClk
    SLICE_X1Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[6]/C
                         clock pessimism              0.618     9.894    
                         clock uncertainty           -0.073     9.821    
    SLICE_X1Y117         FDCE (Setup_fdce_C_D)        0.031     9.852    ADC/ADC_OUT_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.852    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 ADS7067_SCLK_High_Time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.727ns  (logic 4.667ns (47.982%)  route 5.060ns (52.018%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 9.273 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.547ns = ( -0.059 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.771    -0.059    okClk
    SLICE_X11Y107        FDRE                                         r  ADS7067_SCLK_High_Time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.456     0.397 r  ADS7067_SCLK_High_Time_reg[0]/Q
                         net (fo=8, routed)           0.463     0.861    ADC/Q[0]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.498 r  ADC/tmax0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.498    ADC/tmax0_carry_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.615 r  ADC/tmax0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.615    ADC/tmax0_carry__0_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.732 r  ADC/tmax0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.732    ADC/tmax0_carry__1_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.849 r  ADC/tmax0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.849    ADC/tmax0_carry__2_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.966 r  ADC/tmax0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.966    ADC/tmax0_carry__3_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.083 r  ADC/tmax0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.083    ADC/tmax0_carry__4_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.200 r  ADC/tmax0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.200    ADC/tmax0_carry__5_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.523 f  ADC/tmax0_carry__6/O[1]
                         net (fo=1, routed)           0.673     3.196    ADC/in24[29]
    SLICE_X6Y112         LUT6 (Prop_lut6_I0_O)        0.306     3.502 r  ADC/t1_carry__2_i_11/O
                         net (fo=3, routed)           0.714     4.216    ADC/t1_carry__2_i_11_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124     4.340 r  ADC/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.340    ADC/i__carry__1_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.910 r  ADC/pulse_cnt2_inferred__2/i__carry__1/CO[2]
                         net (fo=8, routed)           0.720     5.631    ADC/pulse_cnt2
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.313     5.944 r  ADC/pulse_cnt_reg[0]_i_3/O
                         net (fo=4, routed)           0.707     6.650    ADC/pulse_cnt_reg[0]_i_3_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  ADC/pulse_cnt_reg[0]_i_1/O
                         net (fo=3, routed)           0.813     7.588    ADC/pulse_cnt[0]
    SLICE_X6Y115         LUT5 (Prop_lut5_I3_O)        0.124     7.712 r  ADC/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.712    ADC/i__carry_i_8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.225 r  ADC/ADC_OUT1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.225    ADC/ADC_OUT1_inferred__1/i__carry_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  ADC/ADC_OUT1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    ADC/ADC_OUT1_inferred__1/i__carry__0_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  ADC/ADC_OUT1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.459    ADC/ADC_OUT1_inferred__1/i__carry__1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  ADC/ADC_OUT1_inferred__1/i__carry__2/CO[3]
                         net (fo=32, routed)          0.968     9.544    ADC/ADC_OUT1
    SLICE_X3Y119         LUT6 (Prop_lut6_I4_O)        0.124     9.668 r  ADC/ADC_OUT_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     9.668    ADC/ADC_OUT_reg[25]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.721     9.273    ADC/okClk
    SLICE_X3Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[25]/C
                         clock pessimism              0.618     9.891    
                         clock uncertainty           -0.073     9.818    
    SLICE_X3Y119         FDCE (Setup_fdce_C_D)        0.031     9.849    ADC/ADC_OUT_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          9.849    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 ADS7067_SCLK_High_Time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.723ns  (logic 4.667ns (48.001%)  route 5.056ns (51.999%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 9.273 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.547ns = ( -0.059 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.771    -0.059    okClk
    SLICE_X11Y107        FDRE                                         r  ADS7067_SCLK_High_Time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.456     0.397 r  ADS7067_SCLK_High_Time_reg[0]/Q
                         net (fo=8, routed)           0.463     0.861    ADC/Q[0]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.498 r  ADC/tmax0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.498    ADC/tmax0_carry_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.615 r  ADC/tmax0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.615    ADC/tmax0_carry__0_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.732 r  ADC/tmax0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.732    ADC/tmax0_carry__1_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.849 r  ADC/tmax0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.849    ADC/tmax0_carry__2_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.966 r  ADC/tmax0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.966    ADC/tmax0_carry__3_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.083 r  ADC/tmax0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.083    ADC/tmax0_carry__4_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.200 r  ADC/tmax0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.200    ADC/tmax0_carry__5_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.523 f  ADC/tmax0_carry__6/O[1]
                         net (fo=1, routed)           0.673     3.196    ADC/in24[29]
    SLICE_X6Y112         LUT6 (Prop_lut6_I0_O)        0.306     3.502 r  ADC/t1_carry__2_i_11/O
                         net (fo=3, routed)           0.714     4.216    ADC/t1_carry__2_i_11_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124     4.340 r  ADC/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.340    ADC/i__carry__1_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.910 r  ADC/pulse_cnt2_inferred__2/i__carry__1/CO[2]
                         net (fo=8, routed)           0.720     5.631    ADC/pulse_cnt2
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.313     5.944 r  ADC/pulse_cnt_reg[0]_i_3/O
                         net (fo=4, routed)           0.707     6.650    ADC/pulse_cnt_reg[0]_i_3_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  ADC/pulse_cnt_reg[0]_i_1/O
                         net (fo=3, routed)           0.813     7.588    ADC/pulse_cnt[0]
    SLICE_X6Y115         LUT5 (Prop_lut5_I3_O)        0.124     7.712 r  ADC/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.712    ADC/i__carry_i_8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.225 r  ADC/ADC_OUT1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.225    ADC/ADC_OUT1_inferred__1/i__carry_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  ADC/ADC_OUT1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    ADC/ADC_OUT1_inferred__1/i__carry__0_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  ADC/ADC_OUT1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.459    ADC/ADC_OUT1_inferred__1/i__carry__1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  ADC/ADC_OUT1_inferred__1/i__carry__2/CO[3]
                         net (fo=32, routed)          0.964     9.540    ADC/ADC_OUT1
    SLICE_X3Y119         LUT6 (Prop_lut6_I4_O)        0.124     9.664 r  ADC/ADC_OUT_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     9.664    ADC/ADC_OUT_reg[24]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.721     9.273    ADC/okClk
    SLICE_X3Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[24]/C
                         clock pessimism              0.618     9.891    
                         clock uncertainty           -0.073     9.818    
    SLICE_X3Y119         FDCE (Setup_fdce_C_D)        0.029     9.847    ADC/ADC_OUT_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 ADS7067_SCLK_High_Time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.700ns  (logic 4.667ns (48.116%)  route 5.033ns (51.884%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 9.274 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.547ns = ( -0.059 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.771    -0.059    okClk
    SLICE_X11Y107        FDRE                                         r  ADS7067_SCLK_High_Time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.456     0.397 r  ADS7067_SCLK_High_Time_reg[0]/Q
                         net (fo=8, routed)           0.463     0.861    ADC/Q[0]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.498 r  ADC/tmax0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.498    ADC/tmax0_carry_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.615 r  ADC/tmax0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.615    ADC/tmax0_carry__0_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.732 r  ADC/tmax0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.732    ADC/tmax0_carry__1_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.849 r  ADC/tmax0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.849    ADC/tmax0_carry__2_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.966 r  ADC/tmax0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.966    ADC/tmax0_carry__3_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.083 r  ADC/tmax0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.083    ADC/tmax0_carry__4_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.200 r  ADC/tmax0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.200    ADC/tmax0_carry__5_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.523 f  ADC/tmax0_carry__6/O[1]
                         net (fo=1, routed)           0.673     3.196    ADC/in24[29]
    SLICE_X6Y112         LUT6 (Prop_lut6_I0_O)        0.306     3.502 r  ADC/t1_carry__2_i_11/O
                         net (fo=3, routed)           0.714     4.216    ADC/t1_carry__2_i_11_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124     4.340 r  ADC/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.340    ADC/i__carry__1_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.910 r  ADC/pulse_cnt2_inferred__2/i__carry__1/CO[2]
                         net (fo=8, routed)           0.720     5.631    ADC/pulse_cnt2
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.313     5.944 r  ADC/pulse_cnt_reg[0]_i_3/O
                         net (fo=4, routed)           0.707     6.650    ADC/pulse_cnt_reg[0]_i_3_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  ADC/pulse_cnt_reg[0]_i_1/O
                         net (fo=3, routed)           0.813     7.588    ADC/pulse_cnt[0]
    SLICE_X6Y115         LUT5 (Prop_lut5_I3_O)        0.124     7.712 r  ADC/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.712    ADC/i__carry_i_8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.225 r  ADC/ADC_OUT1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.225    ADC/ADC_OUT1_inferred__1/i__carry_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  ADC/ADC_OUT1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    ADC/ADC_OUT1_inferred__1/i__carry__0_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  ADC/ADC_OUT1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.459    ADC/ADC_OUT1_inferred__1/i__carry__1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  ADC/ADC_OUT1_inferred__1/i__carry__2/CO[3]
                         net (fo=32, routed)          0.941     9.517    ADC/ADC_OUT1
    SLICE_X3Y118         LUT6 (Prop_lut6_I4_O)        0.124     9.641 r  ADC/ADC_OUT_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     9.641    ADC/ADC_OUT_reg[16]_i_1_n_0
    SLICE_X3Y118         FDCE                                         r  ADC/ADC_OUT_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.722     9.274    ADC/okClk
    SLICE_X3Y118         FDCE                                         r  ADC/ADC_OUT_reg_reg[16]/C
                         clock pessimism              0.618     9.892    
                         clock uncertainty           -0.073     9.819    
    SLICE_X3Y118         FDCE (Setup_fdce_C_D)        0.031     9.850    ADC/ADC_OUT_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 ADS7067_SCLK_High_Time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.699ns  (logic 4.667ns (48.121%)  route 5.032ns (51.879%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 9.274 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.547ns = ( -0.059 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.771    -0.059    okClk
    SLICE_X11Y107        FDRE                                         r  ADS7067_SCLK_High_Time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.456     0.397 r  ADS7067_SCLK_High_Time_reg[0]/Q
                         net (fo=8, routed)           0.463     0.861    ADC/Q[0]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.498 r  ADC/tmax0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.498    ADC/tmax0_carry_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.615 r  ADC/tmax0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.615    ADC/tmax0_carry__0_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.732 r  ADC/tmax0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.732    ADC/tmax0_carry__1_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.849 r  ADC/tmax0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.849    ADC/tmax0_carry__2_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.966 r  ADC/tmax0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.966    ADC/tmax0_carry__3_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.083 r  ADC/tmax0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.083    ADC/tmax0_carry__4_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.200 r  ADC/tmax0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.200    ADC/tmax0_carry__5_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.523 f  ADC/tmax0_carry__6/O[1]
                         net (fo=1, routed)           0.673     3.196    ADC/in24[29]
    SLICE_X6Y112         LUT6 (Prop_lut6_I0_O)        0.306     3.502 r  ADC/t1_carry__2_i_11/O
                         net (fo=3, routed)           0.714     4.216    ADC/t1_carry__2_i_11_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124     4.340 r  ADC/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.340    ADC/i__carry__1_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.910 r  ADC/pulse_cnt2_inferred__2/i__carry__1/CO[2]
                         net (fo=8, routed)           0.720     5.631    ADC/pulse_cnt2
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.313     5.944 r  ADC/pulse_cnt_reg[0]_i_3/O
                         net (fo=4, routed)           0.707     6.650    ADC/pulse_cnt_reg[0]_i_3_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  ADC/pulse_cnt_reg[0]_i_1/O
                         net (fo=3, routed)           0.813     7.588    ADC/pulse_cnt[0]
    SLICE_X6Y115         LUT5 (Prop_lut5_I3_O)        0.124     7.712 r  ADC/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.712    ADC/i__carry_i_8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.225 r  ADC/ADC_OUT1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.225    ADC/ADC_OUT1_inferred__1/i__carry_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  ADC/ADC_OUT1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    ADC/ADC_OUT1_inferred__1/i__carry__0_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  ADC/ADC_OUT1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.459    ADC/ADC_OUT1_inferred__1/i__carry__1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  ADC/ADC_OUT1_inferred__1/i__carry__2/CO[3]
                         net (fo=32, routed)          0.940     9.516    ADC/ADC_OUT1
    SLICE_X3Y118         LUT6 (Prop_lut6_I4_O)        0.124     9.640 r  ADC/ADC_OUT_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.640    ADC/ADC_OUT_reg[17]_i_1_n_0
    SLICE_X3Y118         FDCE                                         r  ADC/ADC_OUT_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.722     9.274    ADC/okClk
    SLICE_X3Y118         FDCE                                         r  ADC/ADC_OUT_reg_reg[17]/C
                         clock pessimism              0.618     9.892    
                         clock uncertainty           -0.073     9.819    
    SLICE_X3Y118         FDCE (Setup_fdce_C_D)        0.032     9.851    ADC/ADC_OUT_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          9.851    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 ADS7067_SCLK_High_Time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.638ns  (logic 4.667ns (48.422%)  route 4.971ns (51.578%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 9.276 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.547ns = ( -0.059 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.771    -0.059    okClk
    SLICE_X11Y107        FDRE                                         r  ADS7067_SCLK_High_Time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.456     0.397 r  ADS7067_SCLK_High_Time_reg[0]/Q
                         net (fo=8, routed)           0.463     0.861    ADC/Q[0]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.498 r  ADC/tmax0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.498    ADC/tmax0_carry_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.615 r  ADC/tmax0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.615    ADC/tmax0_carry__0_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.732 r  ADC/tmax0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.732    ADC/tmax0_carry__1_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.849 r  ADC/tmax0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.849    ADC/tmax0_carry__2_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.966 r  ADC/tmax0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.966    ADC/tmax0_carry__3_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.083 r  ADC/tmax0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.083    ADC/tmax0_carry__4_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.200 r  ADC/tmax0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.200    ADC/tmax0_carry__5_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.523 f  ADC/tmax0_carry__6/O[1]
                         net (fo=1, routed)           0.673     3.196    ADC/in24[29]
    SLICE_X6Y112         LUT6 (Prop_lut6_I0_O)        0.306     3.502 r  ADC/t1_carry__2_i_11/O
                         net (fo=3, routed)           0.714     4.216    ADC/t1_carry__2_i_11_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124     4.340 r  ADC/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.340    ADC/i__carry__1_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.910 r  ADC/pulse_cnt2_inferred__2/i__carry__1/CO[2]
                         net (fo=8, routed)           0.720     5.631    ADC/pulse_cnt2
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.313     5.944 r  ADC/pulse_cnt_reg[0]_i_3/O
                         net (fo=4, routed)           0.707     6.650    ADC/pulse_cnt_reg[0]_i_3_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  ADC/pulse_cnt_reg[0]_i_1/O
                         net (fo=3, routed)           0.813     7.588    ADC/pulse_cnt[0]
    SLICE_X6Y115         LUT5 (Prop_lut5_I3_O)        0.124     7.712 r  ADC/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.712    ADC/i__carry_i_8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.225 r  ADC/ADC_OUT1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.225    ADC/ADC_OUT1_inferred__1/i__carry_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  ADC/ADC_OUT1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    ADC/ADC_OUT1_inferred__1/i__carry__0_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  ADC/ADC_OUT1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.459    ADC/ADC_OUT1_inferred__1/i__carry__1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  ADC/ADC_OUT1_inferred__1/i__carry__2/CO[3]
                         net (fo=32, routed)          0.880     9.456    ADC/ADC_OUT1
    SLICE_X0Y117         LUT6 (Prop_lut6_I4_O)        0.124     9.580 r  ADC/ADC_OUT_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.580    ADC/ADC_OUT_reg[3]_i_1_n_0
    SLICE_X0Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.724     9.276    ADC/okClk
    SLICE_X0Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[3]/C
                         clock pessimism              0.618     9.894    
                         clock uncertainty           -0.073     9.821    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)        0.029     9.850    ADC/ADC_OUT_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 ADS7067_SCLK_High_Time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.638ns  (logic 4.667ns (48.422%)  route 4.971ns (51.578%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 9.276 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.547ns = ( -0.059 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.771    -0.059    okClk
    SLICE_X11Y107        FDRE                                         r  ADS7067_SCLK_High_Time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.456     0.397 r  ADS7067_SCLK_High_Time_reg[0]/Q
                         net (fo=8, routed)           0.463     0.861    ADC/Q[0]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.498 r  ADC/tmax0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.498    ADC/tmax0_carry_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.615 r  ADC/tmax0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.615    ADC/tmax0_carry__0_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.732 r  ADC/tmax0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.732    ADC/tmax0_carry__1_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.849 r  ADC/tmax0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.849    ADC/tmax0_carry__2_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.966 r  ADC/tmax0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.966    ADC/tmax0_carry__3_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.083 r  ADC/tmax0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.083    ADC/tmax0_carry__4_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.200 r  ADC/tmax0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.200    ADC/tmax0_carry__5_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.523 f  ADC/tmax0_carry__6/O[1]
                         net (fo=1, routed)           0.673     3.196    ADC/in24[29]
    SLICE_X6Y112         LUT6 (Prop_lut6_I0_O)        0.306     3.502 r  ADC/t1_carry__2_i_11/O
                         net (fo=3, routed)           0.714     4.216    ADC/t1_carry__2_i_11_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124     4.340 r  ADC/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.340    ADC/i__carry__1_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.910 r  ADC/pulse_cnt2_inferred__2/i__carry__1/CO[2]
                         net (fo=8, routed)           0.720     5.631    ADC/pulse_cnt2
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.313     5.944 r  ADC/pulse_cnt_reg[0]_i_3/O
                         net (fo=4, routed)           0.707     6.650    ADC/pulse_cnt_reg[0]_i_3_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  ADC/pulse_cnt_reg[0]_i_1/O
                         net (fo=3, routed)           0.813     7.588    ADC/pulse_cnt[0]
    SLICE_X6Y115         LUT5 (Prop_lut5_I3_O)        0.124     7.712 r  ADC/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.712    ADC/i__carry_i_8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.225 r  ADC/ADC_OUT1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.225    ADC/ADC_OUT1_inferred__1/i__carry_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  ADC/ADC_OUT1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    ADC/ADC_OUT1_inferred__1/i__carry__0_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  ADC/ADC_OUT1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.459    ADC/ADC_OUT1_inferred__1/i__carry__1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  ADC/ADC_OUT1_inferred__1/i__carry__2/CO[3]
                         net (fo=32, routed)          0.880     9.456    ADC/ADC_OUT1
    SLICE_X0Y117         LUT6 (Prop_lut6_I4_O)        0.124     9.580 r  ADC/ADC_OUT_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.580    ADC/ADC_OUT_reg[9]_i_1_n_0
    SLICE_X0Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.724     9.276    ADC/okClk
    SLICE_X0Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[9]/C
                         clock pessimism              0.618     9.894    
                         clock uncertainty           -0.073     9.821    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)        0.032     9.853    ADC/ADC_OUT_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.853    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 ADS7067_SCLK_High_Time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.635ns  (logic 4.667ns (48.437%)  route 4.968ns (51.563%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 9.276 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.547ns = ( -0.059 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.771    -0.059    okClk
    SLICE_X11Y107        FDRE                                         r  ADS7067_SCLK_High_Time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.456     0.397 r  ADS7067_SCLK_High_Time_reg[0]/Q
                         net (fo=8, routed)           0.463     0.861    ADC/Q[0]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.498 r  ADC/tmax0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.498    ADC/tmax0_carry_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.615 r  ADC/tmax0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.615    ADC/tmax0_carry__0_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.732 r  ADC/tmax0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.732    ADC/tmax0_carry__1_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.849 r  ADC/tmax0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.849    ADC/tmax0_carry__2_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.966 r  ADC/tmax0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.966    ADC/tmax0_carry__3_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.083 r  ADC/tmax0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.083    ADC/tmax0_carry__4_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.200 r  ADC/tmax0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.200    ADC/tmax0_carry__5_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.523 f  ADC/tmax0_carry__6/O[1]
                         net (fo=1, routed)           0.673     3.196    ADC/in24[29]
    SLICE_X6Y112         LUT6 (Prop_lut6_I0_O)        0.306     3.502 r  ADC/t1_carry__2_i_11/O
                         net (fo=3, routed)           0.714     4.216    ADC/t1_carry__2_i_11_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124     4.340 r  ADC/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.340    ADC/i__carry__1_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.910 r  ADC/pulse_cnt2_inferred__2/i__carry__1/CO[2]
                         net (fo=8, routed)           0.720     5.631    ADC/pulse_cnt2
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.313     5.944 r  ADC/pulse_cnt_reg[0]_i_3/O
                         net (fo=4, routed)           0.707     6.650    ADC/pulse_cnt_reg[0]_i_3_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  ADC/pulse_cnt_reg[0]_i_1/O
                         net (fo=3, routed)           0.813     7.588    ADC/pulse_cnt[0]
    SLICE_X6Y115         LUT5 (Prop_lut5_I3_O)        0.124     7.712 r  ADC/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.712    ADC/i__carry_i_8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.225 r  ADC/ADC_OUT1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.225    ADC/ADC_OUT1_inferred__1/i__carry_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  ADC/ADC_OUT1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    ADC/ADC_OUT1_inferred__1/i__carry__0_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  ADC/ADC_OUT1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.459    ADC/ADC_OUT1_inferred__1/i__carry__1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  ADC/ADC_OUT1_inferred__1/i__carry__2/CO[3]
                         net (fo=32, routed)          0.877     9.453    ADC/ADC_OUT1
    SLICE_X0Y117         LUT6 (Prop_lut6_I4_O)        0.124     9.577 r  ADC/ADC_OUT_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.577    ADC/ADC_OUT_reg[4]_i_1_n_0
    SLICE_X0Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.724     9.276    ADC/okClk
    SLICE_X0Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[4]/C
                         clock pessimism              0.618     9.894    
                         clock uncertainty           -0.073     9.821    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)        0.031     9.852    ADC/ADC_OUT_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.852    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 ADS7067_SCLK_High_Time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.635ns  (logic 4.667ns (48.437%)  route 4.968ns (51.563%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 9.276 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.547ns = ( -0.059 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.771    -0.059    okClk
    SLICE_X11Y107        FDRE                                         r  ADS7067_SCLK_High_Time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.456     0.397 r  ADS7067_SCLK_High_Time_reg[0]/Q
                         net (fo=8, routed)           0.463     0.861    ADC/Q[0]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.498 r  ADC/tmax0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.498    ADC/tmax0_carry_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.615 r  ADC/tmax0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.615    ADC/tmax0_carry__0_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.732 r  ADC/tmax0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.732    ADC/tmax0_carry__1_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.849 r  ADC/tmax0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.849    ADC/tmax0_carry__2_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.966 r  ADC/tmax0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.966    ADC/tmax0_carry__3_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.083 r  ADC/tmax0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.083    ADC/tmax0_carry__4_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.200 r  ADC/tmax0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.200    ADC/tmax0_carry__5_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.523 f  ADC/tmax0_carry__6/O[1]
                         net (fo=1, routed)           0.673     3.196    ADC/in24[29]
    SLICE_X6Y112         LUT6 (Prop_lut6_I0_O)        0.306     3.502 r  ADC/t1_carry__2_i_11/O
                         net (fo=3, routed)           0.714     4.216    ADC/t1_carry__2_i_11_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124     4.340 r  ADC/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.340    ADC/i__carry__1_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.910 r  ADC/pulse_cnt2_inferred__2/i__carry__1/CO[2]
                         net (fo=8, routed)           0.720     5.631    ADC/pulse_cnt2
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.313     5.944 r  ADC/pulse_cnt_reg[0]_i_3/O
                         net (fo=4, routed)           0.707     6.650    ADC/pulse_cnt_reg[0]_i_3_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  ADC/pulse_cnt_reg[0]_i_1/O
                         net (fo=3, routed)           0.813     7.588    ADC/pulse_cnt[0]
    SLICE_X6Y115         LUT5 (Prop_lut5_I3_O)        0.124     7.712 r  ADC/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.712    ADC/i__carry_i_8_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.225 r  ADC/ADC_OUT1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.225    ADC/ADC_OUT1_inferred__1/i__carry_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  ADC/ADC_OUT1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    ADC/ADC_OUT1_inferred__1/i__carry__0_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  ADC/ADC_OUT1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.459    ADC/ADC_OUT1_inferred__1/i__carry__1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  ADC/ADC_OUT1_inferred__1/i__carry__2/CO[3]
                         net (fo=32, routed)          0.877     9.453    ADC/ADC_OUT1
    SLICE_X0Y117         LUT6 (Prop_lut6_I4_O)        0.124     9.577 r  ADC/ADC_OUT_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.577    ADC/ADC_OUT_reg[5]_i_1_n_0
    SLICE_X0Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.724     9.276    ADC/okClk
    SLICE_X0Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[5]/C
                         clock pessimism              0.618     9.894    
                         clock uncertainty           -0.073     9.821    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)        0.031     9.852    ADC/ADC_OUT_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.852    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  0.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 0.544 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.703ns = ( 0.785 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.624     0.785    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X23Y105        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y105        FDRE (Prop_fdre_C_Q)         0.141     0.926 r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.079     1.005    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/DIA0
    SLICE_X22Y105        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.896     0.544    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X22Y105        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.254     0.798    
    SLICE_X22Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.945    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.627%)  route 0.182ns (56.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 0.544 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.703ns = ( 0.785 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.624     0.785    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y105        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y105        FDRE (Prop_fdre_C_Q)         0.141     0.926 r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.182     1.108    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X22Y105        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.896     0.544    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X22Y105        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.279     0.823    
    SLICE_X22Y105        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.023    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.627%)  route 0.182ns (56.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 0.544 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.703ns = ( 0.785 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.624     0.785    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y105        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y105        FDRE (Prop_fdre_C_Q)         0.141     0.926 r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.182     1.108    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X22Y105        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.896     0.544    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X22Y105        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.279     0.823    
    SLICE_X22Y105        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.023    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.627%)  route 0.182ns (56.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 0.544 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.703ns = ( 0.785 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.624     0.785    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y105        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y105        FDRE (Prop_fdre_C_Q)         0.141     0.926 r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.182     1.108    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X22Y105        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.896     0.544    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X22Y105        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMB/CLK
                         clock pessimism              0.279     0.823    
    SLICE_X22Y105        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.023    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.627%)  route 0.182ns (56.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 0.544 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.703ns = ( 0.785 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.624     0.785    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y105        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y105        FDRE (Prop_fdre_C_Q)         0.141     0.926 r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.182     1.108    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X22Y105        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.896     0.544    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X22Y105        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.279     0.823    
    SLICE_X22Y105        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.023    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.627%)  route 0.182ns (56.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 0.544 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.703ns = ( 0.785 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.624     0.785    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y105        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y105        FDRE (Prop_fdre_C_Q)         0.141     0.926 r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.182     1.108    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X22Y105        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.896     0.544    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X22Y105        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMC/CLK
                         clock pessimism              0.279     0.823    
    SLICE_X22Y105        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.023    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.627%)  route 0.182ns (56.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 0.544 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.703ns = ( 0.785 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.624     0.785    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y105        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y105        FDRE (Prop_fdre_C_Q)         0.141     0.926 r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.182     1.108    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X22Y105        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.896     0.544    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X22Y105        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMC_D1/CLK
                         clock pessimism              0.279     0.823    
    SLICE_X22Y105        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.023    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.627%)  route 0.182ns (56.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 0.544 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.703ns = ( 0.785 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.624     0.785    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y105        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y105        FDRE (Prop_fdre_C_Q)         0.141     0.926 r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.182     1.108    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X22Y105        RAMS32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.896     0.544    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X22Y105        RAMS32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMD/CLK
                         clock pessimism              0.279     0.823    
    SLICE_X22Y105        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.023    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.627%)  route 0.182ns (56.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 0.544 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.703ns = ( 0.785 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.624     0.785    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y105        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y105        FDRE (Prop_fdre_C_Q)         0.141     0.926 r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.182     1.108    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X22Y105        RAMS32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.896     0.544    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X22Y105        RAMS32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.279     0.823    
    SLICE_X22Y105        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.023    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.589%)  route 0.244ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 0.544 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.703ns = ( 0.785 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.624     0.785    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y104        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y104        FDRE (Prop_fdre_C_Q)         0.141     0.926 r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.244     1.170    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD2
    SLICE_X22Y104        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.896     0.544    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X22Y104        RAMD32                                       r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/CLK
                         clock pessimism              0.279     0.823    
    SLICE_X22Y104        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.077    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { OK_IFAT6/inst/okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.920       6.976      RAMB18_X1Y42     OK_IFAT6/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.920       6.976      RAMB18_X1Y42     OK_IFAT6/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB18_X1Y43     OK_IFAT6/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y24     OK_IFAT6/inst/okHI/core0/core0/r0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y24     OK_IFAT6/inst/okHI/core0/core0/r0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.920       7.765      BUFGCTRL_X0Y0    OK_IFAT6/inst/okHI/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y129    OK_IFAT6/inst/okHI/iob_regs[0].regin0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y129    OK_IFAT6/inst/okHI/iob_regs[0].regout0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y129    OK_IFAT6/inst/okHI/iob_regs[0].regvalid/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y141    OK_IFAT6/inst/okHI/iob_regs[10].regin0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X18Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X18Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X20Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X18Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X18Y107    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dnaclkdiv32
  To Clock:  dnaclkdiv32

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      307.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dnaclkdiv32
Waveform(ns):       { 1.488 160.208 }
Period(ns):         317.440
Sources:            { OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     DNA_PORT/CLK  n/a            10.000        317.440     307.440    DNA_PORT_X0Y0  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { OK_IFAT6/inst/okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y3    OK_IFAT6/inst/okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  clk_out1_clk_50M

Setup :            6  Failing Endpoints,  Worst Slack       -3.667ns,  Total Violation      -16.761ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.667ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        6.723ns  (logic 0.518ns (7.705%)  route 6.205ns (92.295%))
  Logic Levels:           0  
  Clock Path Skew:        3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 201.642 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.557ns = ( 198.331 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.761   198.331    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X12Y118        FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.518   198.849 r  OK_IFAT6/inst/ti40/eptrig_reg[3]/Q
                         net (fo=2, routed)           6.205   205.054    OK_IFAT6/inst/ti40/eptrig[3]
    SLICE_X12Y120        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.642   201.642    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X12Y120        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[3]/C
                         clock pessimism              0.000   201.642    
                         clock uncertainty           -0.224   201.418    
    SLICE_X12Y120        FDCE (Setup_fdce_C_D)       -0.031   201.387    OK_IFAT6/inst/ti40/trigff0_reg[3]
  -------------------------------------------------------------------
                         required time                        201.388    
                         arrival time                        -205.054    
  -------------------------------------------------------------------
                         slack                                 -3.667    

Slack (VIOLATED) :        -3.103ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        6.163ns  (logic 0.518ns (8.404%)  route 5.645ns (91.596%))
  Logic Levels:           0  
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 201.645 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.557ns = ( 198.331 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.761   198.331    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X12Y118        FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.518   198.849 r  OK_IFAT6/inst/ti40/eptrig_reg[4]/Q
                         net (fo=2, routed)           5.645   204.495    OK_IFAT6/inst/ti40/eptrig[4]
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.645   201.645    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[4]/C
                         clock pessimism              0.000   201.645    
                         clock uncertainty           -0.224   201.421    
    SLICE_X12Y117        FDCE (Setup_fdce_C_D)       -0.030   201.391    OK_IFAT6/inst/ti40/trigff0_reg[4]
  -------------------------------------------------------------------
                         required time                        201.391    
                         arrival time                        -204.495    
  -------------------------------------------------------------------
                         slack                                 -3.103    

Slack (VIOLATED) :        -2.983ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        6.057ns  (logic 0.518ns (8.552%)  route 5.539ns (91.448%))
  Logic Levels:           0  
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 201.645 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.557ns = ( 198.331 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.761   198.331    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X12Y118        FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.518   198.849 r  OK_IFAT6/inst/ti40/eptrig_reg[2]/Q
                         net (fo=2, routed)           5.539   204.388    OK_IFAT6/inst/ti40/eptrig[2]
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.645   201.645    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[2]/C
                         clock pessimism              0.000   201.645    
                         clock uncertainty           -0.224   201.421    
    SLICE_X12Y117        FDCE (Setup_fdce_C_D)       -0.016   201.405    OK_IFAT6/inst/ti40/trigff0_reg[2]
  -------------------------------------------------------------------
                         required time                        201.406    
                         arrival time                        -204.389    
  -------------------------------------------------------------------
                         slack                                 -2.983    

Slack (VIOLATED) :        -2.572ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        5.600ns  (logic 0.518ns (9.249%)  route 5.082ns (90.751%))
  Logic Levels:           0  
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 201.638 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.564ns = ( 198.324 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.754   198.324    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X12Y123        FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518   198.842 r  OK_IFAT6/inst/ti40/eptrig_reg[1]/Q
                         net (fo=2, routed)           5.082   203.925    OK_IFAT6/inst/ti40/eptrig[1]
    SLICE_X13Y123        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.638   201.638    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X13Y123        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[1]/C
                         clock pessimism              0.000   201.638    
                         clock uncertainty           -0.224   201.414    
    SLICE_X13Y123        FDCE (Setup_fdce_C_D)       -0.062   201.352    OK_IFAT6/inst/ti40/trigff0_reg[1]
  -------------------------------------------------------------------
                         required time                        201.353    
                         arrival time                        -203.925    
  -------------------------------------------------------------------
                         slack                                 -2.572    

Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        5.336ns  (logic 0.518ns (9.707%)  route 4.818ns (90.293%))
  Logic Levels:           0  
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 201.638 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.564ns = ( 198.324 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.754   198.324    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X12Y123        FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518   198.842 r  OK_IFAT6/inst/ti40/eptrig_reg[0]/Q
                         net (fo=2, routed)           4.818   203.661    OK_IFAT6/inst/ti40/eptrig[0]
    SLICE_X13Y123        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.638   201.638    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X13Y123        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[0]/C
                         clock pessimism              0.000   201.638    
                         clock uncertainty           -0.224   201.414    
    SLICE_X13Y123        FDCE (Setup_fdce_C_D)       -0.047   201.367    OK_IFAT6/inst/ti40/trigff0_reg[0]
  -------------------------------------------------------------------
                         required time                        201.367    
                         arrival time                        -203.661    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.142ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        5.204ns  (logic 0.518ns (9.954%)  route 4.686ns (90.046%))
  Logic Levels:           0  
  Clock Path Skew:        3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 201.648 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.557ns = ( 198.331 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.761   198.331    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X12Y118        FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.518   198.849 r  OK_IFAT6/inst/ti40/eptrig_reg[5]/Q
                         net (fo=2, routed)           4.686   203.535    OK_IFAT6/inst/ti40/eptrig[5]
    SLICE_X10Y114        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.648   201.648    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X10Y114        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[5]/C
                         clock pessimism              0.000   201.648    
                         clock uncertainty           -0.224   201.424    
    SLICE_X10Y114        FDCE (Setup_fdce_C_D)       -0.031   201.393    OK_IFAT6/inst/ti40/trigff0_reg[5]
  -------------------------------------------------------------------
                         required time                        201.394    
                         arrival time                        -203.535    
  -------------------------------------------------------------------
                         slack                                 -2.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.507ns  (logic 0.418ns (9.275%)  route 4.089ns (90.725%))
  Logic Levels:           0  
  Clock Path Skew:        3.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 181.767 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.213ns = ( 177.835 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.643   177.835    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X12Y118        FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.418   178.253 r  OK_IFAT6/inst/ti40/eptrig_reg[5]/Q
                         net (fo=2, routed)           4.089   182.342    OK_IFAT6/inst/ti40/eptrig[5]
    SLICE_X10Y114        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.767   181.767    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X10Y114        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[5]/C
                         clock pessimism              0.000   181.767    
                         clock uncertainty            0.224   181.991    
    SLICE_X10Y114        FDCE (Hold_fdce_C_D)         0.243   182.234    OK_IFAT6/inst/ti40/trigff0_reg[5]
  -------------------------------------------------------------------
                         required time                       -182.234    
                         arrival time                         182.342    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.588ns  (logic 0.418ns (9.110%)  route 4.170ns (90.890%))
  Logic Levels:           0  
  Clock Path Skew:        3.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 181.754 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.218ns = ( 177.830 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.638   177.830    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X12Y123        FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.418   178.248 r  OK_IFAT6/inst/ti40/eptrig_reg[0]/Q
                         net (fo=2, routed)           4.170   182.419    OK_IFAT6/inst/ti40/eptrig[0]
    SLICE_X13Y123        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.754   181.754    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X13Y123        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[0]/C
                         clock pessimism              0.000   181.754    
                         clock uncertainty            0.224   181.978    
    SLICE_X13Y123        FDCE (Hold_fdce_C_D)         0.191   182.169    OK_IFAT6/inst/ti40/trigff0_reg[0]
  -------------------------------------------------------------------
                         required time                       -182.169    
                         arrival time                         182.419    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.765ns  (logic 0.418ns (8.772%)  route 4.347ns (91.228%))
  Logic Levels:           0  
  Clock Path Skew:        3.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 181.754 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.218ns = ( 177.830 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.638   177.830    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X12Y123        FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.418   178.248 r  OK_IFAT6/inst/ti40/eptrig_reg[1]/Q
                         net (fo=2, routed)           4.347   182.596    OK_IFAT6/inst/ti40/eptrig[1]
    SLICE_X13Y123        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.754   181.754    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X13Y123        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[1]/C
                         clock pessimism              0.000   181.754    
                         clock uncertainty            0.224   181.978    
    SLICE_X13Y123        FDCE (Hold_fdce_C_D)         0.179   182.157    OK_IFAT6/inst/ti40/trigff0_reg[1]
  -------------------------------------------------------------------
                         required time                       -182.157    
                         arrival time                         182.596    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        5.187ns  (logic 0.418ns (8.058%)  route 4.769ns (91.942%))
  Logic Levels:           0  
  Clock Path Skew:        3.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 181.763 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.213ns = ( 177.835 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.643   177.835    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X12Y118        FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.418   178.253 r  OK_IFAT6/inst/ti40/eptrig_reg[2]/Q
                         net (fo=2, routed)           4.769   183.022    OK_IFAT6/inst/ti40/eptrig[2]
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.763   181.763    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[2]/C
                         clock pessimism              0.000   181.763    
                         clock uncertainty            0.224   181.987    
    SLICE_X12Y117        FDCE (Hold_fdce_C_D)         0.234   182.221    OK_IFAT6/inst/ti40/trigff0_reg[2]
  -------------------------------------------------------------------
                         required time                       -182.221    
                         arrival time                         183.022    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        5.272ns  (logic 0.418ns (7.928%)  route 4.854ns (92.072%))
  Logic Levels:           0  
  Clock Path Skew:        3.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 181.763 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.213ns = ( 177.835 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.643   177.835    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X12Y118        FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.418   178.253 r  OK_IFAT6/inst/ti40/eptrig_reg[4]/Q
                         net (fo=2, routed)           4.854   183.108    OK_IFAT6/inst/ti40/eptrig[4]
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.763   181.763    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[4]/C
                         clock pessimism              0.000   181.763    
                         clock uncertainty            0.224   181.987    
    SLICE_X12Y117        FDCE (Hold_fdce_C_D)         0.223   182.210    OK_IFAT6/inst/ti40/trigff0_reg[4]
  -------------------------------------------------------------------
                         required time                       -182.210    
                         arrival time                         183.108    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        2.795ns  (logic 0.164ns (5.868%)  route 2.631ns (94.132%))
  Logic Levels:           0  
  Clock Path Skew:        1.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns = ( 180.888 - 180.000 ) 
    Source Clock Delay      (SCD):    -0.707ns = ( 179.341 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223   180.271 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440   180.711    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560   178.151 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545   178.695    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   178.721 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.620   179.341    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X12Y118        FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.164   179.505 r  OK_IFAT6/inst/ti40/eptrig_reg[3]/Q
                         net (fo=2, routed)           2.631   182.136    OK_IFAT6/inst/ti40/eptrig[3]
    SLICE_X12Y120        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.022   181.022    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040   178.982 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989   179.971    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.888   180.888    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X12Y120        FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[3]/C
                         clock pessimism              0.000   180.888    
                         clock uncertainty            0.224   181.112    
    SLICE_X12Y120        FDCE (Hold_fdce_C_D)         0.059   181.171    OK_IFAT6/inst/ti40/trigff0_reg[3]
  -------------------------------------------------------------------
                         required time                       -181.171    
                         arrival time                         182.136    
  -------------------------------------------------------------------
                         slack                                  0.966    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        4.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[14].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.460ns = ( 0.028 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.858     0.028    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y147        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[14].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y147        FDRE (Prop_fdre_C_Q)         0.552     0.580 r  OK_IFAT6/inst/okHI/iob_regs[14].regvalid/Q
                         net (fo=1, routed)           0.001     0.581    OK_IFAT6/inst/okHI/iob_regs[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.944 r  OK_IFAT6/inst/okHI/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.944    okUHU[14]
    R22                                                               r  okUHU[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[15].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[15]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.460ns = ( 0.028 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.858     0.028    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y148        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[15].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y148        FDRE (Prop_fdre_C_Q)         0.552     0.580 r  OK_IFAT6/inst/okHI/iob_regs[15].regvalid/Q
                         net (fo=1, routed)           0.001     0.581    OK_IFAT6/inst/okHI/iob_regs[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.944 r  OK_IFAT6/inst/okHI/iob_regs[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.944    okUHU[15]
    P22                                                               r  okUHU[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.460ns = ( 0.028 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.858     0.028    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y102        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y102        FDRE (Prop_fdre_C_Q)         0.552     0.580 r  OK_IFAT6/inst/okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     0.581    OK_IFAT6/inst/okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.944 r  OK_IFAT6/inst/okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.944    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[12].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.461ns = ( 0.027 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.857     0.027    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y145        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[12].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y145        FDRE (Prop_fdre_C_Q)         0.552     0.579 r  OK_IFAT6/inst/okHI/iob_regs[12].regvalid/Q
                         net (fo=1, routed)           0.001     0.580    OK_IFAT6/inst/okHI/iob_regs[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.943 r  OK_IFAT6/inst/okHI/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.943    okUHU[12]
    R21                                                               r  okUHU[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.461ns = ( 0.027 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.857     0.027    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y146        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y146        FDRE (Prop_fdre_C_Q)         0.552     0.579 r  OK_IFAT6/inst/okHI/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001     0.580    OK_IFAT6/inst/okHI/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.943 r  OK_IFAT6/inst/okHI/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.943    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.461ns = ( 0.027 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.857     0.027    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y103        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y103        FDRE (Prop_fdre_C_Q)         0.552     0.579 r  OK_IFAT6/inst/okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     0.580    OK_IFAT6/inst/okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.943 r  OK_IFAT6/inst/okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.943    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[10].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.462ns = ( 0.026 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.856     0.026    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y141        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[10].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y141        FDRE (Prop_fdre_C_Q)         0.552     0.578 r  OK_IFAT6/inst/okHI/iob_regs[10].regvalid/Q
                         net (fo=1, routed)           0.001     0.579    OK_IFAT6/inst/okHI/iob_regs[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.942 r  OK_IFAT6/inst/okHI/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.942    okUHU[10]
    U21                                                               r  okUHU[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[11].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[11]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.462ns = ( 0.026 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.856     0.026    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y142        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[11].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y142        FDRE (Prop_fdre_C_Q)         0.552     0.578 r  OK_IFAT6/inst/okHI/iob_regs[11].regvalid/Q
                         net (fo=1, routed)           0.001     0.579    OK_IFAT6/inst/okHI/iob_regs[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.942 r  OK_IFAT6/inst/okHI/iob_regs[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.942    okUHU[11]
    T21                                                               r  okUHU[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.462ns = ( 0.026 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.856     0.026    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y107        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y107        FDRE (Prop_fdre_C_Q)         0.552     0.578 r  OK_IFAT6/inst/okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     0.579    OK_IFAT6/inst/okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.942 r  OK_IFAT6/inst/okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.942    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.462ns = ( 0.026 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.856     0.026    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y108        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y108        FDRE (Prop_fdre_C_Q)         0.552     0.578 r  OK_IFAT6/inst/okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     0.579    OK_IFAT6/inst/okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.942 r  OK_IFAT6/inst/okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.942    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  4.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.186ns  (logic 2.185ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.711    -0.657    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y108        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y108        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  OK_IFAT6/inst/okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    OK_IFAT6/inst/okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      1.705     1.529 r  OK_IFAT6/inst/okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.529    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.711    -0.657    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y107        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y107        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  OK_IFAT6/inst/okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    OK_IFAT6/inst/okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      1.707     1.531 r  OK_IFAT6/inst/okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.531    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.144ns = ( -0.656 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.712    -0.656    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y103        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y103        FDRE (Prop_fdre_C_Q)         0.480    -0.176 f  OK_IFAT6/inst/okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001    -0.175    OK_IFAT6/inst/okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      1.708     1.533 r  OK_IFAT6/inst/okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.533    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.143ns = ( -0.655 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.713    -0.655    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y102        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y102        FDRE (Prop_fdre_C_Q)         0.480    -0.175 f  OK_IFAT6/inst/okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001    -0.174    OK_IFAT6/inst/okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      1.708     1.534 r  OK_IFAT6/inst/okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.534    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.194ns  (logic 2.193ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.711    -0.657    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y106        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y106        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  OK_IFAT6/inst/okHI/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    OK_IFAT6/inst/okHI/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      1.713     1.537 r  OK_IFAT6/inst/okHI/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.537    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.206ns  (logic 2.205ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.711    -0.657    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y109        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y109        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  OK_IFAT6/inst/okHI/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    OK_IFAT6/inst/okHI/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      1.725     1.549 r  OK_IFAT6/inst/okHI/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.549    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.207ns  (logic 2.206ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.711    -0.657    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y111        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y111        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  OK_IFAT6/inst/okHI/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    OK_IFAT6/inst/okHI/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      1.726     1.550 r  OK_IFAT6/inst/okHI/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.550    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.214ns  (logic 2.213ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.711    -0.657    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y140        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y140        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  OK_IFAT6/inst/okHI/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    OK_IFAT6/inst/okHI/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      1.733     1.557 r  OK_IFAT6/inst/okHI/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.557    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.220ns  (logic 2.219ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.711    -0.657    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y139        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y139        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  OK_IFAT6/inst/okHI/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    OK_IFAT6/inst/okHI/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      1.739     1.563 r  OK_IFAT6/inst/okHI/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.563    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.221ns  (logic 2.220ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.144ns = ( -0.656 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.712    -0.656    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y146        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y146        FDRE (Prop_fdre_C_Q)         0.480    -0.176 f  OK_IFAT6/inst/okHI/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001    -0.175    OK_IFAT6/inst/okHI/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatE_obuft_T_O)
                                                      1.740     1.564 r  OK_IFAT6/inst/okHI/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.564    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.893    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  mmcm0_clk0

Setup :            1  Failing Endpoint ,  Worst Slack       -5.192ns,  Total Violation       -5.192ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.719ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.192ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/ti40/ep_trigger_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC/FSM_sequential_pr_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.048ns  (mmcm0_clk0 rise@180.048ns - clk_out1_clk_50M rise@180.000ns)
  Data Path Delay:        1.071ns  (logic 0.642ns (59.924%)  route 0.429ns (40.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.210ns = ( 177.838 - 180.048 ) 
    Source Clock Delay      (SCD):    1.767ns = ( 181.767 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.767   181.767    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X10Y114        FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDCE (Prop_fdce_C_Q)         0.518   182.285 r  OK_IFAT6/inst/ti40/ep_trigger_reg[5]/Q
                         net (fo=1, routed)           0.429   182.715    ADC/ti40_ep_trigger[0]
    SLICE_X9Y115         LUT6 (Prop_lut6_I5_O)        0.124   182.839 r  ADC/FSM_sequential_pr_state[0]_i_1_comp/O
                         net (fo=1, routed)           0.000   182.839    ADC/nx_state[0]
    SLICE_X9Y115         FDCE                                         r  ADC/FSM_sequential_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.646   177.838    ADC/okClk
    SLICE_X9Y115         FDCE                                         r  ADC/FSM_sequential_pr_state_reg[0]/C
                         clock pessimism              0.000   177.838    
                         clock uncertainty           -0.223   177.616    
    SLICE_X9Y115         FDCE (Setup_fdce_C_D)        0.031   177.647    ADC/FSM_sequential_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        177.647    
                         arrival time                        -182.839    
  -------------------------------------------------------------------
                         slack                                 -5.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.719ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/ep_trigger_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC/FSM_sequential_pr_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.112ns  (mmcm0_clk0 rise@199.888ns - clk_out1_clk_50M rise@200.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.315%)  route 0.143ns (40.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 198.941 - 199.888 ) 
    Source Clock Delay      (SCD):    0.623ns = ( 200.623 - 200.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745   200.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683   199.062 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912   199.974    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.623   200.623    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X10Y114        FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDCE (Prop_fdce_C_Q)         0.164   200.787 r  OK_IFAT6/inst/ti40/ep_trigger_reg[5]/Q
                         net (fo=1, routed)           0.143   200.930    ADC/ti40_ep_trigger[0]
    SLICE_X9Y115         LUT6 (Prop_lut6_I5_O)        0.045   200.975 r  ADC/FSM_sequential_pr_state[0]_i_1_comp/O
                         net (fo=1, routed)           0.000   200.975    ADC/nx_state[0]
    SLICE_X9Y115         FDCE                                         r  ADC/FSM_sequential_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412   200.300 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   200.780    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355   197.425 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595   198.020    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   198.049 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.893   198.941    ADC/okClk
    SLICE_X9Y115         FDCE                                         r  ADC/FSM_sequential_pr_state_reg[0]/C
                         clock pessimism              0.000   198.941    
                         clock uncertainty            0.223   199.164    
    SLICE_X9Y115         FDCE (Hold_fdce_C_D)         0.092   199.256    ADC/FSM_sequential_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                       -199.256    
                         arrival time                         200.975    
  -------------------------------------------------------------------
                         slack                                  1.719    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 1.028ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.028     9.028 r  OK_IFAT6/inst/okHI/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.028    OK_IFAT6/inst/okHI/iobf0_o_0
    ILOGIC_X0Y129        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.701     9.253    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y129        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.253    
                         clock uncertainty           -0.171     9.082    
    ILOGIC_X0Y129        FDRE (Setup_fdre_C_D)       -0.011     9.071    OK_IFAT6/inst/okHI/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 1.020ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.020     9.020 r  OK_IFAT6/inst/okHI/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.020    OK_IFAT6/inst/okHI/iobf0_o_1
    ILOGIC_X0Y130        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.701     9.253    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y130        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.253    
                         clock uncertainty           -0.171     9.082    
    ILOGIC_X0Y130        FDRE (Setup_fdre_C_D)       -0.011     9.071    OK_IFAT6/inst/okHI/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 1.016ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( -0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.016     9.016 r  OK_IFAT6/inst/okHI/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.016    OK_IFAT6/inst/okHI/iobf0_o_2
    ILOGIC_X0Y131        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.705     9.257    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y131        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.257    
                         clock uncertainty           -0.171     9.086    
    ILOGIC_X0Y131        FDRE (Setup_fdre_C_D)       -0.011     9.075    OK_IFAT6/inst/okHI/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.017ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( -0.661 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.017     9.017 r  OK_IFAT6/inst/okHI/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.017    OK_IFAT6/inst/okHI/iobf0_o_3
    ILOGIC_X0Y133        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.707     9.259    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y133        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.259    
                         clock uncertainty           -0.171     9.088    
    ILOGIC_X0Y133        FDRE (Setup_fdre_C_D)       -0.011     9.077    OK_IFAT6/inst/okHI/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 okUHU[5]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[5].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( -0.660 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W22                                               0.000     8.000 r  okUHU[5] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         1.018     9.018 r  OK_IFAT6/inst/okHI/iob_regs[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.018    OK_IFAT6/inst/okHI/iobf0_o_5
    ILOGIC_X0Y135        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[5].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.708     9.260    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y135        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[5].regin0/C
                         clock pessimism              0.000     9.260    
                         clock uncertainty           -0.171     9.089    
    ILOGIC_X0Y135        FDRE (Setup_fdre_C_D)       -0.011     9.078    OK_IFAT6/inst/okHI/iob_regs[5].regin0
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 okUHU[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 1.010ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB20                                              0.000     8.000 r  okUHU[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[27].iobf0/IO
    AB20                 IBUF (Prop_ibuf_I_O)         1.010     9.010 r  OK_IFAT6/inst/okHI/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.010    OK_IFAT6/inst/okHI/iobf0_o_27
    ILOGIC_X0Y119        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.701     9.253    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y119        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[27].regin0/C
                         clock pessimism              0.000     9.253    
                         clock uncertainty           -0.171     9.082    
    ILOGIC_X0Y119        FDRE (Setup_fdre_C_D)       -0.011     9.071    OK_IFAT6/inst/okHI/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 okUHU[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 1.012ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( -0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y21                                               0.000     8.000 r  okUHU[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[18].iobf0/IO
    Y21                  IBUF (Prop_ibuf_I_O)         1.012     9.012 r  OK_IFAT6/inst/okHI/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.012    OK_IFAT6/inst/okHI/iobf0_o_18
    ILOGIC_X0Y132        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.705     9.257    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y132        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[18].regin0/C
                         clock pessimism              0.000     9.257    
                         clock uncertainty           -0.171     9.086    
    ILOGIC_X0Y132        FDRE (Setup_fdre_C_D)       -0.011     9.075    OK_IFAT6/inst/okHI/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 1.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( -0.661 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.013     9.013 r  OK_IFAT6/inst/okHI/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.013    OK_IFAT6/inst/okHI/iobf0_o_4
    ILOGIC_X0Y134        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.707     9.259    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y134        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.259    
                         clock uncertainty           -0.171     9.088    
    ILOGIC_X0Y134        FDRE (Setup_fdre_C_D)       -0.011     9.077    OK_IFAT6/inst/okHI/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 okUHU[31]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[31].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 1.010ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( -0.661 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB18                                              0.000     8.000 r  okUHU[31] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[31].iobf0/IO
    AB18                 IBUF (Prop_ibuf_I_O)         1.010     9.010 r  OK_IFAT6/inst/okHI/iob_regs[31].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.010    OK_IFAT6/inst/okHI/iobf0_o_31
    ILOGIC_X0Y115        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[31].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.707     9.259    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y115        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[31].regin0/C
                         clock pessimism              0.000     9.259    
                         clock uncertainty           -0.171     9.088    
    ILOGIC_X0Y115        FDRE (Setup_fdre_C_D)       -0.011     9.077    OK_IFAT6/inst/okHI/iob_regs[31].regin0
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 1.006ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( -0.660 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.006     9.006 r  OK_IFAT6/inst/okHI/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.006    OK_IFAT6/inst/okHI/iobf0_o_6
    ILOGIC_X0Y136        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.708     9.260    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y136        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.260    
                         clock uncertainty           -0.171     9.089    
    ILOGIC_X0Y136        FDRE (Setup_fdre_C_D)       -0.011     9.078    OK_IFAT6/inst/okHI/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 okUHU[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.168ns  (logic 0.168ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N17                                               0.000    11.920 r  okUHU[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[21].iobf0/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.168    12.088 r  OK_IFAT6/inst/okHI/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.088    OK_IFAT6/inst/okHI/iobf0_o_21
    ILOGIC_X0Y108        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921    10.489    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y108        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y108        FDRE (Hold_fdre_C_D)         0.068    10.728    OK_IFAT6/inst/okHI/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.088    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 okUHU[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.171ns  (logic 0.171ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 0.571 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P16                                               0.000    11.920 r  okUHU[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[24].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.171    12.091 r  OK_IFAT6/inst/okHI/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.091    OK_IFAT6/inst/okHI/iobf0_o_24
    ILOGIC_X0Y102        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.923    10.491    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y102        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty            0.171    10.662    
    ILOGIC_X0Y102        FDRE (Hold_fdre_C_D)         0.068    10.730    OK_IFAT6/inst/okHI/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -10.730    
                         arrival time                          12.091    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 okUHU[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.170ns  (logic 0.170ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 0.570 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N14                                               0.000    11.920 r  okUHU[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[22].iobf0/IO
    N14                  IBUF (Prop_ibuf_I_O)         0.170    12.090 r  OK_IFAT6/inst/okHI/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.090    OK_IFAT6/inst/okHI/iobf0_o_22
    ILOGIC_X0Y103        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.922    10.490    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y103        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.490    
                         clock uncertainty            0.171    10.661    
    ILOGIC_X0Y103        FDRE (Hold_fdre_C_D)         0.068    10.729    OK_IFAT6/inst/okHI/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -10.729    
                         arrival time                          12.090    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 okUHU[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.170ns  (logic 0.170ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P17                                               0.000    11.920 r  okUHU[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[19].iobf0/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.170    12.090 r  OK_IFAT6/inst/okHI/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.090    OK_IFAT6/inst/okHI/iobf0_o_19
    ILOGIC_X0Y107        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921    10.489    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y107        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y107        FDRE (Hold_fdre_C_D)         0.068    10.728    OK_IFAT6/inst/okHI/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.090    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 okUHU[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.175ns  (logic 0.175ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P15                                               0.000    11.920 r  okUHU[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[28].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.175    12.095 r  OK_IFAT6/inst/okHI/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.095    OK_IFAT6/inst/okHI/iobf0_o_28
    ILOGIC_X0Y106        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921    10.489    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y106        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y106        FDRE (Hold_fdre_C_D)         0.068    10.728    OK_IFAT6/inst/okHI/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.095    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 okUHU[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.187ns  (logic 0.187ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T18                                               0.000    11.920 r  okUHU[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[25].iobf0/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.187    12.107 r  OK_IFAT6/inst/okHI/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.107    OK_IFAT6/inst/okHI/iobf0_o_25
    ILOGIC_X0Y109        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921    10.489    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y109        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y109        FDRE (Hold_fdre_C_D)         0.068    10.728    OK_IFAT6/inst/okHI/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.107    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 okUHU[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.189ns  (logic 0.189ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R14                                               0.000    11.920 r  okUHU[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[16].iobf0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.189    12.109 r  OK_IFAT6/inst/okHI/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.109    OK_IFAT6/inst/okHI/iobf0_o_16
    ILOGIC_X0Y111        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921    10.489    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y111        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y111        FDRE (Hold_fdre_C_D)         0.068    10.728    OK_IFAT6/inst/okHI/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.109    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.196ns  (logic 0.196ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.196    12.116 r  OK_IFAT6/inst/okHI/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.116    OK_IFAT6/inst/okHI/iobf0_o_9
    ILOGIC_X0Y140        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921    10.489    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y140        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y140        FDRE (Hold_fdre_C_D)         0.068    10.728    OK_IFAT6/inst/okHI/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.116    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.393ns  (arrival time - required time)
  Source:                 okUHU[13]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[13].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 0.570 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P21                                               0.000    11.920 r  okUHU[13] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[13].iobf0/IO
    P21                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  OK_IFAT6/inst/okHI/iob_regs[13].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    OK_IFAT6/inst/okHI/iobf0_o_13
    ILOGIC_X0Y146        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[13].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.922    10.490    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y146        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[13].regin0/C
                         clock pessimism              0.000    10.490    
                         clock uncertainty            0.171    10.661    
    ILOGIC_X0Y146        FDRE (Hold_fdre_C_D)         0.068    10.729    OK_IFAT6/inst/okHI/iob_regs[13].regin0
  -------------------------------------------------------------------
                         required time                        -10.729    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  OK_IFAT6/inst/okHI/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    OK_IFAT6/inst/okHI/iobf0_o_8
    ILOGIC_X0Y139        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921    10.489    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y139        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y139        FDRE (Hold_fdre_C_D)         0.068    10.728    OK_IFAT6/inst/okHI/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.394    





---------------------------------------------------------------------------------------------------
From Clock:  dnaclkdiv32
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        3.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - dnaclkdiv32 rise@1.488ns)
  Data Path Delay:        4.917ns  (logic 3.214ns (65.369%)  route 1.703ns (34.631%))
  Logic Levels:           0  
  Clock Path Skew:        -1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.225ns = ( 9.183 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.328ns = ( 1.160 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.756    -0.074    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y128        FDPE (Prop_fdpe_C_Q)         0.456     0.382 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.777     1.160    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     4.374 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.703     6.076    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X22Y125        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.631     9.183    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y125        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C
                         clock pessimism              0.538     9.721    
                         clock uncertainty           -0.073     9.648    
    SLICE_X22Y125        FDCE (Setup_fdce_C_D)       -0.031     9.617    OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  3.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.922ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - dnaclkdiv32 rise@1.488ns)
  Data Path Delay:        2.653ns  (logic 1.862ns (70.192%)  route 0.791ns (29.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns = ( 0.528 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.119ns = ( 1.369 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.614     0.775    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y128        FDPE (Prop_fdpe_C_Q)         0.141     0.916 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.453     1.369    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     3.231 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           0.791     4.022    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X22Y125        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.880     0.528    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y125        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C
                         clock pessimism              0.513     1.041    
    SLICE_X22Y125        FDCE (Hold_fdce_C_D)         0.059     1.100    OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           4.022    
  -------------------------------------------------------------------
                         slack                                  2.922    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  dnaclkdiv32

Setup :            0  Failing Endpoints,  Worst Slack        2.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/READ
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (dnaclkdiv32 rise@318.928ns - mmcm0_clk0 rise@309.008ns)
  Data Path Delay:        2.862ns  (logic 0.456ns (15.933%)  route 2.406ns (84.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.146ns = ( 317.782 - 318.928 ) 
    Source Clock Delay      (SCD):    -1.560ns = ( 307.448 - 309.008 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    309.008   309.008 r  
    W19                                               0.000   309.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000   309.008    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   310.002 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   311.235    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   303.751 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   305.594    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   305.690 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.758   307.448    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y130        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDCE (Prop_fdce_C_Q)         0.456   307.904 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           2.406   310.310    OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                    318.928   318.928 r  
    W19                                               0.000   318.928 r  okUH[0] (IN)
                         net (fo=0)                   0.000   318.928    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   319.788 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   320.950    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   313.221 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   314.981    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   315.072 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.638   316.710    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y128        FDPE (Prop_fdpe_C_Q)         0.367   317.077 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.704   317.782    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.538   318.320    
                         clock uncertainty           -0.073   318.246    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -5.356   312.890    OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                        312.890    
                         arrival time                        -310.310    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (dnaclkdiv32 rise@318.928ns - mmcm0_clk0 rise@309.008ns)
  Data Path Delay:        2.579ns  (logic 0.419ns (16.248%)  route 2.160ns (83.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.146ns = ( 317.782 - 318.928 ) 
    Source Clock Delay      (SCD):    -1.561ns = ( 307.447 - 309.008 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    309.008   309.008 r  
    W19                                               0.000   309.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000   309.008    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   310.002 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   311.235    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   303.751 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   305.594    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   305.690 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.757   307.447    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y129        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDCE (Prop_fdce_C_Q)         0.419   307.866 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           2.160   310.026    OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                    318.928   318.928 r  
    W19                                               0.000   318.928 r  okUH[0] (IN)
                         net (fo=0)                   0.000   318.928    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   319.788 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   320.950    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   313.221 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   314.981    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   315.072 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.638   316.710    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y128        FDPE (Prop_fdpe_C_Q)         0.367   317.077 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.704   317.782    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.538   318.320    
                         clock uncertainty           -0.073   318.246    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_SHIFT)
                                                     -5.531   312.715    OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                        312.715    
                         arrival time                        -310.026    
  -------------------------------------------------------------------
                         slack                                  2.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dnaclkdiv32 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.166ns  (logic 0.128ns (10.980%)  route 1.038ns (89.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns = ( 1.194 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.712ns = ( 0.776 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.615     0.776    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y129        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDCE (Prop_fdce_C_Q)         0.128     0.904 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           1.038     1.942    OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.884     0.532    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y128        FDPE (Prop_fdpe_C_Q)         0.175     0.707 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.487     1.194    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.513     1.707    
    DNA_PORT_X0Y0        DNA_PORT (Hold_dna_port_CLK_SHIFT)
                                                     -0.054     1.653    OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/READ
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dnaclkdiv32 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.278ns  (logic 0.141ns (11.033%)  route 1.137ns (88.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns = ( 1.194 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 0.777 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.616     0.777    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y130        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDCE (Prop_fdce_C_Q)         0.141     0.918 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           1.137     2.055    OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.884     0.532    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y128        FDPE (Prop_fdpe_C_Q)         0.175     0.707 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.487     1.194    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.513     1.707    
    DNA_PORT_X0Y0        DNA_PORT (Hold_dna_port_CLK_READ)
                                                      0.000     1.707    OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  clk_out1_clk_50M

Setup :           45  Failing Endpoints,  Worst Slack       -3.121ns,  Total Violation     -114.003ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.121ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC4/FSM_onehot_pr_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        5.850ns  (logic 0.456ns (7.794%)  route 5.394ns (92.206%))
  Logic Levels:           0  
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 201.642 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.560ns = ( 198.328 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.758   198.328    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.456   198.784 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          5.394   204.179    DAC4/wi00_ep_dataout[0]
    SLICE_X12Y119        FDPE                                         f  DAC4/FSM_onehot_pr_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.642   201.642    DAC4/clk_out1
    SLICE_X12Y119        FDPE                                         r  DAC4/FSM_onehot_pr_state_reg[0]/C
                         clock pessimism              0.000   201.642    
                         clock uncertainty           -0.224   201.418    
    SLICE_X12Y119        FDPE (Recov_fdpe_C_PRE)     -0.361   201.057    DAC4/FSM_onehot_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        201.058    
                         arrival time                        -204.179    
  -------------------------------------------------------------------
                         slack                                 -3.121    

Slack (VIOLATED) :        -2.958ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1/FSM_onehot_pr_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        5.729ns  (logic 0.456ns (7.959%)  route 5.273ns (92.041%))
  Logic Levels:           0  
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 201.642 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.560ns = ( 198.328 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.758   198.328    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.456   198.784 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          5.273   204.057    DAC1/AR[0]
    SLICE_X14Y120        FDCE                                         f  DAC1/FSM_onehot_pr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.642   201.642    DAC1/clk_out1
    SLICE_X14Y120        FDCE                                         r  DAC1/FSM_onehot_pr_state_reg[1]/C
                         clock pessimism              0.000   201.642    
                         clock uncertainty           -0.224   201.418    
    SLICE_X14Y120        FDCE (Recov_fdce_C_CLR)     -0.319   201.099    DAC1/FSM_onehot_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                        201.100    
                         arrival time                        -204.057    
  -------------------------------------------------------------------
                         slack                                 -2.958    

Slack (VIOLATED) :        -2.870ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1/FSM_onehot_pr_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        5.555ns  (logic 0.456ns (8.209%)  route 5.099ns (91.791%))
  Logic Levels:           0  
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 201.642 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.560ns = ( 198.328 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.758   198.328    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.456   198.784 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          5.099   203.883    DAC1/AR[0]
    SLICE_X15Y120        FDCE                                         f  DAC1/FSM_onehot_pr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.642   201.642    DAC1/clk_out1
    SLICE_X15Y120        FDCE                                         r  DAC1/FSM_onehot_pr_state_reg[2]/C
                         clock pessimism              0.000   201.642    
                         clock uncertainty           -0.224   201.418    
    SLICE_X15Y120        FDCE (Recov_fdce_C_CLR)     -0.405   201.013    DAC1/FSM_onehot_pr_state_reg[2]
  -------------------------------------------------------------------
                         required time                        201.014    
                         arrival time                        -203.883    
  -------------------------------------------------------------------
                         slack                                 -2.870    

Slack (VIOLATED) :        -2.870ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1/FSM_onehot_pr_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        5.555ns  (logic 0.456ns (8.209%)  route 5.099ns (91.791%))
  Logic Levels:           0  
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 201.642 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.560ns = ( 198.328 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.758   198.328    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.456   198.784 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          5.099   203.883    DAC1/AR[0]
    SLICE_X15Y120        FDCE                                         f  DAC1/FSM_onehot_pr_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.642   201.642    DAC1/clk_out1
    SLICE_X15Y120        FDCE                                         r  DAC1/FSM_onehot_pr_state_reg[3]/C
                         clock pessimism              0.000   201.642    
                         clock uncertainty           -0.224   201.418    
    SLICE_X15Y120        FDCE (Recov_fdce_C_CLR)     -0.405   201.013    DAC1/FSM_onehot_pr_state_reg[3]
  -------------------------------------------------------------------
                         required time                        201.014    
                         arrival time                        -203.883    
  -------------------------------------------------------------------
                         slack                                 -2.870    

Slack (VIOLATED) :        -2.863ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC5/FSM_onehot_pr_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        5.593ns  (logic 0.456ns (8.153%)  route 5.137ns (91.847%))
  Logic Levels:           0  
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 201.643 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.560ns = ( 198.328 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.758   198.328    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.456   198.784 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          5.137   203.922    DAC5/wi00_ep_dataout[0]
    SLICE_X14Y118        FDPE                                         f  DAC5/FSM_onehot_pr_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.643   201.643    DAC5/clk_out1
    SLICE_X14Y118        FDPE                                         r  DAC5/FSM_onehot_pr_state_reg[0]/C
                         clock pessimism              0.000   201.643    
                         clock uncertainty           -0.224   201.419    
    SLICE_X14Y118        FDPE (Recov_fdpe_C_PRE)     -0.361   201.059    DAC5/FSM_onehot_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        201.059    
                         arrival time                        -203.922    
  -------------------------------------------------------------------
                         slack                                 -2.863    

Slack (VIOLATED) :        -2.858ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC5/FSM_onehot_pr_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        5.544ns  (logic 0.456ns (8.225%)  route 5.088ns (91.775%))
  Logic Levels:           0  
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 201.643 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.560ns = ( 198.328 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.758   198.328    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.456   198.784 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          5.088   203.873    DAC5/wi00_ep_dataout[0]
    SLICE_X13Y118        FDCE                                         f  DAC5/FSM_onehot_pr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.643   201.643    DAC5/clk_out1
    SLICE_X13Y118        FDCE                                         r  DAC5/FSM_onehot_pr_state_reg[1]/C
                         clock pessimism              0.000   201.643    
                         clock uncertainty           -0.224   201.419    
    SLICE_X13Y118        FDCE (Recov_fdce_C_CLR)     -0.405   201.014    DAC5/FSM_onehot_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                        201.014    
                         arrival time                        -203.873    
  -------------------------------------------------------------------
                         slack                                 -2.858    

Slack (VIOLATED) :        -2.858ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC5/FSM_onehot_pr_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        5.544ns  (logic 0.456ns (8.225%)  route 5.088ns (91.775%))
  Logic Levels:           0  
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 201.643 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.560ns = ( 198.328 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.758   198.328    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.456   198.784 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          5.088   203.873    DAC5/wi00_ep_dataout[0]
    SLICE_X13Y118        FDCE                                         f  DAC5/FSM_onehot_pr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.643   201.643    DAC5/clk_out1
    SLICE_X13Y118        FDCE                                         r  DAC5/FSM_onehot_pr_state_reg[2]/C
                         clock pessimism              0.000   201.643    
                         clock uncertainty           -0.224   201.419    
    SLICE_X13Y118        FDCE (Recov_fdce_C_CLR)     -0.405   201.014    DAC5/FSM_onehot_pr_state_reg[2]
  -------------------------------------------------------------------
                         required time                        201.014    
                         arrival time                        -203.873    
  -------------------------------------------------------------------
                         slack                                 -2.858    

Slack (VIOLATED) :        -2.792ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC5/FSM_onehot_pr_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        5.478ns  (logic 0.456ns (8.324%)  route 5.022ns (91.676%))
  Logic Levels:           0  
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 201.643 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.560ns = ( 198.328 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.758   198.328    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.456   198.784 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          5.022   203.807    DAC5/wi00_ep_dataout[0]
    SLICE_X15Y118        FDCE                                         f  DAC5/FSM_onehot_pr_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.643   201.643    DAC5/clk_out1
    SLICE_X15Y118        FDCE                                         r  DAC5/FSM_onehot_pr_state_reg[3]/C
                         clock pessimism              0.000   201.643    
                         clock uncertainty           -0.224   201.419    
    SLICE_X15Y118        FDCE (Recov_fdce_C_CLR)     -0.405   201.014    DAC5/FSM_onehot_pr_state_reg[3]
  -------------------------------------------------------------------
                         required time                        201.014    
                         arrival time                        -203.807    
  -------------------------------------------------------------------
                         slack                                 -2.792    

Slack (VIOLATED) :        -2.665ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3/FSM_onehot_pr_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        5.347ns  (logic 0.456ns (8.528%)  route 4.891ns (91.472%))
  Logic Levels:           0  
  Clock Path Skew:        3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 201.639 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.560ns = ( 198.328 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.758   198.328    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.456   198.784 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          4.891   203.675    DAC3/AR[0]
    SLICE_X15Y122        FDCE                                         f  DAC3/FSM_onehot_pr_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.639   201.639    DAC3/clk_out1
    SLICE_X15Y122        FDCE                                         r  DAC3/FSM_onehot_pr_state_reg[3]/C
                         clock pessimism              0.000   201.639    
                         clock uncertainty           -0.224   201.415    
    SLICE_X15Y122        FDCE (Recov_fdce_C_CLR)     -0.405   201.010    DAC3/FSM_onehot_pr_state_reg[3]
  -------------------------------------------------------------------
                         required time                        201.011    
                         arrival time                        -203.675    
  -------------------------------------------------------------------
                         slack                                 -2.665    

Slack (VIOLATED) :        -2.662ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC2/i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_out1_clk_50M rise@200.000ns - mmcm0_clk0 rise@199.888ns)
  Data Path Delay:        5.428ns  (logic 0.456ns (8.400%)  route 4.972ns (91.600%))
  Logic Levels:           0  
  Clock Path Skew:        3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 201.637 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.560ns = ( 198.328 - 199.888 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    199.888   199.888 r  
    W19                                               0.000   199.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000   199.888    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   200.882 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   202.115    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   194.631 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   196.474    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   196.570 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.758   198.328    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.456   198.784 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          4.972   203.757    DAC2/AR[0]
    SLICE_X8Y123         FDCE                                         f  DAC2/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.972   201.972    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   197.335 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   199.909    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.637   201.637    DAC2/clk_out1
    SLICE_X8Y123         FDCE                                         r  DAC2/i_reg[1]/C
                         clock pessimism              0.000   201.637    
                         clock uncertainty           -0.224   201.413    
    SLICE_X8Y123         FDCE (Recov_fdce_C_CLR)     -0.319   201.094    DAC2/i_reg[1]
  -------------------------------------------------------------------
                         required time                        201.095    
                         arrival time                        -203.757    
  -------------------------------------------------------------------
                         slack                                 -2.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3/FSM_onehot_pr_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.147ns  (logic 0.367ns (8.850%)  route 3.780ns (91.150%))
  Logic Levels:           0  
  Clock Path Skew:        3.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 181.759 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 177.833 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.641   177.833    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.367   178.200 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          3.780   181.980    DAC3/AR[0]
    SLICE_X10Y120        FDCE                                         f  DAC3/FSM_onehot_pr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.759   181.759    DAC3/clk_out1
    SLICE_X10Y120        FDCE                                         r  DAC3/FSM_onehot_pr_state_reg[2]/C
                         clock pessimism              0.000   181.759    
                         clock uncertainty            0.224   181.983    
    SLICE_X10Y120        FDCE (Remov_fdce_C_CLR)     -0.155   181.828    DAC3/FSM_onehot_pr_state_reg[2]
  -------------------------------------------------------------------
                         required time                       -181.828    
                         arrival time                         181.980    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC2/FSM_onehot_pr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.266ns  (logic 0.367ns (8.603%)  route 3.899ns (91.397%))
  Logic Levels:           0  
  Clock Path Skew:        3.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 181.758 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 177.833 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.641   177.833    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.367   178.200 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          3.899   182.099    DAC2/AR[0]
    SLICE_X10Y121        FDCE                                         f  DAC2/FSM_onehot_pr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.758   181.758    DAC2/clk_out1
    SLICE_X10Y121        FDCE                                         r  DAC2/FSM_onehot_pr_state_reg[1]/C
                         clock pessimism              0.000   181.758    
                         clock uncertainty            0.224   181.982    
    SLICE_X10Y121        FDCE (Remov_fdce_C_CLR)     -0.155   181.827    DAC2/FSM_onehot_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                       -181.827    
                         arrival time                         182.099    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC2/FSM_onehot_pr_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.266ns  (logic 0.367ns (8.603%)  route 3.899ns (91.397%))
  Logic Levels:           0  
  Clock Path Skew:        3.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 181.758 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 177.833 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.641   177.833    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.367   178.200 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          3.899   182.099    DAC2/AR[0]
    SLICE_X10Y121        FDCE                                         f  DAC2/FSM_onehot_pr_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.758   181.758    DAC2/clk_out1
    SLICE_X10Y121        FDCE                                         r  DAC2/FSM_onehot_pr_state_reg[3]/C
                         clock pessimism              0.000   181.758    
                         clock uncertainty            0.224   181.982    
    SLICE_X10Y121        FDCE (Remov_fdce_C_CLR)     -0.155   181.827    DAC2/FSM_onehot_pr_state_reg[3]
  -------------------------------------------------------------------
                         required time                       -181.827    
                         arrival time                         182.099    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1/FSM_onehot_pr_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.279ns  (logic 0.367ns (8.578%)  route 3.912ns (91.422%))
  Logic Levels:           0  
  Clock Path Skew:        3.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 181.759 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 177.833 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.641   177.833    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.367   178.200 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          3.912   182.112    DAC1/AR[0]
    SLICE_X13Y120        FDPE                                         f  DAC1/FSM_onehot_pr_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.759   181.759    DAC1/clk_out1
    SLICE_X13Y120        FDPE                                         r  DAC1/FSM_onehot_pr_state_reg[0]/C
                         clock pessimism              0.000   181.759    
                         clock uncertainty            0.224   181.983    
    SLICE_X13Y120        FDPE (Remov_fdpe_C_PRE)     -0.208   181.775    DAC1/FSM_onehot_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                       -181.775    
                         arrival time                         182.112    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3/FSM_onehot_pr_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.279ns  (logic 0.367ns (8.578%)  route 3.912ns (91.422%))
  Logic Levels:           0  
  Clock Path Skew:        3.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 181.759 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 177.833 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.641   177.833    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.367   178.200 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          3.912   182.112    DAC3/AR[0]
    SLICE_X13Y120        FDPE                                         f  DAC3/FSM_onehot_pr_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.759   181.759    DAC3/clk_out1
    SLICE_X13Y120        FDPE                                         r  DAC3/FSM_onehot_pr_state_reg[0]/C
                         clock pessimism              0.000   181.759    
                         clock uncertainty            0.224   181.983    
    SLICE_X13Y120        FDPE (Remov_fdpe_C_PRE)     -0.208   181.775    DAC3/FSM_onehot_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                       -181.775    
                         arrival time                         182.112    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3/FSM_onehot_pr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.279ns  (logic 0.367ns (8.578%)  route 3.912ns (91.422%))
  Logic Levels:           0  
  Clock Path Skew:        3.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 181.759 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 177.833 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.641   177.833    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.367   178.200 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          3.912   182.112    DAC3/AR[0]
    SLICE_X13Y120        FDCE                                         f  DAC3/FSM_onehot_pr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.759   181.759    DAC3/clk_out1
    SLICE_X13Y120        FDCE                                         r  DAC3/FSM_onehot_pr_state_reg[1]/C
                         clock pessimism              0.000   181.759    
                         clock uncertainty            0.224   181.983    
    SLICE_X13Y120        FDCE (Remov_fdce_C_CLR)     -0.208   181.775    DAC3/FSM_onehot_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                       -181.775    
                         arrival time                         182.112    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC4/FSM_onehot_pr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.279ns  (logic 0.367ns (8.578%)  route 3.912ns (91.422%))
  Logic Levels:           0  
  Clock Path Skew:        3.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 181.759 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 177.833 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.641   177.833    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.367   178.200 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          3.912   182.112    DAC4/wi00_ep_dataout[0]
    SLICE_X13Y120        FDCE                                         f  DAC4/FSM_onehot_pr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.759   181.759    DAC4/clk_out1
    SLICE_X13Y120        FDCE                                         r  DAC4/FSM_onehot_pr_state_reg[1]/C
                         clock pessimism              0.000   181.759    
                         clock uncertainty            0.224   181.983    
    SLICE_X13Y120        FDCE (Remov_fdce_C_CLR)     -0.208   181.775    DAC4/FSM_onehot_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                       -181.775    
                         arrival time                         182.112    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC4/FSM_onehot_pr_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.279ns  (logic 0.367ns (8.578%)  route 3.912ns (91.422%))
  Logic Levels:           0  
  Clock Path Skew:        3.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 181.759 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 177.833 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.641   177.833    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.367   178.200 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          3.912   182.112    DAC4/wi00_ep_dataout[0]
    SLICE_X13Y120        FDCE                                         f  DAC4/FSM_onehot_pr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.759   181.759    DAC4/clk_out1
    SLICE_X13Y120        FDCE                                         r  DAC4/FSM_onehot_pr_state_reg[2]/C
                         clock pessimism              0.000   181.759    
                         clock uncertainty            0.224   181.983    
    SLICE_X13Y120        FDCE (Remov_fdce_C_CLR)     -0.208   181.775    DAC4/FSM_onehot_pr_state_reg[2]
  -------------------------------------------------------------------
                         required time                       -181.775    
                         arrival time                         182.112    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC4/FSM_onehot_pr_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.279ns  (logic 0.367ns (8.578%)  route 3.912ns (91.422%))
  Logic Levels:           0  
  Clock Path Skew:        3.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 181.759 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 177.833 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.641   177.833    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.367   178.200 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          3.912   182.112    DAC4/wi00_ep_dataout[0]
    SLICE_X13Y120        FDCE                                         f  DAC4/FSM_onehot_pr_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.759   181.759    DAC4/clk_out1
    SLICE_X13Y120        FDCE                                         r  DAC4/FSM_onehot_pr_state_reg[3]/C
                         clock pessimism              0.000   181.759    
                         clock uncertainty            0.224   181.983    
    SLICE_X13Y120        FDCE (Remov_fdce_C_CLR)     -0.208   181.775    DAC4/FSM_onehot_pr_state_reg[3]
  -------------------------------------------------------------------
                         required time                       -181.775    
                         arrival time                         182.112    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC2/i_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_50M rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.389ns  (logic 0.367ns (8.362%)  route 4.022ns (91.638%))
  Logic Levels:           0  
  Clock Path Skew:        3.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 181.757 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 177.833 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.641   177.833    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y120        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.367   178.200 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          4.022   182.222    DAC2/AR[0]
    SLICE_X8Y121         FDCE                                         f  DAC2/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106   182.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.757   181.757    DAC2/clk_out1
    SLICE_X8Y121         FDCE                                         r  DAC2/i_reg[0]/C
                         clock pessimism              0.000   181.757    
                         clock uncertainty            0.224   181.981    
    SLICE_X8Y121         FDCE (Remov_fdce_C_CLR)     -0.155   181.826    DAC2/i_reg[0]
  -------------------------------------------------------------------
                         required time                       -181.826    
                         arrival time                         182.222    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        5.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.457ns  (logic 0.604ns (17.472%)  route 2.853ns (82.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.566ns = ( -0.078 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.752    -0.078    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y125        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.456     0.378 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.654     1.033    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X12Y125        LUT2 (Prop_lut2_I1_O)        0.148     1.181 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.199     3.379    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X20Y113        FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X20Y113        FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X20Y113        FDPE (Recov_fdpe_C_PRE)     -0.565     9.177    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.457ns  (logic 0.604ns (17.472%)  route 2.853ns (82.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.566ns = ( -0.078 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.752    -0.078    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y125        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.456     0.378 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.654     1.033    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X12Y125        LUT2 (Prop_lut2_I1_O)        0.148     1.181 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.199     3.379    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X20Y113        FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X20Y113        FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X20Y113        FDPE (Recov_fdpe_C_PRE)     -0.565     9.177    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.457ns  (logic 0.604ns (17.472%)  route 2.853ns (82.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.566ns = ( -0.078 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.752    -0.078    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y125        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.456     0.378 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.654     1.033    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X12Y125        LUT2 (Prop_lut2_I1_O)        0.148     1.181 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.199     3.379    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X20Y113        FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X20Y113        FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X20Y113        FDPE (Recov_fdpe_C_PRE)     -0.565     9.177    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.457ns  (logic 0.604ns (17.472%)  route 2.853ns (82.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.566ns = ( -0.078 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.752    -0.078    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y125        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.456     0.378 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.654     1.033    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X12Y125        LUT2 (Prop_lut2_I1_O)        0.148     1.181 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.199     3.379    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X21Y113        FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y113        FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X21Y113        FDPE (Recov_fdpe_C_PRE)     -0.563     9.179    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.457ns  (logic 0.604ns (17.472%)  route 2.853ns (82.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.566ns = ( -0.078 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.752    -0.078    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y125        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.456     0.378 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.654     1.033    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X12Y125        LUT2 (Prop_lut2_I1_O)        0.148     1.181 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.199     3.379    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X21Y113        FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X21Y113        FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X21Y113        FDPE (Recov_fdpe_C_PRE)     -0.563     9.179    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.457ns  (logic 0.604ns (17.472%)  route 2.853ns (82.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.566ns = ( -0.078 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.752    -0.078    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y125        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.456     0.378 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.654     1.033    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X12Y125        LUT2 (Prop_lut2_I1_O)        0.148     1.181 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.199     3.379    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X20Y113        FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X20Y113        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X20Y113        FDCE (Recov_fdce_C_CLR)     -0.523     9.219    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.457ns  (logic 0.604ns (17.472%)  route 2.853ns (82.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.566ns = ( -0.078 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.752    -0.078    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y125        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.456     0.378 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.654     1.033    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X12Y125        LUT2 (Prop_lut2_I1_O)        0.148     1.181 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.199     3.379    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X20Y113        FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X20Y113        FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X20Y113        FDPE (Recov_fdpe_C_PRE)     -0.523     9.219    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.457ns  (logic 0.604ns (17.472%)  route 2.853ns (82.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.566ns = ( -0.078 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.752    -0.078    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y125        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.456     0.378 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.654     1.033    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X12Y125        LUT2 (Prop_lut2_I1_O)        0.148     1.181 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.199     3.379    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X20Y113        FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X20Y113        FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X20Y113        FDPE (Recov_fdpe_C_PRE)     -0.523     9.219    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.457ns  (logic 0.604ns (17.472%)  route 2.853ns (82.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.566ns = ( -0.078 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.752    -0.078    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y125        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.456     0.378 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.654     1.033    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X12Y125        LUT2 (Prop_lut2_I1_O)        0.148     1.181 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.199     3.379    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X20Y113        FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X20Y113        FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X20Y113        FDPE (Recov_fdpe_C_PRE)     -0.523     9.219    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.113ns  (logic 0.604ns (19.404%)  route 2.509ns (80.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.213ns = ( 9.195 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.566ns = ( -0.078 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.752    -0.078    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y125        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.456     0.378 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.654     1.033    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X12Y125        LUT2 (Prop_lut2_I1_O)        0.148     1.181 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.855     3.035    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X22Y113        FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.643     9.195    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y113        FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/C
                         clock pessimism              0.618     9.813    
                         clock uncertainty           -0.073     9.740    
    SLICE_X22Y113        FDPE (Recov_fdpe_C_PRE)     -0.565     9.175    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]
  -------------------------------------------------------------------
                         required time                          9.175    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  6.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/sample_cnt_reg_reg[26]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.096%)  route 0.298ns (67.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 0.540 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 0.778 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.617     0.778    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y119        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.141     0.919 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=108, routed)         0.298     1.217    ADC/wi00_ep_dataout[0]
    SLICE_X12Y116        FDCE                                         f  ADC/sample_cnt_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.892     0.540    ADC/okClk
    SLICE_X12Y116        FDCE                                         r  ADC/sample_cnt_reg_reg[26]/C
                         clock pessimism              0.279     0.819    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.067     0.752    ADC/sample_cnt_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/sample_cnt_reg_reg[27]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.096%)  route 0.298ns (67.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 0.540 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 0.778 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.617     0.778    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y119        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.141     0.919 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=108, routed)         0.298     1.217    ADC/wi00_ep_dataout[0]
    SLICE_X12Y116        FDCE                                         f  ADC/sample_cnt_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.892     0.540    ADC/okClk
    SLICE_X12Y116        FDCE                                         r  ADC/sample_cnt_reg_reg[27]/C
                         clock pessimism              0.279     0.819    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.067     0.752    ADC/sample_cnt_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/sample_cnt_reg_reg[28]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.096%)  route 0.298ns (67.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 0.540 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 0.778 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.617     0.778    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y119        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.141     0.919 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=108, routed)         0.298     1.217    ADC/wi00_ep_dataout[0]
    SLICE_X12Y116        FDCE                                         f  ADC/sample_cnt_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.892     0.540    ADC/okClk
    SLICE_X12Y116        FDCE                                         r  ADC/sample_cnt_reg_reg[28]/C
                         clock pessimism              0.279     0.819    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.067     0.752    ADC/sample_cnt_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/sample_cnt_reg_reg[29]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.096%)  route 0.298ns (67.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 0.540 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 0.778 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.617     0.778    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y119        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.141     0.919 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=108, routed)         0.298     1.217    ADC/wi00_ep_dataout[0]
    SLICE_X12Y116        FDCE                                         f  ADC/sample_cnt_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.892     0.540    ADC/okClk
    SLICE_X12Y116        FDCE                                         r  ADC/sample_cnt_reg_reg[29]/C
                         clock pessimism              0.279     0.819    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.067     0.752    ADC/sample_cnt_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/sample_cnt_reg_reg[30]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.096%)  route 0.298ns (67.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 0.540 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 0.778 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.617     0.778    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y119        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.141     0.919 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=108, routed)         0.298     1.217    ADC/wi00_ep_dataout[0]
    SLICE_X12Y116        FDCE                                         f  ADC/sample_cnt_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.892     0.540    ADC/okClk
    SLICE_X12Y116        FDCE                                         r  ADC/sample_cnt_reg_reg[30]/C
                         clock pessimism              0.279     0.819    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.067     0.752    ADC/sample_cnt_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/sample_cnt_reg_reg[31]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.096%)  route 0.298ns (67.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 0.540 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 0.778 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.617     0.778    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y119        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.141     0.919 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=108, routed)         0.298     1.217    ADC/wi00_ep_dataout[0]
    SLICE_X12Y116        FDCE                                         f  ADC/sample_cnt_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.892     0.540    ADC/okClk
    SLICE_X12Y116        FDCE                                         r  ADC/sample_cnt_reg_reg[31]/C
                         clock pessimism              0.279     0.819    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.067     0.752    ADC/sample_cnt_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/sample_cnt_reg_reg[18]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.483%)  route 0.372ns (72.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 0.541 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 0.778 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.617     0.778    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y119        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.141     0.919 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=108, routed)         0.372     1.291    ADC/wi00_ep_dataout[0]
    SLICE_X12Y115        FDCE                                         f  ADC/sample_cnt_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.893     0.541    ADC/okClk
    SLICE_X12Y115        FDCE                                         r  ADC/sample_cnt_reg_reg[18]/C
                         clock pessimism              0.279     0.820    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.753    ADC/sample_cnt_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/sample_cnt_reg_reg[21]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.483%)  route 0.372ns (72.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 0.541 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 0.778 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.617     0.778    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y119        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.141     0.919 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=108, routed)         0.372     1.291    ADC/wi00_ep_dataout[0]
    SLICE_X12Y115        FDCE                                         f  ADC/sample_cnt_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.893     0.541    ADC/okClk
    SLICE_X12Y115        FDCE                                         r  ADC/sample_cnt_reg_reg[21]/C
                         clock pessimism              0.279     0.820    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.753    ADC/sample_cnt_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/sample_cnt_reg_reg[22]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.483%)  route 0.372ns (72.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 0.541 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 0.778 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.617     0.778    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y119        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.141     0.919 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=108, routed)         0.372     1.291    ADC/wi00_ep_dataout[0]
    SLICE_X12Y115        FDCE                                         f  ADC/sample_cnt_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.893     0.541    ADC/okClk
    SLICE_X12Y115        FDCE                                         r  ADC/sample_cnt_reg_reg[22]/C
                         clock pessimism              0.279     0.820    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.753    ADC/sample_cnt_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/sample_cnt_reg_reg[23]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.483%)  route 0.372ns (72.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 0.541 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 0.778 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.617     0.778    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X17Y119        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y119        FDRE (Prop_fdre_C_Q)         0.141     0.919 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=108, routed)         0.372     1.291    ADC/wi00_ep_dataout[0]
    SLICE_X12Y115        FDCE                                         f  ADC/sample_cnt_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.893     0.541    ADC/okClk
    SLICE_X12Y115        FDCE                                         r  ADC/sample_cnt_reg_reg[23]/C
                         clock pessimism              0.279     0.820    
    SLICE_X12Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.753    ADC/sample_cnt_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.538    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_50M
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_50M'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROBE_CLK_DAC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.656ns  (logic 2.058ns (14.044%)  route 12.597ns (85.956%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 f  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106    12.106    CLK_DAC/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     7.207 f  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     9.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.000 f  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.919    11.919    ti40_ep_clk
    SLICE_X18Y121        LUT2 (Prop_lut2_I1_O)        0.124    12.043 f  PROBE_CLK_DAC_OBUF_inst_i_1/O
                         net (fo=1, routed)           7.981    20.024    PROBE_CLK_DAC_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.838    21.862 f  PROBE_CLK_DAC_OBUF_inst/O
                         net (fo=0)                   0.000    21.862    PROBE_CLK_DAC
    U5                                                                f  PROBE_CLK_DAC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_50M'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2_SYNCb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.294ns  (logic 4.197ns (34.137%)  route 8.097ns (65.863%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 f  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106    12.106    CLK_DAC/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     7.207 f  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     9.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.000 f  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          2.416    12.416    DAC2/clk_out1
    SLICE_X10Y121        LUT3 (Prop_lut3_I0_O)        0.146    12.562 f  DAC2/DAC2_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.984    15.546    DAC2_SYNCb_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         3.955    19.500 f  DAC2_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000    19.500    DAC2_SYNCb
    Y13                                                               f  DAC2_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_50M'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5_SYNCb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.125ns  (logic 3.933ns (32.433%)  route 8.193ns (67.567%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 f  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106    12.106    CLK_DAC/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     7.207 f  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     9.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.000 f  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          2.019    12.019    DAC5/clk_out1
    SLICE_X13Y118        LUT3 (Prop_lut3_I1_O)        0.124    12.143 f  DAC5/DAC5_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.476    15.619    DAC5_SYNCb_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.713    19.332 f  DAC5_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000    19.332    DAC5_SYNCb
    U15                                                               f  DAC5_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_50M'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC4_SYNCb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.088ns  (logic 3.941ns (32.603%)  route 8.147ns (67.397%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 f  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106    12.106    CLK_DAC/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     7.207 f  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     9.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.000 f  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          2.303    12.303    DAC4/clk_out1
    SLICE_X12Y120        LUT3 (Prop_lut3_I0_O)        0.124    12.427 f  DAC4/DAC4_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.147    15.573    DAC4_SYNCb_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.721    19.294 f  DAC4_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000    19.294    DAC4_SYNCb
    T14                                                               f  DAC4_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_50M'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3_SYNCb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.814ns  (logic 3.968ns (33.591%)  route 7.845ns (66.409%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 f  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106    12.106    CLK_DAC/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     7.207 f  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     9.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.000 f  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          2.215    12.215    DAC3/clk_out1
    SLICE_X13Y120        LUT3 (Prop_lut3_I0_O)        0.124    12.339 f  DAC3/DAC3_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.933    15.272    DAC3_SYNCb_OBUF
    AB17                 OBUF (Prop_obuf_I_O)         3.748    19.020 f  DAC3_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000    19.020    DAC3_SYNCb
    AB17                                                              f  DAC3_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_50M'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1_SYNCb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.554ns  (logic 3.267ns (28.275%)  route 8.287ns (71.725%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 f  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106    12.106    CLK_DAC/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     7.207 f  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     9.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.000 f  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          2.436    12.436    DAC1/clk_out1
    SLICE_X14Y120        LUT3 (Prop_lut3_I1_O)        0.124    12.560 f  DAC1/DAC1_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.153    15.714    DAC1_SYNCb_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.047    18.760 f  DAC1_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000    18.760    DAC1_SYNCb
    Y14                                                               f  DAC1_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_50M'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.423ns  (logic 3.263ns (28.567%)  route 8.160ns (71.433%))
  Logic Levels:           3  (BUFG=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 f  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106    12.106    CLK_DAC/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     7.207 f  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     9.904    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.000 f  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          2.452    12.452    DAC1/clk_out1
    SLICE_X12Y120        LUT6 (Prop_lut6_I4_O)        0.124    12.576 f  DAC1/DAC_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.011    15.587    DAC_SCLK_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         3.043    18.630 f  DAC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    18.630    DAC_SCLK
    AA14                                                              f  DAC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC4/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC4_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.280ns  (logic 4.810ns (42.642%)  route 6.470ns (57.358%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106     2.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.760     1.760    DAC4/clk_out1
    SLICE_X13Y119        FDCE                                         r  DAC4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDCE (Prop_fdce_C_Q)         0.456     2.216 r  DAC4/i_reg[1]/Q
                         net (fo=16, routed)          1.786     4.002    DAC4/i_reg[1]
    SLICE_X6Y119         LUT6 (Prop_lut6_I4_O)        0.124     4.126 r  DAC4/DAC4_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     4.126    DAC4/DAC4_SDI_OBUF_inst_i_11_n_0
    SLICE_X6Y119         MUXF7 (Prop_muxf7_I1_O)      0.214     4.340 r  DAC4/DAC4_SDI_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.922     5.262    DAC4/DAC4_SDI_OBUF_inst_i_4_n_0
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.297     5.559 r  DAC4/DAC4_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.762     9.321    DAC4_SDI_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.719    13.040 r  DAC4_SDI_OBUF_inst/O
                         net (fo=0)                   0.000    13.040    DAC4_SDI
    T15                                                               r  DAC4_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC1/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.678ns  (logic 4.115ns (38.533%)  route 6.564ns (61.467%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106     2.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.758     1.758    DAC1/clk_out1
    SLICE_X15Y121        FDCE                                         r  DAC1/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.456     2.214 r  DAC1/i_reg[0]/Q
                         net (fo=19, routed)          2.074     4.289    DAC1/i_reg[0]
    SLICE_X7Y121         LUT6 (Prop_lut6_I2_O)        0.124     4.413 r  DAC1/DAC1_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     4.413    DAC1/DAC1_SDI_OBUF_inst_i_11_n_0
    SLICE_X7Y121         MUXF7 (Prop_muxf7_I1_O)      0.217     4.630 r  DAC1/DAC1_SDI_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.889     5.519    DAC1/DAC1_SDI_OBUF_inst_i_4_n_0
    SLICE_X9Y121         LUT6 (Prop_lut6_I3_O)        0.299     5.818 r  DAC1/DAC1_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.600     9.418    DAC1_SDI_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.019    12.437 r  DAC1_SDI_OBUF_inst/O
                         net (fo=0)                   0.000    12.437    DAC1_SDI
    V14                                                               r  DAC1_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC3/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.279ns  (logic 4.862ns (47.296%)  route 5.418ns (52.704%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106     2.106    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          1.755     1.755    DAC3/clk_out1
    SLICE_X13Y122        FDCE                                         r  DAC3/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDCE (Prop_fdce_C_Q)         0.456     2.211 r  DAC3/i_reg[1]/Q
                         net (fo=16, routed)          1.840     4.051    DAC3/i_reg[1]
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.124     4.175 r  DAC3/DAC3_SDI_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     4.175    DAC3/DAC3_SDI_OBUF_inst_i_12_n_0
    SLICE_X6Y120         MUXF7 (Prop_muxf7_I0_O)      0.241     4.416 r  DAC3/DAC3_SDI_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.868     5.284    DAC3/DAC3_SDI_OBUF_inst_i_5_n_0
    SLICE_X9Y120         LUT6 (Prop_lut6_I5_O)        0.298     5.582 r  DAC3/DAC3_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.710     8.292    DAC3_SDI_OBUF
    AA15                 OBUF (Prop_obuf_I_O)         3.743    12.035 r  DAC3_SDI_OBUF_inst/O
                         net (fo=0)                   0.000    12.035    DAC3_SDI
    AA15                                                              r  DAC3_SDI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DAC4/FSM_onehot_pr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.385ns (56.821%)  route 1.052ns (43.179%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.618     0.618    DAC4/clk_out1
    SLICE_X13Y120        FDCE                                         r  DAC4/FSM_onehot_pr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDCE (Prop_fdce_C_Q)         0.141     0.759 r  DAC4/FSM_onehot_pr_state_reg[2]/Q
                         net (fo=9, routed)           0.088     0.847    DAC1/DAC_SCLK_0[0]
    SLICE_X12Y120        LUT6 (Prop_lut6_I3_O)        0.045     0.892 r  DAC1/DAC_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.964     1.856    DAC_SCLK_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         1.199     3.055 r  DAC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.055    DAC_SCLK
    AA14                                                              r  DAC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_50M'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1_SYNCb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.053ns  (logic 1.273ns (31.418%)  route 2.780ns (68.582%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.849     0.849    DAC1/clk_out1
    SLICE_X14Y120        LUT3 (Prop_lut3_I1_O)        0.045     0.894 r  DAC1/DAC1_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.018     1.913    DAC1_SYNCb_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         1.202     3.115 r  DAC1_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     3.115    DAC1_SYNCb
    Y14                                                               r  DAC1_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC1/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.969ns  (logic 1.360ns (45.820%)  route 1.608ns (54.180%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.615     0.615    DAC1/clk_out1
    SLICE_X17Y121        FDCE                                         r  DAC1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        FDCE (Prop_fdce_C_Q)         0.141     0.756 r  DAC1/i_reg[3]/Q
                         net (fo=9, routed)           0.396     1.152    DAC1/i_reg[3]
    SLICE_X9Y121         LUT6 (Prop_lut6_I4_O)        0.045     1.197 r  DAC1/DAC1_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.212     2.409    DAC1_SDI_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.174     3.583 r  DAC1_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     3.583    DAC1_SDI
    V14                                                               r  DAC1_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_50M'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3_SYNCb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.283ns  (logic 2.668ns (50.501%)  route 2.615ns (49.499%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.781     0.781    DAC3/clk_out1
    SLICE_X13Y120        LUT3 (Prop_lut3_I0_O)        0.045     0.826 r  DAC3/DAC3_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.922     1.748    DAC3_SYNCb_OBUF
    AB17                 OBUF (Prop_obuf_I_O)         2.597     4.345 r  DAC3_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     4.345    DAC3_SYNCb
    AB17                                                              r  DAC3_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_50M'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC4_SYNCb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.354ns  (logic 2.641ns (49.321%)  route 2.713ns (50.679%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.809     0.809    DAC4/clk_out1
    SLICE_X12Y120        LUT3 (Prop_lut3_I0_O)        0.045     0.854 r  DAC4/DAC4_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.993     1.847    DAC4_SYNCb_OBUF
    T14                  OBUF (Prop_obuf_I_O)         2.570     4.416 r  DAC4_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     4.416    DAC4_SYNCb
    T14                                                               r  DAC4_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_50M'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2_SYNCb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.425ns  (logic 2.735ns (50.419%)  route 2.690ns (49.581%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.842     0.842    DAC2/clk_out1
    SLICE_X10Y121        LUT3 (Prop_lut3_I0_O)        0.044     0.886 r  DAC2/DAC2_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.936     1.822    DAC2_SYNCb_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         2.665     4.487 r  DAC2_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     4.487    DAC2_SYNCb
    Y13                                                               r  DAC2_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_50M'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5_SYNCb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.430ns  (logic 2.632ns (48.473%)  route 2.798ns (51.527%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.704     0.704    DAC5/clk_out1
    SLICE_X13Y118        LUT3 (Prop_lut3_I1_O)        0.045     0.749 r  DAC5/DAC5_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.182     1.931    DAC5_SYNCb_OBUF
    U15                  OBUF (Prop_obuf_I_O)         2.561     4.493 r  DAC5_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     4.493    DAC5_SYNCb
    U15                                                               r  DAC5_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC5/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.900ns  (logic 2.815ns (72.171%)  route 1.085ns (27.829%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.619     0.619    DAC5/clk_out1
    SLICE_X15Y119        FDCE                                         r  DAC5/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDCE (Prop_fdce_C_Q)         0.128     0.747 r  DAC5/i_reg[3]/Q
                         net (fo=6, routed)           0.260     1.007    DAC5/i_reg[3]
    SLICE_X11Y118        LUT6 (Prop_lut6_I4_O)        0.099     1.106 r  DAC5/DAC5_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.825     1.931    DAC5_SDI_OBUF
    AA16                 OBUF (Prop_obuf_I_O)         2.588     4.519 r  DAC5_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     4.519    DAC5_SDI
    AA16                                                              r  DAC5_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC2/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.925ns  (logic 2.849ns (72.578%)  route 1.076ns (27.422%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.617     0.617    DAC2/clk_out1
    SLICE_X8Y121         FDCE                                         r  DAC2/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDCE (Prop_fdce_C_Q)         0.148     0.765 r  DAC2/i_reg[3]/Q
                         net (fo=6, routed)           0.171     0.935    DAC2/i_reg[3]
    SLICE_X8Y121         LUT6 (Prop_lut6_I4_O)        0.098     1.033 r  DAC2/DAC2_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.906     1.939    DAC2_SDI_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         2.603     4.542 r  DAC2_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     4.542    DAC2_SDI
    AA13                                                              r  DAC2_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC3/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.947ns  (logic 2.777ns (70.360%)  route 1.170ns (29.640%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clk_out1_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkout1_buf/O
                         net (fo=70, routed)          0.617     0.617    DAC3/clk_out1
    SLICE_X13Y122        FDCE                                         r  DAC3/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDCE (Prop_fdce_C_Q)         0.141     0.758 r  DAC3/i_reg[4]/Q
                         net (fo=5, routed)           0.371     1.128    DAC3/i_reg[4]
    SLICE_X9Y120         LUT6 (Prop_lut6_I2_O)        0.045     1.173 r  DAC3/DAC3_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.799     1.973    DAC3_SDI_OBUF
    AA15                 OBUF (Prop_obuf_I_O)         2.591     4.564 r  DAC3_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     4.564    DAC3_SDI
    AA15                                                              r  DAC3_SDI (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_50M
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_DAC/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50M'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DAC/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50M fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        2.106     7.106    CLK_DAC/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900     2.207 f  CLK_DAC/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697     4.904    CLK_DAC/inst/clkfbout_clk_50M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.000 f  CLK_DAC/inst/clkf_buf/O
                         net (fo=1, routed)           2.106     7.106    CLK_DAC/inst/clkfbout_buf_clk_50M
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CLK_DAC/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_DAC/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50M'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DAC/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.745     0.745    CLK_DAC/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683    -0.938 r  CLK_DAC/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912    -0.026    CLK_DAC/inst/clkfbout_clk_50M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  CLK_DAC/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     0.745    CLK_DAC/inst/clkfbout_buf_clk_50M
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CLK_DAC/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            PROBE_CLK_DAC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.851ns  (logic 2.418ns (22.285%)  route 8.433ns (77.715%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.757    -0.073    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X19Y121        FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y121        FDRE (Prop_fdre_C_Q)         0.456     0.383 r  OK_IFAT6/inst/wi00/ep_dataout_reg[3]/Q
                         net (fo=1, routed)           0.452     0.836    wi00_ep_dataout[3]
    SLICE_X18Y121        LUT2 (Prop_lut2_I0_O)        0.124     0.960 r  PROBE_CLK_DAC_OBUF_inst_i_1/O
                         net (fo=1, routed)           7.981     8.940    PROBE_CLK_DAC_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.838    10.779 r  PROBE_CLK_DAC_OBUF_inst/O
                         net (fo=0)                   0.000    10.779    PROBE_CLK_DAC
    U5                                                                r  PROBE_CLK_DAC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC4_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.821ns  (logic 4.872ns (45.021%)  route 5.949ns (54.979%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.752    -0.078    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X10Y124        FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.518     0.440 r  OK_IFAT6/inst/wi01/ep_dataout_reg[18]/Q
                         net (fo=5, routed)           1.266     1.706    DAC4/wi01_ep_dataout[18]
    SLICE_X6Y119         LUT6 (Prop_lut6_I1_O)        0.124     1.830 r  DAC4/DAC4_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     1.830    DAC4/DAC4_SDI_OBUF_inst_i_11_n_0
    SLICE_X6Y119         MUXF7 (Prop_muxf7_I1_O)      0.214     2.044 r  DAC4/DAC4_SDI_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.922     2.966    DAC4/DAC4_SDI_OBUF_inst_i_4_n_0
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.297     3.263 r  DAC4/DAC4_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.762     7.025    DAC4_SDI_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.719    10.744 r  DAC4_SDI_OBUF_inst/O
                         net (fo=0)                   0.000    10.744    DAC4_SDI
    T15                                                               r  DAC4_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi05/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ROW_SHIFT_REG_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.759ns  (logic 2.972ns (27.624%)  route 7.787ns (72.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.757    -0.073    OK_IFAT6/inst/wi05/okHE[40]
    SLICE_X18Y128        FDRE                                         r  OK_IFAT6/inst/wi05/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y128        FDRE (Prop_fdre_C_Q)         0.518     0.445 r  OK_IFAT6/inst/wi05/ep_dataout_reg[0]/Q
                         net (fo=1, routed)           7.787     8.232    ROW_SHIFT_REG_CLK_OBUF
    V3                   OBUF (Prop_obuf_I_O)         2.454    10.686 r  ROW_SHIFT_REG_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.686    ROW_SHIFT_REG_CLK
    V3                                                                r  ROW_SHIFT_REG_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi04/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            INPUT_DATA3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.563ns  (logic 2.958ns (28.005%)  route 7.605ns (71.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.757    -0.073    OK_IFAT6/inst/wi04/okHE[40]
    SLICE_X18Y128        FDRE                                         r  OK_IFAT6/inst/wi04/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y128        FDRE (Prop_fdre_C_Q)         0.518     0.445 r  OK_IFAT6/inst/wi04/ep_dataout_reg[3]/Q
                         net (fo=1, routed)           7.605     8.050    INPUT_DATA3_OBUF
    N3                   OBUF (Prop_obuf_I_O)         2.440    10.491 r  INPUT_DATA3_OBUF_inst/O
                         net (fo=0)                   0.000    10.491    INPUT_DATA3
    N3                                                                r  INPUT_DATA3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi04/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            INPUT_DATA2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.543ns  (logic 2.962ns (28.096%)  route 7.581ns (71.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.757    -0.073    OK_IFAT6/inst/wi04/okHE[40]
    SLICE_X18Y128        FDRE                                         r  OK_IFAT6/inst/wi04/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y128        FDRE (Prop_fdre_C_Q)         0.518     0.445 r  OK_IFAT6/inst/wi04/ep_dataout_reg[2]/Q
                         net (fo=1, routed)           7.581     8.026    INPUT_DATA2_OBUF
    N4                   OBUF (Prop_obuf_I_O)         2.444    10.470 r  INPUT_DATA2_OBUF_inst/O
                         net (fo=0)                   0.000    10.470    INPUT_DATA2
    N4                                                                r  INPUT_DATA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi04/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            INPUT_DATA0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.539ns  (logic 2.901ns (27.522%)  route 7.638ns (72.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.757    -0.073    OK_IFAT6/inst/wi04/okHE[40]
    SLICE_X19Y128        FDRE                                         r  OK_IFAT6/inst/wi04/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y128        FDRE (Prop_fdre_C_Q)         0.456     0.383 r  OK_IFAT6/inst/wi04/ep_dataout_reg[0]/Q
                         net (fo=1, routed)           7.638     8.022    INPUT_DATA0_OBUF
    P5                   OBUF (Prop_obuf_I_O)         2.445    10.466 r  INPUT_DATA0_OBUF_inst/O
                         net (fo=0)                   0.000    10.466    INPUT_DATA0
    P5                                                                r  INPUT_DATA0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi04/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            INPUT_DATA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.398ns  (logic 2.900ns (27.886%)  route 7.499ns (72.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.757    -0.073    OK_IFAT6/inst/wi04/okHE[40]
    SLICE_X19Y128        FDRE                                         r  OK_IFAT6/inst/wi04/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y128        FDRE (Prop_fdre_C_Q)         0.456     0.383 r  OK_IFAT6/inst/wi04/ep_dataout_reg[1]/Q
                         net (fo=1, routed)           7.499     7.882    INPUT_DATA1_OBUF
    P4                   OBUF (Prop_obuf_I_O)         2.444    10.326 r  INPUT_DATA1_OBUF_inst/O
                         net (fo=0)                   0.000    10.326    INPUT_DATA1
    P4                                                                r  INPUT_DATA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC2_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.101ns  (logic 4.939ns (48.901%)  route 5.161ns (51.099%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.752    -0.078    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X10Y124        FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.518     0.440 r  OK_IFAT6/inst/wi01/ep_dataout_reg[18]/Q
                         net (fo=5, routed)           1.311     1.751    DAC2/wi01_ep_dataout[18]
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.124     1.875 r  DAC2/DAC2_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     1.875    DAC2/DAC2_SDI_OBUF_inst_i_11_n_0
    SLICE_X7Y121         MUXF7 (Prop_muxf7_I1_O)      0.245     2.120 r  DAC2/DAC2_SDI_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.925     3.045    DAC2/DAC2_SDI_OBUF_inst_i_4_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.298     3.343 r  DAC2/DAC2_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.926     6.269    DAC2_SDI_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         3.754    10.023 r  DAC2_SDI_OBUF_inst/O
                         net (fo=0)                   0.000    10.023    DAC2_SDI
    AA13                                                              r  DAC2_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.064ns  (logic 4.924ns (48.925%)  route 5.140ns (51.075%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.760    -0.070    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X8Y118         FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_fdre_C_Q)         0.518     0.448 r  OK_IFAT6/inst/wi01/ep_dataout_reg[30]/Q
                         net (fo=5, routed)           1.562     2.010    DAC3/wi01_ep_dataout[30]
    SLICE_X6Y120         LUT6 (Prop_lut6_I1_O)        0.124     2.134 r  DAC3/DAC3_SDI_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     2.134    DAC3/DAC3_SDI_OBUF_inst_i_12_n_0
    SLICE_X6Y120         MUXF7 (Prop_muxf7_I0_O)      0.241     2.375 r  DAC3/DAC3_SDI_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.868     3.243    DAC3/DAC3_SDI_OBUF_inst_i_5_n_0
    SLICE_X9Y120         LUT6 (Prop_lut6_I5_O)        0.298     3.541 r  DAC3/DAC3_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.710     6.251    DAC3_SDI_OBUF
    AA15                 OBUF (Prop_obuf_I_O)         3.743     9.994 r  DAC3_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     9.994    DAC3_SDI
    AA15                                                              r  DAC3_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 4.115ns (41.175%)  route 5.878ns (58.825%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.761    -0.069    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X11Y118        FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.456     0.387 r  OK_IFAT6/inst/wi01/ep_dataout_reg[19]/Q
                         net (fo=5, routed)           1.389     1.776    DAC1/wi01_ep_dataout[19]
    SLICE_X7Y121         LUT6 (Prop_lut6_I5_O)        0.124     1.900 r  DAC1/DAC1_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     1.900    DAC1/DAC1_SDI_OBUF_inst_i_11_n_0
    SLICE_X7Y121         MUXF7 (Prop_muxf7_I1_O)      0.217     2.117 r  DAC1/DAC1_SDI_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.889     3.006    DAC1/DAC1_SDI_OBUF_inst_i_4_n_0
    SLICE_X9Y121         LUT6 (Prop_lut6_I3_O)        0.299     3.305 r  DAC1/DAC1_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.600     6.906    DAC1_SDI_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.019     9.925 r  DAC1_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     9.925    DAC1_SDI
    V14                                                               r  DAC1_SDI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okAA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 0.939ns (53.914%)  route 0.802ns (46.086%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.627     0.788    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y104        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.141     0.929 f  OK_IFAT6/inst/okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/Q
                         net (fo=2, routed)           0.802     1.732    OK_IFAT6/inst/okHI/tbuf/T
    N13                  OBUFT (TriStatE_obuft_T_O)
                                                      0.798     2.529 r  OK_IFAT6/inst/okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.529    okAA
    N13                                                               r  okAA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi02/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1_LDACb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.360ns (53.251%)  route 1.194ns (46.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.614     0.775    OK_IFAT6/inst/wi02/okHE[40]
    SLICE_X10Y124        FDRE                                         r  OK_IFAT6/inst/wi02/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.164     0.939 r  OK_IFAT6/inst/wi02/ep_dataout_reg[0]/Q
                         net (fo=1, routed)           1.194     2.133    DAC1_LDACb_OBUF
    Y12                  OBUF (Prop_obuf_I_O)         1.196     3.329 r  DAC1_LDACb_OBUF_inst/O
                         net (fo=0)                   0.000     3.329    DAC1_LDACb
    Y12                                                               r  DAC1_LDACb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi03/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1_CLRb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.340ns (52.403%)  route 1.217ns (47.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.614     0.775    OK_IFAT6/inst/wi03/okHE[40]
    SLICE_X11Y125        FDRE                                         r  OK_IFAT6/inst/wi03/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.141     0.916 r  OK_IFAT6/inst/wi03/ep_dataout_reg[0]/Q
                         net (fo=1, routed)           1.217     2.133    DAC1_CLRb_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.199     3.333 r  DAC1_CLRb_OBUF_inst/O
                         net (fo=0)                   0.000     3.333    DAC1_CLRb
    Y11                                                               r  DAC1_CLRb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi05/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            COL_SHIFT_REG_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 0.925ns (32.486%)  route 1.921ns (67.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.615     0.776    OK_IFAT6/inst/wi05/okHE[40]
    SLICE_X18Y128        FDRE                                         r  OK_IFAT6/inst/wi05/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y128        FDRE (Prop_fdre_C_Q)         0.164     0.940 r  OK_IFAT6/inst/wi05/ep_dataout_reg[1]/Q
                         net (fo=1, routed)           1.921     2.861    COL_SHIFT_REG_CLK_OBUF
    W1                   OBUF (Prop_obuf_I_O)         0.761     3.622 r  COL_SHIFT_REG_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.622    COL_SHIFT_REG_CLK
    W1                                                                r  COL_SHIFT_REG_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.091ns  (logic 1.530ns (49.509%)  route 1.561ns (50.491%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.617     0.778    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X11Y121        FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE (Prop_fdre_C_Q)         0.141     0.919 r  OK_IFAT6/inst/wi01/ep_dataout_reg[5]/Q
                         net (fo=5, routed)           0.147     1.066    DAC1/wi01_ep_dataout[5]
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.045     1.111 r  DAC1/DAC1_SDI_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     1.111    DAC1/DAC1_SDI_OBUF_inst_i_6_n_0
    SLICE_X11Y121        MUXF7 (Prop_muxf7_I0_O)      0.062     1.173 r  DAC1/DAC1_SDI_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.201     1.374    DAC1/DAC1_SDI_OBUF_inst_i_2_n_0
    SLICE_X9Y121         LUT6 (Prop_lut6_I0_O)        0.108     1.482 r  DAC1/DAC1_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.212     2.695    DAC1_SDI_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.174     3.869 r  DAC1_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     3.869    DAC1_SDI
    V14                                                               r  DAC1_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/SYNCb_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_CSb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.487ns  (logic 2.716ns (77.890%)  route 0.771ns (22.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.654     0.815    ADC/okClk
    SLICE_X3Y109         FDPE                                         r  ADC/SYNCb_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDPE (Prop_fdpe_C_Q)         0.141     0.956 r  ADC/SYNCb_reg_reg/Q
                         net (fo=1, routed)           0.771     1.727    ADC_CSb_OBUF
    V13                  OBUF (Prop_obuf_I_O)         2.575     4.302 r  ADC_CSb_OBUF_inst/O
                         net (fo=0)                   0.000     4.302    ADC_CSb
    V13                                                               r  ADC_CSb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/SCLK_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.591ns  (logic 2.683ns (74.710%)  route 0.908ns (25.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.654     0.815    ADC/okClk
    SLICE_X5Y105         FDCE                                         r  ADC/SCLK_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     0.956 r  ADC/SCLK_reg_reg/Q
                         net (fo=1, routed)           0.908     1.864    ADC_SCLK_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.542     4.407 r  ADC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.407    ADC_SCLK
    U16                                                               r  ADC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi03/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3_CLRb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.655ns  (logic 2.764ns (75.611%)  route 0.891ns (24.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.614     0.775    OK_IFAT6/inst/wi03/okHE[40]
    SLICE_X12Y125        FDRE                                         r  OK_IFAT6/inst/wi03/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.164     0.939 r  OK_IFAT6/inst/wi03/ep_dataout_reg[2]/Q
                         net (fo=1, routed)           0.891     1.831    DAC3_CLRb_OBUF
    AB15                 OBUF (Prop_obuf_I_O)         2.600     4.430 r  DAC3_CLRb_OBUF_inst/O
                         net (fo=0)                   0.000     4.430    DAC3_CLRb
    AB15                                                              r  DAC3_CLRb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi02/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3_LDACb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.684ns  (logic 2.800ns (75.997%)  route 0.884ns (24.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.614     0.775    OK_IFAT6/inst/wi02/okHE[40]
    SLICE_X10Y124        FDRE                                         r  OK_IFAT6/inst/wi02/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.148     0.923 r  OK_IFAT6/inst/wi02/ep_dataout_reg[2]/Q
                         net (fo=1, routed)           0.884     1.807    DAC3_LDACb_OBUF
    AB16                 OBUF (Prop_obuf_I_O)         2.652     4.459 r  DAC3_LDACb_OBUF_inst/O
                         net (fo=0)                   0.000     4.459    DAC3_LDACb
    AB16                                                              r  DAC3_LDACb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi02/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC2_LDACb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.700ns  (logic 2.778ns (75.089%)  route 0.922ns (24.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.614     0.775    OK_IFAT6/inst/wi02/okHE[40]
    SLICE_X10Y124        FDRE                                         r  OK_IFAT6/inst/wi02/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.148     0.923 r  OK_IFAT6/inst/wi02/ep_dataout_reg[1]/Q
                         net (fo=1, routed)           0.922     1.845    DAC2_LDACb_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         2.630     4.475 r  DAC2_LDACb_OBUF_inst/O
                         net (fo=0)                   0.000     4.475    DAC2_LDACb
    Y16                                                               r  DAC2_LDACb (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OK_IFAT6/inst/okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.502ns  (logic 0.029ns (1.931%)  route 1.473ns (98.070%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                      4.960     4.960 f  
    W19                                               0.000     4.960 f  okUH[0] (IN)
                         net (fo=0)                   0.000     4.960    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     5.372 f  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     5.852    OK_IFAT6/inst/okHI/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.355     2.497 f  OK_IFAT6/inst/okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.595     3.092    OK_IFAT6/inst/okHI/mmcm0_clkfb
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.121 f  OK_IFAT6/inst/okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.879     3.999    OK_IFAT6/inst/okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  OK_IFAT6/inst/okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OK_IFAT6/inst/okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 0.091ns (2.604%)  route 3.403ns (97.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  okUH[0] (IN)
                         net (fo=0)                   0.000     0.000    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     0.860 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     2.022    OK_IFAT6/inst/okHI/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.729    -5.707 r  OK_IFAT6/inst/okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.760    -3.947    OK_IFAT6/inst/okHI/mmcm0_clkfb
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.856 r  OK_IFAT6/inst/okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.643    -2.213    OK_IFAT6/inst/okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  OK_IFAT6/inst/okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mmcm0_clk0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.927ns  (logic 3.002ns (33.632%)  route 5.924ns (66.368%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( -0.648 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           4.616     5.740    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.124     5.864 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     5.864    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.377 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.494    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.728    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  ADC/ADC_OUT_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.962    ADC/ADC_OUT_reg_reg[24]_i_2_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  ADC/ADC_OUT_reg_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.079    ADC/ADC_OUT_reg_reg[28]_i_2_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.318 r  ADC/ADC_OUT_reg_reg[31]_i_4/O[2]
                         net (fo=2, routed)           1.308     8.626    ADC/ADC_OUT_reg_reg[31]_i_4_n_5
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.301     8.927 r  ADC/ADC_OUT_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     8.927    ADC/ADC_OUT_reg[31]_i_2_n_0
    SLICE_X4Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.720    -0.648    ADC/okClk
    SLICE_X4Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[31]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.906ns  (logic 3.091ns (34.707%)  route 5.815ns (65.293%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( -0.648 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           4.616     5.740    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.124     5.864 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     5.864    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.377 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.494    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.728    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  ADC/ADC_OUT_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.962    ADC/ADC_OUT_reg_reg[24]_i_2_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  ADC/ADC_OUT_reg_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.079    ADC/ADC_OUT_reg_reg[28]_i_2_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.402 r  ADC/ADC_OUT_reg_reg[31]_i_4/O[1]
                         net (fo=2, routed)           1.199     8.600    ADC/ADC_OUT_reg_reg[31]_i_4_n_6
    SLICE_X4Y119         LUT6 (Prop_lut6_I0_O)        0.306     8.906 r  ADC/ADC_OUT_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     8.906    ADC/ADC_OUT_reg[29]_i_1_n_0
    SLICE_X4Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.720    -0.648    ADC/okClk
    SLICE_X4Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[29]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.900ns  (logic 2.974ns (33.418%)  route 5.926ns (66.582%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( -0.647 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           4.616     5.740    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.124     5.864 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     5.864    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.377 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.494    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.728    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  ADC/ADC_OUT_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.962    ADC/ADC_OUT_reg_reg[24]_i_2_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.285 r  ADC/ADC_OUT_reg_reg[28]_i_2/O[1]
                         net (fo=2, routed)           1.310     8.594    ADC/ADC_OUT_reg_reg[28]_i_2_n_6
    SLICE_X3Y119         LUT6 (Prop_lut6_I0_O)        0.306     8.900 r  ADC/ADC_OUT_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     8.900    ADC/ADC_OUT_reg[25]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.721    -0.647    ADC/okClk
    SLICE_X3Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[25]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.749ns  (logic 3.002ns (34.316%)  route 5.747ns (65.684%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( -0.648 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           4.616     5.740    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.124     5.864 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     5.864    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.377 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.494    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.728    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  ADC/ADC_OUT_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.962    ADC/ADC_OUT_reg_reg[24]_i_2_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  ADC/ADC_OUT_reg_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.079    ADC/ADC_OUT_reg_reg[28]_i_2_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.318 r  ADC/ADC_OUT_reg_reg[31]_i_4/O[2]
                         net (fo=2, routed)           1.130     8.448    ADC/ADC_OUT_reg_reg[31]_i_4_n_5
    SLICE_X4Y119         LUT6 (Prop_lut6_I0_O)        0.301     8.749 r  ADC/ADC_OUT_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     8.749    ADC/ADC_OUT_reg[30]_i_1_n_0
    SLICE_X4Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.720    -0.648    ADC/okClk
    SLICE_X4Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[30]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.711ns  (logic 2.967ns (34.061%)  route 5.744ns (65.939%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( -0.648 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           4.616     5.740    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.124     5.864 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     5.864    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.377 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.494    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.728    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  ADC/ADC_OUT_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.962    ADC/ADC_OUT_reg_reg[24]_i_2_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.277 r  ADC/ADC_OUT_reg_reg[28]_i_2/O[3]
                         net (fo=2, routed)           1.128     8.404    ADC/ADC_OUT_reg_reg[28]_i_2_n_4
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.307     8.711 r  ADC/ADC_OUT_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     8.711    ADC/ADC_OUT_reg[28]_i_1_n_0
    SLICE_X4Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.720    -0.648    ADC/okClk
    SLICE_X4Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[28]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.649ns  (logic 2.885ns (33.359%)  route 5.764ns (66.641%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( -0.647 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           4.616     5.740    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.124     5.864 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     5.864    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.377 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.494    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.728    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  ADC/ADC_OUT_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.962    ADC/ADC_OUT_reg_reg[24]_i_2_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.201 r  ADC/ADC_OUT_reg_reg[28]_i_2/O[2]
                         net (fo=2, routed)           1.148     8.348    ADC/ADC_OUT_reg_reg[28]_i_2_n_5
    SLICE_X3Y119         LUT6 (Prop_lut6_I2_O)        0.301     8.649 r  ADC/ADC_OUT_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     8.649    ADC/ADC_OUT_reg[27]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.721    -0.647    ADC/okClk
    SLICE_X3Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[27]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.647ns  (logic 2.885ns (33.366%)  route 5.762ns (66.634%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( -0.647 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           4.616     5.740    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.124     5.864 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     5.864    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.377 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.494    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.728    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  ADC/ADC_OUT_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.962    ADC/ADC_OUT_reg_reg[24]_i_2_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.201 r  ADC/ADC_OUT_reg_reg[28]_i_2/O[2]
                         net (fo=2, routed)           1.146     8.346    ADC/ADC_OUT_reg_reg[28]_i_2_n_5
    SLICE_X3Y119         LUT6 (Prop_lut6_I0_O)        0.301     8.647 r  ADC/ADC_OUT_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     8.647    ADC/ADC_OUT_reg[26]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.721    -0.647    ADC/okClk
    SLICE_X3Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[26]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.636ns  (logic 2.740ns (31.731%)  route 5.895ns (68.269%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( -0.644 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           4.616     5.740    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.124     5.864 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     5.864    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.377 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.494    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.728    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.051 r  ADC/ADC_OUT_reg_reg[20]_i_2/O[1]
                         net (fo=2, routed)           1.279     8.330    ADC/ADC_OUT_reg_reg[20]_i_2_n_6
    SLICE_X3Y117         LUT6 (Prop_lut6_I2_O)        0.306     8.636 r  ADC/ADC_OUT_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     8.636    ADC/ADC_OUT_reg[18]_i_1_n_0
    SLICE_X3Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.724    -0.644    ADC/okClk
    SLICE_X3Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[18]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.528ns  (logic 2.742ns (32.154%)  route 5.786ns (67.846%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( -0.648 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           4.616     5.740    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.124     5.864 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     5.864    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.377 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.494    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.728    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.064 r  ADC/ADC_OUT_reg_reg[24]_i_2/O[0]
                         net (fo=2, routed)           1.170     8.233    ADC/ADC_OUT_reg_reg[24]_i_2_n_7
    SLICE_X5Y119         LUT6 (Prop_lut6_I0_O)        0.295     8.528 r  ADC/ADC_OUT_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     8.528    ADC/ADC_OUT_reg[20]_i_1_n_0
    SLICE_X5Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.720    -0.648    ADC/okClk
    SLICE_X5Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[20]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.457ns  (logic 2.850ns (33.701%)  route 5.607ns (66.299%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( -0.647 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           4.616     5.740    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.124     5.864 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     5.864    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.377 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.377    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.494 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.494    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.611 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.728 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.728    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.845    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.160 r  ADC/ADC_OUT_reg_reg[24]_i_2/O[3]
                         net (fo=2, routed)           0.991     8.150    ADC/ADC_OUT_reg_reg[24]_i_2_n_4
    SLICE_X3Y119         LUT6 (Prop_lut6_I2_O)        0.307     8.457 r  ADC/ADC_OUT_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     8.457    ADC/ADC_OUT_reg[24]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        1.721    -0.647    ADC/okClk
    SLICE_X3Y119         FDCE                                         r  ADC/ADC_OUT_reg_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okAA
                            (input port)
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.176ns (25.937%)  route 0.503ns (74.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 0.547 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  okAA (INOUT)
                         net (fo=1, unset)            0.000     0.000    OK_IFAT6/inst/okHI/tbuf/IO
    N13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  OK_IFAT6/inst/okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.503     0.680    OK_IFAT6/inst/okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X10Y104        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.899     0.547    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y104        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.757ns  (logic 0.505ns (18.304%)  route 2.253ns (81.696%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           2.094     2.341    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.045     2.386 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.386    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.491 r  ADC/ADC_OUT_reg_reg[4]_i_2/O[1]
                         net (fo=2, routed)           0.158     2.649    ADC/ADC_OUT_reg_reg[4]_i_2_n_6
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.108     2.757 r  ADC/ADC_OUT_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.757    ADC/ADC_OUT_reg[1]_i_1_n_0
    SLICE_X3Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921     0.569    ADC/okClk
    SLICE_X3Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[1]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.792ns  (logic 0.545ns (19.511%)  route 2.247ns (80.489%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           2.094     2.341    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.045     2.386 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.386    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     2.531 r  ADC/ADC_OUT_reg_reg[4]_i_2/O[2]
                         net (fo=2, routed)           0.153     2.684    ADC/ADC_OUT_reg_reg[4]_i_2_n_5
    SLICE_X0Y117         LUT6 (Prop_lut6_I2_O)        0.108     2.792 r  ADC/ADC_OUT_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.792    ADC/ADC_OUT_reg[3]_i_1_n_0
    SLICE_X0Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921     0.569    ADC/okClk
    SLICE_X0Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[3]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.850ns  (logic 0.467ns (16.378%)  route 2.383ns (83.622%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           2.094     2.341    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.045     2.386 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.386    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.456 r  ADC/ADC_OUT_reg_reg[4]_i_2/O[0]
                         net (fo=2, routed)           0.289     2.745    ADC/ADC_OUT_reg_reg[4]_i_2_n_7
    SLICE_X3Y117         LUT5 (Prop_lut5_I2_O)        0.105     2.850 r  ADC/ADC_OUT_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.850    ADC/ADC_OUT[0]
    SLICE_X3Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921     0.569    ADC/okClk
    SLICE_X3Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[0]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.851ns  (logic 0.545ns (19.105%)  route 2.306ns (80.895%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           2.094     2.341    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.045     2.386 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.386    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     2.531 r  ADC/ADC_OUT_reg_reg[4]_i_2/O[2]
                         net (fo=2, routed)           0.212     2.743    ADC/ADC_OUT_reg_reg[4]_i_2_n_5
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.108     2.851 r  ADC/ADC_OUT_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.851    ADC/ADC_OUT_reg[2]_i_1_n_0
    SLICE_X1Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921     0.569    ADC/okClk
    SLICE_X1Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[2]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.876ns  (logic 0.568ns (19.738%)  route 2.309ns (80.262%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           2.094     2.341    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.045     2.386 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.386    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     2.551 r  ADC/ADC_OUT_reg_reg[4]_i_2/O[3]
                         net (fo=2, routed)           0.214     2.765    ADC/ADC_OUT_reg_reg[4]_i_2_n_4
    SLICE_X0Y117         LUT6 (Prop_lut6_I2_O)        0.111     2.876 r  ADC/ADC_OUT_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.876    ADC/ADC_OUT_reg[4]_i_1_n_0
    SLICE_X0Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921     0.569    ADC/okClk
    SLICE_X0Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[4]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.898ns  (logic 0.611ns (21.077%)  route 2.287ns (78.923%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           2.094     2.341    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.045     2.386 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.386    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.531 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.531    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.597 r  ADC/ADC_OUT_reg_reg[8]_i_2/O[2]
                         net (fo=2, routed)           0.193     2.790    ADC/ADC_OUT_reg_reg[8]_i_2_n_5
    SLICE_X1Y117         LUT6 (Prop_lut6_I2_O)        0.108     2.898 r  ADC/ADC_OUT_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.898    ADC/ADC_OUT_reg[7]_i_1_n_0
    SLICE_X1Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921     0.569    ADC/okClk
    SLICE_X1Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[7]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.908ns  (logic 0.595ns (20.455%)  route 2.313ns (79.545%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           2.094     2.341    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.045     2.386 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.386    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.531 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.531    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.584 r  ADC/ADC_OUT_reg_reg[8]_i_2/O[0]
                         net (fo=2, routed)           0.218     2.803    ADC/ADC_OUT_reg_reg[8]_i_2_n_7
    SLICE_X0Y117         LUT6 (Prop_lut6_I2_O)        0.105     2.908 r  ADC/ADC_OUT_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.908    ADC/ADC_OUT_reg[5]_i_1_n_0
    SLICE_X0Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921     0.569    ADC/okClk
    SLICE_X0Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[5]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.921ns  (logic 0.611ns (20.911%)  route 2.310ns (79.089%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           2.094     2.341    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.045     2.386 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.386    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.531 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.531    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.597 r  ADC/ADC_OUT_reg_reg[8]_i_2/O[2]
                         net (fo=2, routed)           0.215     2.813    ADC/ADC_OUT_reg_reg[8]_i_2_n_5
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.108     2.921 r  ADC/ADC_OUT_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.921    ADC/ADC_OUT_reg[6]_i_1_n_0
    SLICE_X1Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921     0.569    ADC/okClk
    SLICE_X1Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[6]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            ADC/ADC_OUT_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.922ns  (logic 0.635ns (21.721%)  route 2.287ns (78.279%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           2.094     2.341    ADC/ADC_SDO_IBUF
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.045     2.386 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.386    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.531 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.531    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.571 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.571    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.624 r  ADC/ADC_OUT_reg_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.193     2.817    ADC/ADC_OUT_reg_reg[12]_i_2_n_7
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.105     2.922 r  ADC/ADC_OUT_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.922    ADC/ADC_OUT_reg[8]_i_1_n_0
    SLICE_X1Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1675, routed)        0.921     0.569    ADC/okClk
    SLICE_X1Y117         FDCE                                         r  ADC/ADC_OUT_reg_reg[8]/C





