#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9161503050 .scope module, "pc" "pc" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_pc"
    .port_info 1 /OUTPUT 32 "out_pc"
v0x7f9161500a80_0 .var "clk", 0 0;
o0x106315038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9161513150_0 .net "in_pc", 31 0, o0x106315038;  0 drivers
v0x7f91615131f0_0 .var "out_pc", 31 0;
v0x7f91615132a0_0 .var "pc", 31 0;
E_0x7f9161501250 .event posedge, v0x7f9161500a80_0;
E_0x7f9161501630 .event edge, v0x7f9161513150_0;
    .scope S_0x7f9161503050;
T_0 ;
    %wait E_0x7f9161501630;
    %load/vec4 v0x7f9161513150_0;
    %store/vec4 v0x7f91615132a0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9161503050;
T_1 ;
    %wait E_0x7f9161501250;
    %load/vec4 v0x7f91615132a0_0;
    %store/vec4 v0x7f91615131f0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "pc.v";
