ARM GAS  /tmp/ccsisnDN.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_ll_utils.c"
  12              		.text
  13              		.section	.text.LL_Init1msTick,"ax",%progbits
  14              		.align	1
  15              		.global	LL_Init1msTick
  16              		.arch armv7-m
  17              		.syntax unified
  18              		.thumb
  19              		.thumb_func
  20              		.fpu softvfp
  22              	LL_Init1msTick:
  23              		@ args = 0, pretend = 0, frame = 0
  24              		@ frame_needed = 0, uses_anonymous_args = 0
  25              		@ link register save eliminated.
  26 0000 4FF47A73 		mov	r3, #1000
  27 0004 B0FBF3F0 		udiv	r0, r0, r3
  28 0008 0022     		movs	r2, #0
  29 000a 4FF0E023 		mov	r3, #-536813568
  30 000e 0138     		subs	r0, r0, #1
  31 0010 5861     		str	r0, [r3, #20]
  32 0012 9A61     		str	r2, [r3, #24]
  33 0014 0522     		movs	r2, #5
  34 0016 1A61     		str	r2, [r3, #16]
  35 0018 7047     		bx	lr
  37              		.section	.text.LL_mDelay,"ax",%progbits
  38              		.align	1
  39              		.global	LL_mDelay
  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  43              		.fpu softvfp
  45              	LL_mDelay:
  46              		@ args = 0, pretend = 0, frame = 8
  47              		@ frame_needed = 0, uses_anonymous_args = 0
  48              		@ link register save eliminated.
  49 0000 4FF0E023 		mov	r3, #-536813568
  50 0004 1B69     		ldr	r3, [r3, #16]
  51 0006 82B0     		sub	sp, sp, #8
  52 0008 0193     		str	r3, [sp, #4]
  53 000a 019B     		ldr	r3, [sp, #4]
  54 000c 4FF0E023 		mov	r3, #-536813568
  55 0010 411C     		adds	r1, r0, #1
  56 0012 18BF     		it	ne
  57 0014 0130     		addne	r0, r0, #1
  58              	.L5:
  59 0016 08B9     		cbnz	r0, .L6
  60 0018 02B0     		add	sp, sp, #8
ARM GAS  /tmp/ccsisnDN.s 			page 2


  61              		@ sp needed
  62 001a 7047     		bx	lr
  63              	.L6:
  64 001c 1A69     		ldr	r2, [r3, #16]
  65 001e D203     		lsls	r2, r2, #15
  66 0020 48BF     		it	mi
  67 0022 00F1FF30 		addmi	r0, r0, #-1
  68 0026 F6E7     		b	.L5
  70              		.section	.text.LL_SetSystemCoreClock,"ax",%progbits
  71              		.align	1
  72              		.global	LL_SetSystemCoreClock
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  76              		.fpu softvfp
  78              	LL_SetSystemCoreClock:
  79              		@ args = 0, pretend = 0, frame = 0
  80              		@ frame_needed = 0, uses_anonymous_args = 0
  81              		@ link register save eliminated.
  82 0000 014B     		ldr	r3, .L13
  83 0002 1860     		str	r0, [r3]
  84 0004 7047     		bx	lr
  85              	.L14:
  86 0006 00BF     		.align	2
  87              	.L13:
  88 0008 00000000 		.word	SystemCoreClock
  90              		.section	.text.LL_SetFlashLatency,"ax",%progbits
  91              		.align	1
  92              		.global	LL_SetFlashLatency
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  96              		.fpu softvfp
  98              	LL_SetFlashLatency:
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 102 0000 B8B1     		cbz	r0, .L16
 103 0002 0F4B     		ldr	r3, .L25
 104 0004 9842     		cmp	r0, r3
 105 0006 16D8     		bhi	.L19
 106 0008 0E4B     		ldr	r3, .L25+4
 107 000a 9842     		cmp	r0, r3
 108 000c 94BF     		ite	ls
 109 000e 0020     		movls	r0, #0
 110 0010 0120     		movhi	r0, #1
 111              	.L17:
 112 0012 0D4A     		ldr	r2, .L25+8
 113 0014 1368     		ldr	r3, [r2]
 114 0016 23F00703 		bic	r3, r3, #7
 115 001a 0343     		orrs	r3, r3, r0
 116 001c 1360     		str	r3, [r2]
 117 001e 1368     		ldr	r3, [r2]
 118 0020 03F00703 		and	r3, r3, #7
 119 0024 9842     		cmp	r0, r3
 120 0026 08D0     		beq	.L21
 121 0028 1368     		ldr	r3, [r2]
ARM GAS  /tmp/ccsisnDN.s 			page 3


 122 002a 03F00703 		and	r3, r3, #7
 123 002e 9842     		cmp	r0, r3
 124 0030 03D0     		beq	.L21
 125              	.L16:
 126 0032 0120     		movs	r0, #1
 127 0034 7047     		bx	lr
 128              	.L19:
 129 0036 0220     		movs	r0, #2
 130 0038 EBE7     		b	.L17
 131              	.L21:
 132 003a 0020     		movs	r0, #0
 133 003c 7047     		bx	lr
 134              	.L26:
 135 003e 00BF     		.align	2
 136              	.L25:
 137 0040 006CDC02 		.word	48000000
 138 0044 00366E01 		.word	24000000
 139 0048 00200240 		.word	1073881088
 141              		.section	.text.UTILS_EnablePLLAndSwitchSystem,"ax",%progbits
 142              		.align	1
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu softvfp
 148              	UTILS_EnablePLLAndSwitchSystem:
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 152 0004 224C     		ldr	r4, .L40
 153 0006 234F     		ldr	r7, .L40+4
 154 0008 6368     		ldr	r3, [r4, #4]
 155 000a 234E     		ldr	r6, .L40+8
 156 000c C3F30313 		ubfx	r3, r3, #4, #4
 157 0010 16F80380 		ldrb	r8, [r6, r3]	@ zero_extendqisi2
 158 0014 3B68     		ldr	r3, [r7]
 159 0016 0546     		mov	r5, r0
 160 0018 03FA08F8 		lsl	r8, r3, r8
 161 001c 8045     		cmp	r8, r0
 162 001e 31D3     		bcc	.L28
 163              	.L30:
 164 0020 2368     		ldr	r3, [r4]
 165 0022 43F08073 		orr	r3, r3, #16777216
 166 0026 2360     		str	r3, [r4]
 167              	.L29:
 168 0028 2368     		ldr	r3, [r4]
 169 002a 9B01     		lsls	r3, r3, #6
 170 002c FCD5     		bpl	.L29
 171 002e 6368     		ldr	r3, [r4, #4]
 172 0030 0A68     		ldr	r2, [r1]
 173 0032 23F0F003 		bic	r3, r3, #240
 174 0036 1343     		orrs	r3, r3, r2
 175 0038 6360     		str	r3, [r4, #4]
 176 003a 6368     		ldr	r3, [r4, #4]
 177 003c 23F00303 		bic	r3, r3, #3
 178 0040 43F00203 		orr	r3, r3, #2
 179 0044 6360     		str	r3, [r4, #4]
 180              	.L32:
ARM GAS  /tmp/ccsisnDN.s 			page 4


 181 0046 6368     		ldr	r3, [r4, #4]
 182 0048 03F00C03 		and	r3, r3, #12
 183 004c 082B     		cmp	r3, #8
 184 004e FAD1     		bne	.L32
 185 0050 6368     		ldr	r3, [r4, #4]
 186 0052 4A68     		ldr	r2, [r1, #4]
 187 0054 23F4E063 		bic	r3, r3, #1792
 188 0058 1343     		orrs	r3, r3, r2
 189 005a 6360     		str	r3, [r4, #4]
 190 005c 6368     		ldr	r3, [r4, #4]
 191 005e 8A68     		ldr	r2, [r1, #8]
 192 0060 23F46053 		bic	r3, r3, #14336
 193 0064 1343     		orrs	r3, r3, r2
 194 0066 A845     		cmp	r8, r5
 195 0068 6360     		str	r3, [r4, #4]
 196 006a 03D9     		bls	.L33
 197 006c 2846     		mov	r0, r5
 198 006e FFF7FEFF 		bl	LL_SetFlashLatency
 199 0072 58B9     		cbnz	r0, .L31
 200              	.L33:
 201 0074 0B68     		ldr	r3, [r1]
 202 0076 C3F30313 		ubfx	r3, r3, #4, #4
 203 007a F05C     		ldrb	r0, [r6, r3]	@ zero_extendqisi2
 204 007c C540     		lsrs	r5, r5, r0
 205 007e 3D60     		str	r5, [r7]
 206 0080 0020     		movs	r0, #0
 207 0082 03E0     		b	.L31
 208              	.L28:
 209 0084 FFF7FEFF 		bl	LL_SetFlashLatency
 210 0088 0028     		cmp	r0, #0
 211 008a C9D0     		beq	.L30
 212              	.L31:
 213 008c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 214              	.L41:
 215              		.align	2
 216              	.L40:
 217 0090 00100240 		.word	1073876992
 218 0094 00000000 		.word	SystemCoreClock
 219 0098 00000000 		.word	AHBPrescTable
 221              		.section	.text.LL_PLL_ConfigSystemClock_HSI,"ax",%progbits
 222              		.align	1
 223              		.global	LL_PLL_ConfigSystemClock_HSI
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 227              		.fpu softvfp
 229              	LL_PLL_ConfigSystemClock_HSI:
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		@ link register save eliminated.
 233 0000 0F4B     		ldr	r3, .L48
 234 0002 1A68     		ldr	r2, [r3]
 235 0004 9201     		lsls	r2, r2, #6
 236 0006 18D4     		bmi	.L43
 237 0008 4FF40032 		mov	r2, #131072
 238 000c 4260     		str	r2, [r0, #4]
 239 000e 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccsisnDN.s 			page 5


 240 0010 0068     		ldr	r0, [r0]
 241 0012 9207     		lsls	r2, r2, #30
 242 0014 06D4     		bmi	.L44
 243 0016 1A68     		ldr	r2, [r3]
 244 0018 42F00102 		orr	r2, r2, #1
 245 001c 1A60     		str	r2, [r3]
 246              	.L45:
 247 001e 1A68     		ldr	r2, [r3]
 248 0020 9207     		lsls	r2, r2, #30
 249 0022 FCD5     		bpl	.L45
 250              	.L44:
 251 0024 5A68     		ldr	r2, [r3, #4]
 252 0026 22F47C12 		bic	r2, r2, #4128768
 253 002a 0243     		orrs	r2, r2, r0
 254 002c 5A60     		str	r2, [r3, #4]
 255 002e 800C     		lsrs	r0, r0, #18
 256 0030 044B     		ldr	r3, .L48+4
 257 0032 0230     		adds	r0, r0, #2
 258 0034 5843     		muls	r0, r3, r0
 259 0036 FFF7FEBF 		b	UTILS_EnablePLLAndSwitchSystem
 260              	.L43:
 261 003a 0120     		movs	r0, #1
 262 003c 7047     		bx	lr
 263              	.L49:
 264 003e 00BF     		.align	2
 265              	.L48:
 266 0040 00100240 		.word	1073876992
 267 0044 00093D00 		.word	4000000
 269              		.section	.text.LL_PLL_ConfigSystemClock_HSE,"ax",%progbits
 270              		.align	1
 271              		.global	LL_PLL_ConfigSystemClock_HSE
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 275              		.fpu softvfp
 277              	LL_PLL_ConfigSystemClock_HSE:
 278              		@ args = 0, pretend = 0, frame = 0
 279              		@ frame_needed = 0, uses_anonymous_args = 0
 280              		@ link register save eliminated.
 281 0000 F0B4     		push	{r4, r5, r6, r7}
 282 0002 184C     		ldr	r4, .L59
 283 0004 0F46     		mov	r7, r1
 284 0006 1946     		mov	r1, r3
 285 0008 2368     		ldr	r3, [r4]
 286 000a 9D01     		lsls	r5, r3, #6
 287 000c 27D4     		bmi	.L51
 288 000e D2E90056 		ldrd	r5, r6, [r2]
 289 0012 2368     		ldr	r3, [r4]
 290 0014 9A03     		lsls	r2, r3, #14
 291 0016 0ED4     		bmi	.L52
 292 0018 2368     		ldr	r3, [r4]
 293 001a 012F     		cmp	r7, #1
 294 001c 0CBF     		ite	eq
 295 001e 43F48023 		orreq	r3, r3, #262144
 296 0022 23F48023 		bicne	r3, r3, #262144
 297 0026 2360     		str	r3, [r4]
 298 0028 2368     		ldr	r3, [r4]
ARM GAS  /tmp/ccsisnDN.s 			page 6


 299 002a 43F48033 		orr	r3, r3, #65536
 300 002e 2360     		str	r3, [r4]
 301              	.L55:
 302 0030 2368     		ldr	r3, [r4]
 303 0032 9B03     		lsls	r3, r3, #14
 304 0034 FCD5     		bpl	.L55
 305              	.L52:
 306 0036 06F44033 		and	r3, r6, #196608
 307 003a 760C     		lsrs	r6, r6, #17
 308 003c 0136     		adds	r6, r6, #1
 309 003e B0FBF6F0 		udiv	r0, r0, r6
 310 0042 6268     		ldr	r2, [r4, #4]
 311 0044 22F47C12 		bic	r2, r2, #4128768
 312 0048 1A43     		orrs	r2, r2, r3
 313 004a 2A43     		orrs	r2, r2, r5
 314 004c AD0C     		lsrs	r5, r5, #18
 315 004e 0235     		adds	r5, r5, #2
 316 0050 42F48032 		orr	r2, r2, #65536
 317 0054 6843     		muls	r0, r5, r0
 318 0056 6260     		str	r2, [r4, #4]
 319 0058 F0BC     		pop	{r4, r5, r6, r7}
 320 005a FFF7FEBF 		b	UTILS_EnablePLLAndSwitchSystem
 321              	.L51:
 322 005e 0120     		movs	r0, #1
 323 0060 F0BC     		pop	{r4, r5, r6, r7}
 324 0062 7047     		bx	lr
 325              	.L60:
 326              		.align	2
 327              	.L59:
 328 0064 00100240 		.word	1073876992
 330              		.ident	"GCC: (15:10.3-2021.07-4) 10.3.1 20210621 (release)"
ARM GAS  /tmp/ccsisnDN.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_ll_utils.c
     /tmp/ccsisnDN.s:14     .text.LL_Init1msTick:0000000000000000 $t
     /tmp/ccsisnDN.s:22     .text.LL_Init1msTick:0000000000000000 LL_Init1msTick
     /tmp/ccsisnDN.s:38     .text.LL_mDelay:0000000000000000 $t
     /tmp/ccsisnDN.s:45     .text.LL_mDelay:0000000000000000 LL_mDelay
     /tmp/ccsisnDN.s:71     .text.LL_SetSystemCoreClock:0000000000000000 $t
     /tmp/ccsisnDN.s:78     .text.LL_SetSystemCoreClock:0000000000000000 LL_SetSystemCoreClock
     /tmp/ccsisnDN.s:88     .text.LL_SetSystemCoreClock:0000000000000008 $d
     /tmp/ccsisnDN.s:91     .text.LL_SetFlashLatency:0000000000000000 $t
     /tmp/ccsisnDN.s:98     .text.LL_SetFlashLatency:0000000000000000 LL_SetFlashLatency
     /tmp/ccsisnDN.s:137    .text.LL_SetFlashLatency:0000000000000040 $d
     /tmp/ccsisnDN.s:142    .text.UTILS_EnablePLLAndSwitchSystem:0000000000000000 $t
     /tmp/ccsisnDN.s:148    .text.UTILS_EnablePLLAndSwitchSystem:0000000000000000 UTILS_EnablePLLAndSwitchSystem
     /tmp/ccsisnDN.s:217    .text.UTILS_EnablePLLAndSwitchSystem:0000000000000090 $d
     /tmp/ccsisnDN.s:222    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000000 $t
     /tmp/ccsisnDN.s:229    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000000 LL_PLL_ConfigSystemClock_HSI
     /tmp/ccsisnDN.s:266    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000040 $d
     /tmp/ccsisnDN.s:270    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000000 $t
     /tmp/ccsisnDN.s:277    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000000 LL_PLL_ConfigSystemClock_HSE
     /tmp/ccsisnDN.s:328    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000064 $d

UNDEFINED SYMBOLS
SystemCoreClock
AHBPrescTable
