{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639166209811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 13:56:49 2021 " "Processing started: Fri Dec 10 13:56:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639166209812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639166209812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639166209812 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639166209871 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd " "Source file: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/MIPS_Processor.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1639166210696 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd " "Source file: /home/ianjohn/cpre381/cpre381-project2/Synthesis-toolflow/src/hazard_control.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1639166210696 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Timing Analyzer" 0 -1 1639166210696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639166210947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639166210947 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1639166210994 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1639166210994 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1639166213548 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1639166214687 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "regID_EX:ID_EX_stage\|dffg:ID_EX_DmemRead_reg\|s_Q " "Node: regID_EX:ID_EX_stage\|dffg:ID_EX_DmemRead_reg\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch hazard_control:HazardDetectionUnit\|o_IF_ID_Flush regID_EX:ID_EX_stage\|dffg:ID_EX_DmemRead_reg\|s_Q " "Latch hazard_control:HazardDetectionUnit\|o_IF_ID_Flush is being clocked by regID_EX:ID_EX_stage\|dffg:ID_EX_DmemRead_reg\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639166215014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639166215014 "|MIPS_Processor|regID_EX:ID_EX_stage|dffg:ID_EX_DmemRead_reg|s_Q"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639166215330 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639166215385 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639166216722 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639166216722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.550 " "Worst-case setup slack is -5.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166216725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166216725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.550            -160.375 iCLK  " "   -5.550            -160.375 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166216725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166216725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.390 " "Worst-case hold slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166216959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166216959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 iCLK  " "    0.390               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166216959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166216959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.661 " "Worst-case recovery slack is 17.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166217020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166217020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.661               0.000 iCLK  " "   17.661               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166217020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166217020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.758 " "Worst-case removal slack is 1.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166217079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166217079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.758               0.000 iCLK  " "    1.758               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166217079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166217079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.622 " "Worst-case minimum pulse width slack is 9.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166217156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166217156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 iCLK  " "    9.622               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166217156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166217156 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.550 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.550" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219263 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166219263 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -5.550 (VIOLATED) " "Path #1: Setup slack is -5.550 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q " "To Node      : pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.458      3.458  R        clock network delay " "     3.458      3.458  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.721      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.721      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.570      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     6.570      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.262      0.692 RR    IC  memToRegMux0\|Mux31~0\|datad " "     7.262      0.692 RR    IC  memToRegMux0\|Mux31~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.417      0.155 RR  CELL  memToRegMux0\|Mux31~0\|combout " "     7.417      0.155 RR  CELL  memToRegMux0\|Mux31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.643      0.226 RR    IC  memToRegMux0\|Mux31~2\|datac " "     7.643      0.226 RR    IC  memToRegMux0\|Mux31~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.930      0.287 RR  CELL  memToRegMux0\|Mux31~2\|combout " "     7.930      0.287 RR  CELL  memToRegMux0\|Mux31~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.587      0.657 RR    IC  aluSrcMux0\|\\G_NBit_MUX:0:MUXI\|o1\|o_F~1\|datad " "     8.587      0.657 RR    IC  aluSrcMux0\|\\G_NBit_MUX:0:MUXI\|o1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.742      0.155 RR  CELL  aluSrcMux0\|\\G_NBit_MUX:0:MUXI\|o1\|o_F~1\|combout " "     8.742      0.155 RR  CELL  aluSrcMux0\|\\G_NBit_MUX:0:MUXI\|o1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.428      0.686 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:0:fa1\|o1\|o_F~0\|datad " "     9.428      0.686 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:0:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.583      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:0:fa1\|o1\|o_F~0\|combout " "     9.583      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:0:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.807      0.224 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:1:fa1\|o1\|o_F~0\|datac " "     9.807      0.224 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:1:fa1\|o1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.094      0.287 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:1:fa1\|o1\|o_F~0\|combout " "    10.094      0.287 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:1:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.321      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:2:fa1\|o1\|o_F~0\|datad " "    10.321      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:2:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.476      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:2:fa1\|o1\|o_F~0\|combout " "    10.476      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:2:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.703      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:3:fa1\|o1\|o_F~0\|datad " "    10.703      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:3:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.858      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:3:fa1\|o1\|o_F~0\|combout " "    10.858      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:3:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.085      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:4:fa1\|o1\|o_F~0\|datad " "    11.085      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:4:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.240      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:4:fa1\|o1\|o_F~0\|combout " "    11.240      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:4:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.468      0.228 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:5:fa1\|o1\|o_F~0\|datad " "    11.468      0.228 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:5:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.623      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:5:fa1\|o1\|o_F~0\|combout " "    11.623      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:5:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.848      0.225 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:6:fa1\|o1\|o_F~0\|datad " "    11.848      0.225 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:6:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.003      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:6:fa1\|o1\|o_F~0\|combout " "    12.003      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:6:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.229      0.226 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:7:fa1\|o1\|o_F~0\|datad " "    12.229      0.226 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:7:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.384      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:7:fa1\|o1\|o_F~0\|combout " "    12.384      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:7:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.611      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:8:fa1\|o1\|o_F~0\|datad " "    12.611      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:8:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.766      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:8:fa1\|o1\|o_F~0\|combout " "    12.766      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:8:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.995      0.229 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:9:fa1\|o1\|o_F~0\|datad " "    12.995      0.229 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:9:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.150      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:9:fa1\|o1\|o_F~0\|combout " "    13.150      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:9:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.377      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:10:fa1\|o1\|o_F~0\|datad " "    13.377      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:10:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.532      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:10:fa1\|o1\|o_F~0\|combout " "    13.532      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:10:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.931      0.399 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:11:fa1\|o1\|o_F~0\|datad " "    13.931      0.399 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:11:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.086      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:11:fa1\|o1\|o_F~0\|combout " "    14.086      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:11:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.309      0.223 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:12:fa1\|o1\|o_F~0\|datac " "    14.309      0.223 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:12:fa1\|o1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.596      0.287 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:12:fa1\|o1\|o_F~0\|combout " "    14.596      0.287 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:12:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.826      0.230 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:13:fa1\|o1\|o_F~0\|datad " "    14.826      0.230 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:13:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.981      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:13:fa1\|o1\|o_F~0\|combout " "    14.981      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:13:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.207      0.226 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:14:fa1\|o1\|o_F~0\|datad " "    15.207      0.226 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:14:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.362      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:14:fa1\|o1\|o_F~0\|combout " "    15.362      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:14:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.586      0.224 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:15:fa1\|o1\|o_F~0\|datac " "    15.586      0.224 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:15:fa1\|o1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.873      0.287 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:15:fa1\|o1\|o_F~0\|combout " "    15.873      0.287 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:15:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.100      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:16:fa1\|o1\|o_F~0\|datad " "    16.100      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:16:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.255      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:16:fa1\|o1\|o_F~0\|combout " "    16.255      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:16:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.479      0.224 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:17:fa1\|o1\|o_F~0\|datac " "    16.479      0.224 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:17:fa1\|o1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.766      0.287 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:17:fa1\|o1\|o_F~0\|combout " "    16.766      0.287 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:17:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.993      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:18:fa1\|o1\|o_F~0\|datad " "    16.993      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:18:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.148      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:18:fa1\|o1\|o_F~0\|combout " "    17.148      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:18:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.375      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:19:fa1\|o1\|o_F~0\|datad " "    17.375      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:19:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.530      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:19:fa1\|o1\|o_F~0\|combout " "    17.530      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:19:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.757      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:20:fa1\|o1\|o_F~0\|datad " "    17.757      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:20:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.912      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:20:fa1\|o1\|o_F~0\|combout " "    17.912      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:20:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.137      0.225 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:21:fa1\|o1\|o_F~0\|datac " "    18.137      0.225 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:21:fa1\|o1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.424      0.287 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:21:fa1\|o1\|o_F~0\|combout " "    18.424      0.287 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:21:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.652      0.228 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:22:fa1\|o1\|o_F~0\|datad " "    18.652      0.228 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:22:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.807      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:22:fa1\|o1\|o_F~0\|combout " "    18.807      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:22:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.033      0.226 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:23:fa1\|o1\|o_F~0\|datad " "    19.033      0.226 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:23:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.188      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:23:fa1\|o1\|o_F~0\|combout " "    19.188      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:23:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.414      0.226 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:24:fa1\|o1\|o_F~0\|datad " "    19.414      0.226 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:24:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.569      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:24:fa1\|o1\|o_F~0\|combout " "    19.569      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:24:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.796      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:25:fa1\|o1\|o_F~0\|datad " "    19.796      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:25:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.951      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:25:fa1\|o1\|o_F~0\|combout " "    19.951      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:25:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.178      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:26:fa1\|o1\|o_F~0\|datac " "    20.178      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:26:fa1\|o1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.465      0.287 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:26:fa1\|o1\|o_F~0\|combout " "    20.465      0.287 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:26:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.398      0.933 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:27:fa1\|o1\|o_F~0\|datad " "    21.398      0.933 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:27:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.553      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:27:fa1\|o1\|o_F~0\|combout " "    21.553      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:27:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.778      0.225 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:28:fa1\|o1\|o_F~0\|datad " "    21.778      0.225 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:28:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.933      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:28:fa1\|o1\|o_F~0\|combout " "    21.933      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:28:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.160      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:29:fa1\|o1\|o_F~0\|datad " "    22.160      0.227 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:29:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.315      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:29:fa1\|o1\|o_F~0\|combout " "    22.315      0.155 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:29:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.526      0.211 RR    IC  ALU0\|outMux0\|Mux1~7\|datad " "    22.526      0.211 RR    IC  ALU0\|outMux0\|Mux1~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.681      0.155 RR  CELL  ALU0\|outMux0\|Mux1~7\|combout " "    22.681      0.155 RR  CELL  ALU0\|outMux0\|Mux1~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.884      0.203 RR    IC  ALU0\|outMux0\|Mux1~10\|datad " "    22.884      0.203 RR    IC  ALU0\|outMux0\|Mux1~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.039      0.155 RR  CELL  ALU0\|outMux0\|Mux1~10\|combout " "    23.039      0.155 RR  CELL  ALU0\|outMux0\|Mux1~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.244      0.205 RR    IC  ALU0\|outMux0\|Mux1~11\|datad " "    23.244      0.205 RR    IC  ALU0\|outMux0\|Mux1~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.399      0.155 RR  CELL  ALU0\|outMux0\|Mux1~11\|combout " "    23.399      0.155 RR  CELL  ALU0\|outMux0\|Mux1~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.604      0.205 RR    IC  ALU0\|outMux0\|Mux1~9\|datad " "    23.604      0.205 RR    IC  ALU0\|outMux0\|Mux1~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.759      0.155 RR  CELL  ALU0\|outMux0\|Mux1~9\|combout " "    23.759      0.155 RR  CELL  ALU0\|outMux0\|Mux1~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.994      0.235 RR    IC  ForwardMux_C\|Mux1~1\|datad " "    23.994      0.235 RR    IC  ForwardMux_C\|Mux1~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.149      0.155 RR  CELL  ForwardMux_C\|Mux1~1\|combout " "    24.149      0.155 RR  CELL  ForwardMux_C\|Mux1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.561      0.412 RR    IC  Eq0\|nor0\|o_F~21\|datac " "    24.561      0.412 RR    IC  Eq0\|nor0\|o_F~21\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.848      0.287 RR  CELL  Eq0\|nor0\|o_F~21\|combout " "    24.848      0.287 RR  CELL  Eq0\|nor0\|o_F~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.492      0.644 RR    IC  Eq0\|nor0\|o_F~22\|datad " "    25.492      0.644 RR    IC  Eq0\|nor0\|o_F~22\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.647      0.155 RR  CELL  Eq0\|nor0\|o_F~22\|combout " "    25.647      0.155 RR  CELL  Eq0\|nor0\|o_F~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.850      0.203 RR    IC  HazardDetectionUnit\|logic~8\|datad " "    25.850      0.203 RR    IC  HazardDetectionUnit\|logic~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.005      0.155 RR  CELL  HazardDetectionUnit\|logic~8\|combout " "    26.005      0.155 RR  CELL  HazardDetectionUnit\|logic~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.210      0.205 RR    IC  HazardDetectionUnit\|logic~9\|datad " "    26.210      0.205 RR    IC  HazardDetectionUnit\|logic~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.365      0.155 RR  CELL  HazardDetectionUnit\|logic~9\|combout " "    26.365      0.155 RR  CELL  HazardDetectionUnit\|logic~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.121      0.756 RR    IC  PC\|\\G_N_Register:0:r1\|s_Q~0\|datad " "    27.121      0.756 RR    IC  PC\|\\G_N_Register:0:r1\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.260      0.139 RF  CELL  PC\|\\G_N_Register:0:r1\|s_Q~0\|combout " "    27.260      0.139 RF  CELL  PC\|\\G_N_Register:0:r1\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.487      0.227 FF    IC  PC\|\\G_N_Register:0:r1\|s_Q~1\|datad " "    27.487      0.227 FF    IC  PC\|\\G_N_Register:0:r1\|s_Q~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.637      0.150 FR  CELL  PC\|\\G_N_Register:0:r1\|s_Q~1\|combout " "    27.637      0.150 FR  CELL  PC\|\\G_N_Register:0:r1\|s_Q~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.851      0.214 RR    IC  PC\|\\G_N_Register:1:r1\|s_Q\|ena " "    27.851      0.214 RR    IC  PC\|\\G_N_Register:1:r1\|s_Q\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.559      0.708 RR  CELL  pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q " "    28.559      0.708 RR  CELL  pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.979      2.979  R        clock network delay " "    22.979      2.979  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.011      0.032           clock pessimism removed " "    23.011      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.991     -0.020           clock uncertainty " "    22.991     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.009      0.018     uTsu  pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q " "    23.009      0.018     uTsu  pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.559 " "Data Arrival Time  :    28.559" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.009 " "Data Required Time :    23.009" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -5.550 (VIOLATED) " "Slack              :    -5.550 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219264 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166219264 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.390 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.390" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219543 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166219543 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.390  " "Path #1: Hold slack is 0.390 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q " "From Node    : pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q " "To Node      : pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.387      3.387  R        clock network delay " "     3.387      3.387  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.619      0.232     uTco  pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q " "     3.619      0.232     uTco  pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.619      0.000 FF  CELL  PC\|\\G_N_Register:2:r1\|s_Q\|q " "     3.619      0.000 FF  CELL  PC\|\\G_N_Register:2:r1\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.619      0.000 FF    IC  PCMux0\|\\G_NBit_MUX:2:MUXI\|o1\|o_F~2\|datac " "     3.619      0.000 FF    IC  PCMux0\|\\G_NBit_MUX:2:MUXI\|o1\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.992      0.373 FR  CELL  PCMux0\|\\G_NBit_MUX:2:MUXI\|o1\|o_F~2\|combout " "     3.992      0.373 FR  CELL  PCMux0\|\\G_NBit_MUX:2:MUXI\|o1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.992      0.000 RR    IC  PC\|\\G_N_Register:2:r1\|s_Q\|d " "     3.992      0.000 RR    IC  PC\|\\G_N_Register:2:r1\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.061      0.069 RR  CELL  pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q " "     4.061      0.069 RR  CELL  pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.517      3.517  R        clock network delay " "     3.517      3.517  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.485     -0.032           clock pessimism removed " "     3.485     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.485      0.000           clock uncertainty " "     3.485      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.671      0.186      uTh  pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q " "     3.671      0.186      uTh  pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.061 " "Data Arrival Time  :     4.061" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.671 " "Data Required Time :     3.671" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.390  " "Slack              :     0.390 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219544 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166219544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.661 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.661" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166219591 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.661  " "Path #1: Recovery slack is 17.661 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085      3.085  R        clock network delay " "     3.085      3.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.232     uTco  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     3.317      0.232     uTco  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.000 RR  CELL  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.317      0.000 RR  CELL  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.315      0.998 RR    IC  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.315      0.998 RR    IC  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.595      1.280 RF  CELL  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     5.595      1.280 RF  CELL  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.302      3.302  R        clock network delay " "    23.302      3.302  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.334      0.032           clock pessimism removed " "    23.334      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.314     -0.020           clock uncertainty " "    23.314     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.256     -0.058     uTsu  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "    23.256     -0.058     uTsu  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.595 " "Data Arrival Time  :     5.595" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.256 " "Data Required Time :    23.256" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.661  " "Slack              :    17.661 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219591 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166219591 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.758 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.758" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219634 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219634 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219634 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166219634 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.758  " "Path #1: Removal slack is 1.758 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.972      2.972  R        clock network delay " "     2.972      2.972  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.232     uTco  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     3.204      0.232     uTco  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.000 FF  CELL  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.204      0.000 FF  CELL  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.155      0.951 FF    IC  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.155      0.951 FF    IC  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.321      1.166 FR  CELL  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     5.321      1.166 FR  CELL  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.409      3.409  R        clock network delay " "     3.409      3.409  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.377     -0.032           clock pessimism removed " "     3.377     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.377      0.000           clock uncertainty " "     3.377      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.563      0.186      uTh  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     3.563      0.186      uTh  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.321 " "Data Arrival Time  :     5.321" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.563 " "Data Required Time :     3.563" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.758  " "Slack              :     1.758 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166219635 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166219635 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639166219637 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639166219739 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639166224097 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "regID_EX:ID_EX_stage\|dffg:ID_EX_DmemRead_reg\|s_Q " "Node: regID_EX:ID_EX_stage\|dffg:ID_EX_DmemRead_reg\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch hazard_control:HazardDetectionUnit\|o_IF_ID_Flush regID_EX:ID_EX_stage\|dffg:ID_EX_DmemRead_reg\|s_Q " "Latch hazard_control:HazardDetectionUnit\|o_IF_ID_Flush is being clocked by regID_EX:ID_EX_stage\|dffg:ID_EX_DmemRead_reg\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639166225777 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639166225777 "|MIPS_Processor|regID_EX:ID_EX_stage|dffg:ID_EX_DmemRead_reg|s_Q"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639166226545 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639166226545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.628 " "Worst-case setup slack is -3.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.628             -98.595 iCLK  " "   -3.628             -98.595 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166226566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 iCLK  " "    0.349               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166226817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.856 " "Worst-case recovery slack is 17.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.856               0.000 iCLK  " "   17.856               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166226868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.587 " "Worst-case removal slack is 1.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.587               0.000 iCLK  " "    1.587               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166226916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.622 " "Worst-case minimum pulse width slack is 9.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 iCLK  " "    9.622               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166226952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166226952 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.628 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.628" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229073 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166229073 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.628 (VIOLATED) " "Path #1: Setup slack is -3.628 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q " "To Node      : pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.135      3.135  R        clock network delay " "     3.135      3.135  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.371      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.371      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.956      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     5.956      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.605      0.649 RR    IC  memToRegMux0\|Mux31~0\|datad " "     6.605      0.649 RR    IC  memToRegMux0\|Mux31~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.749      0.144 RR  CELL  memToRegMux0\|Mux31~0\|combout " "     6.749      0.144 RR  CELL  memToRegMux0\|Mux31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.957      0.208 RR    IC  memToRegMux0\|Mux31~2\|datac " "     6.957      0.208 RR    IC  memToRegMux0\|Mux31~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.222      0.265 RR  CELL  memToRegMux0\|Mux31~2\|combout " "     7.222      0.265 RR  CELL  memToRegMux0\|Mux31~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.836      0.614 RR    IC  aluSrcMux0\|\\G_NBit_MUX:0:MUXI\|o1\|o_F~1\|datad " "     7.836      0.614 RR    IC  aluSrcMux0\|\\G_NBit_MUX:0:MUXI\|o1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.980      0.144 RR  CELL  aluSrcMux0\|\\G_NBit_MUX:0:MUXI\|o1\|o_F~1\|combout " "     7.980      0.144 RR  CELL  aluSrcMux0\|\\G_NBit_MUX:0:MUXI\|o1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.634      0.654 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:0:fa1\|o1\|o_F~0\|datad " "     8.634      0.654 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:0:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.778      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:0:fa1\|o1\|o_F~0\|combout " "     8.778      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:0:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.983      0.205 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:1:fa1\|o1\|o_F~0\|datac " "     8.983      0.205 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:1:fa1\|o1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.248      0.265 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:1:fa1\|o1\|o_F~0\|combout " "     9.248      0.265 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:1:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.458      0.210 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:2:fa1\|o1\|o_F~0\|datad " "     9.458      0.210 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:2:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.602      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:2:fa1\|o1\|o_F~0\|combout " "     9.602      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:2:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.811      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:3:fa1\|o1\|o_F~0\|datad " "     9.811      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:3:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.955      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:3:fa1\|o1\|o_F~0\|combout " "     9.955      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:3:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.164      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:4:fa1\|o1\|o_F~0\|datad " "    10.164      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:4:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.308      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:4:fa1\|o1\|o_F~0\|combout " "    10.308      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:4:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.519      0.211 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:5:fa1\|o1\|o_F~0\|datad " "    10.519      0.211 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:5:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.663      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:5:fa1\|o1\|o_F~0\|combout " "    10.663      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:5:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.871      0.208 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:6:fa1\|o1\|o_F~0\|datad " "    10.871      0.208 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:6:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.015      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:6:fa1\|o1\|o_F~0\|combout " "    11.015      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:6:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.224      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:7:fa1\|o1\|o_F~0\|datad " "    11.224      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:7:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.368      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:7:fa1\|o1\|o_F~0\|combout " "    11.368      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:7:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.577      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:8:fa1\|o1\|o_F~0\|datad " "    11.577      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:8:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.721      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:8:fa1\|o1\|o_F~0\|combout " "    11.721      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:8:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.932      0.211 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:9:fa1\|o1\|o_F~0\|datad " "    11.932      0.211 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:9:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.076      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:9:fa1\|o1\|o_F~0\|combout " "    12.076      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:9:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.286      0.210 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:10:fa1\|o1\|o_F~0\|datad " "    12.286      0.210 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:10:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.430      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:10:fa1\|o1\|o_F~0\|combout " "    12.430      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:10:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.808      0.378 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:11:fa1\|o1\|o_F~0\|datad " "    12.808      0.378 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:11:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.952      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:11:fa1\|o1\|o_F~0\|combout " "    12.952      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:11:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.157      0.205 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:12:fa1\|o1\|o_F~0\|datac " "    13.157      0.205 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:12:fa1\|o1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.422      0.265 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:12:fa1\|o1\|o_F~0\|combout " "    13.422      0.265 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:12:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.634      0.212 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:13:fa1\|o1\|o_F~0\|datad " "    13.634      0.212 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:13:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.778      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:13:fa1\|o1\|o_F~0\|combout " "    13.778      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:13:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.986      0.208 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:14:fa1\|o1\|o_F~0\|datad " "    13.986      0.208 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:14:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.130      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:14:fa1\|o1\|o_F~0\|combout " "    14.130      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:14:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.336      0.206 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:15:fa1\|o1\|o_F~0\|datac " "    14.336      0.206 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:15:fa1\|o1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.601      0.265 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:15:fa1\|o1\|o_F~0\|combout " "    14.601      0.265 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:15:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.810      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:16:fa1\|o1\|o_F~0\|datad " "    14.810      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:16:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.954      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:16:fa1\|o1\|o_F~0\|combout " "    14.954      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:16:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.160      0.206 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:17:fa1\|o1\|o_F~0\|datac " "    15.160      0.206 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:17:fa1\|o1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.425      0.265 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:17:fa1\|o1\|o_F~0\|combout " "    15.425      0.265 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:17:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.634      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:18:fa1\|o1\|o_F~0\|datad " "    15.634      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:18:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.778      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:18:fa1\|o1\|o_F~0\|combout " "    15.778      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:18:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.987      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:19:fa1\|o1\|o_F~0\|datad " "    15.987      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:19:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.131      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:19:fa1\|o1\|o_F~0\|combout " "    16.131      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:19:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.340      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:20:fa1\|o1\|o_F~0\|datad " "    16.340      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:20:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.484      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:20:fa1\|o1\|o_F~0\|combout " "    16.484      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:20:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.691      0.207 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:21:fa1\|o1\|o_F~0\|datac " "    16.691      0.207 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:21:fa1\|o1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.956      0.265 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:21:fa1\|o1\|o_F~0\|combout " "    16.956      0.265 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:21:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.166      0.210 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:22:fa1\|o1\|o_F~0\|datad " "    17.166      0.210 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:22:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.310      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:22:fa1\|o1\|o_F~0\|combout " "    17.310      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:22:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.518      0.208 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:23:fa1\|o1\|o_F~0\|datad " "    17.518      0.208 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:23:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.662      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:23:fa1\|o1\|o_F~0\|combout " "    17.662      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:23:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.870      0.208 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:24:fa1\|o1\|o_F~0\|datad " "    17.870      0.208 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:24:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.014      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:24:fa1\|o1\|o_F~0\|combout " "    18.014      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:24:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.223      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:25:fa1\|o1\|o_F~0\|datad " "    18.223      0.209 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:25:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.367      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:25:fa1\|o1\|o_F~0\|combout " "    18.367      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:25:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.575      0.208 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:26:fa1\|o1\|o_F~0\|datac " "    18.575      0.208 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:26:fa1\|o1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.840      0.265 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:26:fa1\|o1\|o_F~0\|combout " "    18.840      0.265 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:26:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.726      0.886 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:27:fa1\|o1\|o_F~0\|datad " "    19.726      0.886 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:27:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.870      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:27:fa1\|o1\|o_F~0\|combout " "    19.870      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:27:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.078      0.208 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:28:fa1\|o1\|o_F~0\|datad " "    20.078      0.208 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:28:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.222      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:28:fa1\|o1\|o_F~0\|combout " "    20.222      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:28:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.432      0.210 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:29:fa1\|o1\|o_F~0\|datad " "    20.432      0.210 RR    IC  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:29:fa1\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.576      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:29:fa1\|o1\|o_F~0\|combout " "    20.576      0.144 RR  CELL  ALU0\|AddSub0\|add1\|\\G_NBit_full_add:29:fa1\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.770      0.194 RR    IC  ALU0\|outMux0\|Mux1~7\|datad " "    20.770      0.194 RR    IC  ALU0\|outMux0\|Mux1~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.914      0.144 RR  CELL  ALU0\|outMux0\|Mux1~7\|combout " "    20.914      0.144 RR  CELL  ALU0\|outMux0\|Mux1~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.101      0.187 RR    IC  ALU0\|outMux0\|Mux1~10\|datad " "    21.101      0.187 RR    IC  ALU0\|outMux0\|Mux1~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.245      0.144 RR  CELL  ALU0\|outMux0\|Mux1~10\|combout " "    21.245      0.144 RR  CELL  ALU0\|outMux0\|Mux1~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.434      0.189 RR    IC  ALU0\|outMux0\|Mux1~11\|datad " "    21.434      0.189 RR    IC  ALU0\|outMux0\|Mux1~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.578      0.144 RR  CELL  ALU0\|outMux0\|Mux1~11\|combout " "    21.578      0.144 RR  CELL  ALU0\|outMux0\|Mux1~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.767      0.189 RR    IC  ALU0\|outMux0\|Mux1~9\|datad " "    21.767      0.189 RR    IC  ALU0\|outMux0\|Mux1~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.911      0.144 RR  CELL  ALU0\|outMux0\|Mux1~9\|combout " "    21.911      0.144 RR  CELL  ALU0\|outMux0\|Mux1~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.127      0.216 RR    IC  ForwardMux_C\|Mux1~1\|datad " "    22.127      0.216 RR    IC  ForwardMux_C\|Mux1~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.271      0.144 RR  CELL  ForwardMux_C\|Mux1~1\|combout " "    22.271      0.144 RR  CELL  ForwardMux_C\|Mux1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.664      0.393 RR    IC  Eq0\|nor0\|o_F~21\|datac " "    22.664      0.393 RR    IC  Eq0\|nor0\|o_F~21\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.929      0.265 RR  CELL  Eq0\|nor0\|o_F~21\|combout " "    22.929      0.265 RR  CELL  Eq0\|nor0\|o_F~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.533      0.604 RR    IC  Eq0\|nor0\|o_F~22\|datad " "    23.533      0.604 RR    IC  Eq0\|nor0\|o_F~22\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.677      0.144 RR  CELL  Eq0\|nor0\|o_F~22\|combout " "    23.677      0.144 RR  CELL  Eq0\|nor0\|o_F~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.864      0.187 RR    IC  HazardDetectionUnit\|logic~8\|datad " "    23.864      0.187 RR    IC  HazardDetectionUnit\|logic~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.008      0.144 RR  CELL  HazardDetectionUnit\|logic~8\|combout " "    24.008      0.144 RR  CELL  HazardDetectionUnit\|logic~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.197      0.189 RR    IC  HazardDetectionUnit\|logic~9\|datad " "    24.197      0.189 RR    IC  HazardDetectionUnit\|logic~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.341      0.144 RR  CELL  HazardDetectionUnit\|logic~9\|combout " "    24.341      0.144 RR  CELL  HazardDetectionUnit\|logic~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.050      0.709 RR    IC  PC\|\\G_N_Register:0:r1\|s_Q~0\|datad " "    25.050      0.709 RR    IC  PC\|\\G_N_Register:0:r1\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.175      0.125 RF  CELL  PC\|\\G_N_Register:0:r1\|s_Q~0\|combout " "    25.175      0.125 RF  CELL  PC\|\\G_N_Register:0:r1\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.382      0.207 FF    IC  PC\|\\G_N_Register:0:r1\|s_Q~1\|datad " "    25.382      0.207 FF    IC  PC\|\\G_N_Register:0:r1\|s_Q~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.516      0.134 FR  CELL  PC\|\\G_N_Register:0:r1\|s_Q~1\|combout " "    25.516      0.134 FR  CELL  PC\|\\G_N_Register:0:r1\|s_Q~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.711      0.195 RR    IC  PC\|\\G_N_Register:1:r1\|s_Q\|ena " "    25.711      0.195 RR    IC  PC\|\\G_N_Register:1:r1\|s_Q\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.364      0.653 RR  CELL  pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q " "    26.364      0.653 RR  CELL  pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.709      2.709  R        clock network delay " "    22.709      2.709  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.737      0.028           clock pessimism removed " "    22.737      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.717     -0.020           clock uncertainty " "    22.717     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.736      0.019     uTsu  pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q " "    22.736      0.019     uTsu  pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.364 " "Data Arrival Time  :    26.364" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.736 " "Data Required Time :    22.736" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.628 (VIOLATED) " "Slack              :    -3.628 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229074 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166229074 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.349 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.349" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166229352 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.349  " "Path #1: Hold slack is 0.349 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q " "From Node    : pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q " "To Node      : pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.082      3.082  R        clock network delay " "     3.082      3.082  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.295      0.213     uTco  pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q " "     3.295      0.213     uTco  pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.295      0.000 FF  CELL  PC\|\\G_N_Register:2:r1\|s_Q\|q " "     3.295      0.000 FF  CELL  PC\|\\G_N_Register:2:r1\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.295      0.000 FF    IC  PCMux0\|\\G_NBit_MUX:2:MUXI\|o1\|o_F~2\|datac " "     3.295      0.000 FF    IC  PCMux0\|\\G_NBit_MUX:2:MUXI\|o1\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.628      0.333 FR  CELL  PCMux0\|\\G_NBit_MUX:2:MUXI\|o1\|o_F~2\|combout " "     3.628      0.333 FR  CELL  PCMux0\|\\G_NBit_MUX:2:MUXI\|o1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.628      0.000 RR    IC  PC\|\\G_N_Register:2:r1\|s_Q\|d " "     3.628      0.000 RR    IC  PC\|\\G_N_Register:2:r1\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.690      0.062 RR  CELL  pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q " "     3.690      0.062 RR  CELL  pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.198      3.198  R        clock network delay " "     3.198      3.198  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.170     -0.028           clock pessimism removed " "     3.170     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.170      0.000           clock uncertainty " "     3.170      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.341      0.171      uTh  pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q " "     3.341      0.171      uTh  pc_register_32:PC\|dffg:\\G_N_Register:2:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.690 " "Data Arrival Time  :     3.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.341 " "Data Required Time :     3.341" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.349  " "Slack              :     0.349 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229352 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166229352 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.856 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.856" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166229399 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.856  " "Path #1: Recovery slack is 17.856 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.802      2.802  R        clock network delay " "     2.802      2.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.015      0.213     uTco  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     3.015      0.213     uTco  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.015      0.000 RR  CELL  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.015      0.000 RR  CELL  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.945      0.930 RR    IC  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.945      0.930 RR    IC  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.093      1.148 RF  CELL  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     5.093      1.148 RF  CELL  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.990      2.990  R        clock network delay " "    22.990      2.990  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.018      0.028           clock pessimism removed " "    23.018      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.998     -0.020           clock uncertainty " "    22.998     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.949     -0.049     uTsu  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "    22.949     -0.049     uTsu  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.093 " "Data Arrival Time  :     5.093" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.949 " "Data Required Time :    22.949" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.856  " "Slack              :    17.856 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229399 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166229399 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.587 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.587" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229446 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166229446 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.587  " "Path #1: Removal slack is 1.587 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.702      2.702  R        clock network delay " "     2.702      2.702  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.915      0.213     uTco  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     2.915      0.213     uTco  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.915      0.000 FF  CELL  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     2.915      0.000 FF  CELL  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.769      0.854 FF    IC  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.769      0.854 FF    IC  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.818      1.049 FR  CELL  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     4.818      1.049 FR  CELL  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.091      3.091  R        clock network delay " "     3.091      3.091  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063     -0.028           clock pessimism removed " "     3.063     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063      0.000           clock uncertainty " "     3.063      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.168      uTh  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     3.231      0.168      uTh  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.818 " "Data Arrival Time  :     4.818" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.231 " "Data Required Time :     3.231" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.587  " "Slack              :     1.587 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166229447 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166229447 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639166229448 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "regID_EX:ID_EX_stage\|dffg:ID_EX_DmemRead_reg\|s_Q " "Node: regID_EX:ID_EX_stage\|dffg:ID_EX_DmemRead_reg\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch hazard_control:HazardDetectionUnit\|o_IF_ID_Flush regID_EX:ID_EX_stage\|dffg:ID_EX_DmemRead_reg\|s_Q " "Latch hazard_control:HazardDetectionUnit\|o_IF_ID_Flush is being clocked by regID_EX:ID_EX_stage\|dffg:ID_EX_DmemRead_reg\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639166230555 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639166230555 "|MIPS_Processor|regID_EX:ID_EX_stage|dffg:ID_EX_DmemRead_reg|s_Q"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.890 " "Worst-case setup slack is 3.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166230931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166230931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.890               0.000 iCLK  " "    3.890               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166230931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166230931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166231184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166231184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 iCLK  " "    0.162               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166231184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166231184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.819 " "Worst-case recovery slack is 18.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166231259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166231259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.819               0.000 iCLK  " "   18.819               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166231259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166231259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.843 " "Worst-case removal slack is 0.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166231339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166231339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 iCLK  " "    0.843               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166231339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166231339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.364 " "Worst-case minimum pulse width slack is 9.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166231403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166231403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.364               0.000 iCLK  " "    9.364               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639166231403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639166231403 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.890 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.890" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166233550 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.890  " "Path #1: Setup slack is 3.890 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RegFile32x32b:RegFile0\|register_N:reg23\|dffg:\\G_N_Register:16:r1\|s_Q " "From Node    : RegFile32x32b:RegFile0\|register_N:reg23\|dffg:\\G_N_Register:16:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q " "To Node      : pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.026      2.026  F        clock network delay " "    12.026      2.026  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.131      0.105     uTco  RegFile32x32b:RegFile0\|register_N:reg23\|dffg:\\G_N_Register:16:r1\|s_Q " "    12.131      0.105     uTco  RegFile32x32b:RegFile0\|register_N:reg23\|dffg:\\G_N_Register:16:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.131      0.000 FF  CELL  RegFile0\|reg23\|\\G_N_Register:16:r1\|s_Q\|q " "    12.131      0.000 FF  CELL  RegFile0\|reg23\|\\G_N_Register:16:r1\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.009      0.878 FF    IC  RegFile0\|mux0\|Mux15~7\|dataa " "    13.009      0.878 FF    IC  RegFile0\|mux0\|Mux15~7\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.188      0.179 FF  CELL  RegFile0\|mux0\|Mux15~7\|combout " "    13.188      0.179 FF  CELL  RegFile0\|mux0\|Mux15~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.374      0.186 FF    IC  RegFile0\|mux0\|Mux15~8\|datad " "    13.374      0.186 FF    IC  RegFile0\|mux0\|Mux15~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.437      0.063 FF  CELL  RegFile0\|mux0\|Mux15~8\|combout " "    13.437      0.063 FF  CELL  RegFile0\|mux0\|Mux15~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.000      0.563 FF    IC  RegFile0\|mux0\|Mux15~9\|datad " "    14.000      0.563 FF    IC  RegFile0\|mux0\|Mux15~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.063      0.063 FF  CELL  RegFile0\|mux0\|Mux15~9\|combout " "    14.063      0.063 FF  CELL  RegFile0\|mux0\|Mux15~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.174      0.111 FF    IC  RegFile0\|mux0\|Mux15~19\|datac " "    14.174      0.111 FF    IC  RegFile0\|mux0\|Mux15~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.307      0.133 FF  CELL  RegFile0\|mux0\|Mux15~19\|combout " "    14.307      0.133 FF  CELL  RegFile0\|mux0\|Mux15~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.887      0.580 FF    IC  ForwardMux_C\|Mux15~0\|datad " "    14.887      0.580 FF    IC  ForwardMux_C\|Mux15~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.950      0.063 FF  CELL  ForwardMux_C\|Mux15~0\|combout " "    14.950      0.063 FF  CELL  ForwardMux_C\|Mux15~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.059      0.109 FF    IC  ForwardMux_C\|Mux15~1\|datad " "    15.059      0.109 FF    IC  ForwardMux_C\|Mux15~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.122      0.063 FF  CELL  ForwardMux_C\|Mux15~1\|combout " "    15.122      0.063 FF  CELL  ForwardMux_C\|Mux15~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.236      0.114 FF    IC  Eq0\|nor0\|o_F~10\|datac " "    15.236      0.114 FF    IC  Eq0\|nor0\|o_F~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.369      0.133 FF  CELL  Eq0\|nor0\|o_F~10\|combout " "    15.369      0.133 FF  CELL  Eq0\|nor0\|o_F~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.665      0.296 FF    IC  Eq0\|nor0\|o_F~23\|datac " "    15.665      0.296 FF    IC  Eq0\|nor0\|o_F~23\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.798      0.133 FF  CELL  Eq0\|nor0\|o_F~23\|combout " "    15.798      0.133 FF  CELL  Eq0\|nor0\|o_F~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.904      0.106 FF    IC  Eq0\|nor0\|o_F~24\|datad " "    15.904      0.106 FF    IC  Eq0\|nor0\|o_F~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.967      0.063 FF  CELL  Eq0\|nor0\|o_F~24\|combout " "    15.967      0.063 FF  CELL  Eq0\|nor0\|o_F~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.103      0.136 FF    IC  Eq0\|nor0\|o_F~22\|dataa " "    16.103      0.136 FF    IC  Eq0\|nor0\|o_F~22\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.296      0.193 FF  CELL  Eq0\|nor0\|o_F~22\|combout " "    16.296      0.193 FF  CELL  Eq0\|nor0\|o_F~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.404      0.108 FF    IC  HazardDetectionUnit\|logic~8\|datad " "    16.404      0.108 FF    IC  HazardDetectionUnit\|logic~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.467      0.063 FF  CELL  HazardDetectionUnit\|logic~8\|combout " "    16.467      0.063 FF  CELL  HazardDetectionUnit\|logic~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.576      0.109 FF    IC  HazardDetectionUnit\|logic~9\|datad " "    16.576      0.109 FF    IC  HazardDetectionUnit\|logic~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.639      0.063 FF  CELL  HazardDetectionUnit\|logic~9\|combout " "    16.639      0.063 FF  CELL  HazardDetectionUnit\|logic~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.055      0.416 FF    IC  PC\|\\G_N_Register:0:r1\|s_Q~0\|datad " "    17.055      0.416 FF    IC  PC\|\\G_N_Register:0:r1\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.127      0.072 FR  CELL  PC\|\\G_N_Register:0:r1\|s_Q~0\|combout " "    17.127      0.072 FR  CELL  PC\|\\G_N_Register:0:r1\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.217      0.090 RR    IC  PC\|\\G_N_Register:0:r1\|s_Q~1\|datad " "    17.217      0.090 RR    IC  PC\|\\G_N_Register:0:r1\|s_Q~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.283      0.066 RF  CELL  PC\|\\G_N_Register:0:r1\|s_Q~1\|combout " "    17.283      0.066 RF  CELL  PC\|\\G_N_Register:0:r1\|s_Q~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.393      0.110 FF    IC  PC\|\\G_N_Register:1:r1\|s_Q\|ena " "    17.393      0.110 FF    IC  PC\|\\G_N_Register:1:r1\|s_Q\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.716      0.323 FF  CELL  pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q " "    17.716      0.323 FF  CELL  pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.600      1.600  R        clock network delay " "    21.600      1.600  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.619      0.019           clock pessimism removed " "    21.619      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.599     -0.020           clock uncertainty " "    21.599     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.606      0.007     uTsu  pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q " "    21.606      0.007     uTsu  pc_register_32:PC\|dffg:\\G_N_Register:1:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.716 " "Data Arrival Time  :    17.716" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.606 " "Data Required Time :    21.606" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.890  " "Slack              :     3.890 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233550 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166233550 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166233820 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.162  " "Path #1: Hold slack is 0.162 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regEX_MEM:EX_MEM_stage\|register_N:EX_MEM_ALUOut_reg\|dffg:\\G_N_Register:10:r1\|s_Q " "From Node    : regEX_MEM:EX_MEM_stage\|register_N:EX_MEM_ALUOut_reg\|dffg:\\G_N_Register:10:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_address_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.591      1.591  R        clock network delay " "     1.591      1.591  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      0.105     uTco  regEX_MEM:EX_MEM_stage\|register_N:EX_MEM_ALUOut_reg\|dffg:\\G_N_Register:10:r1\|s_Q " "     1.696      0.105     uTco  regEX_MEM:EX_MEM_stage\|register_N:EX_MEM_ALUOut_reg\|dffg:\\G_N_Register:10:r1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      0.000 RR  CELL  EX_MEM_stage\|EX_MEM_ALUOut_reg\|\\G_N_Register:10:r1\|s_Q\|q " "     1.696      0.000 RR  CELL  EX_MEM_stage\|EX_MEM_ALUOut_reg\|\\G_N_Register:10:r1\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.056      0.360 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portaaddr\[8\] " "     2.056      0.360 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portaaddr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.093      0.037 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.093      0.037 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.847      1.847  R        clock network delay " "     1.847      1.847  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.827     -0.020           clock pessimism removed " "     1.827     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.827      0.000           clock uncertainty " "     1.827      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.931      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.931      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.093 " "Data Arrival Time  :     2.093" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.931 " "Data Required Time :     1.931" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.162  " "Slack              :     0.162 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233820 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166233820 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.819 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.819" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233866 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166233866 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.819  " "Path #1: Recovery slack is 18.819 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      1.653  R        clock network delay " "     1.653      1.653  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.758      0.105     uTco  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     1.758      0.105     uTco  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.758      0.000 FF  CELL  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.758      0.000 FF  CELL  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.300      0.542 FF    IC  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.300      0.542 FF    IC  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.911      0.611 FR  CELL  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     2.911      0.611 FR  CELL  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.755      1.755  R        clock network delay " "    21.755      1.755  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.775      0.020           clock pessimism removed " "    21.775      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.755     -0.020           clock uncertainty " "    21.755     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.730     -0.025     uTsu  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "    21.730     -0.025     uTsu  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.911 " "Data Arrival Time  :     2.911" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.730 " "Data Required Time :    21.730" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.819  " "Slack              :    18.819 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233867 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166233867 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.843 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166233910 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.843  " "Path #1: Removal slack is 0.843 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.591      1.591  R        clock network delay " "     1.591      1.591  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      0.105     uTco  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     1.696      0.105     uTco  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      0.000 RR  CELL  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.696      0.000 RR  CELL  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.157      0.461 RR    IC  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.157      0.461 RR    IC  ID_EX_stage\|ID_EX_MemtoReg_reg\|\\G_N_Register:1:r1\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.737      0.580 RF  CELL  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     2.737      0.580 RF  CELL  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.824      1.824  R        clock network delay " "     1.824      1.824  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.804     -0.020           clock pessimism removed " "     1.804     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.804      0.000           clock uncertainty " "     1.804      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.894      0.090      uTh  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     1.894      0.090      uTh  regID_EX:ID_EX_stage\|register_N:ID_EX_MemtoReg_reg\|dffg:\\G_N_Register:1:r1\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.737 " "Data Arrival Time  :     2.737" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.894 " "Data Required Time :     1.894" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.843  " "Slack              :     0.843 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639166233910 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639166233910 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639166237547 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639166240438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1227 " "Peak virtual memory: 1227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639166240821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 13:57:20 2021 " "Processing ended: Fri Dec 10 13:57:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639166240821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639166240821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639166240821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639166240821 ""}
