// Seed: 3944107128
module module_0;
  assign id_1[1] = 1 & 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wire id_4,
    input uwire id_5,
    output uwire id_6,
    output uwire id_7,
    input supply0 id_8,
    input tri id_9,
    input wor id_10,
    input wire id_11,
    input tri id_12,
    input tri1 id_13,
    input tri1 id_14,
    input wand id_15,
    output tri id_16,
    input wand id_17
    , id_31,
    output supply1 id_18,
    output tri1 id_19,
    input supply0 id_20,
    input tri0 id_21,
    output uwire id_22,
    input wor id_23
    , id_32,
    input wor id_24,
    input tri1 id_25,
    input tri1 id_26,
    input wand id_27,
    input uwire id_28,
    input supply0 id_29
);
  wire id_33;
  module_0();
  assign id_31 = 1'd0;
  wire id_34;
  assign id_16 = 1 == id_31;
endmodule
