<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500/data/xmlReport9k.dtd">
<document><ascFile>counter.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500/data/xc9572.chp</devFile><mfdFile>counter.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 5-19-2018" design="counter" device="XC9572" eqnType="1" pkg="PC44" speed="-7" status="1" statusStr="Successful" swVersion="P.20131013" time="  5:39PM" version="1.0"/><inputs id="UP_DOWN"/><inputs id="Q0PIN_SPECSIG" userloc="1"/><inputs id="Q1PIN_SPECSIG" userloc="24"/><inputs id="Q2PIN_SPECSIG" userloc="11"/><global_inputs id="C" pinnum="GCK1" use="GCK1" userloc="5"/><global_inputs id="CLR" pinnum="GSR" use="GSR" userloc="39"/><pin id="FB1_MC2_PIN1" pinnum="1" signal="Q0_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC5_PIN2" pinnum="2"/><pin id="FB1_MC6_PIN3" pinnum="3"/><pin id="FB1_MC8_PIN4" pinnum="4"/><pin id="FB1_MC9_PIN5" pinnum="5" signal="C" use="GCK"/><pin id="FB1_MC11_PIN6" pinnum="6"/><pin id="FB1_MC14_PIN7" pinnum="7"/><pin id="FB1_MC15_PIN8" pinnum="8"/><pin id="FB1_MC17_PIN9" pinnum="9"/><pin id="FB2_MC2_PIN35" pinnum="35" signal="Q3_SPECSIG" use="O"/><pin id="FB2_MC5_PIN36" pinnum="36"/><pin id="FB2_MC6_PIN37" pinnum="37"/><pin id="FB2_MC8_PIN38" pinnum="38" signal="UP_DOWN" use="I"/><pin id="FB2_MC9_PIN39" pinnum="39" signal="CLR" use="GSR"/><pin id="FB2_MC11_PIN40" pinnum="40"/><pin id="FB2_MC14_PIN42" pinnum="42"/><pin id="FB2_MC15_PIN43" pinnum="43"/><pin id="FB2_MC17_PIN44" pinnum="44"/><pin id="FB3_MC2_PIN11" pinnum="11" signal="Q2_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC5_PIN12" pinnum="12"/><pin id="FB3_MC8_PIN13" pinnum="13"/><pin id="FB3_MC9_PIN14" pinnum="14"/><pin id="FB3_MC11_PIN18" pinnum="18"/><pin id="FB3_MC14_PIN19" pinnum="19"/><pin id="FB3_MC15_PIN20" pinnum="20"/><pin id="FB3_MC17_PIN22" pinnum="22"/><pin id="FB4_MC2_PIN24" pinnum="24" signal="Q1_SPECSIG" use="IO_SPECSIG"/><pin id="FB4_MC5_PIN25" pinnum="25"/><pin id="FB4_MC8_PIN26" pinnum="26"/><pin id="FB4_MC9_PIN27" pinnum="27"/><pin id="FB4_MC11_PIN28" pinnum="28"/><pin id="FB4_MC14_PIN29" pinnum="29"/><pin id="FB4_MC15_PIN33" pinnum="33"/><pin id="FB4_MC17_PIN34" pinnum="34"/><fblock id="FB1" inputUse="0" pinUse="1"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1" sigUse="0" signal="Q0_SPECSIG"/><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN2"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN3"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN4"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN5"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN6"/><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN7"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN8"/><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN9"/><macrocell id="FB1_MC18"/><equation id="Q0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="C"/></clk><reset><fastsig signal="CLR"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="4" pinUse="2"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN35" sigUse="4" signal="Q3_SPECSIG"><pterms pt1="FB2_2_1" pt2="FB2_2_2"/></macrocell><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN36"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN37"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN38"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN39"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN40"/><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN42"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN43"/><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN44"/><macrocell id="FB2_MC18"/><fbinput fbk="PIN" id="FB2_I1" signal="Q0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I2" signal="Q1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I3" signal="Q2PIN_SPECSIG"/><fbinput id="FB2_I4" signal="UP_DOWN"/><pterm id="FB2_2_1"><signal id="UP_DOWN"/><signal id="Q0PIN_SPECSIG"/><signal id="Q1PIN_SPECSIG"/><signal id="Q2PIN_SPECSIG"/></pterm><pterm id="FB2_2_2"><signal id="UP_DOWN" negated="ON"/><signal id="Q0PIN_SPECSIG" negated="ON"/><signal id="Q1PIN_SPECSIG" negated="ON"/><signal id="Q2PIN_SPECSIG" negated="ON"/></pterm><equation id="Q3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_2_1"/><eq_pterm ptindx="FB2_2_2"/></d2><clk><fastsig signal="C"/></clk><reset><fastsig signal="CLR"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB3" inputUse="3" pinUse="1"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN11" sigUse="3" signal="Q2_SPECSIG"><pterms pt1="FB3_2_1" pt2="FB3_2_2"/></macrocell><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN12"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN13"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN14"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN18"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN19"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN20"/><macrocell id="FB3_MC16"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN22"/><macrocell id="FB3_MC18"/><fbinput fbk="PIN" id="FB3_I1" signal="Q0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I2" signal="Q1PIN_SPECSIG"/><fbinput id="FB3_I3" signal="UP_DOWN"/><pterm id="FB3_2_1"><signal id="UP_DOWN"/><signal id="Q0PIN_SPECSIG"/><signal id="Q1PIN_SPECSIG"/></pterm><pterm id="FB3_2_2"><signal id="UP_DOWN" negated="ON"/><signal id="Q0PIN_SPECSIG" negated="ON"/><signal id="Q1PIN_SPECSIG" negated="ON"/></pterm><equation id="Q2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_2_1"/><eq_pterm ptindx="FB3_2_2"/></d2><clk><fastsig signal="C"/></clk><reset><fastsig signal="CLR"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="2" pinUse="1"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN24" sigUse="2" signal="Q1_SPECSIG"><pterms pt1="FB4_2_1" pt2="FB4_2_2"/></macrocell><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN25"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN26"/><macrocell id="FB4_MC9" pin="FB4_MC9_PIN27"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN28"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN29"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN33"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN34"/><macrocell id="FB4_MC18"/><fbinput fbk="PIN" id="FB4_I1" signal="Q0PIN_SPECSIG"/><fbinput id="FB4_I2" signal="UP_DOWN"/><pterm id="FB4_2_1"><signal id="UP_DOWN"/><signal id="Q0PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_2_2"><signal id="UP_DOWN" negated="ON"/><signal id="Q0PIN_SPECSIG"/></pterm><equation id="Q1_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB4_2_1"/><eq_pterm ptindx="FB4_2_2"/></d2><clk><fastsig signal="C"/></clk><reset><fastsig signal="CLR"/></reset><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'counter.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="36" keepio="OFF" loc="ON" localfbk="ON" mlopt="ON" optimize="SPEED" part="xc9572-7-PC44" pinfbk="ON" power="STD" prld="LOW" pterms="25" slew="FAST" uim="ON" unused="OFF" wysiwyg="OFF"/><specSig signal="Q0PIN_SPECSIG" value="Q&lt;0&gt;.PIN"/><specSig signal="Q1PIN_SPECSIG" value="Q&lt;1&gt;.PIN"/><specSig signal="Q2PIN_SPECSIG" value="Q&lt;2&gt;.PIN"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="Q0_SPECSIG" value="Q&lt;0&gt;"/><specSig signal="Q3_SPECSIG" value="Q&lt;3&gt;"/><specSig signal="Q2_SPECSIG" value="Q&lt;2&gt;"/><specSig signal="Q1_SPECSIG" value="Q&lt;1&gt;"/></document>
