{
  "module_name": "sil-sii8620.h",
  "hash_id": "87c9ca9cacc7b5cd29906d74fe0cbf78884cd3323f55f8b8ca331041125bbd08",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/bridge/sil-sii8620.h",
  "human_readable_source": " \n \n\n#ifndef __SIL_SII8620_H__\n#define __SIL_SII8620_H__\n\n \n#define REG_VND_IDL\t\t\t\t0x0000\n\n \n#define REG_VND_IDH\t\t\t\t0x0001\n\n \n#define REG_DEV_IDL\t\t\t\t0x0002\n\n \n#define REG_DEV_IDH\t\t\t\t0x0003\n\n \n#define REG_DEV_REV\t\t\t\t0x0004\n\n \n#define REG_OTP_DBYTE510\t\t\t0x0006\n\n \n#define REG_SYS_CTRL1\t\t\t\t0x0008\n#define BIT_SYS_CTRL1_OTPVMUTEOVR_SET\t\tBIT(7)\n#define BIT_SYS_CTRL1_VSYNCPIN\t\t\tBIT(6)\n#define BIT_SYS_CTRL1_OTPADROPOVR_SET\t\tBIT(5)\n#define BIT_SYS_CTRL1_BLOCK_DDC_BY_HPD\t\tBIT(4)\n#define BIT_SYS_CTRL1_OTP2XVOVR_EN\t\tBIT(3)\n#define BIT_SYS_CTRL1_OTP2XAOVR_EN\t\tBIT(2)\n#define BIT_SYS_CTRL1_TX_CTRL_HDMI\t\tBIT(1)\n#define BIT_SYS_CTRL1_OTPAMUTEOVR_SET\t\tBIT(0)\n\n \n#define REG_DPD\t\t\t\t\t0x000b\n#define BIT_DPD_PWRON_PLL\t\t\tBIT(7)\n#define BIT_DPD_PDNTX12\t\t\t\tBIT(6)\n#define BIT_DPD_PDNRX12\t\t\t\tBIT(5)\n#define BIT_DPD_OSC_EN\t\t\t\tBIT(4)\n#define BIT_DPD_PWRON_HSIC\t\t\tBIT(3)\n#define BIT_DPD_PDIDCK_N\t\t\tBIT(2)\n#define BIT_DPD_PD_MHL_CLK_N\t\t\tBIT(1)\n\n \n#define REG_DCTL\t\t\t\t0x000d\n#define BIT_DCTL_TDM_LCLK_PHASE\t\t\tBIT(7)\n#define BIT_DCTL_HSIC_CLK_PHASE\t\t\tBIT(6)\n#define BIT_DCTL_CTS_TCK_PHASE\t\t\tBIT(5)\n#define BIT_DCTL_EXT_DDC_SEL\t\t\tBIT(4)\n#define BIT_DCTL_TRANSCODE\t\t\tBIT(3)\n#define BIT_DCTL_HSIC_RX_STROBE_PHASE\t\tBIT(2)\n#define BIT_DCTL_HSIC_TX_BIST_START_SEL\t\tBIT(1)\n#define BIT_DCTL_TCLKNX_PHASE\t\t\tBIT(0)\n\n \n#define REG_PWD_SRST\t\t\t\t0x000e\n#define BIT_PWD_SRST_COC_DOC_RST\t\tBIT(7)\n#define BIT_PWD_SRST_CBUS_RST_SW\t\tBIT(6)\n#define BIT_PWD_SRST_CBUS_RST_SW_EN\t\tBIT(5)\n#define BIT_PWD_SRST_MHLFIFO_RST\t\tBIT(4)\n#define BIT_PWD_SRST_CBUS_RST\t\t\tBIT(3)\n#define BIT_PWD_SRST_SW_RST_AUTO\t\tBIT(2)\n#define BIT_PWD_SRST_HDCP2X_SW_RST\t\tBIT(1)\n#define BIT_PWD_SRST_SW_RST\t\t\tBIT(0)\n\n \n#define REG_AKSV_1\t\t\t\t0x001d\n\n \n#define REG_H_RESL\t\t\t\t0x003a\n\n \n#define REG_VID_MODE\t\t\t\t0x004a\n#define BIT_VID_MODE_M1080P\t\t\tBIT(6)\n\n \n#define REG_VID_OVRRD\t\t\t\t0x0051\n#define BIT_VID_OVRRD_PP_AUTO_DISABLE\t\tBIT(7)\n#define BIT_VID_OVRRD_M1080P_OVRRD\t\tBIT(6)\n#define BIT_VID_OVRRD_MINIVSYNC_ON\t\tBIT(5)\n#define BIT_VID_OVRRD_3DCONV_EN_FRAME_PACK\tBIT(4)\n#define BIT_VID_OVRRD_ENABLE_AUTO_PATH_EN\tBIT(3)\n#define BIT_VID_OVRRD_ENRGB2YCBCR_OVRRD\t\tBIT(2)\n#define BIT_VID_OVRRD_ENDOWNSAMPLE_OVRRD\tBIT(0)\n\n \n#define REG_PAGE_MHLSPEC_ADDR\t\t\t0x0057\n#define REG_PAGE7_ADDR\t\t\t\t0x0058\n#define REG_PAGE8_ADDR\t\t\t\t0x005c\n\n \n#define REG_FAST_INTR_STAT\t\t\t0x005f\n#define LEN_FAST_INTR_STAT\t\t\t7\n#define BIT_FAST_INTR_STAT_TIMR\t\t\t8\n#define BIT_FAST_INTR_STAT_INT2\t\t\t9\n#define BIT_FAST_INTR_STAT_DDC\t\t\t10\n#define BIT_FAST_INTR_STAT_SCDT\t\t\t11\n#define BIT_FAST_INTR_STAT_INFR\t\t\t13\n#define BIT_FAST_INTR_STAT_EDID\t\t\t14\n#define BIT_FAST_INTR_STAT_HDCP\t\t\t15\n#define BIT_FAST_INTR_STAT_MSC\t\t\t16\n#define BIT_FAST_INTR_STAT_MERR\t\t\t17\n#define BIT_FAST_INTR_STAT_G2WB\t\t\t18\n#define BIT_FAST_INTR_STAT_G2WB_ERR\t\t19\n#define BIT_FAST_INTR_STAT_DISC\t\t\t28\n#define BIT_FAST_INTR_STAT_BLOCK\t\t30\n#define BIT_FAST_INTR_STAT_LTRN\t\t\t31\n#define BIT_FAST_INTR_STAT_HDCP2\t\t32\n#define BIT_FAST_INTR_STAT_TDM\t\t\t42\n#define BIT_FAST_INTR_STAT_COC\t\t\t51\n\n \n#define REG_GPIO_CTRL1\t\t\t\t0x006e\n#define BIT_CTRL1_GPIO_I_8\t\t\tBIT(5)\n#define BIT_CTRL1_GPIO_OEN_8\t\t\tBIT(4)\n#define BIT_CTRL1_GPIO_I_7\t\t\tBIT(3)\n#define BIT_CTRL1_GPIO_OEN_7\t\t\tBIT(2)\n#define BIT_CTRL1_GPIO_I_6\t\t\tBIT(1)\n#define BIT_CTRL1_GPIO_OEN_6\t\t\tBIT(0)\n\n \n#define REG_INT_CTRL\t\t\t\t0x006f\n#define BIT_INT_CTRL_SOFTWARE_WP\t\tBIT(7)\n#define BIT_INT_CTRL_INTR_OD\t\t\tBIT(2)\n#define BIT_INT_CTRL_INTR_POLARITY\t\tBIT(1)\n\n \n#define REG_INTR_STATE\t\t\t\t0x0070\n#define BIT_INTR_STATE_INTR_STATE\t\tBIT(0)\n\n \n#define REG_INTR1\t\t\t\t0x0071\n\n \n#define REG_INTR2\t\t\t\t0x0072\n\n \n#define REG_INTR3\t\t\t\t0x0073\n#define BIT_DDC_CMD_DONE\t\t\tBIT(3)\n\n \n#define REG_INTR5\t\t\t\t0x0074\n\n \n#define REG_INTR1_MASK\t\t\t\t0x0075\n\n \n#define REG_INTR2_MASK\t\t\t\t0x0076\n\n \n#define REG_INTR3_MASK\t\t\t\t0x0077\n\n \n#define REG_INTR5_MASK\t\t\t\t0x0078\n#define BIT_INTR_SCDT_CHANGE\t\t\tBIT(0)\n\n \n#define REG_HPD_CTRL\t\t\t\t0x0079\n#define BIT_HPD_CTRL_HPD_DS_SIGNAL\t\tBIT(7)\n#define BIT_HPD_CTRL_HPD_OUT_OD_EN\t\tBIT(6)\n#define BIT_HPD_CTRL_HPD_HIGH\t\t\tBIT(5)\n#define BIT_HPD_CTRL_HPD_OUT_OVR_EN\t\tBIT(4)\n#define BIT_HPD_CTRL_GPIO_I_1\t\t\tBIT(3)\n#define BIT_HPD_CTRL_GPIO_OEN_1\t\t\tBIT(2)\n#define BIT_HPD_CTRL_GPIO_I_0\t\t\tBIT(1)\n#define BIT_HPD_CTRL_GPIO_OEN_0\t\t\tBIT(0)\n\n \n#define REG_GPIO_CTRL\t\t\t\t0x007a\n#define BIT_CTRL_GPIO_I_5\t\t\tBIT(7)\n#define BIT_CTRL_GPIO_OEN_5\t\t\tBIT(6)\n#define BIT_CTRL_GPIO_I_4\t\t\tBIT(5)\n#define BIT_CTRL_GPIO_OEN_4\t\t\tBIT(4)\n#define BIT_CTRL_GPIO_I_3\t\t\tBIT(3)\n#define BIT_CTRL_GPIO_OEN_3\t\t\tBIT(2)\n#define BIT_CTRL_GPIO_I_2\t\t\tBIT(1)\n#define BIT_CTRL_GPIO_OEN_2\t\t\tBIT(0)\n\n \n#define REG_INTR7\t\t\t\t0x007b\n\n \n#define REG_INTR8\t\t\t\t0x007c\n\n \n#define REG_INTR7_MASK\t\t\t\t0x007d\n\n \n#define REG_INTR8_MASK\t\t\t\t0x007e\n#define BIT_CEA_NEW_VSI\t\t\t\tBIT(2)\n#define BIT_CEA_NEW_AVI\t\t\t\tBIT(1)\n\n \n#define REG_TMDS_CCTRL\t\t\t\t0x0080\n#define BIT_TMDS_CCTRL_TMDS_OE\t\t\tBIT(4)\n\n \n#define REG_TMDS_CTRL4\t\t\t\t0x0085\n#define BIT_TMDS_CTRL4_SCDT_CKDT_SEL\t\tBIT(1)\n#define BIT_TMDS_CTRL4_TX_EN_BY_SCDT\t\tBIT(0)\n\n \n#define REG_BIST_CTRL\t\t\t\t0x00bb\n#define BIT_RXBIST_VGB_EN\t\t\tBIT(7)\n#define BIT_TXBIST_VGB_EN\t\t\tBIT(6)\n#define BIT_BIST_START_SEL\t\t\tBIT(5)\n#define BIT_BIST_START_BIT\t\t\tBIT(4)\n#define BIT_BIST_ALWAYS_ON\t\t\tBIT(3)\n#define BIT_BIST_TRANS\t\t\t\tBIT(2)\n#define BIT_BIST_RESET\t\t\t\tBIT(1)\n#define BIT_BIST_EN\t\t\t\tBIT(0)\n\n \n#define REG_BIST_TEST_SEL\t\t\t0x00bd\n#define MSK_BIST_TEST_SEL_BIST_PATT_SEL\t\t0x0f\n\n \n#define REG_BIST_VIDEO_MODE\t\t\t0x00be\n#define MSK_BIST_VIDEO_MODE_BIST_VIDEO_MODE_3_0\t0x0f\n\n \n#define REG_BIST_DURATION_0\t\t\t0x00bf\n\n \n#define REG_BIST_DURATION_1\t\t\t0x00c0\n\n \n#define REG_BIST_DURATION_2\t\t\t0x00c1\n\n \n#define REG_BIST_8BIT_PATTERN\t\t\t0x00c2\n\n \n#define REG_LM_DDC\t\t\t\t0x00c7\n#define BIT_LM_DDC_SW_TPI_EN_DISABLED\t\tBIT(7)\n\n#define BIT_LM_DDC_VIDEO_MUTE_EN\t\tBIT(5)\n#define BIT_LM_DDC_DDC_TPI_SW\t\t\tBIT(2)\n#define BIT_LM_DDC_DDC_GRANT\t\t\tBIT(1)\n#define BIT_LM_DDC_DDC_GPU_REQUEST\t\tBIT(0)\n\n \n#define REG_DDC_MANUAL\t\t\t\t0x00ec\n#define BIT_DDC_MANUAL_MAN_DDC\t\t\tBIT(7)\n#define BIT_DDC_MANUAL_VP_SEL\t\t\tBIT(6)\n#define BIT_DDC_MANUAL_DSDA\t\t\tBIT(5)\n#define BIT_DDC_MANUAL_DSCL\t\t\tBIT(4)\n#define BIT_DDC_MANUAL_GCP_HW_CTL_EN\t\tBIT(3)\n#define BIT_DDC_MANUAL_DDCM_ABORT_WP\t\tBIT(2)\n#define BIT_DDC_MANUAL_IO_DSDA\t\t\tBIT(1)\n#define BIT_DDC_MANUAL_IO_DSCL\t\t\tBIT(0)\n\n \n#define REG_DDC_ADDR\t\t\t\t0x00ed\n#define MSK_DDC_ADDR_DDC_ADDR\t\t\t0xfe\n\n \n#define REG_DDC_SEGM\t\t\t\t0x00ee\n\n \n#define REG_DDC_OFFSET\t\t\t\t0x00ef\n\n \n#define REG_DDC_DIN_CNT1\t\t\t0x00f0\n\n \n#define REG_DDC_DIN_CNT2\t\t\t0x00f1\n#define MSK_DDC_DIN_CNT2_DDC_DIN_CNT_9_8\t0x03\n\n \n#define REG_DDC_STATUS\t\t\t\t0x00f2\n#define BIT_DDC_STATUS_DDC_BUS_LOW\t\tBIT(6)\n#define BIT_DDC_STATUS_DDC_NO_ACK\t\tBIT(5)\n#define BIT_DDC_STATUS_DDC_I2C_IN_PROG\t\tBIT(4)\n#define BIT_DDC_STATUS_DDC_FIFO_FULL\t\tBIT(3)\n#define BIT_DDC_STATUS_DDC_FIFO_EMPTY\t\tBIT(2)\n#define BIT_DDC_STATUS_DDC_FIFO_READ_IN_SUE\tBIT(1)\n#define BIT_DDC_STATUS_DDC_FIFO_WRITE_IN_USE\tBIT(0)\n\n \n#define REG_DDC_CMD\t\t\t\t0x00f3\n#define BIT_DDC_CMD_HDCP_DDC_EN\t\t\tBIT(6)\n#define BIT_DDC_CMD_SDA_DEL_EN\t\t\tBIT(5)\n#define BIT_DDC_CMD_DDC_FLT_EN\t\t\tBIT(4)\n\n#define MSK_DDC_CMD_DDC_CMD\t\t\t0x0f\n#define VAL_DDC_CMD_ENH_DDC_READ_NO_ACK\t\t0x04\n#define VAL_DDC_CMD_DDC_CMD_CLEAR_FIFO\t\t0x09\n#define VAL_DDC_CMD_DDC_CMD_ABORT\t\t0x0f\n\n \n#define REG_DDC_DATA\t\t\t\t0x00f4\n\n \n#define REG_DDC_DOUT_CNT\t\t\t0x00f5\n#define BIT_DDC_DOUT_CNT_DDC_DELAY_CNT_8\tBIT(7)\n#define MSK_DDC_DOUT_CNT_DDC_DATA_OUT_CNT\t0x1f\n\n \n#define REG_DDC_DELAY_CNT\t\t\t0x00f6\n\n \n#define REG_TEST_TXCTRL\t\t\t\t0x00f7\n#define BIT_TEST_TXCTRL_RCLK_REF_SEL\t\tBIT(7)\n#define BIT_TEST_TXCTRL_PCLK_REF_SEL\t\tBIT(6)\n#define MSK_TEST_TXCTRL_BYPASS_PLL_CLK\t\t0x3c\n#define BIT_TEST_TXCTRL_HDMI_MODE\t\tBIT(1)\n#define BIT_TEST_TXCTRL_TST_PLLCK\t\tBIT(0)\n\n \n#define REG_PAGE_CBUS_ADDR\t\t\t0x00f8\n\n \n#define REG_PAGE1_ADDR\t\t\t\t0x00fc\n#define REG_PAGE2_ADDR\t\t\t\t0x00fd\n#define REG_PAGE3_ADDR\t\t\t\t0x00fe\n#define REG_HW_TPI_ADDR\t\t\t\t0x00ff\n\n \n#define REG_UTSRST\t\t\t\t0x0100\n#define BIT_UTSRST_FC_SRST\t\t\tBIT(5)\n#define BIT_UTSRST_KEEPER_SRST\t\t\tBIT(4)\n#define BIT_UTSRST_HTX_SRST\t\t\tBIT(3)\n#define BIT_UTSRST_TRX_SRST\t\t\tBIT(2)\n#define BIT_UTSRST_TTX_SRST\t\t\tBIT(1)\n#define BIT_UTSRST_HRX_SRST\t\t\tBIT(0)\n\n \n#define REG_HRXCTRL3\t\t\t\t0x0104\n#define MSK_HRXCTRL3_HRX_AFFCTRL\t\t0xf0\n#define BIT_HRXCTRL3_HRX_OUT_EN\t\t\tBIT(2)\n#define BIT_HRXCTRL3_STATUS_EN\t\t\tBIT(1)\n#define BIT_HRXCTRL3_HRX_STAY_RESET\t\tBIT(0)\n\n \n#define REG_HRXINTL\t\t\t\t0x0111\n#define REG_HRXINTH\t\t\t\t0x0112\n\n \n#define REG_TTXNUMB\t\t\t\t0x0116\n#define MSK_TTXNUMB_TTX_AFFCTRL_3_0\t\t0xf0\n#define BIT_TTXNUMB_TTX_COM1_AT_SYNC_WAIT\tBIT(3)\n#define MSK_TTXNUMB_TTX_NUMBPS\t\t\t0x07\n\n \n#define REG_TTXSPINUMS\t\t\t\t0x0117\n\n \n#define REG_TTXHSICNUMS\t\t\t\t0x0118\n\n \n#define REG_TTXTOTNUMS\t\t\t\t0x0119\n\n \n#define REG_TTXINTL\t\t\t\t0x0136\n#define BIT_TTXINTL_TTX_INTR7\t\t\tBIT(7)\n#define BIT_TTXINTL_TTX_INTR6\t\t\tBIT(6)\n#define BIT_TTXINTL_TTX_INTR5\t\t\tBIT(5)\n#define BIT_TTXINTL_TTX_INTR4\t\t\tBIT(4)\n#define BIT_TTXINTL_TTX_INTR3\t\t\tBIT(3)\n#define BIT_TTXINTL_TTX_INTR2\t\t\tBIT(2)\n#define BIT_TTXINTL_TTX_INTR1\t\t\tBIT(1)\n#define BIT_TTXINTL_TTX_INTR0\t\t\tBIT(0)\n\n \n#define REG_TTXINTH\t\t\t\t0x0137\n#define BIT_TTXINTH_TTX_INTR15\t\t\tBIT(7)\n#define BIT_TTXINTH_TTX_INTR14\t\t\tBIT(6)\n#define BIT_TTXINTH_TTX_INTR13\t\t\tBIT(5)\n#define BIT_TTXINTH_TTX_INTR12\t\t\tBIT(4)\n#define BIT_TTXINTH_TTX_INTR11\t\t\tBIT(3)\n#define BIT_TTXINTH_TTX_INTR10\t\t\tBIT(2)\n#define BIT_TTXINTH_TTX_INTR9\t\t\tBIT(1)\n#define BIT_TTXINTH_TTX_INTR8\t\t\tBIT(0)\n\n \n#define REG_TRXCTRL\t\t\t\t0x013b\n#define BIT_TRXCTRL_TRX_CLR_WVALLOW\t\tBIT(4)\n#define BIT_TRXCTRL_TRX_FROM_SE_COC\t\tBIT(3)\n#define MSK_TRXCTRL_TRX_NUMBPS_2_0\t\t0x07\n\n \n#define REG_TRXSPINUMS\t\t\t\t0x013c\n\n \n#define REG_TRXHSICNUMS\t\t\t\t0x013d\n\n \n#define REG_TRXTOTNUMS\t\t\t\t0x013e\n\n \n#define REG_TRXSTA2\t\t\t\t0x015c\n#define MSK_TDM_SYNCHRONIZED\t\t\t0xc0\n#define VAL_TDM_SYNCHRONIZED\t\t\t0x80\n\n \n#define REG_TRXINTL\t\t\t\t0x0163\n\n \n#define REG_TRXINTH\t\t\t\t0x0164\n#define BIT_TDM_INTR_SYNC_DATA\t\t\tBIT(0)\n#define BIT_TDM_INTR_SYNC_WAIT\t\t\tBIT(1)\n\n \n#define REG_TRXINTMH\t\t\t\t0x0166\n\n \n#define REG_HTXCTRL\t\t\t\t0x0169\n#define BIT_HTXCTRL_HTX_ALLSBE_SOP\t\tBIT(4)\n#define BIT_HTXCTRL_HTX_RGDINV_USB\t\tBIT(3)\n#define BIT_HTXCTRL_HTX_RSPTDM_BUSY\t\tBIT(2)\n#define BIT_HTXCTRL_HTX_DRVCONN1\t\tBIT(1)\n#define BIT_HTXCTRL_HTX_DRVRST1\t\t\tBIT(0)\n\n \n#define REG_HTXINTL\t\t\t\t0x017d\n\n \n#define REG_HTXINTH\t\t\t\t0x017e\n\n \n#define REG_KEEPER\t\t\t\t0x0181\n#define MSK_KEEPER_MODE\t\t\t\t0x03\n#define VAL_KEEPER_MODE_HOST\t\t\t0\n#define VAL_KEEPER_MODE_DEVICE\t\t\t2\n\n \n#define REG_FCGC\t\t\t\t0x0183\n#define BIT_FCGC_HSIC_HOSTMODE\t\t\tBIT(1)\n#define BIT_FCGC_HSIC_ENABLE\t\t\tBIT(0)\n\n \n#define REG_FCCTR13\t\t\t\t0x0191\n\n \n#define REG_FCCTR14\t\t\t\t0x0192\n\n \n#define REG_FCCTR15\t\t\t\t0x0193\n\n \n#define REG_FCCTR50\t\t\t\t0x01b6\n\n \n#define REG_FCINTR0\t\t\t\t0x01ec\n#define REG_FCINTR1\t\t\t\t0x01ed\n#define REG_FCINTR2\t\t\t\t0x01ee\n#define REG_FCINTR3\t\t\t\t0x01ef\n#define REG_FCINTR4\t\t\t\t0x01f0\n#define REG_FCINTR5\t\t\t\t0x01f1\n#define REG_FCINTR6\t\t\t\t0x01f2\n#define REG_FCINTR7\t\t\t\t0x01f3\n\n \n#define REG_TDMLLCTL\t\t\t\t0x01fc\n#define MSK_TDMLLCTL_TRX_LL_SEL_MANUAL\t\t0xc0\n#define MSK_TDMLLCTL_TRX_LL_SEL_MODE\t\t0x30\n#define MSK_TDMLLCTL_TTX_LL_SEL_MANUAL\t\t0x0c\n#define BIT_TDMLLCTL_TTX_LL_TIE_LOW\t\tBIT(1)\n#define BIT_TDMLLCTL_TTX_LL_SEL_MODE\t\tBIT(0)\n\n \n#define REG_TMDS0_CCTRL1\t\t\t0x0210\n#define MSK_TMDS0_CCTRL1_TEST_SEL\t\t0xc0\n#define MSK_TMDS0_CCTRL1_CLK1X_CTL\t\t0x30\n\n \n#define REG_TMDS_CLK_EN\t\t\t\t0x0211\n#define BIT_TMDS_CLK_EN_CLK_EN\t\t\tBIT(0)\n\n \n#define REG_TMDS_CH_EN\t\t\t\t0x0212\n#define BIT_TMDS_CH_EN_CH0_EN\t\t\tBIT(4)\n#define BIT_TMDS_CH_EN_CH12_EN\t\t\tBIT(0)\n\n \n#define REG_BGR_BIAS\t\t\t\t0x0215\n#define BIT_BGR_BIAS_BGR_EN\t\t\tBIT(7)\n#define MSK_BGR_BIAS_BIAS_BGR_D\t\t\t0x0f\n\n \n#define REG_ALICE0_BW_I2C\t\t\t0x0231\n\n \n#define REG_ALICE0_ZONE_CTRL\t\t\t0x024c\n#define BIT_ALICE0_ZONE_CTRL_ICRST_N\t\tBIT(7)\n#define BIT_ALICE0_ZONE_CTRL_USE_INT_DIV20\tBIT(6)\n#define MSK_ALICE0_ZONE_CTRL_SZONE_I2C\t\t0x30\n#define MSK_ALICE0_ZONE_CTRL_ZONE_CTRL\t\t0x0f\n\n \n#define REG_ALICE0_MODE_CTRL\t\t\t0x024d\n#define MSK_ALICE0_MODE_CTRL_PLL_MODE_I2C\t0x0c\n#define MSK_ALICE0_MODE_CTRL_DIV20_CTRL\t\t0x03\n\n \n#define REG_MHLTX_CTL6\t\t\t\t0x0285\n#define MSK_MHLTX_CTL6_EMI_SEL\t\t\t0xe0\n#define MSK_MHLTX_CTL6_TX_CLK_SHAPE_9_8\t\t0x03\n\n \n#define REG_PKT_FILTER_0\t\t\t0x0290\n#define BIT_PKT_FILTER_0_DROP_CEA_GAMUT_PKT\tBIT(7)\n#define BIT_PKT_FILTER_0_DROP_CEA_CP_PKT\tBIT(6)\n#define BIT_PKT_FILTER_0_DROP_MPEG_PKT\t\tBIT(5)\n#define BIT_PKT_FILTER_0_DROP_SPIF_PKT\t\tBIT(4)\n#define BIT_PKT_FILTER_0_DROP_AIF_PKT\t\tBIT(3)\n#define BIT_PKT_FILTER_0_DROP_AVI_PKT\t\tBIT(2)\n#define BIT_PKT_FILTER_0_DROP_CTS_PKT\t\tBIT(1)\n#define BIT_PKT_FILTER_0_DROP_GCP_PKT\t\tBIT(0)\n\n \n#define REG_PKT_FILTER_1\t\t\t0x0291\n#define BIT_PKT_FILTER_1_VSI_OVERRIDE_DIS\tBIT(7)\n#define BIT_PKT_FILTER_1_AVI_OVERRIDE_DIS\tBIT(6)\n#define BIT_PKT_FILTER_1_DROP_AUDIO_PKT\t\tBIT(3)\n#define BIT_PKT_FILTER_1_DROP_GEN2_PKT\t\tBIT(2)\n#define BIT_PKT_FILTER_1_DROP_GEN_PKT\t\tBIT(1)\n#define BIT_PKT_FILTER_1_DROP_VSIF_PKT\t\tBIT(0)\n\n \n#define REG_TMDS_CSTAT_P3\t\t\t0x02a0\n#define BIT_TMDS_CSTAT_P3_RX_HDMI_CP_CLR_MUTE\tBIT(7)\n#define BIT_TMDS_CSTAT_P3_RX_HDMI_CP_SET_MUTE\tBIT(6)\n#define BIT_TMDS_CSTAT_P3_RX_HDMI_CP_NEW_CP\tBIT(5)\n#define BIT_TMDS_CSTAT_P3_CLR_AVI\t\tBIT(3)\n#define BIT_TMDS_CSTAT_P3_SCDT_CLR_AVI_DIS\tBIT(2)\n#define BIT_TMDS_CSTAT_P3_SCDT\t\t\tBIT(1)\n#define BIT_TMDS_CSTAT_P3_CKDT\t\t\tBIT(0)\n\n \n#define REG_RX_HDMI_CTRL0\t\t\t0x02a1\n#define BIT_RX_HDMI_CTRL0_BYP_DVIFILT_SYNC\tBIT(5)\n#define BIT_RX_HDMI_CTRL0_HDMI_MODE_EN_ITSELF_CLR BIT(4)\n#define BIT_RX_HDMI_CTRL0_HDMI_MODE_SW_VALUE\tBIT(3)\n#define BIT_RX_HDMI_CTRL0_HDMI_MODE_OVERWRITE\tBIT(2)\n#define BIT_RX_HDMI_CTRL0_RX_HDMI_HDMI_MODE_EN\tBIT(1)\n#define BIT_RX_HDMI_CTRL0_RX_HDMI_HDMI_MODE\tBIT(0)\n\n \n#define REG_RX_HDMI_CTRL2\t\t\t0x02a3\n#define MSK_RX_HDMI_CTRL2_IDLE_CNT\t\t0xf0\n#define VAL_RX_HDMI_CTRL2_IDLE_CNT(n)\t\t((n) << 4)\n#define BIT_RX_HDMI_CTRL2_USE_AV_MUTE\t\tBIT(3)\n#define BIT_RX_HDMI_CTRL2_VSI_MON_SEL_VSI\tBIT(0)\n\n \n#define REG_RX_HDMI_CTRL3\t\t\t0x02a4\n#define MSK_RX_HDMI_CTRL3_PP_MODE_CLK_EN\t0x0f\n\n \n#define REG_RX_HDMI_CLR_BUFFER\t\t\t0x02ac\n#define MSK_RX_HDMI_CLR_BUFFER_AIF4VSI_CMP\t0xc0\n#define BIT_RX_HDMI_CLR_BUFFER_USE_AIF4VSI\tBIT(5)\n#define BIT_RX_HDMI_CLR_BUFFER_VSI_CLR_W_AVI\tBIT(4)\n#define BIT_RX_HDMI_CLR_BUFFER_VSI_IEEE_ID_CHK_EN BIT(3)\n#define BIT_RX_HDMI_CLR_BUFFER_SWAP_VSI_IEEE_ID\tBIT(2)\n#define BIT_RX_HDMI_CLR_BUFFER_AIF_CLR_EN\tBIT(1)\n#define BIT_RX_HDMI_CLR_BUFFER_VSI_CLR_EN\tBIT(0)\n\n \n#define REG_RX_HDMI_MON_PKT_HEADER1\t\t0x02b8\n\n \n#define REG_RX_HDMI_VSIF_MHL_MON\t\t0x02d7\n\n#define MSK_RX_HDMI_VSIF_MHL_MON_RX_HDMI_MHL_3D_FORMAT 0x3c\n#define MSK_RX_HDMI_VSIF_MHL_MON_RX_HDMI_MHL_VID_FORMAT 0x03\n\n \n#define REG_INTR9\t\t\t\t0x02e0\n#define BIT_INTR9_EDID_ERROR\t\t\tBIT(6)\n#define BIT_INTR9_EDID_DONE\t\t\tBIT(5)\n#define BIT_INTR9_DEVCAP_DONE\t\t\tBIT(4)\n\n \n#define REG_INTR9_MASK\t\t\t\t0x02e1\n\n \n#define REG_TPI_CBUS_START\t\t\t0x02e2\n#define BIT_TPI_CBUS_START_RCP_REQ_START\tBIT(7)\n#define BIT_TPI_CBUS_START_RCPK_REPLY_START\tBIT(6)\n#define BIT_TPI_CBUS_START_RCPE_REPLY_START\tBIT(5)\n#define BIT_TPI_CBUS_START_PUT_LINK_MODE_START\tBIT(4)\n#define BIT_TPI_CBUS_START_PUT_DCAPCHG_START\tBIT(3)\n#define BIT_TPI_CBUS_START_PUT_DCAPRDY_START\tBIT(2)\n#define BIT_TPI_CBUS_START_GET_EDID_START_0\tBIT(1)\n#define BIT_TPI_CBUS_START_GET_DEVCAP_START\tBIT(0)\n\n \n#define REG_EDID_CTRL\t\t\t\t0x02e3\n#define BIT_EDID_CTRL_EDID_PRIME_VALID\t\tBIT(7)\n#define BIT_EDID_CTRL_XDEVCAP_EN\t\tBIT(6)\n#define BIT_EDID_CTRL_DEVCAP_SELECT_DEVCAP\tBIT(5)\n#define BIT_EDID_CTRL_EDID_FIFO_ADDR_AUTO\tBIT(4)\n#define BIT_EDID_CTRL_EDID_FIFO_ACCESS_ALWAYS_EN BIT(3)\n#define BIT_EDID_CTRL_EDID_FIFO_BLOCK_SEL\tBIT(2)\n#define BIT_EDID_CTRL_INVALID_BKSV\t\tBIT(1)\n#define BIT_EDID_CTRL_EDID_MODE_EN\t\tBIT(0)\n\n \n#define REG_EDID_FIFO_ADDR\t\t\t0x02e9\n\n \n#define REG_EDID_FIFO_WR_DATA\t\t\t0x02ea\n\n \n#define REG_EDID_FIFO_ADDR_MON\t\t\t0x02eb\n\n \n#define REG_EDID_FIFO_RD_DATA\t\t\t0x02ec\n\n \n#define REG_EDID_START_EXT\t\t\t0x02ed\n\n \n#define REG_TX_IP_BIST_CNTLSTA\t\t\t0x02f2\n#define BIT_TX_IP_BIST_CNTLSTA_TXBIST_QUARTER_CLK_SEL BIT(6)\n#define BIT_TX_IP_BIST_CNTLSTA_TXBIST_DONE\tBIT(5)\n#define BIT_TX_IP_BIST_CNTLSTA_TXBIST_ON\tBIT(4)\n#define BIT_TX_IP_BIST_CNTLSTA_TXBIST_RUN\tBIT(3)\n#define BIT_TX_IP_BIST_CNTLSTA_TXCLK_HALF_SEL\tBIT(2)\n#define BIT_TX_IP_BIST_CNTLSTA_TXBIST_EN\tBIT(1)\n#define BIT_TX_IP_BIST_CNTLSTA_TXBIST_SEL\tBIT(0)\n\n \n#define REG_TX_IP_BIST_INST_LOW\t\t\t0x02f3\n#define REG_TX_IP_BIST_INST_HIGH\t\t0x02f4\n\n \n#define REG_TX_IP_BIST_PAT_LOW\t\t\t0x02f5\n#define REG_TX_IP_BIST_PAT_HIGH\t\t\t0x02f6\n\n \n#define REG_TX_IP_BIST_CONF_LOW\t\t\t0x02f7\n#define REG_TX_IP_BIST_CONF_HIGH\t\t0x02f8\n\n \n#define REG_GENCTL\t\t\t\t0x0300\n#define BIT_GENCTL_SPEC_TRANS_DIS\t\tBIT(7)\n#define BIT_GENCTL_DIS_XMIT_ERR_STATE\t\tBIT(6)\n#define BIT_GENCTL_SPI_MISO_EDGE\t\tBIT(5)\n#define BIT_GENCTL_SPI_MOSI_EDGE\t\tBIT(4)\n#define BIT_GENCTL_CLR_EMSC_RFIFO\t\tBIT(3)\n#define BIT_GENCTL_CLR_EMSC_XFIFO\t\tBIT(2)\n#define BIT_GENCTL_START_TRAIN_SEQ\t\tBIT(1)\n#define BIT_GENCTL_EMSC_EN\t\t\tBIT(0)\n\n \n#define REG_COMMECNT\t\t\t\t0x0305\n#define BIT_COMMECNT_I2C_TO_EMSC_EN\t\tBIT(7)\n#define MSK_COMMECNT_COMMA_CHAR_ERR_CNT\t\t0x0f\n\n \n#define REG_EMSCRFIFOBCNTL\t\t\t0x031a\n#define REG_EMSCRFIFOBCNTH\t\t\t0x031b\n\n \n#define REG_SPIBURSTCNT\t\t\t\t0x031e\n\n \n#define REG_SPIBURSTSTAT\t\t\t0x0322\n#define BIT_SPIBURSTSTAT_SPI_HDCPRST\t\tBIT(7)\n#define BIT_SPIBURSTSTAT_SPI_CBUSRST\t\tBIT(6)\n#define BIT_SPIBURSTSTAT_SPI_SRST\t\tBIT(5)\n#define BIT_SPIBURSTSTAT_EMSC_NORMAL_MODE\tBIT(0)\n\n \n#define REG_EMSCINTR\t\t\t\t0x0323\n#define BIT_EMSCINTR_EMSC_XFIFO_EMPTY\t\tBIT(7)\n#define BIT_EMSCINTR_EMSC_XMIT_ACK_TOUT\t\tBIT(6)\n#define BIT_EMSCINTR_EMSC_RFIFO_READ_ERR\tBIT(5)\n#define BIT_EMSCINTR_EMSC_XFIFO_WRITE_ERR\tBIT(4)\n#define BIT_EMSCINTR_EMSC_COMMA_CHAR_ERR\tBIT(3)\n#define BIT_EMSCINTR_EMSC_XMIT_DONE\t\tBIT(2)\n#define BIT_EMSCINTR_EMSC_XMIT_GNT_TOUT\t\tBIT(1)\n#define BIT_EMSCINTR_SPI_DVLD\t\tBIT(0)\n\n \n#define REG_EMSCINTRMASK\t\t\t0x0324\n\n \n#define REG_EMSC_XMIT_WRITE_PORT\t\t0x032a\n\n \n#define REG_EMSC_RCV_READ_PORT\t\t\t0x032b\n\n \n#define REG_EMSCINTR1\t\t\t\t0x032c\n#define BIT_EMSCINTR1_EMSC_TRAINING_COMMA_ERR\tBIT(0)\n\n \n#define REG_EMSCINTRMASK1\t\t\t0x032d\n#define BIT_EMSCINTRMASK1_EMSC_INTRMASK1_0\tBIT(0)\n\n \n#define REG_MHL_TOP_CTL\t\t\t\t0x0330\n#define BIT_MHL_TOP_CTL_MHL3_DOC_SEL\t\tBIT(7)\n#define BIT_MHL_TOP_CTL_MHL_PP_SEL\t\tBIT(6)\n#define MSK_MHL_TOP_CTL_IF_TIMING_CTL\t\t0x03\n\n \n#define REG_MHL_DP_CTL0\t\t\t\t0x0331\n#define BIT_MHL_DP_CTL0_DP_OE\t\t\tBIT(7)\n#define BIT_MHL_DP_CTL0_TX_OE_OVR\t\tBIT(6)\n#define MSK_MHL_DP_CTL0_TX_OE\t\t\t0x3f\n\n \n#define REG_MHL_DP_CTL1\t\t\t\t0x0332\n#define MSK_MHL_DP_CTL1_CK_SWING_CTL\t\t0xf0\n#define MSK_MHL_DP_CTL1_DT_SWING_CTL\t\t0x0f\n\n \n#define REG_MHL_DP_CTL2\t\t\t\t0x0333\n#define BIT_MHL_DP_CTL2_CLK_BYPASS_EN\t\tBIT(7)\n#define MSK_MHL_DP_CTL2_DAMP_TERM_SEL\t\t0x30\n#define MSK_MHL_DP_CTL2_CK_TERM_SEL\t\t0x0c\n#define MSK_MHL_DP_CTL2_DT_TERM_SEL\t\t0x03\n\n \n#define REG_MHL_DP_CTL3\t\t\t\t0x0334\n#define MSK_MHL_DP_CTL3_DT_DRV_VNBC_CTL\t\t0xf0\n#define MSK_MHL_DP_CTL3_DT_DRV_VNB_CTL\t\t0x0f\n\n \n#define REG_MHL_DP_CTL4\t\t\t\t0x0335\n#define MSK_MHL_DP_CTL4_CK_DRV_VNBC_CTL\t\t0xf0\n#define MSK_MHL_DP_CTL4_CK_DRV_VNB_CTL\t\t0x0f\n\n \n#define REG_MHL_DP_CTL5\t\t\t\t0x0336\n#define BIT_MHL_DP_CTL5_RSEN_EN_OVR\t\tBIT(7)\n#define BIT_MHL_DP_CTL5_RSEN_EN\t\t\tBIT(6)\n#define MSK_MHL_DP_CTL5_DAMP_TERM_VGS_CTL\t0x30\n#define MSK_MHL_DP_CTL5_CK_TERM_VGS_CTL\t\t0x0c\n#define MSK_MHL_DP_CTL5_DT_TERM_VGS_CTL\t\t0x03\n\n \n#define REG_MHL_PLL_CTL0\t\t\t0x0337\n#define BIT_MHL_PLL_CTL0_AUD_CLK_EN\t\tBIT(7)\n\n#define MSK_MHL_PLL_CTL0_AUD_CLK_RATIO\t\t0x70\n#define VAL_MHL_PLL_CTL0_AUD_CLK_RATIO_5_10\t0x70\n#define VAL_MHL_PLL_CTL0_AUD_CLK_RATIO_5_6\t0x60\n#define VAL_MHL_PLL_CTL0_AUD_CLK_RATIO_5_4\t0x50\n#define VAL_MHL_PLL_CTL0_AUD_CLK_RATIO_5_2\t0x40\n#define VAL_MHL_PLL_CTL0_AUD_CLK_RATIO_5_5\t0x30\n#define VAL_MHL_PLL_CTL0_AUD_CLK_RATIO_5_3\t0x20\n#define VAL_MHL_PLL_CTL0_AUD_CLK_RATIO_5_2_PRIME 0x10\n#define VAL_MHL_PLL_CTL0_AUD_CLK_RATIO_5_1\t0x00\n\n#define MSK_MHL_PLL_CTL0_HDMI_CLK_RATIO\t\t0x0c\n#define VAL_MHL_PLL_CTL0_HDMI_CLK_RATIO_4X\t0x0c\n#define VAL_MHL_PLL_CTL0_HDMI_CLK_RATIO_2X\t0x08\n#define VAL_MHL_PLL_CTL0_HDMI_CLK_RATIO_1X\t0x04\n#define VAL_MHL_PLL_CTL0_HDMI_CLK_RATIO_HALF_X\t0x00\n\n#define BIT_MHL_PLL_CTL0_CRYSTAL_CLK_SEL\tBIT(1)\n#define BIT_MHL_PLL_CTL0_ZONE_MASK_OE\t\tBIT(0)\n\n \n#define REG_MHL_PLL_CTL2\t\t\t0x0339\n#define BIT_MHL_PLL_CTL2_CLKDETECT_EN\t\tBIT(7)\n#define BIT_MHL_PLL_CTL2_MEAS_FVCO\t\tBIT(3)\n#define BIT_MHL_PLL_CTL2_PLL_FAST_LOCK\t\tBIT(2)\n#define MSK_MHL_PLL_CTL2_PLL_LF_SEL\t\t0x03\n\n \n#define REG_MHL_CBUS_CTL0\t\t\t0x0340\n#define BIT_MHL_CBUS_CTL0_CBUS_RGND_TEST_MODE\tBIT(7)\n\n#define MSK_MHL_CBUS_CTL0_CBUS_RGND_VTH_CTL\t0x30\n#define VAL_MHL_CBUS_CTL0_CBUS_RGND_VBIAS_734\t0x00\n#define VAL_MHL_CBUS_CTL0_CBUS_RGND_VBIAS_747\t0x10\n#define VAL_MHL_CBUS_CTL0_CBUS_RGND_VBIAS_740\t0x20\n#define VAL_MHL_CBUS_CTL0_CBUS_RGND_VBIAS_754\t0x30\n\n#define MSK_MHL_CBUS_CTL0_CBUS_RES_TEST_SEL\t0x0c\n\n#define MSK_MHL_CBUS_CTL0_CBUS_DRV_SEL\t\t0x03\n#define VAL_MHL_CBUS_CTL0_CBUS_DRV_SEL_WEAKEST\t0x00\n#define VAL_MHL_CBUS_CTL0_CBUS_DRV_SEL_WEAK\t0x01\n#define VAL_MHL_CBUS_CTL0_CBUS_DRV_SEL_STRONG\t0x02\n#define VAL_MHL_CBUS_CTL0_CBUS_DRV_SEL_STRONGEST 0x03\n\n \n#define REG_MHL_CBUS_CTL1\t\t\t0x0341\n#define MSK_MHL_CBUS_CTL1_CBUS_RGND_RES_CTL\t0x07\n#define VAL_MHL_CBUS_CTL1_0888_OHM\t\t0x00\n#define VAL_MHL_CBUS_CTL1_1115_OHM\t\t0x04\n#define VAL_MHL_CBUS_CTL1_1378_OHM\t\t0x07\n\n \n#define REG_MHL_COC_CTL0\t\t\t0x0342\n#define BIT_MHL_COC_CTL0_COC_BIAS_EN\t\tBIT(7)\n#define MSK_MHL_COC_CTL0_COC_BIAS_CTL\t\t0x70\n#define MSK_MHL_COC_CTL0_COC_TERM_CTL\t\t0x07\n\n \n#define REG_MHL_COC_CTL1\t\t\t0x0343\n#define BIT_MHL_COC_CTL1_COC_EN\t\t\tBIT(7)\n#define MSK_MHL_COC_CTL1_COC_DRV_CTL\t\t0x3f\n\n \n#define REG_MHL_COC_CTL3\t\t\t0x0345\n#define BIT_MHL_COC_CTL3_COC_AECHO_EN\t\tBIT(0)\n\n \n#define REG_MHL_COC_CTL4\t\t\t0x0346\n#define MSK_MHL_COC_CTL4_COC_IF_CTL\t\t0xf0\n#define MSK_MHL_COC_CTL4_COC_SLEW_CTL\t\t0x0f\n\n \n#define REG_MHL_COC_CTL5\t\t\t0x0347\n\n \n#define REG_MHL_DOC_CTL0\t\t\t0x0349\n#define BIT_MHL_DOC_CTL0_DOC_RXDATA_EN\t\tBIT(7)\n#define MSK_MHL_DOC_CTL0_DOC_DM_TERM\t\t0x38\n#define MSK_MHL_DOC_CTL0_DOC_OPMODE\t\t0x06\n#define BIT_MHL_DOC_CTL0_DOC_RXBIAS_EN\t\tBIT(0)\n\n \n#define REG_MHL_DP_CTL6\t\t\t\t0x0350\n#define BIT_MHL_DP_CTL6_DP_TAP2_SGN\t\tBIT(5)\n#define BIT_MHL_DP_CTL6_DP_TAP2_EN\t\tBIT(4)\n#define BIT_MHL_DP_CTL6_DP_TAP1_SGN\t\tBIT(3)\n#define BIT_MHL_DP_CTL6_DP_TAP1_EN\t\tBIT(2)\n#define BIT_MHL_DP_CTL6_DT_PREDRV_FEEDCAP_EN\tBIT(1)\n#define BIT_MHL_DP_CTL6_DP_PRE_POST_SEL\t\tBIT(0)\n\n \n#define REG_MHL_DP_CTL7\t\t\t\t0x0351\n#define MSK_MHL_DP_CTL7_DT_DRV_VBIAS_CASCTL\t0xf0\n#define MSK_MHL_DP_CTL7_DT_DRV_IREF_CTL\t\t0x0f\n\n#define REG_MHL_DP_CTL8\t\t\t\t0x0352\n\n \n#define REG_TX_ZONE_CTL1\t\t\t0x0361\n#define VAL_TX_ZONE_CTL1_TX_ZONE_CTRL_MODE\t0x08\n\n \n#define REG_MHL3_TX_ZONE_CTL\t\t\t0x0364\n#define BIT_MHL3_TX_ZONE_CTL_MHL2_INTPLT_ZONE_MANU_EN BIT(7)\n#define MSK_MHL3_TX_ZONE_CTL_MHL3_TX_ZONE\t0x03\n\n#define MSK_TX_ZONE_CTL3_TX_ZONE\t\t0x03\n#define VAL_TX_ZONE_CTL3_TX_ZONE_6GBPS\t\t0x00\n#define VAL_TX_ZONE_CTL3_TX_ZONE_3GBPS\t\t0x01\n#define VAL_TX_ZONE_CTL3_TX_ZONE_1_5GBPS\t0x02\n\n \n#define REG_HDCP2X_POLL_CS\t\t\t0x0391\n\n#define BIT_HDCP2X_POLL_CS_HDCP2X_MSG_SZ_CLR_OPTION BIT(6)\n#define BIT_HDCP2X_POLL_CS_HDCP2X_RPT_READY_CLR_OPTION BIT(5)\n#define BIT_HDCP2X_POLL_CS_HDCP2X_REAUTH_REQ_CLR_OPTION BIT(4)\n#define MSK_HDCP2X_POLL_CS_\t\t\t0x0c\n#define BIT_HDCP2X_POLL_CS_HDCP2X_DIS_POLL_GNT\tBIT(1)\n#define BIT_HDCP2X_POLL_CS_HDCP2X_DIS_POLL_EN\tBIT(0)\n\n \n#define REG_HDCP2X_INTR0\t\t\t0x0398\n\n \n#define REG_HDCP2X_INTR0_MASK\t\t\t0x0399\n\n \n#define REG_HDCP2X_CTRL_0\t\t\t0x03a0\n#define BIT_HDCP2X_CTRL_0_HDCP2X_ENCRYPT_EN\tBIT(7)\n#define BIT_HDCP2X_CTRL_0_HDCP2X_POLINT_SEL\tBIT(6)\n#define BIT_HDCP2X_CTRL_0_HDCP2X_POLINT_OVR\tBIT(5)\n#define BIT_HDCP2X_CTRL_0_HDCP2X_PRECOMPUTE\tBIT(4)\n#define BIT_HDCP2X_CTRL_0_HDCP2X_HDMIMODE\tBIT(3)\n#define BIT_HDCP2X_CTRL_0_HDCP2X_REPEATER\tBIT(2)\n#define BIT_HDCP2X_CTRL_0_HDCP2X_HDCPTX\t\tBIT(1)\n#define BIT_HDCP2X_CTRL_0_HDCP2X_EN\t\tBIT(0)\n\n \n#define REG_HDCP2X_CTRL_1\t\t\t0x03a1\n#define MSK_HDCP2X_CTRL_1_HDCP2X_REAUTH_MSK_3_0\t0xf0\n#define BIT_HDCP2X_CTRL_1_HDCP2X_HPD_SW\t\tBIT(3)\n#define BIT_HDCP2X_CTRL_1_HDCP2X_HPD_OVR\tBIT(2)\n#define BIT_HDCP2X_CTRL_1_HDCP2X_CTL3MSK\tBIT(1)\n#define BIT_HDCP2X_CTRL_1_HDCP2X_REAUTH_SW\tBIT(0)\n\n \n#define REG_HDCP2X_MISC_CTRL\t\t\t0x03a5\n#define BIT_HDCP2X_MISC_CTRL_HDCP2X_RPT_SMNG_XFER_START BIT(4)\n#define BIT_HDCP2X_MISC_CTRL_HDCP2X_RPT_SMNG_WR_START BIT(3)\n#define BIT_HDCP2X_MISC_CTRL_HDCP2X_RPT_SMNG_WR\tBIT(2)\n#define BIT_HDCP2X_MISC_CTRL_HDCP2X_RPT_RCVID_RD_START BIT(1)\n#define BIT_HDCP2X_MISC_CTRL_HDCP2X_RPT_RCVID_RD\tBIT(0)\n\n \n#define REG_HDCP2X_RPT_SMNG_K\t\t\t0x03a6\n\n \n#define REG_HDCP2X_RPT_SMNG_IN\t\t\t0x03a7\n\n \n#define REG_HDCP2X_AUTH_STAT\t\t\t0x03aa\n\n \n#define REG_HDCP2X_RPT_RCVID_OUT\t\t0x03ac\n\n \n#define REG_HDCP2X_TP1\t\t\t\t0x03b4\n\n \n#define REG_HDCP2X_GP_OUT0\t\t\t0x03c7\n\n \n#define REG_HDCP2X_RPT_RCVR_ID0\t\t\t0x03d1\n\n \n#define REG_HDCP2X_DDCM_STS\t\t\t0x03d8\n#define MSK_HDCP2X_DDCM_STS_HDCP2X_DDCM_ERR_STS_3_0 0xf0\n#define MSK_HDCP2X_DDCM_STS_HDCP2X_DDCM_CTL_CS_3_0 0x0f\n\n \n#define REG_M3_CTRL\t\t\t\t0x03e0\n#define BIT_M3_CTRL_H2M_SWRST\t\t\tBIT(4)\n#define BIT_M3_CTRL_SW_MHL3_SEL\t\t\tBIT(3)\n#define BIT_M3_CTRL_M3AV_EN\t\t\tBIT(2)\n#define BIT_M3_CTRL_ENC_TMDS\t\t\tBIT(1)\n#define BIT_M3_CTRL_MHL3_MASTER_EN\t\tBIT(0)\n\n#define VAL_M3_CTRL_MHL1_2_VALUE (BIT_M3_CTRL_SW_MHL3_SEL \\\n\t\t\t\t  | BIT_M3_CTRL_ENC_TMDS)\n#define VAL_M3_CTRL_MHL3_VALUE (BIT_M3_CTRL_SW_MHL3_SEL \\\n\t\t\t\t| BIT_M3_CTRL_M3AV_EN \\\n\t\t\t\t| BIT_M3_CTRL_ENC_TMDS \\\n\t\t\t\t| BIT_M3_CTRL_MHL3_MASTER_EN)\n\n \n#define REG_M3_P0CTRL\t\t\t\t0x03e1\n#define BIT_M3_P0CTRL_MHL3_P0_HDCP_ENC_EN\tBIT(4)\n#define BIT_M3_P0CTRL_MHL3_P0_UNLIMIT_EN\tBIT(3)\n#define BIT_M3_P0CTRL_MHL3_P0_HDCP_EN\t\tBIT(2)\n#define BIT_M3_P0CTRL_MHL3_P0_PIXEL_MODE_PACKED\tBIT(1)\n#define BIT_M3_P0CTRL_MHL3_P0_PORT_EN\t\tBIT(0)\n\n#define REG_M3_POSTM\t\t\t\t0x03e2\n#define MSK_M3_POSTM_RRP_DECODE\t\t\t0xf8\n#define MSK_M3_POSTM_MHL3_P0_STM_ID\t\t0x07\n\n \n#define REG_M3_SCTRL\t\t\t\t0x03e6\n#define MSK_M3_SCTRL_MHL3_SR_LENGTH\t\t0xf0\n#define BIT_M3_SCTRL_MHL3_SCRAMBLER_EN\t\tBIT(0)\n\n \n#define REG_DIV_CTL_MAIN\t\t\t0x03f2\n#define MSK_DIV_CTL_MAIN_PRE_DIV_CTL_MAIN\t0x1c\n#define MSK_DIV_CTL_MAIN_FB_DIV_CTL_MAIN\t0x03\n\n \n#define REG_MHL_DEVCAP_0\t\t\t0x0400\n\n \n#define REG_MHL_INT_0\t\t\t\t0x0420\n\n \n#define REG_MHL_STAT_0\t\t\t\t0x0430\n\n \n#define REG_MHL_SCRPAD_0\t\t\t0x0440\n\n \n#define REG_MHL_EXTDEVCAP_0\t\t\t0x0480\n\n \n#define REG_MHL_EXTSTAT_0\t\t\t0x0490\n\n \n#define REG_TPI_DTD_B2\t\t\t\t0x0602\n\n#define VAL_TPI_QUAN_RANGE_LIMITED\t\t0x01\n#define VAL_TPI_QUAN_RANGE_FULL\t\t\t0x02\n#define VAL_TPI_FORMAT_RGB\t\t\t0x00\n#define VAL_TPI_FORMAT_YCBCR444\t\t\t0x01\n#define VAL_TPI_FORMAT_YCBCR422\t\t\t0x02\n#define VAL_TPI_FORMAT_INTERNAL_RGB\t\t0x03\n#define VAL_TPI_FORMAT(_fmt, _qr) \\\n\t\t(VAL_TPI_FORMAT_##_fmt | (VAL_TPI_QUAN_RANGE_##_qr << 2))\n\n \n#define REG_TPI_INPUT\t\t\t\t0x0609\n#define BIT_TPI_INPUT_EXTENDEDBITMODE\t\tBIT(7)\n#define BIT_TPI_INPUT_ENDITHER\t\t\tBIT(6)\n#define MSK_TPI_INPUT_INPUT_QUAN_RANGE\t\t0x0c\n#define MSK_TPI_INPUT_INPUT_FORMAT\t\t0x03\n\n \n#define REG_TPI_OUTPUT\t\t\t\t0x060a\n#define BIT_TPI_OUTPUT_CSCMODE709\t\tBIT(4)\n#define MSK_TPI_OUTPUT_OUTPUT_QUAN_RANGE\t0x0c\n#define MSK_TPI_OUTPUT_OUTPUT_FORMAT\t\t0x03\n\n \n#define REG_TPI_AVI_CHSUM\t\t\t0x060c\n\n \n#define REG_TPI_SC\t\t\t\t0x061a\n#define BIT_TPI_SC_TPI_UPDATE_FLG\t\tBIT(7)\n#define BIT_TPI_SC_TPI_REAUTH_CTL\t\tBIT(6)\n#define BIT_TPI_SC_TPI_OUTPUT_MODE_1\t\tBIT(5)\n#define BIT_TPI_SC_REG_TMDS_OE_POWER_DOWN\tBIT(4)\n#define BIT_TPI_SC_TPI_AV_MUTE\t\t\tBIT(3)\n#define BIT_TPI_SC_DDC_GPU_REQUEST\t\tBIT(2)\n#define BIT_TPI_SC_DDC_TPI_SW\t\t\tBIT(1)\n#define BIT_TPI_SC_TPI_OUTPUT_MODE_0_HDMI\tBIT(0)\n\n \n#define REG_TPI_COPP_DATA1\t\t\t0x0629\n#define BIT_TPI_COPP_DATA1_COPP_GPROT\t\tBIT(7)\n#define BIT_TPI_COPP_DATA1_COPP_LPROT\t\tBIT(6)\n#define MSK_TPI_COPP_DATA1_COPP_LINK_STATUS\t0x30\n#define VAL_TPI_COPP_LINK_STATUS_NORMAL\t\t0x00\n#define VAL_TPI_COPP_LINK_STATUS_LINK_LOST\t0x10\n#define VAL_TPI_COPP_LINK_STATUS_RENEGOTIATION_REQ 0x20\n#define VAL_TPI_COPP_LINK_STATUS_LINK_SUSPENDED\t0x30\n#define BIT_TPI_COPP_DATA1_COPP_HDCP_REP\tBIT(3)\n#define BIT_TPI_COPP_DATA1_COPP_CONNTYPE_0\tBIT(2)\n#define BIT_TPI_COPP_DATA1_COPP_PROTYPE\t\tBIT(1)\n#define BIT_TPI_COPP_DATA1_COPP_CONNTYPE_1\tBIT(0)\n\n \n#define REG_TPI_COPP_DATA2\t\t\t0x062a\n#define BIT_TPI_COPP_DATA2_INTR_ENCRYPTION\tBIT(5)\n#define BIT_TPI_COPP_DATA2_KSV_FORWARD\t\tBIT(4)\n#define BIT_TPI_COPP_DATA2_INTERM_RI_CHECK_EN\tBIT(3)\n#define BIT_TPI_COPP_DATA2_DOUBLE_RI_CHECK\tBIT(2)\n#define BIT_TPI_COPP_DATA2_DDC_SHORT_RI_RD\tBIT(1)\n#define BIT_TPI_COPP_DATA2_COPP_PROTLEVEL\tBIT(0)\n\n \n#define REG_TPI_INTR_EN\t\t\t\t0x063c\n\n \n#define REG_TPI_INTR_ST0\t\t\t0x063d\n#define BIT_TPI_INTR_ST0_TPI_AUTH_CHNGE_STAT\tBIT(7)\n#define BIT_TPI_INTR_ST0_TPI_V_RDY_STAT\t\tBIT(6)\n#define BIT_TPI_INTR_ST0_TPI_COPP_CHNGE_STAT\tBIT(5)\n#define BIT_TPI_INTR_ST0_KSV_FIFO_FIRST_STAT\tBIT(3)\n#define BIT_TPI_INTR_ST0_READ_BKSV_BCAPS_DONE_STAT BIT(2)\n#define BIT_TPI_INTR_ST0_READ_BKSV_BCAPS_ERR_STAT BIT(1)\n#define BIT_TPI_INTR_ST0_READ_BKSV_ERR_STAT\tBIT(0)\n\n \n#define REG_TPI_DS_BCAPS\t\t\t0x0644\n\n \n#define REG_TPI_BSTATUS1\t\t\t0x0645\n#define BIT_TPI_BSTATUS1_DS_DEV_EXCEED\t\tBIT(7)\n#define MSK_TPI_BSTATUS1_DS_DEV_CNT\t\t0x7f\n\n \n#define REG_TPI_BSTATUS2\t\t\t0x0646\n#define MSK_TPI_BSTATUS2_DS_BSTATUS\t\t0xe0\n#define BIT_TPI_BSTATUS2_DS_HDMI_MODE\t\tBIT(4)\n#define BIT_TPI_BSTATUS2_DS_CASC_EXCEED\t\tBIT(3)\n#define MSK_TPI_BSTATUS2_DS_DEPTH\t\t0x07\n\n \n#define REG_TPI_HW_OPT3\t\t\t\t0x06bb\n#define BIT_TPI_HW_OPT3_DDC_DEBUG\t\tBIT(7)\n#define BIT_TPI_HW_OPT3_RI_CHECK_SKIP\t\tBIT(3)\n#define BIT_TPI_HW_OPT3_TPI_DDC_BURST_MODE\tBIT(2)\n#define MSK_TPI_HW_OPT3_TPI_DDC_REQ_LEVEL\t0x03\n\n \n#define REG_TPI_INFO_FSEL\t\t\t0x06bf\n#define BIT_TPI_INFO_FSEL_EN\t\t\tBIT(7)\n#define BIT_TPI_INFO_FSEL_RPT\t\t\tBIT(6)\n#define BIT_TPI_INFO_FSEL_READ_FLAG\t\tBIT(5)\n#define MSK_TPI_INFO_FSEL_PKT\t\t\t0x07\n#define VAL_TPI_INFO_FSEL_AVI\t\t\t0x00\n#define VAL_TPI_INFO_FSEL_SPD\t\t\t0x01\n#define VAL_TPI_INFO_FSEL_AUD\t\t\t0x02\n#define VAL_TPI_INFO_FSEL_MPG\t\t\t0x03\n#define VAL_TPI_INFO_FSEL_GEN\t\t\t0x04\n#define VAL_TPI_INFO_FSEL_GEN2\t\t\t0x05\n#define VAL_TPI_INFO_FSEL_VSI\t\t\t0x06\n\n \n#define REG_TPI_INFO_B0\t\t\t\t0x06c0\n\n \n#define REG_COC_STAT_0\t\t\t\t0x0700\n#define BIT_COC_STAT_0_PLL_LOCKED\t\tBIT(7)\n#define MSK_COC_STAT_0_FSM_STATE\t\t0x0f\n\n#define REG_COC_STAT_1\t\t\t\t0x0701\n#define REG_COC_STAT_2\t\t\t\t0x0702\n#define REG_COC_STAT_3\t\t\t\t0x0703\n#define REG_COC_STAT_4\t\t\t\t0x0704\n#define REG_COC_STAT_5\t\t\t\t0x0705\n\n \n#define REG_COC_CTL0\t\t\t\t0x0710\n\n \n#define REG_COC_CTL1\t\t\t\t0x0711\n#define MSK_COC_CTL1_COC_CTRL1_7_6\t\t0xc0\n#define MSK_COC_CTL1_COC_CTRL1_5_0\t\t0x3f\n\n \n#define REG_COC_CTL2\t\t\t\t0x0712\n#define MSK_COC_CTL2_COC_CTRL2_7_6\t\t0xc0\n#define MSK_COC_CTL2_COC_CTRL2_5_0\t\t0x3f\n\n \n#define REG_COC_CTL3\t\t\t\t0x0713\n#define BIT_COC_CTL3_COC_CTRL3_7\t\tBIT(7)\n#define MSK_COC_CTL3_COC_CTRL3_6_0\t\t0x7f\n\n \n#define REG_COC_CTL6\t\t\t\t0x0716\n#define BIT_COC_CTL6_COC_CTRL6_7\t\tBIT(7)\n#define BIT_COC_CTL6_COC_CTRL6_6\t\tBIT(6)\n#define MSK_COC_CTL6_COC_CTRL6_5_0\t\t0x3f\n\n \n#define REG_COC_CTL7\t\t\t\t0x0717\n#define BIT_COC_CTL7_COC_CTRL7_7\t\tBIT(7)\n#define BIT_COC_CTL7_COC_CTRL7_6\t\tBIT(6)\n#define BIT_COC_CTL7_COC_CTRL7_5\t\tBIT(5)\n#define MSK_COC_CTL7_COC_CTRL7_4_3\t\t0x18\n#define MSK_COC_CTL7_COC_CTRL7_2_0\t\t0x07\n\n \n#define REG_COC_CTL9\t\t\t\t0x0719\n\n \n#define REG_COC_CTLA\t\t\t\t0x071a\n\n \n#define REG_COC_CTLB\t\t\t\t0x071b\n\n \n#define REG_COC_CTLC\t\t\t\t0x071c\n\n \n#define REG_COC_CTLD\t\t\t\t0x071d\n#define BIT_COC_CTLD_COC_CTRLD_7\t\tBIT(7)\n#define MSK_COC_CTLD_COC_CTRLD_6_0\t\t0x7f\n\n \n#define REG_COC_CTLE\t\t\t\t0x071e\n#define BIT_COC_CTLE_COC_CTRLE_7\t\tBIT(7)\n#define MSK_COC_CTLE_COC_CTRLE_6_0\t\t0x7f\n\n \n#define REG_COC_CTLF\t\t\t\t0x071f\n#define MSK_COC_CTLF_COC_CTRLF_7_3\t\t0xf8\n#define MSK_COC_CTLF_COC_CTRLF_2_0\t\t0x07\n\n \n#define REG_COC_CTL11\t\t\t\t0x0721\n#define MSK_COC_CTL11_COC_CTRL11_7_4\t\t0xf0\n#define MSK_COC_CTL11_COC_CTRL11_3_0\t\t0x0f\n\n \n#define REG_COC_CTL14\t\t\t\t0x0724\n#define MSK_COC_CTL14_COC_CTRL14_7_4\t\t0xf0\n#define MSK_COC_CTL14_COC_CTRL14_3_0\t\t0x0f\n\n \n#define REG_COC_CTL15\t\t\t\t0x0725\n#define BIT_COC_CTL15_COC_CTRL15_7\t\tBIT(7)\n#define MSK_COC_CTL15_COC_CTRL15_6_4\t\t0x70\n#define MSK_COC_CTL15_COC_CTRL15_3_0\t\t0x0f\n\n \n#define REG_COC_INTR\t\t\t\t0x0726\n\n \n#define REG_COC_INTR_MASK\t\t\t0x0727\n#define BIT_COC_PLL_LOCK_STATUS_CHANGE\t\tBIT(0)\n#define BIT_COC_CALIBRATION_DONE\t\tBIT(1)\n\n \n#define REG_COC_MISC_CTL0\t\t\t0x0728\n#define BIT_COC_MISC_CTL0_FSM_MON\t\tBIT(7)\n\n \n#define REG_COC_CTL17\t\t\t\t0x072a\n#define MSK_COC_CTL17_COC_CTRL17_7_4\t\t0xf0\n#define MSK_COC_CTL17_COC_CTRL17_3_0\t\t0x0f\n\n \n#define REG_COC_CTL18\t\t\t\t0x072b\n#define MSK_COC_CTL18_COC_CTRL18_7_4\t\t0xf0\n#define MSK_COC_CTL18_COC_CTRL18_3_0\t\t0x0f\n\n \n#define REG_COC_CTL19\t\t\t\t0x072c\n#define MSK_COC_CTL19_COC_CTRL19_7_4\t\t0xf0\n#define MSK_COC_CTL19_COC_CTRL19_3_0\t\t0x0f\n\n \n#define REG_COC_CTL1A\t\t\t\t0x072d\n#define MSK_COC_CTL1A_COC_CTRL1A_7_2\t\t0xfc\n#define MSK_COC_CTL1A_COC_CTRL1A_1_0\t\t0x03\n\n \n#define REG_DOC_STAT_8\t\t\t\t0x0740\n\n \n#define REG_DOC_STAT_9\t\t\t\t0x0741\n\n \n#define REG_DOC_CFG4\t\t\t\t0x074e\n#define MSK_DOC_CFG4_DBG_STATE_DOC_FSM\t\t0x0f\n\n \n#define REG_DOC_CTL0\t\t\t\t0x0751\n\n \n#define REG_DOC_CTL6\t\t\t\t0x0757\n#define BIT_DOC_CTL6_DOC_CTRL6_7\t\tBIT(7)\n#define BIT_DOC_CTL6_DOC_CTRL6_6\t\tBIT(6)\n#define MSK_DOC_CTL6_DOC_CTRL6_5_4\t\t0x30\n#define MSK_DOC_CTL6_DOC_CTRL6_3_0\t\t0x0f\n\n \n#define REG_DOC_CTL7\t\t\t\t0x0758\n#define BIT_DOC_CTL7_DOC_CTRL7_7\t\tBIT(7)\n#define BIT_DOC_CTL7_DOC_CTRL7_6\t\tBIT(6)\n#define BIT_DOC_CTL7_DOC_CTRL7_5\t\tBIT(5)\n#define MSK_DOC_CTL7_DOC_CTRL7_4_3\t\t0x18\n#define MSK_DOC_CTL7_DOC_CTRL7_2_0\t\t0x07\n\n \n#define REG_DOC_CTL8\t\t\t\t0x076c\n#define BIT_DOC_CTL8_DOC_CTRL8_7\t\tBIT(7)\n#define MSK_DOC_CTL8_DOC_CTRL8_6_4\t\t0x70\n#define MSK_DOC_CTL8_DOC_CTRL8_3_2\t\t0x0c\n#define MSK_DOC_CTL8_DOC_CTRL8_1_0\t\t0x03\n\n \n#define REG_DOC_CTL9\t\t\t\t0x076d\n\n \n#define REG_DOC_CTLA\t\t\t\t0x076e\n\n \n#define REG_DOC_CTLE\t\t\t\t0x0772\n#define BIT_DOC_CTLE_DOC_CTRLE_7\t\tBIT(7)\n#define BIT_DOC_CTLE_DOC_CTRLE_6\t\tBIT(6)\n#define MSK_DOC_CTLE_DOC_CTRLE_5_4\t\t0x30\n#define MSK_DOC_CTLE_DOC_CTRLE_3_0\t\t0x0f\n\n \n#define REG_MHL_INT_0_MASK\t\t\t0x0580\n\n \n#define REG_MHL_INT_1_MASK\t\t\t0x0581\n\n \n#define REG_MHL_INT_2_MASK\t\t\t0x0582\n\n \n#define REG_MHL_INT_3_MASK\t\t\t0x0583\n\n \n#define REG_MDT_RCV_TIMEOUT\t\t\t0x0584\n\n \n#define REG_MDT_XMIT_TIMEOUT\t\t\t0x0585\n\n \n#define REG_MDT_RCV_CTRL\t\t\t0x0586\n#define BIT_MDT_RCV_CTRL_MDT_RCV_EN\t\tBIT(7)\n#define BIT_MDT_RCV_CTRL_MDT_DELAY_RCV_EN\tBIT(6)\n#define BIT_MDT_RCV_CTRL_MDT_RFIFO_OVER_WR_EN\tBIT(4)\n#define BIT_MDT_RCV_CTRL_MDT_XFIFO_OVER_WR_EN\tBIT(3)\n#define BIT_MDT_RCV_CTRL_MDT_DISABLE\t\tBIT(2)\n#define BIT_MDT_RCV_CTRL_MDT_RFIFO_CLR_ALL\tBIT(1)\n#define BIT_MDT_RCV_CTRL_MDT_RFIFO_CLR_CUR\tBIT(0)\n\n \n#define REG_MDT_RCV_READ_PORT\t\t\t0x0587\n\n \n#define REG_MDT_XMIT_CTRL\t\t\t0x0588\n#define BIT_MDT_XMIT_CTRL_EN\t\t\tBIT(7)\n#define BIT_MDT_XMIT_CTRL_CMD_MERGE_EN\t\tBIT(6)\n#define BIT_MDT_XMIT_CTRL_FIXED_BURST_LEN\tBIT(5)\n#define BIT_MDT_XMIT_CTRL_FIXED_AID\t\tBIT(4)\n#define BIT_MDT_XMIT_CTRL_SINGLE_RUN_EN\t\tBIT(3)\n#define BIT_MDT_XMIT_CTRL_CLR_ABORT_WAIT\tBIT(2)\n#define BIT_MDT_XMIT_CTRL_XFIFO_CLR_ALL\t\tBIT(1)\n#define BIT_MDT_XMIT_CTRL_XFIFO_CLR_CUR\t\tBIT(0)\n\n \n#define REG_MDT_XMIT_WRITE_PORT\t\t\t0x0589\n\n \n#define REG_MDT_RFIFO_STAT\t\t\t0x058a\n#define MSK_MDT_RFIFO_STAT_MDT_RFIFO_CNT\t0xe0\n#define MSK_MDT_RFIFO_STAT_MDT_RFIFO_CUR_BYTE_CNT 0x1f\n\n \n#define REG_MDT_XFIFO_STAT\t\t\t0x058b\n#define MSK_MDT_XFIFO_STAT_MDT_XFIFO_LEVEL_AVAIL 0xe0\n#define BIT_MDT_XFIFO_STAT_MDT_XMIT_PRE_HS_EN\tBIT(4)\n#define MSK_MDT_XFIFO_STAT_MDT_WRITE_BURST_LEN\t0x0f\n\n \n#define REG_MDT_INT_0\t\t\t\t0x058c\n#define BIT_MDT_RFIFO_DATA_RDY\t\t\tBIT(0)\n#define BIT_MDT_IDLE_AFTER_HAWB_DISABLE\t\tBIT(2)\n#define BIT_MDT_XFIFO_EMPTY\t\t\tBIT(3)\n\n \n#define REG_MDT_INT_0_MASK\t\t\t0x058d\n\n \n#define REG_MDT_INT_1\t\t\t\t0x058e\n#define BIT_MDT_RCV_TIMEOUT\t\t\tBIT(0)\n#define BIT_MDT_RCV_SM_ABORT_PKT_RCVD\t\tBIT(1)\n#define BIT_MDT_RCV_SM_ERROR\t\t\tBIT(2)\n#define BIT_MDT_XMIT_TIMEOUT\t\t\tBIT(5)\n#define BIT_MDT_XMIT_SM_ABORT_PKT_RCVD\t\tBIT(6)\n#define BIT_MDT_XMIT_SM_ERROR\t\t\tBIT(7)\n\n \n#define REG_MDT_INT_1_MASK\t\t\t0x058f\n\n \n#define REG_CBUS_VENDOR_ID\t\t\t0x0590\n\n \n#define REG_CBUS_STATUS\t\t\t\t0x0591\n#define BIT_CBUS_STATUS_MHL_CABLE_PRESENT\tBIT(4)\n#define BIT_CBUS_STATUS_MSC_HB_SUCCESS\t\tBIT(3)\n#define BIT_CBUS_STATUS_CBUS_HPD\t\tBIT(2)\n#define BIT_CBUS_STATUS_MHL_MODE\t\tBIT(1)\n#define BIT_CBUS_STATUS_CBUS_CONNECTED\t\tBIT(0)\n\n \n#define REG_CBUS_INT_0\t\t\t\t0x0592\n#define BIT_CBUS_MSC_MT_DONE_NACK\t\tBIT(7)\n#define BIT_CBUS_MSC_MR_SET_INT\t\t\tBIT(6)\n#define BIT_CBUS_MSC_MR_WRITE_BURST\t\tBIT(5)\n#define BIT_CBUS_MSC_MR_MSC_MSG\t\t\tBIT(4)\n#define BIT_CBUS_MSC_MR_WRITE_STAT\t\tBIT(3)\n#define BIT_CBUS_HPD_CHG\t\t\tBIT(2)\n#define BIT_CBUS_MSC_MT_DONE\t\t\tBIT(1)\n#define BIT_CBUS_CNX_CHG\t\t\tBIT(0)\n\n \n#define REG_CBUS_INT_0_MASK\t\t\t0x0593\n\n \n#define REG_CBUS_INT_1\t\t\t\t0x0594\n#define BIT_CBUS_CMD_ABORT\t\t\tBIT(6)\n#define BIT_CBUS_MSC_ABORT_RCVD\t\t\tBIT(3)\n#define BIT_CBUS_DDC_ABORT\t\t\tBIT(2)\n#define BIT_CBUS_CEC_ABORT\t\t\tBIT(1)\n\n \n#define REG_CBUS_INT_1_MASK\t\t\t0x0595\n\n \n#define REG_DDC_ABORT_INT\t\t\t0x0598\n\n \n#define REG_DDC_ABORT_INT_MASK\t\t\t0x0599\n\n \n#define REG_MSC_MT_ABORT_INT\t\t\t0x059a\n\n \n#define REG_MSC_MT_ABORT_INT_MASK\t\t0x059b\n\n \n#define REG_MSC_MR_ABORT_INT\t\t\t0x059c\n\n \n#define REG_MSC_MR_ABORT_INT_MASK\t\t0x059d\n\n \n#define REG_CBUS_RX_DISC_INT0\t\t\t0x059e\n\n \n#define REG_CBUS_RX_DISC_INT0_MASK\t\t0x059f\n\n \n#define REG_CBUS_LINK_CTRL_8\t\t\t0x05a7\n\n \n#define REG_MDT_SM_STAT\t\t\t\t0x05b5\n#define MSK_MDT_SM_STAT_MDT_RCV_STATE\t\t0xf0\n#define MSK_MDT_SM_STAT_MDT_XMIT_STATE\t\t0x0f\n\n \n#define REG_MSC_COMMAND_START\t\t\t0x05b8\n#define BIT_MSC_COMMAND_START_DEBUG\t\tBIT(5)\n#define BIT_MSC_COMMAND_START_WRITE_BURST\tBIT(4)\n#define BIT_MSC_COMMAND_START_WRITE_STAT\tBIT(3)\n#define BIT_MSC_COMMAND_START_READ_DEVCAP\tBIT(2)\n#define BIT_MSC_COMMAND_START_MSC_MSG\t\tBIT(1)\n#define BIT_MSC_COMMAND_START_PEER\t\tBIT(0)\n\n \n#define REG_MSC_CMD_OR_OFFSET\t\t\t0x05b9\n\n \n#define REG_MSC_1ST_TRANSMIT_DATA\t\t0x05ba\n#define REG_MSC_2ND_TRANSMIT_DATA\t\t0x05bb\n\n \n#define REG_MSC_MT_RCVD_DATA0\t\t\t0x05bc\n#define REG_MSC_MT_RCVD_DATA1\t\t\t0x05bd\n\n \n#define REG_MSC_MR_MSC_MSG_RCVD_1ST_DATA\t0x05bf\n#define REG_MSC_MR_MSC_MSG_RCVD_2ND_DATA\t0x05c0\n\n \n#define REG_MSC_HEARTBEAT_CTRL\t\t\t0x05c4\n#define BIT_MSC_HEARTBEAT_CTRL_MSC_HB_EN\tBIT(7)\n#define MSK_MSC_HEARTBEAT_CTRL_MSC_HB_FAIL_LIMIT 0x70\n#define MSK_MSC_HEARTBEAT_CTRL_MSC_HB_PERIOD_MSB 0x0f\n\n \n#define REG_CBUS_MSC_COMPAT_CTRL\t\t0x05c7\n#define BIT_CBUS_MSC_COMPAT_CTRL_XDEVCAP_EN\tBIT(7)\n#define BIT_CBUS_MSC_COMPAT_CTRL_DISABLE_MSC_ON_CBUS BIT(6)\n#define BIT_CBUS_MSC_COMPAT_CTRL_DISABLE_DDC_ON_CBUS BIT(5)\n#define BIT_CBUS_MSC_COMPAT_CTRL_DISABLE_GET_DDC_ERRORCODE BIT(3)\n#define BIT_CBUS_MSC_COMPAT_CTRL_DISABLE_GET_VS1_ERRORCODE BIT(2)\n\n \n#define REG_CBUS3_CNVT\t\t\t\t0x05dc\n#define MSK_CBUS3_CNVT_CBUS3_RETRYLMT\t\t0xf0\n#define MSK_CBUS3_CNVT_CBUS3_PEERTOUT_SEL\t0x0c\n#define BIT_CBUS3_CNVT_TEARCBUS_EN\t\tBIT(1)\n#define BIT_CBUS3_CNVT_CBUS3CNVT_EN\t\tBIT(0)\n\n \n#define REG_DISC_CTRL1\t\t\t\t0x05e0\n#define BIT_DISC_CTRL1_CBUS_INTR_EN\t\tBIT(7)\n#define BIT_DISC_CTRL1_HB_ONLY\t\t\tBIT(6)\n#define MSK_DISC_CTRL1_DISC_ATT\t\t\t0x30\n#define MSK_DISC_CTRL1_DISC_CYC\t\t\t0x0c\n#define BIT_DISC_CTRL1_DISC_EN\t\t\tBIT(0)\n\n#define VAL_PUP_OFF\t\t\t\t0\n#define VAL_PUP_20K\t\t\t\t1\n#define VAL_PUP_5K\t\t\t\t2\n\n \n#define REG_DISC_CTRL4\t\t\t\t0x05e3\n#define MSK_DISC_CTRL4_CBUSDISC_PUP_SEL\t\t0xc0\n#define MSK_DISC_CTRL4_CBUSIDLE_PUP_SEL\t\t0x30\n#define VAL_DISC_CTRL4(pup_disc, pup_idle) (((pup_disc) << 6) | (pup_idle << 4))\n\n \n#define REG_DISC_CTRL5\t\t\t\t0x05e4\n#define BIT_DISC_CTRL5_DSM_OVRIDE\t\tBIT(3)\n#define MSK_DISC_CTRL5_CBUSMHL_PUP_SEL\t\t0x03\n\n \n#define REG_DISC_CTRL8\t\t\t\t0x05e7\n#define BIT_DISC_CTRL8_NOMHLINT_CLR_BYPASS\tBIT(7)\n#define BIT_DISC_CTRL8_DELAY_CBUS_INTR_EN\tBIT(0)\n\n \n#define REG_DISC_CTRL9\t\t\t0x05e8\n#define BIT_DISC_CTRL9_MHL3_RSEN_BYP\t\tBIT(7)\n#define BIT_DISC_CTRL9_MHL3DISC_EN\t\tBIT(6)\n#define BIT_DISC_CTRL9_WAKE_DRVFLT\t\tBIT(4)\n#define BIT_DISC_CTRL9_NOMHL_EST\t\tBIT(3)\n#define BIT_DISC_CTRL9_DISC_PULSE_PROCEED\tBIT(2)\n#define BIT_DISC_CTRL9_WAKE_PULSE_BYPASS\tBIT(1)\n#define BIT_DISC_CTRL9_VBUS_OUTPUT_CAPABILITY_SRC BIT(0)\n\n \n#define REG_DISC_STAT1\t\t\t\t0x05eb\n#define BIT_DISC_STAT1_PSM_OVRIDE\t\tBIT(5)\n#define MSK_DISC_STAT1_DISC_SM\t\t\t0x0f\n\n \n#define REG_DISC_STAT2\t\t\t\t0x05ec\n#define BIT_DISC_STAT2_CBUS_OE_POL\t\tBIT(6)\n#define BIT_DISC_STAT2_CBUS_SATUS\t\tBIT(5)\n#define BIT_DISC_STAT2_RSEN\t\t\tBIT(4)\n\n#define MSK_DISC_STAT2_MHL_VRSN\t\t\t0x0c\n#define VAL_DISC_STAT2_DEFAULT\t\t\t0x00\n#define VAL_DISC_STAT2_MHL1_2\t\t\t0x04\n#define VAL_DISC_STAT2_MHL3\t\t\t0x08\n#define VAL_DISC_STAT2_RESERVED\t\t\t0x0c\n\n#define MSK_DISC_STAT2_RGND\t\t\t0x03\n#define VAL_RGND_OPEN\t\t\t\t0x00\n#define VAL_RGND_2K\t\t\t\t0x01\n#define VAL_RGND_1K\t\t\t\t0x02\n#define VAL_RGND_SHORT\t\t\t\t0x03\n\n \n#define REG_CBUS_DISC_INTR0\t\t\t0x05ed\n#define BIT_RGND_READY_INT\t\t\tBIT(6)\n#define BIT_CBUS_MHL12_DISCON_INT\t\tBIT(5)\n#define BIT_CBUS_MHL3_DISCON_INT\t\tBIT(4)\n#define BIT_NOT_MHL_EST_INT\t\t\tBIT(3)\n#define BIT_MHL_EST_INT\t\t\t\tBIT(2)\n#define BIT_MHL3_EST_INT\t\t\tBIT(1)\n#define VAL_CBUS_MHL_DISCON (BIT_CBUS_MHL12_DISCON_INT \\\n\t\t\t    | BIT_CBUS_MHL3_DISCON_INT \\\n\t\t\t    | BIT_NOT_MHL_EST_INT)\n\n \n#define REG_CBUS_DISC_INTR0_MASK\t\t0x05ee\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}