INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:18:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.426ns  (required time - arrival time)
  Source:                 fork0/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            load0/data_tehb/dataReg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 1.291ns (20.264%)  route 5.080ns (79.736%))
  Logic Levels:           16  (CARRY4=3 LUT3=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1361, unset)         0.508     0.508    fork0/generateBlocks[1].regblock/clk
    SLICE_X10Y149        FDSE                                         r  fork0/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y149        FDSE (Prop_fdse_C_Q)         0.232     0.740 r  fork0/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=25, routed)          0.790     1.530    init0/control/transmitValue_46
    SLICE_X3Y143         LUT6 (Prop_lut6_I4_O)        0.119     1.649 r  init0/control/transmitValue_i_3/O
                         net (fo=37, routed)          0.433     2.083    init18/control/p_1_in_15
    SLICE_X5Y144         LUT5 (Prop_lut5_I2_O)        0.043     2.126 r  init18/control/i___0_i_14/O
                         net (fo=38, routed)          0.554     2.679    init0/control/p_1_in_89
    SLICE_X5Y143         LUT6 (Prop_lut6_I4_O)        0.043     2.722 r  init0/control/i___0_i_84/O
                         net (fo=1, routed)           0.412     3.134    cmpi2/i___0_i_36_11
    SLICE_X5Y145         LUT3 (Prop_lut3_I2_O)        0.043     3.177 r  cmpi2/i___0_i_52/O
                         net (fo=1, routed)           0.000     3.177    cmpi2/i___0_i_52_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     3.365 r  cmpi2/i___0_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.365    cmpi2/i___0_i_36_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.414 r  cmpi2/i___0_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.414    cmpi2/i___0_i_26_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.521 f  cmpi2/i___0_i_12/CO[2]
                         net (fo=10, routed)          0.331     3.852    buffer95/fifo/result[0]
    SLICE_X6Y148         LUT3 (Prop_lut3_I0_O)        0.123     3.975 f  buffer95/fifo/i___0_i_16/O
                         net (fo=1, routed)           0.248     4.222    buffer95/fifo/buffer95_outs
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.043     4.265 f  buffer95/fifo/i___0_i_4/O
                         net (fo=12, routed)          0.102     4.367    buffer95/fifo/buffer95_outs_ready
    SLICE_X7Y149         LUT3 (Prop_lut3_I1_O)        0.043     4.410 f  buffer95/fifo/transmitValue_i_2__79/O
                         net (fo=6, routed)           0.221     4.631    buffer95/fifo/Full_reg_0
    SLICE_X7Y148         LUT5 (Prop_lut5_I1_O)        0.043     4.674 f  buffer95/fifo/transmitValue_i_5__0/O
                         net (fo=1, routed)           0.429     5.103    fork7/control/generateBlocks[1].regblock/ins_ready13_out
    SLICE_X12Y147        LUT3 (Prop_lut3_I2_O)        0.043     5.146 r  fork7/control/generateBlocks[1].regblock/transmitValue_i_2__78/O
                         net (fo=3, routed)           0.256     5.401    fork7/control/generateBlocks[1].regblock/transmitValue_i_2__78_n_0
    SLICE_X13Y147        LUT6 (Prop_lut6_I0_O)        0.043     5.444 r  fork7/control/generateBlocks[1].regblock/transmitValue_i_2__122/O
                         net (fo=5, routed)           0.168     5.612    fork37/control/generateBlocks[0].regblock/transmitValue_reg_3
    SLICE_X15Y147        LUT6 (Prop_lut6_I3_O)        0.043     5.655 r  fork37/control/generateBlocks[0].regblock/i___6_i_4/O
                         net (fo=8, routed)           0.258     5.913    buffer40/control/anyBlockStop
    SLICE_X15Y146        LUT6 (Prop_lut6_I2_O)        0.043     5.956 f  buffer40/control/fullReg_i_2__32/O
                         net (fo=7, routed)           0.515     6.471    mem_controller5/read_arbiter/data/dataReg_reg[31]
    SLICE_X10Y135        LUT6 (Prop_lut6_I3_O)        0.043     6.514 r  mem_controller5/read_arbiter/data/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.365     6.879    load0/data_tehb/dataReg_reg[31]_0[0]
    SLICE_X9Y137         FDRE                                         r  load0/data_tehb/dataReg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=1361, unset)         0.483     5.683    load0/data_tehb/clk
    SLICE_X9Y137         FDRE                                         r  load0/data_tehb/dataReg_reg[16]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X9Y137         FDRE (Setup_fdre_C_CE)      -0.194     5.453    load0/data_tehb/dataReg_reg[16]
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 -1.426    




