<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/intel/ixgbe/ixgbe-3.1.15-FlowDirector-NoTNAPI/src/ixgbe_x540.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_0aa32237f90cad5b43b1dfe5d6b3443b.html">intel</a>      </li>
      <li class="navelem"><a class="el" href="dir_aa6459e1e92664bab04094557f6624be.html">ixgbe</a>      </li>
      <li class="navelem"><a class="el" href="dir_841ccacdd8dc0779375a2d0bee41ab9a.html">ixgbe-3.1.15-FlowDirector-NoTNAPI</a>      </li>
      <li class="navelem"><a class="el" href="dir_48709381b9d94a6f6b2ce25044cf89fa.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">ixgbe_x540.c</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  Intel 10 Gigabit PCI Express Linux driver</span>
<a name="l00004"></a>00004 <span class="comment">  Copyright(c) 1999 - 2010 Intel Corporation.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">  This program is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">  under the terms and conditions of the GNU General Public License,</span>
<a name="l00008"></a>00008 <span class="comment">  version 2, as published by the Free Software Foundation.</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<a name="l00011"></a>00011 <span class="comment">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00012"></a>00012 <span class="comment">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00013"></a>00013 <span class="comment">  more details.</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">  You should have received a copy of the GNU General Public License along with</span>
<a name="l00016"></a>00016 <span class="comment">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00017"></a>00017 <span class="comment">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">  The full GNU General Public License is included in this distribution in</span>
<a name="l00020"></a>00020 <span class="comment">  the file called &quot;COPYING&quot;.</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">  Contact Information:</span>
<a name="l00023"></a>00023 <span class="comment">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<a name="l00024"></a>00024 <span class="comment">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<a name="l00025"></a>00025 <span class="comment"></span>
<a name="l00026"></a>00026 <span class="comment">*******************************************************************************/</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="preprocessor">#include &quot;ixgbe_type.h&quot;</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;ixgbe_api.h&quot;</span>
<a name="l00030"></a>00030 <span class="preprocessor">#include &quot;ixgbe_common.h&quot;</span>
<a name="l00031"></a>00031 <span class="preprocessor">#include &quot;ixgbe_phy.h&quot;</span>
<a name="l00032"></a>00032 
<a name="l00033"></a>00033 s32 ixgbe_init_ops_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00034"></a>00034 s32 ixgbe_get_link_capabilities_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00035"></a>00035                                       ixgbe_link_speed *speed,
<a name="l00036"></a>00036                                       <span class="keywordtype">bool</span> *autoneg);
<a name="l00037"></a>00037 <span class="keyword">enum</span> ixgbe_media_type ixgbe_get_media_type_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00038"></a>00038 s32 ixgbe_setup_mac_link_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00039"></a>00039                                ixgbe_link_speed speed,
<a name="l00040"></a>00040                                <span class="keywordtype">bool</span> autoneg, <span class="keywordtype">bool</span> link_up_wait_to_complete);
<a name="l00041"></a>00041 s32 ixgbe_reset_hw_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00042"></a>00042 u32 ixgbe_get_supported_physical_layer_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 s32 ixgbe_init_eeprom_params_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00045"></a>00045 s32 ixgbe_read_eerd_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 offset, u16 *data);
<a name="l00046"></a>00046 s32 ixgbe_write_eewr_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 offset, u16 data);
<a name="l00047"></a>00047 s32 ixgbe_update_eeprom_checksum_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00048"></a>00048 u16 ixgbe_calc_eeprom_checksum_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 s32 ixgbe_acquire_swfw_sync_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 mask);
<a name="l00051"></a>00051 <span class="keywordtype">void</span> ixgbe_release_swfw_sync_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 mask);
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="keyword">static</span> s32 ixgbe_update_flash_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00054"></a>00054 <span class="keyword">static</span> s32 ixgbe_poll_flash_update_done_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00055"></a>00055 <span class="keyword">static</span> s32 ixgbe_get_swfw_sync_semaphore(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00056"></a>00056 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_release_swfw_sync_semaphore(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00057"></a>00057 
<a name="l00065"></a>00065 s32 ixgbe_init_ops_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00066"></a>00066 {
<a name="l00067"></a>00067     <span class="keyword">struct </span><a class="code" href="structixgbe__mac__info.html">ixgbe_mac_info</a> *mac = &amp;hw-&gt;mac;
<a name="l00068"></a>00068     <span class="keyword">struct </span><a class="code" href="structixgbe__phy__info.html">ixgbe_phy_info</a> *phy = &amp;hw-&gt;phy;
<a name="l00069"></a>00069     <span class="keyword">struct </span><a class="code" href="structixgbe__eeprom__info.html">ixgbe_eeprom_info</a> *eeprom = &amp;hw-&gt;eeprom;
<a name="l00070"></a>00070     s32 ret_val;
<a name="l00071"></a>00071 
<a name="l00072"></a>00072     ret_val = ixgbe_init_phy_ops_generic(hw);
<a name="l00073"></a>00073     ret_val = ixgbe_init_ops_generic(hw);
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 
<a name="l00076"></a>00076     <span class="comment">/* EEPROM */</span>
<a name="l00077"></a>00077     eeprom-&gt;ops.init_params = &amp;ixgbe_init_eeprom_params_X540;
<a name="l00078"></a>00078     eeprom-&gt;ops.read = &amp;ixgbe_read_eerd_X540;
<a name="l00079"></a>00079     eeprom-&gt;ops.write = &amp;ixgbe_write_eewr_X540;
<a name="l00080"></a>00080     eeprom-&gt;ops.update_checksum = &amp;ixgbe_update_eeprom_checksum_X540;
<a name="l00081"></a>00081     eeprom-&gt;ops.calc_checksum = &amp;ixgbe_calc_eeprom_checksum_X540;
<a name="l00082"></a>00082 
<a name="l00083"></a>00083     <span class="comment">/* PHY */</span>
<a name="l00084"></a>00084     phy-&gt;ops.init = &amp;ixgbe_init_phy_ops_generic;
<a name="l00085"></a>00085 
<a name="l00086"></a>00086     <span class="comment">/* MAC */</span>
<a name="l00087"></a>00087     mac-&gt;ops.reset_hw = &amp;ixgbe_reset_hw_X540;
<a name="l00088"></a>00088     mac-&gt;ops.get_media_type = &amp;ixgbe_get_media_type_X540;
<a name="l00089"></a>00089     mac-&gt;ops.get_supported_physical_layer =
<a name="l00090"></a>00090                                 &amp;ixgbe_get_supported_physical_layer_X540;
<a name="l00091"></a>00091     mac-&gt;ops.read_analog_reg8 = NULL;
<a name="l00092"></a>00092     mac-&gt;ops.write_analog_reg8 = NULL;
<a name="l00093"></a>00093     mac-&gt;ops.get_san_mac_addr = &amp;ixgbe_get_san_mac_addr_generic;
<a name="l00094"></a>00094     mac-&gt;ops.set_san_mac_addr = &amp;ixgbe_set_san_mac_addr_generic;
<a name="l00095"></a>00095     mac-&gt;ops.acquire_swfw_sync = &amp;ixgbe_acquire_swfw_sync_X540;
<a name="l00096"></a>00096     mac-&gt;ops.release_swfw_sync = &amp;ixgbe_release_swfw_sync_X540;
<a name="l00097"></a>00097 
<a name="l00098"></a>00098     <span class="comment">/* RAR, Multicast, VLAN */</span>
<a name="l00099"></a>00099     mac-&gt;ops.set_vmdq = &amp;ixgbe_set_vmdq_generic;
<a name="l00100"></a>00100     mac-&gt;ops.clear_vmdq = &amp;ixgbe_clear_vmdq_generic;
<a name="l00101"></a>00101     mac-&gt;ops.insert_mac_addr = &amp;ixgbe_insert_mac_addr_generic;
<a name="l00102"></a>00102     mac-&gt;rar_highwater = 1;
<a name="l00103"></a>00103     mac-&gt;ops.set_vfta = &amp;ixgbe_set_vfta_generic;
<a name="l00104"></a>00104     mac-&gt;ops.clear_vfta = &amp;ixgbe_clear_vfta_generic;
<a name="l00105"></a>00105     mac-&gt;ops.init_uta_tables = &amp;ixgbe_init_uta_tables_generic;
<a name="l00106"></a>00106     mac-&gt;ops.set_mac_anti_spoofing = &amp;ixgbe_set_mac_anti_spoofing;
<a name="l00107"></a>00107     mac-&gt;ops.set_vlan_anti_spoofing = &amp;ixgbe_set_vlan_anti_spoofing;
<a name="l00108"></a>00108 
<a name="l00109"></a>00109     <span class="comment">/* Link */</span>
<a name="l00110"></a>00110     mac-&gt;ops.get_link_capabilities = &amp;ixgbe_get_copper_link_capabilities_generic;
<a name="l00111"></a>00111     mac-&gt;ops.setup_link = &amp;ixgbe_setup_mac_link_X540;
<a name="l00112"></a>00112     mac-&gt;ops.check_link            = &amp;ixgbe_check_mac_link_generic;
<a name="l00113"></a>00113 
<a name="l00114"></a>00114     mac-&gt;mcft_size        = 128;
<a name="l00115"></a>00115     mac-&gt;vft_size         = 128;
<a name="l00116"></a>00116     mac-&gt;num_rar_entries  = 128;
<a name="l00117"></a>00117     mac-&gt;rx_pb_size       = 384;
<a name="l00118"></a>00118     mac-&gt;max_tx_queues    = 128;
<a name="l00119"></a>00119     mac-&gt;max_rx_queues    = 128;
<a name="l00120"></a>00120     mac-&gt;max_msix_vectors = ixgbe_get_pcie_msix_count_generic(hw);
<a name="l00121"></a>00121 
<a name="l00122"></a>00122     hw-&gt;mbx.ops.init_params = ixgbe_init_mbx_params_pf;
<a name="l00123"></a>00123 
<a name="l00124"></a>00124     <span class="keywordflow">return</span> ret_val;
<a name="l00125"></a>00125 }
<a name="l00126"></a>00126 
<a name="l00135"></a>00135 s32 ixgbe_get_link_capabilities_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00136"></a>00136                                       ixgbe_link_speed *speed,
<a name="l00137"></a>00137                                       <span class="keywordtype">bool</span> *negotiation)
<a name="l00138"></a>00138 {
<a name="l00139"></a>00139     ixgbe_get_copper_link_capabilities_generic(hw, speed, negotiation);
<a name="l00140"></a>00140 
<a name="l00141"></a>00141     <span class="keywordflow">return</span> 0;
<a name="l00142"></a>00142 }
<a name="l00143"></a>00143 
<a name="l00150"></a>00150 <span class="keyword">enum</span> ixgbe_media_type ixgbe_get_media_type_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00151"></a>00151 {
<a name="l00152"></a>00152     <span class="keywordflow">return</span> ixgbe_media_type_copper;
<a name="l00153"></a>00153 }
<a name="l00154"></a>00154 
<a name="l00162"></a>00162 s32 ixgbe_setup_mac_link_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00163"></a>00163                                      ixgbe_link_speed speed, <span class="keywordtype">bool</span> autoneg,
<a name="l00164"></a>00164                                      <span class="keywordtype">bool</span> autoneg_wait_to_complete)
<a name="l00165"></a>00165 {
<a name="l00166"></a>00166     <span class="keywordflow">return</span> hw-&gt;phy.ops.setup_link_speed(hw, speed, autoneg,
<a name="l00167"></a>00167                                         autoneg_wait_to_complete);
<a name="l00168"></a>00168 }
<a name="l00169"></a>00169 
<a name="l00177"></a>00177 s32 ixgbe_reset_hw_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     ixgbe_link_speed link_speed;
<a name="l00180"></a>00180     s32 status = 0;
<a name="l00181"></a>00181     u32 ctrl, ctrl_ext, reset_bit;
<a name="l00182"></a>00182     u32 i;
<a name="l00183"></a>00183     <span class="keywordtype">bool</span> link_up = <span class="keyword">false</span>;
<a name="l00184"></a>00184 
<a name="l00185"></a>00185     <span class="comment">/* Call adapter stop to disable tx/rx and clear interrupts */</span>
<a name="l00186"></a>00186     hw-&gt;mac.ops.stop_adapter(hw);
<a name="l00187"></a>00187 
<a name="l00188"></a>00188     <span class="comment">/*</span>
<a name="l00189"></a>00189 <span class="comment">     * Prevent the PCI-E bus from from hanging by disabling PCI-E master</span>
<a name="l00190"></a>00190 <span class="comment">     * access and verify no pending requests before reset</span>
<a name="l00191"></a>00191 <span class="comment">     */</span>
<a name="l00192"></a>00192     ixgbe_disable_pcie_master(hw);
<a name="l00193"></a>00193 
<a name="l00194"></a>00194 mac_reset_top:
<a name="l00195"></a>00195     <span class="comment">/*</span>
<a name="l00196"></a>00196 <span class="comment">     * Issue global reset to the MAC. Needs to be SW reset if link is up.</span>
<a name="l00197"></a>00197 <span class="comment">     * If link reset is used when link is up, it might reset the PHY when</span>
<a name="l00198"></a>00198 <span class="comment">     * mng is using it.  If link is down or the flag to force full link</span>
<a name="l00199"></a>00199 <span class="comment">     * reset is set, then perform link reset.</span>
<a name="l00200"></a>00200 <span class="comment">     */</span>
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (hw-&gt;force_full_reset) {
<a name="l00202"></a>00202         reset_bit = IXGBE_CTRL_LNK_RST;
<a name="l00203"></a>00203     } <span class="keywordflow">else</span> {
<a name="l00204"></a>00204         hw-&gt;mac.ops.check_link(hw, &amp;link_speed, &amp;link_up, <span class="keyword">false</span>);
<a name="l00205"></a>00205         <span class="keywordflow">if</span> (!link_up)
<a name="l00206"></a>00206             reset_bit = IXGBE_CTRL_LNK_RST;
<a name="l00207"></a>00207         <span class="keywordflow">else</span>
<a name="l00208"></a>00208             reset_bit = IXGBE_CTRL_RST;
<a name="l00209"></a>00209     }
<a name="l00210"></a>00210 
<a name="l00211"></a>00211     ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
<a name="l00212"></a>00212     IXGBE_WRITE_REG(hw, IXGBE_CTRL, (ctrl | reset_bit));
<a name="l00213"></a>00213     IXGBE_WRITE_FLUSH(hw);
<a name="l00214"></a>00214 
<a name="l00215"></a>00215     <span class="comment">/* Poll for reset bit to self-clear indicating reset is complete */</span>
<a name="l00216"></a>00216     <span class="keywordflow">for</span> (i = 0; i &lt; 10; i++) {
<a name="l00217"></a>00217         udelay(1);
<a name="l00218"></a>00218         ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
<a name="l00219"></a>00219         <span class="keywordflow">if</span> (!(ctrl &amp; reset_bit))
<a name="l00220"></a>00220             <span class="keywordflow">break</span>;
<a name="l00221"></a>00221     }
<a name="l00222"></a>00222 
<a name="l00223"></a>00223 
<a name="l00224"></a>00224     <span class="keywordflow">if</span> (ctrl &amp; reset_bit) {
<a name="l00225"></a>00225         status = IXGBE_ERR_RESET_FAILED;
<a name="l00226"></a>00226         hw_dbg(hw, <span class="stringliteral">&quot;Reset polling failed to complete.\n&quot;</span>);
<a name="l00227"></a>00227     }
<a name="l00228"></a>00228 
<a name="l00229"></a>00229     <span class="comment">/*</span>
<a name="l00230"></a>00230 <span class="comment">     * Double resets are required for recovery from certain error</span>
<a name="l00231"></a>00231 <span class="comment">     * conditions.  Between resets, it is necessary to stall to allow time</span>
<a name="l00232"></a>00232 <span class="comment">     * for any pending HW events to complete.  We use 1usec since that is</span>
<a name="l00233"></a>00233 <span class="comment">     * what is needed for ixgbe_disable_pcie_master().  The second reset</span>
<a name="l00234"></a>00234 <span class="comment">     * then clears out any effects of those events.</span>
<a name="l00235"></a>00235 <span class="comment">     */</span>
<a name="l00236"></a>00236     <span class="keywordflow">if</span> (hw-&gt;mac.flags &amp; IXGBE_FLAGS_DOUBLE_RESET_REQUIRED) {
<a name="l00237"></a>00237         hw-&gt;mac.flags &amp;= ~IXGBE_FLAGS_DOUBLE_RESET_REQUIRED;
<a name="l00238"></a>00238         udelay(1);
<a name="l00239"></a>00239         <span class="keywordflow">goto</span> mac_reset_top;
<a name="l00240"></a>00240     }
<a name="l00241"></a>00241 
<a name="l00242"></a>00242     <span class="comment">/* Clear PF Reset Done bit so PF/VF Mail Ops can work */</span>
<a name="l00243"></a>00243     ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
<a name="l00244"></a>00244     ctrl_ext |= IXGBE_CTRL_EXT_PFRSTD;
<a name="l00245"></a>00245     IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext);
<a name="l00246"></a>00246 
<a name="l00247"></a>00247     msleep(50);
<a name="l00248"></a>00248 
<a name="l00249"></a>00249     <span class="comment">/* Set the Rx packet buffer size. */</span>
<a name="l00250"></a>00250     IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(0), 384 &lt;&lt; IXGBE_RXPBSIZE_SHIFT);
<a name="l00251"></a>00251 
<a name="l00252"></a>00252     <span class="comment">/* Store the permanent mac address */</span>
<a name="l00253"></a>00253     hw-&gt;mac.ops.get_mac_addr(hw, hw-&gt;mac.perm_addr);
<a name="l00254"></a>00254 
<a name="l00255"></a>00255     <span class="comment">/*</span>
<a name="l00256"></a>00256 <span class="comment">     * Store MAC address from RAR0, clear receive address registers, and</span>
<a name="l00257"></a>00257 <span class="comment">     * clear the multicast table.  Also reset num_rar_entries to 128,</span>
<a name="l00258"></a>00258 <span class="comment">     * since we modify this value when programming the SAN MAC address.</span>
<a name="l00259"></a>00259 <span class="comment">     */</span>
<a name="l00260"></a>00260     hw-&gt;mac.num_rar_entries = 128;
<a name="l00261"></a>00261     hw-&gt;mac.ops.init_rx_addrs(hw);
<a name="l00262"></a>00262 
<a name="l00263"></a>00263     <span class="comment">/* Store the permanent SAN mac address */</span>
<a name="l00264"></a>00264     hw-&gt;mac.ops.get_san_mac_addr(hw, hw-&gt;mac.san_addr);
<a name="l00265"></a>00265 
<a name="l00266"></a>00266     <span class="comment">/* Add the SAN MAC address to the RAR only if it&#39;s a valid address */</span>
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (ixgbe_validate_mac_addr(hw-&gt;mac.san_addr) == 0) {
<a name="l00268"></a>00268         hw-&gt;mac.ops.set_rar(hw, hw-&gt;mac.num_rar_entries - 1,
<a name="l00269"></a>00269                             hw-&gt;mac.san_addr, 0, IXGBE_RAH_AV);
<a name="l00270"></a>00270 
<a name="l00271"></a>00271         <span class="comment">/* Reserve the last RAR for the SAN MAC address */</span>
<a name="l00272"></a>00272         hw-&gt;mac.num_rar_entries--;
<a name="l00273"></a>00273     }
<a name="l00274"></a>00274 
<a name="l00275"></a>00275     <span class="keywordflow">return</span> status;
<a name="l00276"></a>00276 }
<a name="l00277"></a>00277 
<a name="l00284"></a>00284 u32 ixgbe_get_supported_physical_layer_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00285"></a>00285 {
<a name="l00286"></a>00286     u32 physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN;
<a name="l00287"></a>00287     u16 ext_ability = 0;
<a name="l00288"></a>00288 
<a name="l00289"></a>00289     hw-&gt;phy.ops.read_reg(hw, IXGBE_MDIO_PHY_EXT_ABILITY,
<a name="l00290"></a>00290     IXGBE_MDIO_PMA_PMD_DEV_TYPE, &amp;ext_ability);
<a name="l00291"></a>00291     <span class="keywordflow">if</span> (ext_ability &amp; IXGBE_MDIO_PHY_10GBASET_ABILITY)
<a name="l00292"></a>00292         physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_T;
<a name="l00293"></a>00293     <span class="keywordflow">if</span> (ext_ability &amp; IXGBE_MDIO_PHY_1000BASET_ABILITY)
<a name="l00294"></a>00294         physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_T;
<a name="l00295"></a>00295     <span class="keywordflow">if</span> (ext_ability &amp; IXGBE_MDIO_PHY_100BASETX_ABILITY)
<a name="l00296"></a>00296         physical_layer |= IXGBE_PHYSICAL_LAYER_100BASE_TX;
<a name="l00297"></a>00297 
<a name="l00298"></a>00298     <span class="keywordflow">return</span> physical_layer;
<a name="l00299"></a>00299 }
<a name="l00300"></a>00300 
<a name="l00308"></a>00308 s32 ixgbe_init_eeprom_params_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00309"></a>00309 {
<a name="l00310"></a>00310     <span class="keyword">struct </span><a class="code" href="structixgbe__eeprom__info.html">ixgbe_eeprom_info</a> *eeprom = &amp;hw-&gt;eeprom;
<a name="l00311"></a>00311     u32 eec;
<a name="l00312"></a>00312     u16 eeprom_size;
<a name="l00313"></a>00313 
<a name="l00314"></a>00314     <span class="keywordflow">if</span> (eeprom-&gt;type == ixgbe_eeprom_uninitialized) {
<a name="l00315"></a>00315         eeprom-&gt;semaphore_delay = 10;
<a name="l00316"></a>00316         eeprom-&gt;type = ixgbe_flash;
<a name="l00317"></a>00317 
<a name="l00318"></a>00318         eec = IXGBE_READ_REG(hw, IXGBE_EEC);
<a name="l00319"></a>00319         eeprom_size = (u16)((eec &amp; IXGBE_EEC_SIZE) &gt;&gt;
<a name="l00320"></a>00320                             IXGBE_EEC_SIZE_SHIFT);
<a name="l00321"></a>00321         eeprom-&gt;word_size = 1 &lt;&lt; (eeprom_size +
<a name="l00322"></a>00322                                   IXGBE_EEPROM_WORD_SIZE_BASE_SHIFT);
<a name="l00323"></a>00323 
<a name="l00324"></a>00324         hw_dbg(hw, <span class="stringliteral">&quot;Eeprom params: type = %d, size = %d\n&quot;</span>,
<a name="l00325"></a>00325                   eeprom-&gt;type, eeprom-&gt;word_size);
<a name="l00326"></a>00326     }
<a name="l00327"></a>00327 
<a name="l00328"></a>00328     <span class="keywordflow">return</span> 0;
<a name="l00329"></a>00329 }
<a name="l00330"></a>00330 
<a name="l00339"></a>00339 s32 ixgbe_read_eerd_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 offset, u16 *data)
<a name="l00340"></a>00340 {
<a name="l00341"></a>00341     s32 status = 0;
<a name="l00342"></a>00342 
<a name="l00343"></a>00343     <span class="keywordflow">if</span> (ixgbe_acquire_swfw_sync_X540(hw, IXGBE_GSSR_EEP_SM) == 0)
<a name="l00344"></a>00344         status = ixgbe_read_eerd_generic(hw, offset, data);
<a name="l00345"></a>00345     <span class="keywordflow">else</span>
<a name="l00346"></a>00346         status = IXGBE_ERR_SWFW_SYNC;
<a name="l00347"></a>00347 
<a name="l00348"></a>00348     ixgbe_release_swfw_sync_X540(hw, IXGBE_GSSR_EEP_SM);
<a name="l00349"></a>00349     <span class="keywordflow">return</span> status;
<a name="l00350"></a>00350 }
<a name="l00351"></a>00351 
<a name="l00360"></a>00360 s32 ixgbe_write_eewr_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 offset, u16 data)
<a name="l00361"></a>00361 {
<a name="l00362"></a>00362     u32 eewr;
<a name="l00363"></a>00363     s32 status;
<a name="l00364"></a>00364 
<a name="l00365"></a>00365     hw-&gt;eeprom.ops.init_params(hw);
<a name="l00366"></a>00366 
<a name="l00367"></a>00367     <span class="keywordflow">if</span> (offset &gt;= hw-&gt;eeprom.word_size) {
<a name="l00368"></a>00368         status = IXGBE_ERR_EEPROM;
<a name="l00369"></a>00369         <span class="keywordflow">goto</span> out;
<a name="l00370"></a>00370     }
<a name="l00371"></a>00371 
<a name="l00372"></a>00372     eewr = (offset &lt;&lt; IXGBE_EEPROM_RW_ADDR_SHIFT) |
<a name="l00373"></a>00373            (data &lt;&lt; IXGBE_EEPROM_RW_REG_DATA) |
<a name="l00374"></a>00374            IXGBE_EEPROM_RW_REG_START;
<a name="l00375"></a>00375 
<a name="l00376"></a>00376     <span class="keywordflow">if</span> (ixgbe_acquire_swfw_sync_X540(hw, IXGBE_GSSR_EEP_SM) == 0) {
<a name="l00377"></a>00377         status = ixgbe_poll_eerd_eewr_done(hw, IXGBE_NVM_POLL_WRITE);
<a name="l00378"></a>00378         <span class="keywordflow">if</span> (status != 0) {
<a name="l00379"></a>00379             hw_dbg(hw, <span class="stringliteral">&quot;Eeprom write EEWR timed out\n&quot;</span>);
<a name="l00380"></a>00380             <span class="keywordflow">goto</span> out;
<a name="l00381"></a>00381         }
<a name="l00382"></a>00382 
<a name="l00383"></a>00383         IXGBE_WRITE_REG(hw, IXGBE_EEWR, eewr);
<a name="l00384"></a>00384 
<a name="l00385"></a>00385         status = ixgbe_poll_eerd_eewr_done(hw, IXGBE_NVM_POLL_WRITE);
<a name="l00386"></a>00386         <span class="keywordflow">if</span> (status != 0) {
<a name="l00387"></a>00387             hw_dbg(hw, <span class="stringliteral">&quot;Eeprom write EEWR timed out\n&quot;</span>);
<a name="l00388"></a>00388             <span class="keywordflow">goto</span> out;
<a name="l00389"></a>00389         }
<a name="l00390"></a>00390     } <span class="keywordflow">else</span> {
<a name="l00391"></a>00391         status = IXGBE_ERR_SWFW_SYNC;
<a name="l00392"></a>00392     }
<a name="l00393"></a>00393 
<a name="l00394"></a>00394 out:
<a name="l00395"></a>00395     ixgbe_release_swfw_sync_X540(hw, IXGBE_GSSR_EEP_SM);
<a name="l00396"></a>00396     <span class="keywordflow">return</span> status;
<a name="l00397"></a>00397 }
<a name="l00398"></a>00398 
<a name="l00403"></a>00403 u16 ixgbe_calc_eeprom_checksum_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00404"></a>00404 {
<a name="l00405"></a>00405     u16 i;
<a name="l00406"></a>00406     u16 j;
<a name="l00407"></a>00407     u16 checksum = 0;
<a name="l00408"></a>00408     u16 length = 0;
<a name="l00409"></a>00409     u16 pointer = 0;
<a name="l00410"></a>00410     u16 word = 0;
<a name="l00411"></a>00411 
<a name="l00412"></a>00412     <span class="comment">/* Include 0x0-0x3F in the checksum */</span>
<a name="l00413"></a>00413     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_EEPROM_CHECKSUM; i++) {
<a name="l00414"></a>00414         <span class="keywordflow">if</span> (hw-&gt;eeprom.ops.read(hw, i, &amp;word) != 0) {
<a name="l00415"></a>00415             hw_dbg(hw, <span class="stringliteral">&quot;EEPROM read failed\n&quot;</span>);
<a name="l00416"></a>00416             <span class="keywordflow">break</span>;
<a name="l00417"></a>00417         }
<a name="l00418"></a>00418         checksum += word;
<a name="l00419"></a>00419     }
<a name="l00420"></a>00420 
<a name="l00421"></a>00421     <span class="comment">/*</span>
<a name="l00422"></a>00422 <span class="comment">     * Include all data from pointers 0x3, 0x6-0xE.  This excludes the</span>
<a name="l00423"></a>00423 <span class="comment">     * FW, PHY module, and PCIe Expansion/Option ROM pointers.</span>
<a name="l00424"></a>00424 <span class="comment">     */</span>
<a name="l00425"></a>00425     <span class="keywordflow">for</span> (i = IXGBE_PCIE_ANALOG_PTR; i &lt; IXGBE_FW_PTR; i++) {
<a name="l00426"></a>00426         <span class="keywordflow">if</span> (i == IXGBE_PHY_PTR || i == IXGBE_OPTION_ROM_PTR)
<a name="l00427"></a>00427             <span class="keywordflow">continue</span>;
<a name="l00428"></a>00428 
<a name="l00429"></a>00429         <span class="keywordflow">if</span> (hw-&gt;eeprom.ops.read(hw, i, &amp;pointer) != 0) {
<a name="l00430"></a>00430             hw_dbg(hw, <span class="stringliteral">&quot;EEPROM read failed\n&quot;</span>);
<a name="l00431"></a>00431             <span class="keywordflow">break</span>;
<a name="l00432"></a>00432         }
<a name="l00433"></a>00433 
<a name="l00434"></a>00434         <span class="comment">/* Skip pointer section if the pointer is invalid. */</span>
<a name="l00435"></a>00435         <span class="keywordflow">if</span> (pointer == 0xFFFF || pointer == 0 ||
<a name="l00436"></a>00436             pointer &gt;= hw-&gt;eeprom.word_size)
<a name="l00437"></a>00437             <span class="keywordflow">continue</span>;
<a name="l00438"></a>00438 
<a name="l00439"></a>00439         <span class="keywordflow">if</span> (hw-&gt;eeprom.ops.read(hw, pointer, &amp;length)
<a name="l00440"></a>00440             != 0) {
<a name="l00441"></a>00441             hw_dbg(hw, <span class="stringliteral">&quot;EEPROM read failed\n&quot;</span>);
<a name="l00442"></a>00442             <span class="keywordflow">break</span>;
<a name="l00443"></a>00443         }
<a name="l00444"></a>00444 
<a name="l00445"></a>00445         <span class="comment">/* Skip pointer section if length is invalid. */</span>
<a name="l00446"></a>00446         <span class="keywordflow">if</span> (length == 0xFFFF || length == 0 ||
<a name="l00447"></a>00447             (pointer + length) &gt;= hw-&gt;eeprom.word_size)
<a name="l00448"></a>00448             <span class="keywordflow">continue</span>;
<a name="l00449"></a>00449 
<a name="l00450"></a>00450         <span class="keywordflow">for</span> (j = pointer+1; j &lt;= pointer+length; j++) {
<a name="l00451"></a>00451             <span class="keywordflow">if</span> (hw-&gt;eeprom.ops.read(hw, j, &amp;word)
<a name="l00452"></a>00452                 != 0) {
<a name="l00453"></a>00453                 hw_dbg(hw, <span class="stringliteral">&quot;EEPROM read failed\n&quot;</span>);
<a name="l00454"></a>00454                 <span class="keywordflow">break</span>;
<a name="l00455"></a>00455             }
<a name="l00456"></a>00456             checksum += word;
<a name="l00457"></a>00457         }
<a name="l00458"></a>00458     }
<a name="l00459"></a>00459 
<a name="l00460"></a>00460     checksum = (u16)IXGBE_EEPROM_SUM - checksum;
<a name="l00461"></a>00461 
<a name="l00462"></a>00462     <span class="keywordflow">return</span> checksum;
<a name="l00463"></a>00463 }
<a name="l00464"></a>00464 
<a name="l00473"></a>00473 s32 ixgbe_update_eeprom_checksum_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00474"></a>00474 {
<a name="l00475"></a>00475     s32 status;
<a name="l00476"></a>00476 
<a name="l00477"></a>00477     status = ixgbe_update_eeprom_checksum_generic(hw);
<a name="l00478"></a>00478 
<a name="l00479"></a>00479     <span class="keywordflow">if</span> (status == 0)
<a name="l00480"></a>00480         status = ixgbe_update_flash_X540(hw);
<a name="l00481"></a>00481 
<a name="l00482"></a>00482     <span class="keywordflow">return</span> status;
<a name="l00483"></a>00483 }
<a name="l00484"></a>00484 
<a name="l00492"></a>00492 <span class="keyword">static</span> s32 ixgbe_update_flash_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00493"></a>00493 {
<a name="l00494"></a>00494     u32 flup;
<a name="l00495"></a>00495     s32 status = IXGBE_ERR_EEPROM;
<a name="l00496"></a>00496 
<a name="l00497"></a>00497     status = ixgbe_poll_flash_update_done_X540(hw);
<a name="l00498"></a>00498     <span class="keywordflow">if</span> (status == IXGBE_ERR_EEPROM) {
<a name="l00499"></a>00499         hw_dbg(hw, <span class="stringliteral">&quot;Flash update time out\n&quot;</span>);
<a name="l00500"></a>00500         <span class="keywordflow">goto</span> out;
<a name="l00501"></a>00501     }
<a name="l00502"></a>00502 
<a name="l00503"></a>00503     flup = IXGBE_READ_REG(hw, IXGBE_EEC) | IXGBE_EEC_FLUP;
<a name="l00504"></a>00504     IXGBE_WRITE_REG(hw, IXGBE_EEC, flup);
<a name="l00505"></a>00505 
<a name="l00506"></a>00506     status = ixgbe_poll_flash_update_done_X540(hw);
<a name="l00507"></a>00507     <span class="keywordflow">if</span> (status == 0)
<a name="l00508"></a>00508         hw_dbg(hw, <span class="stringliteral">&quot;Flash update complete\n&quot;</span>);
<a name="l00509"></a>00509     <span class="keywordflow">else</span>
<a name="l00510"></a>00510         hw_dbg(hw, <span class="stringliteral">&quot;Flash update time out\n&quot;</span>);
<a name="l00511"></a>00511 
<a name="l00512"></a>00512     <span class="keywordflow">if</span> (hw-&gt;revision_id == 0) {
<a name="l00513"></a>00513         flup = IXGBE_READ_REG(hw, IXGBE_EEC);
<a name="l00514"></a>00514 
<a name="l00515"></a>00515         <span class="keywordflow">if</span> (flup &amp; IXGBE_EEC_SEC1VAL) {
<a name="l00516"></a>00516             flup |= IXGBE_EEC_FLUP;
<a name="l00517"></a>00517             IXGBE_WRITE_REG(hw, IXGBE_EEC, flup);
<a name="l00518"></a>00518         }
<a name="l00519"></a>00519 
<a name="l00520"></a>00520         status = ixgbe_poll_flash_update_done_X540(hw);
<a name="l00521"></a>00521         <span class="keywordflow">if</span> (status == 0)
<a name="l00522"></a>00522             hw_dbg(hw, <span class="stringliteral">&quot;Flash update complete\n&quot;</span>);
<a name="l00523"></a>00523         <span class="keywordflow">else</span>
<a name="l00524"></a>00524             hw_dbg(hw, <span class="stringliteral">&quot;Flash update time out\n&quot;</span>);
<a name="l00525"></a>00525     }
<a name="l00526"></a>00526 out:
<a name="l00527"></a>00527     <span class="keywordflow">return</span> status;
<a name="l00528"></a>00528 }
<a name="l00529"></a>00529 
<a name="l00537"></a>00537 <span class="keyword">static</span> s32 ixgbe_poll_flash_update_done_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00538"></a>00538 {
<a name="l00539"></a>00539     u32 i;
<a name="l00540"></a>00540     u32 reg;
<a name="l00541"></a>00541     s32 status = IXGBE_ERR_EEPROM;
<a name="l00542"></a>00542 
<a name="l00543"></a>00543     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_FLUDONE_ATTEMPTS; i++) {
<a name="l00544"></a>00544         reg = IXGBE_READ_REG(hw, IXGBE_EEC);
<a name="l00545"></a>00545         <span class="keywordflow">if</span> (reg &amp; IXGBE_EEC_FLUDONE) {
<a name="l00546"></a>00546             status = 0;
<a name="l00547"></a>00547             <span class="keywordflow">break</span>;
<a name="l00548"></a>00548         }
<a name="l00549"></a>00549         udelay(5);
<a name="l00550"></a>00550     }
<a name="l00551"></a>00551     <span class="keywordflow">return</span> status;
<a name="l00552"></a>00552 }
<a name="l00553"></a>00553 
<a name="l00562"></a>00562 s32 ixgbe_acquire_swfw_sync_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 mask)
<a name="l00563"></a>00563 {
<a name="l00564"></a>00564     u32 swfw_sync;
<a name="l00565"></a>00565     u32 swmask = mask;
<a name="l00566"></a>00566     u32 fwmask = mask &lt;&lt; 5;
<a name="l00567"></a>00567     u32 hwmask = 0;
<a name="l00568"></a>00568     u32 timeout = 200;
<a name="l00569"></a>00569     u32 i;
<a name="l00570"></a>00570 
<a name="l00571"></a>00571     <span class="keywordflow">if</span> (swmask == IXGBE_GSSR_EEP_SM)
<a name="l00572"></a>00572         hwmask = IXGBE_GSSR_FLASH_SM;
<a name="l00573"></a>00573 
<a name="l00574"></a>00574     <span class="keywordflow">for</span> (i = 0; i &lt; timeout; i++) {
<a name="l00575"></a>00575         <span class="comment">/*</span>
<a name="l00576"></a>00576 <span class="comment">         * SW NVM semaphore bit is used for access to all</span>
<a name="l00577"></a>00577 <span class="comment">         * SW_FW_SYNC bits (not just NVM)</span>
<a name="l00578"></a>00578 <span class="comment">         */</span>
<a name="l00579"></a>00579         <span class="keywordflow">if</span> (ixgbe_get_swfw_sync_semaphore(hw))
<a name="l00580"></a>00580             <span class="keywordflow">return</span> IXGBE_ERR_SWFW_SYNC;
<a name="l00581"></a>00581 
<a name="l00582"></a>00582         swfw_sync = IXGBE_READ_REG(hw, IXGBE_SWFW_SYNC);
<a name="l00583"></a>00583         <span class="keywordflow">if</span> (!(swfw_sync &amp; (fwmask | swmask | hwmask))) {
<a name="l00584"></a>00584             swfw_sync |= swmask;
<a name="l00585"></a>00585             IXGBE_WRITE_REG(hw, IXGBE_SWFW_SYNC, swfw_sync);
<a name="l00586"></a>00586             ixgbe_release_swfw_sync_semaphore(hw);
<a name="l00587"></a>00587             <span class="keywordflow">break</span>;
<a name="l00588"></a>00588         } <span class="keywordflow">else</span> {
<a name="l00589"></a>00589             <span class="comment">/*</span>
<a name="l00590"></a>00590 <span class="comment">             * Firmware currently using resource (fwmask), hardware currently</span>
<a name="l00591"></a>00591 <span class="comment">             * using resource (hwmask), or other software thread currently</span>
<a name="l00592"></a>00592 <span class="comment">             * using resource (swmask)</span>
<a name="l00593"></a>00593 <span class="comment">             */</span>
<a name="l00594"></a>00594             ixgbe_release_swfw_sync_semaphore(hw);
<a name="l00595"></a>00595             msleep(5);
<a name="l00596"></a>00596         }
<a name="l00597"></a>00597     }
<a name="l00598"></a>00598 
<a name="l00599"></a>00599     <span class="comment">/* If the resource is not released by the FW/HW the SW can assume that</span>
<a name="l00600"></a>00600 <span class="comment">     * the FW/HW malfunctions. In that case the SW should sets the SW bit(s)</span>
<a name="l00601"></a>00601 <span class="comment">     * of the requested resource(s) while ignoring the corresponding FW/HW</span>
<a name="l00602"></a>00602 <span class="comment">     * bits in the SW_FW_SYNC register.</span>
<a name="l00603"></a>00603 <span class="comment">     */</span>
<a name="l00604"></a>00604     <span class="keywordflow">if</span> (i &gt;= timeout) {
<a name="l00605"></a>00605         swfw_sync = IXGBE_READ_REG(hw, IXGBE_SWFW_SYNC);
<a name="l00606"></a>00606         <span class="keywordflow">if</span> (swfw_sync &amp; (fwmask| hwmask)) {
<a name="l00607"></a>00607             <span class="keywordflow">if</span> (ixgbe_get_swfw_sync_semaphore(hw))
<a name="l00608"></a>00608                 <span class="keywordflow">return</span> IXGBE_ERR_SWFW_SYNC;
<a name="l00609"></a>00609 
<a name="l00610"></a>00610             swfw_sync |= swmask;
<a name="l00611"></a>00611             IXGBE_WRITE_REG(hw, IXGBE_SWFW_SYNC, swfw_sync);
<a name="l00612"></a>00612             ixgbe_release_swfw_sync_semaphore(hw);
<a name="l00613"></a>00613         }
<a name="l00614"></a>00614     }
<a name="l00615"></a>00615 
<a name="l00616"></a>00616     msleep(5);
<a name="l00617"></a>00617     <span class="keywordflow">return</span> 0;
<a name="l00618"></a>00618 }
<a name="l00619"></a>00619 
<a name="l00628"></a>00628 <span class="keywordtype">void</span> ixgbe_release_swfw_sync_X540(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 mask)
<a name="l00629"></a>00629 {
<a name="l00630"></a>00630     u32 swfw_sync;
<a name="l00631"></a>00631     u32 swmask = mask;
<a name="l00632"></a>00632 
<a name="l00633"></a>00633     ixgbe_get_swfw_sync_semaphore(hw);
<a name="l00634"></a>00634 
<a name="l00635"></a>00635     swfw_sync = IXGBE_READ_REG(hw, IXGBE_SWFW_SYNC);
<a name="l00636"></a>00636     swfw_sync &amp;= ~swmask;
<a name="l00637"></a>00637     IXGBE_WRITE_REG(hw, IXGBE_SWFW_SYNC, swfw_sync);
<a name="l00638"></a>00638 
<a name="l00639"></a>00639     ixgbe_release_swfw_sync_semaphore(hw);
<a name="l00640"></a>00640     msleep(5);
<a name="l00641"></a>00641 }
<a name="l00642"></a>00642 
<a name="l00649"></a>00649 <span class="keyword">static</span> s32 ixgbe_get_swfw_sync_semaphore(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00650"></a>00650 {
<a name="l00651"></a>00651     s32 status = IXGBE_ERR_EEPROM;
<a name="l00652"></a>00652     u32 timeout = 2000;
<a name="l00653"></a>00653     u32 i;
<a name="l00654"></a>00654     u32 swsm;
<a name="l00655"></a>00655 
<a name="l00656"></a>00656     <span class="comment">/* Get SMBI software semaphore between device drivers first */</span>
<a name="l00657"></a>00657     <span class="keywordflow">for</span> (i = 0; i &lt; timeout; i++) {
<a name="l00658"></a>00658         <span class="comment">/*</span>
<a name="l00659"></a>00659 <span class="comment">         * If the SMBI bit is 0 when we read it, then the bit will be</span>
<a name="l00660"></a>00660 <span class="comment">         * set and we have the semaphore</span>
<a name="l00661"></a>00661 <span class="comment">         */</span>
<a name="l00662"></a>00662         swsm = IXGBE_READ_REG(hw, IXGBE_SWSM);
<a name="l00663"></a>00663         <span class="keywordflow">if</span> (!(swsm &amp; IXGBE_SWSM_SMBI)) {
<a name="l00664"></a>00664             status = 0;
<a name="l00665"></a>00665             <span class="keywordflow">break</span>;
<a name="l00666"></a>00666         }
<a name="l00667"></a>00667         udelay(50);
<a name="l00668"></a>00668     }
<a name="l00669"></a>00669 
<a name="l00670"></a>00670     <span class="comment">/* Now get the semaphore between SW/FW through the REGSMP bit */</span>
<a name="l00671"></a>00671     <span class="keywordflow">if</span> (status == 0) {
<a name="l00672"></a>00672         <span class="keywordflow">for</span> (i = 0; i &lt; timeout; i++) {
<a name="l00673"></a>00673             swsm = IXGBE_READ_REG(hw, IXGBE_SWFW_SYNC);
<a name="l00674"></a>00674             <span class="keywordflow">if</span> (!(swsm &amp; IXGBE_SWFW_REGSMP))
<a name="l00675"></a>00675                 <span class="keywordflow">break</span>;
<a name="l00676"></a>00676 
<a name="l00677"></a>00677             udelay(50);
<a name="l00678"></a>00678         }
<a name="l00679"></a>00679 
<a name="l00680"></a>00680         <span class="comment">/*</span>
<a name="l00681"></a>00681 <span class="comment">         * Release semaphores and return error if SW NVM semaphore</span>
<a name="l00682"></a>00682 <span class="comment">         * was not granted because we don&#39;t have access to the EEPROM</span>
<a name="l00683"></a>00683 <span class="comment">         */</span>
<a name="l00684"></a>00684         <span class="keywordflow">if</span> (i &gt;= timeout) {
<a name="l00685"></a>00685             hw_dbg(hw, <span class="stringliteral">&quot;REGSMP Software NVM semaphore not granted.\n&quot;</span>);
<a name="l00686"></a>00686             ixgbe_release_swfw_sync_semaphore(hw);
<a name="l00687"></a>00687             status = IXGBE_ERR_EEPROM;
<a name="l00688"></a>00688         }
<a name="l00689"></a>00689     } <span class="keywordflow">else</span> {
<a name="l00690"></a>00690         hw_dbg(hw, <span class="stringliteral">&quot;Software semaphore SMBI between device drivers &quot;</span>
<a name="l00691"></a>00691                  <span class="stringliteral">&quot;not granted.\n&quot;</span>);
<a name="l00692"></a>00692     }
<a name="l00693"></a>00693 
<a name="l00694"></a>00694     <span class="keywordflow">return</span> status;
<a name="l00695"></a>00695 }
<a name="l00696"></a>00696 
<a name="l00703"></a>00703 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_release_swfw_sync_semaphore(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00704"></a>00704 {
<a name="l00705"></a>00705     u32 swsm;
<a name="l00706"></a>00706 
<a name="l00707"></a>00707     <span class="comment">/* Release both semaphores by writing 0 to the bits REGSMP and SMBI */</span>
<a name="l00708"></a>00708 
<a name="l00709"></a>00709     swsm = IXGBE_READ_REG(hw, IXGBE_SWSM);
<a name="l00710"></a>00710     swsm &amp;= ~IXGBE_SWSM_SMBI;
<a name="l00711"></a>00711     IXGBE_WRITE_REG(hw, IXGBE_SWSM, swsm);
<a name="l00712"></a>00712 
<a name="l00713"></a>00713     swsm = IXGBE_READ_REG(hw, IXGBE_SWFW_SYNC);
<a name="l00714"></a>00714     swsm &amp;= ~IXGBE_SWFW_REGSMP;
<a name="l00715"></a>00715     IXGBE_WRITE_REG(hw, IXGBE_SWFW_SYNC, swsm);
<a name="l00716"></a>00716 
<a name="l00717"></a>00717     IXGBE_WRITE_FLUSH(hw);
<a name="l00718"></a>00718 }
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:29 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
