TimeQuest Timing Analyzer report for PC_AR_RAM2130
Mon Nov 21 19:41:56 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'T2'
 13. Slow 1200mV 85C Model Setup: 'T4'
 14. Slow 1200mV 85C Model Setup: 'T1'
 15. Slow 1200mV 85C Model Hold: 'T4'
 16. Slow 1200mV 85C Model Hold: 'T2'
 17. Slow 1200mV 85C Model Hold: 'T1'
 18. Slow 1200mV 85C Model Recovery: 'T2'
 19. Slow 1200mV 85C Model Removal: 'T2'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'T2'
 28. Slow 1200mV 0C Model Setup: 'T4'
 29. Slow 1200mV 0C Model Setup: 'T1'
 30. Slow 1200mV 0C Model Hold: 'T4'
 31. Slow 1200mV 0C Model Hold: 'T1'
 32. Slow 1200mV 0C Model Hold: 'T2'
 33. Slow 1200mV 0C Model Recovery: 'T2'
 34. Slow 1200mV 0C Model Removal: 'T2'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'T2'
 42. Fast 1200mV 0C Model Setup: 'T4'
 43. Fast 1200mV 0C Model Setup: 'T1'
 44. Fast 1200mV 0C Model Hold: 'T1'
 45. Fast 1200mV 0C Model Hold: 'T4'
 46. Fast 1200mV 0C Model Hold: 'T2'
 47. Fast 1200mV 0C Model Recovery: 'T2'
 48. Fast 1200mV 0C Model Removal: 'T2'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; PC_AR_RAM2130                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE55F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processors 3-6         ;   0.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; LOAD       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LOAD } ;
; T1         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { T1 }   ;
; T2         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { T2 }   ;
; T4         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { T4 }   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 255.17 MHz ; 250.0 MHz       ; T2         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; T2    ; -3.272 ; -23.258            ;
; T4    ; -2.517 ; -19.248            ;
; T1    ; -0.700 ; -0.700             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; T4    ; 0.642 ; 0.000              ;
; T2    ; 0.753 ; 0.000              ;
; T1    ; 0.754 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; T2    ; -2.243 ; -16.137               ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; T2    ; 1.720 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; T1    ; -3.201 ; -12.603                          ;
; T2    ; -3.000 ; -14.896                          ;
; T4    ; -3.000 ; -14.896                          ;
; LOAD  ; -3.000 ; -3.000                           ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'T2'                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.272 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.081     ; 3.672      ;
; -3.160 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.081     ; 3.560      ;
; -3.061 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.082     ; 3.460      ;
; -3.006 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.081     ; 3.406      ;
; -2.954 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.079     ; 3.356      ;
; -2.926 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.068     ; 3.339      ;
; -2.919 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.083     ; 3.837      ;
; -2.898 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.081     ; 3.298      ;
; -2.818 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.500        ; -0.083     ; 3.216      ;
; -2.814 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.068     ; 3.227      ;
; -2.807 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.083     ; 3.725      ;
; -2.789 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.079     ; 3.191      ;
; -2.789 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.080     ; 3.190      ;
; -2.786 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.081     ; 3.186      ;
; -2.773 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; -0.082     ; 3.172      ;
; -2.758 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.084     ; 3.675      ;
; -2.734 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.079     ; 3.136      ;
; -2.707 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.069     ; 3.119      ;
; -2.704 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.084     ; 3.621      ;
; -2.703 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.083     ; 3.621      ;
; -2.679 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.082     ; 3.078      ;
; -2.677 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.079     ; 3.079      ;
; -2.652 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.085     ; 3.568      ;
; -2.627 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 0.500        ; -0.082     ; 3.026      ;
; -2.612 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.081     ; 3.012      ;
; -2.592 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.084     ; 3.509      ;
; -2.581 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.086     ; 3.496      ;
; -2.541 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; 0.500        ; -0.083     ; 2.939      ;
; -2.540 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.085     ; 3.456      ;
; -2.526 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.085     ; 3.442      ;
; -2.516 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.085     ; 3.432      ;
; -2.515 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.085     ; 3.431      ;
; -2.499 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.085     ; 3.415      ;
; -2.488 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.086     ; 3.403      ;
; -2.485 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.085     ; 3.401      ;
; -2.458 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.085     ; 3.374      ;
; -2.439 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.086     ; 3.354      ;
; -2.420 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.084     ; 3.337      ;
; -2.402 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.085     ; 3.318      ;
; -2.399 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; -0.082     ; 2.798      ;
; -2.397 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.043     ; 2.835      ;
; -2.393 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.044     ; 2.830      ;
; -2.387 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.085     ; 3.303      ;
; -2.384 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.085     ; 3.300      ;
; -2.375 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.084     ; 3.292      ;
; -2.338 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.087     ; 3.252      ;
; -2.338 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.043     ; 2.776      ;
; -2.323 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.068     ; 2.736      ;
; -2.302 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.067     ; 2.716      ;
; -2.290 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.085     ; 3.206      ;
; -2.285 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.043     ; 2.723      ;
; -2.274 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 1.000        ; -0.084     ; 3.191      ;
; -2.249 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.080     ; 2.650      ;
; -2.217 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; T2           ; T2          ; 1.000        ; -0.085     ; 3.133      ;
; -2.206 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.086     ; 3.121      ;
; -2.205 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.085     ; 3.121      ;
; -2.153 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.086     ; 3.068      ;
; -2.150 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.500        ; -0.045     ; 2.586      ;
; -2.136 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.068     ; 2.549      ;
; -1.933 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.500        ; -0.083     ; 2.331      ;
; -1.914 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; -0.044     ; 2.351      ;
; -1.904 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.085     ; 2.820      ;
; -1.814 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; -0.080     ; 2.215      ;
; -1.739 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.067     ; 2.153      ;
; -1.726 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.086     ; 2.641      ;
; -1.722 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.086     ; 2.637      ;
; -1.651 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.085     ; 2.567      ;
; -1.536 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 1.000        ; -0.086     ; 2.451      ;
; -1.517 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.086     ; 2.432      ;
; -1.451 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.067     ; 1.865      ;
; -1.408 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.085     ; 2.324      ;
; -1.281 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 0.500        ; -0.044     ; 1.718      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'T4'                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.517 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; 0.500        ; 2.956      ; 5.954      ;
; -2.496 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; 0.500        ; 2.956      ; 5.933      ;
; -2.418 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; 0.500        ; 2.956      ; 5.855      ;
; -2.407 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; 0.500        ; 2.958      ; 5.846      ;
; -2.360 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; 0.500        ; 2.958      ; 5.799      ;
; -2.358 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; 0.500        ; 2.956      ; 5.795      ;
; -2.346 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; 0.500        ; 2.958      ; 5.785      ;
; -2.346 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; 0.500        ; 2.958      ; 5.785      ;
; -1.942 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; 1.000        ; 2.956      ; 5.879      ;
; -1.812 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; 1.000        ; 2.956      ; 5.749      ;
; -1.753 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; 1.000        ; 2.958      ; 5.692      ;
; -1.735 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; 1.000        ; 2.958      ; 5.674      ;
; -1.694 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; 1.000        ; 2.958      ; 5.633      ;
; -1.692 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; 1.000        ; 2.958      ; 5.631      ;
; -1.601 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; 1.000        ; 2.956      ; 5.538      ;
; -1.553 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; 1.000        ; 2.956      ; 5.490      ;
; -0.720 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|register2130:inst|13 ; T2           ; T4          ; 1.000        ; -0.175     ; 1.526      ;
; -0.690 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR2130:inst|register2130:inst|12 ; T2           ; T4          ; 1.000        ; -0.173     ; 1.498      ;
; -0.648 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; 0.500        ; -0.125     ; 1.004      ;
; -0.644 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|register2130:inst|14 ; T2           ; T4          ; 1.000        ; -0.173     ; 1.452      ;
; -0.643 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|register2130:inst|18 ; T2           ; T4          ; 1.000        ; -0.173     ; 1.451      ;
; -0.639 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|register2130:inst|15 ; T2           ; T4          ; 1.000        ; -0.173     ; 1.447      ;
; -0.637 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|register2130:inst|19 ; T2           ; T4          ; 1.000        ; -0.173     ; 1.445      ;
; -0.619 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|register2130:inst|16 ; T2           ; T4          ; 1.000        ; -0.175     ; 1.425      ;
; -0.466 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|register2130:inst|17 ; T2           ; T4          ; 1.000        ; -0.174     ; 1.273      ;
; -0.398 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; 0.500        ; -0.141     ; 0.738      ;
; -0.380 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; 0.500        ; -0.139     ; 0.722      ;
; -0.230 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; 0.500        ; -0.141     ; 0.570      ;
; -0.213 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; 0.500        ; -0.126     ; 0.568      ;
; -0.209 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; 0.500        ; -0.139     ; 0.551      ;
; -0.208 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; 0.500        ; -0.125     ; 0.564      ;
; -0.183 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; 0.500        ; -0.101     ; 0.563      ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'T1'                                                                                                                                                                                                     ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.700 ; PC_AR2130:inst|register2130:inst|13 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.335      ; 2.063      ;
; -0.569 ; PC_AR2130:inst|register2130:inst|19 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.335      ; 1.932      ;
; -0.562 ; PC_AR2130:inst|register2130:inst|18 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.334      ; 1.924      ;
; -0.553 ; PC_AR2130:inst|register2130:inst|16 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.335      ; 1.916      ;
; -0.530 ; PC_AR2130:inst|register2130:inst|17 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.335      ; 1.893      ;
; -0.484 ; PC_AR2130:inst|register2130:inst|12 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.334      ; 1.846      ;
; -0.430 ; PC_AR2130:inst|register2130:inst|14 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.334      ; 1.792      ;
; -0.408 ; PC_AR2130:inst|register2130:inst|15 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.334      ; 1.770      ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'T4'                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.642 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; -0.500       ; 0.102      ; 0.496      ;
; 0.665 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; -0.500       ; 0.079      ; 0.496      ;
; 0.666 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; -0.500       ; 0.079      ; 0.497      ;
; 0.670 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; -0.500       ; 0.066      ; 0.488      ;
; 0.682 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; -0.500       ; 0.065      ; 0.499      ;
; 0.810 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; -0.500       ; 0.066      ; 0.628      ;
; 0.810 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; -0.500       ; 0.065      ; 0.627      ;
; 0.868 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|register2130:inst|17 ; T2           ; T4          ; 0.000        ; 0.057      ; 1.177      ;
; 0.954 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|register2130:inst|15 ; T2           ; T4          ; 0.000        ; 0.056      ; 1.262      ;
; 0.957 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|register2130:inst|14 ; T2           ; T4          ; 0.000        ; 0.056      ; 1.265      ;
; 0.958 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|register2130:inst|18 ; T2           ; T4          ; 0.000        ; 0.057      ; 1.267      ;
; 0.998 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|register2130:inst|16 ; T2           ; T4          ; 0.000        ; 0.056      ; 1.306      ;
; 0.999 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|register2130:inst|19 ; T2           ; T4          ; 0.000        ; 0.057      ; 1.308      ;
; 1.036 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR2130:inst|register2130:inst|12 ; T2           ; T4          ; 0.000        ; 0.056      ; 1.344      ;
; 1.090 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; -0.500       ; 0.079      ; 0.921      ;
; 1.103 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|register2130:inst|13 ; T2           ; T4          ; 0.000        ; 0.056      ; 1.411      ;
; 1.735 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; 0.000        ; 3.071      ; 5.058      ;
; 1.782 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; 0.000        ; 3.072      ; 5.106      ;
; 1.782 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; 0.000        ; 3.072      ; 5.106      ;
; 1.783 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; 0.000        ; 3.071      ; 5.106      ;
; 1.785 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; 0.000        ; 3.071      ; 5.108      ;
; 1.801 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; 0.000        ; 3.072      ; 5.125      ;
; 1.804 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; 0.000        ; 3.071      ; 5.127      ;
; 2.022 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; 0.000        ; 3.072      ; 5.346      ;
; 2.581 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; -0.500       ; 3.071      ; 5.404      ;
; 2.609 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; -0.500       ; 3.071      ; 5.432      ;
; 2.635 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; -0.500       ; 3.072      ; 5.459      ;
; 2.666 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; -0.500       ; 3.072      ; 5.490      ;
; 2.666 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; -0.500       ; 3.072      ; 5.490      ;
; 2.687 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; -0.500       ; 3.072      ; 5.511      ;
; 2.699 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; -0.500       ; 3.071      ; 5.522      ;
; 2.752 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; -0.500       ; 3.071      ; 5.575      ;
+-------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'T2'                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.753 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; -0.500       ; 0.123      ; 0.628      ;
; 0.863 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.138      ; 0.753      ;
; 0.899 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; -0.500       ; 0.161      ; 0.812      ;
; 0.960 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; 0.138      ; 0.850      ;
; 1.065 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; -0.500       ; 0.124      ; 0.941      ;
; 1.313 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; 0.126      ; 1.191      ;
; 1.313 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 0.138      ; 1.203      ;
; 1.340 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 0.126      ; 1.218      ;
; 1.738 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.085      ; 2.035      ;
; 1.803 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.101      ;
; 1.810 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.108      ;
; 1.904 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.085      ; 2.201      ;
; 1.916 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.214      ;
; 1.987 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.285      ;
; 1.990 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; 0.161      ; 1.903      ;
; 2.119 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; -0.500       ; 0.160      ; 2.031      ;
; 2.143 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.085      ; 2.440      ;
; 2.197 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.495      ;
; 2.233 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.087      ; 2.532      ;
; 2.259 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 0.138      ; 2.149      ;
; 2.276 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.085      ; 2.573      ;
; 2.292 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; 0.161      ; 2.205      ;
; 2.307 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.085      ; 2.604      ;
; 2.310 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.608      ;
; 2.319 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.085      ; 2.616      ;
; 2.336 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 0.161      ; 2.249      ;
; 2.339 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 0.000        ; 0.087      ; 2.638      ;
; 2.339 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.637      ;
; 2.366 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 0.161      ; 2.279      ;
; 2.384 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.138      ; 2.274      ;
; 2.392 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; 0.125      ; 2.269      ;
; 2.400 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; T2           ; T2          ; 0.000        ; 0.085      ; 2.697      ;
; 2.405 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.703      ;
; 2.413 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.711      ;
; 2.421 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.085      ; 2.718      ;
; 2.436 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.085      ; 2.733      ;
; 2.450 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.161      ; 2.363      ;
; 2.458 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.087      ; 2.757      ;
; 2.479 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.087      ; 2.778      ;
; 2.492 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.790      ;
; 2.519 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.817      ;
; 2.524 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.822      ;
; 2.532 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.087      ; 2.831      ;
; 2.543 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.841      ;
; 2.563 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.087      ; 2.862      ;
; 2.566 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.864      ;
; 2.568 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.085      ; 2.865      ;
; 2.593 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; -0.500       ; 0.125      ; 2.470      ;
; 2.595 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; 0.126      ; 2.473      ;
; 2.610 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; 0.125      ; 2.487      ;
; 2.657 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.086      ; 2.955      ;
; 2.657 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 0.138      ; 2.547      ;
; 2.662 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 0.126      ; 2.540      ;
; 2.669 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 0.126      ; 2.547      ;
; 2.677 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.087      ; 2.976      ;
; 2.684 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 0.125      ; 2.561      ;
; 2.688 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 0.138      ; 2.578      ;
; 2.697 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.087      ; 2.996      ;
; 2.715 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 0.125      ; 2.592      ;
; 2.733 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; 0.125      ; 2.610      ;
; 2.771 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.087      ; 3.070      ;
; 2.776 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.126      ; 2.654      ;
; 2.778 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; -0.500       ; 0.124      ; 2.654      ;
; 2.789 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.126      ; 2.667      ;
; 2.802 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.087      ; 3.101      ;
; 2.802 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.138      ; 2.692      ;
; 2.829 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.125      ; 2.706      ;
; 2.916 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.087      ; 3.215      ;
; 2.951 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; 0.125      ; 2.828      ;
; 3.025 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 0.125      ; 2.902      ;
; 3.056 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 0.125      ; 2.933      ;
; 3.170 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.125      ; 3.047      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'T1'                                                                                                                                                                                                     ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.754 ; PC_AR2130:inst|register2130:inst|15 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.562      ; 1.610      ;
; 0.769 ; PC_AR2130:inst|register2130:inst|14 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.562      ; 1.625      ;
; 0.815 ; PC_AR2130:inst|register2130:inst|12 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.562      ; 1.671      ;
; 0.862 ; PC_AR2130:inst|register2130:inst|17 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.564      ; 1.720      ;
; 0.894 ; PC_AR2130:inst|register2130:inst|18 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.562      ; 1.750      ;
; 0.902 ; PC_AR2130:inst|register2130:inst|16 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.564      ; 1.760      ;
; 0.931 ; PC_AR2130:inst|register2130:inst|19 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.564      ; 1.789      ;
; 1.059 ; PC_AR2130:inst|register2130:inst|13 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.564      ; 1.917      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'T2'                                                                                                                                                                      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.243 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.500        ; 3.014      ; 5.738      ;
; -2.008 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; 3.016      ; 5.505      ;
; -2.008 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; 3.016      ; 5.505      ;
; -2.008 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; 3.016      ; 5.505      ;
; -1.981 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; 0.500        ; 3.014      ; 5.476      ;
; -1.963 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 0.500        ; 3.015      ; 5.459      ;
; -1.963 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; 3.015      ; 5.459      ;
; -1.963 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; 3.015      ; 5.459      ;
; -1.649 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 1.000        ; 3.014      ; 5.644      ;
; -1.342 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 1.000        ; 3.016      ; 5.339      ;
; -1.342 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 1.000        ; 3.016      ; 5.339      ;
; -1.342 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 1.000        ; 3.016      ; 5.339      ;
; -1.318 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; 1.000        ; 3.014      ; 5.313      ;
; -1.296 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 1.000        ; 3.015      ; 5.292      ;
; -1.296 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 1.000        ; 3.015      ; 5.292      ;
; -1.296 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 1.000        ; 3.015      ; 5.292      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'T2'                                                                                                                                                                      ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.720 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 0.000        ; 3.131      ; 5.103      ;
; 1.720 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.000        ; 3.131      ; 5.103      ;
; 1.720 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.000        ; 3.131      ; 5.103      ;
; 1.743 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; 0.000        ; 3.129      ; 5.124      ;
; 1.765 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.000        ; 3.131      ; 5.148      ;
; 1.765 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.000        ; 3.131      ; 5.148      ;
; 1.765 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.000        ; 3.131      ; 5.148      ;
; 2.059 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.000        ; 3.130      ; 5.441      ;
; 2.378 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; -0.500       ; 3.131      ; 5.261      ;
; 2.378 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; 3.131      ; 5.261      ;
; 2.378 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 3.131      ; 5.261      ;
; 2.396 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; -0.500       ; 3.129      ; 5.277      ;
; 2.422 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; 3.131      ; 5.305      ;
; 2.422 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 3.131      ; 5.305      ;
; 2.422 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 3.131      ; 5.305      ;
; 2.648 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; -0.500       ; 3.130      ; 5.530      ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 282.97 MHz ; 250.0 MHz       ; T2         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; T2    ; -2.861 ; -20.776           ;
; T4    ; -2.455 ; -19.173           ;
; T1    ; -0.657 ; -0.657            ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; T4    ; 0.585 ; 0.000             ;
; T1    ; 0.687 ; 0.000             ;
; T2    ; 0.702 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; T2    ; -2.130 ; -15.469              ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; T2    ; 1.640 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; T1    ; -3.201 ; -12.603                         ;
; T2    ; -3.000 ; -14.896                         ;
; T4    ; -3.000 ; -14.896                         ;
; LOAD  ; -3.000 ; -3.000                          ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'T2'                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.861 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.033     ; 3.310      ;
; -2.775 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.033     ; 3.224      ;
; -2.769 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.033     ; 3.218      ;
; -2.759 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.033     ; 3.208      ;
; -2.694 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.032     ; 3.144      ;
; -2.590 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.500        ; -0.034     ; 3.038      ;
; -2.584 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.033     ; 3.033      ;
; -2.570 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.023     ; 3.029      ;
; -2.538 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.032     ; 2.988      ;
; -2.536 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.032     ; 2.986      ;
; -2.534 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.075     ; 3.461      ;
; -2.520 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.032     ; 2.970      ;
; -2.492 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.033     ; 2.941      ;
; -2.480 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.075     ; 3.407      ;
; -2.478 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.023     ; 2.937      ;
; -2.464 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.075     ; 3.391      ;
; -2.446 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.032     ; 2.896      ;
; -2.442 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.075     ; 3.369      ;
; -2.422 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.023     ; 2.881      ;
; -2.416 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.033     ; 2.865      ;
; -2.400 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.033     ; 2.849      ;
; -2.397 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; -0.033     ; 2.846      ;
; -2.366 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.076     ; 3.292      ;
; -2.354 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; 0.500        ; -0.034     ; 2.802      ;
; -2.320 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.076     ; 3.246      ;
; -2.295 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.076     ; 3.221      ;
; -2.274 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.076     ; 3.200      ;
; -2.271 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 0.500        ; -0.033     ; 2.720      ;
; -2.251 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.076     ; 3.177      ;
; -2.235 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.076     ; 3.161      ;
; -2.228 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.076     ; 3.154      ;
; -2.207 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.077     ; 3.132      ;
; -2.205 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.077     ; 3.130      ;
; -2.188 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.076     ; 3.114      ;
; -2.159 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.076     ; 3.085      ;
; -2.156 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.076     ; 3.082      ;
; -2.143 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.076     ; 3.069      ;
; -2.131 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.076     ; 3.057      ;
; -2.120 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; -0.033     ; 2.569      ;
; -2.115 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.076     ; 3.041      ;
; -2.110 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.003     ; 2.589      ;
; -2.106 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.003     ; 2.585      ;
; -2.096 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.076     ; 3.022      ;
; -2.090 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.003     ; 2.569      ;
; -2.087 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.077     ; 3.012      ;
; -2.080 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.023     ; 2.539      ;
; -2.078 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.023     ; 2.537      ;
; -2.070 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.075     ; 2.997      ;
; -2.066 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.077     ; 2.991      ;
; -2.059 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; T2           ; T2          ; 1.000        ; -0.076     ; 2.985      ;
; -2.052 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.032     ; 2.502      ;
; -2.018 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.003     ; 2.497      ;
; -1.995 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.077     ; 2.920      ;
; -1.967 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.077     ; 2.892      ;
; -1.944 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 1.000        ; -0.075     ; 2.871      ;
; -1.921 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.500        ; -0.004     ; 2.399      ;
; -1.920 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.023     ; 2.379      ;
; -1.902 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.076     ; 2.828      ;
; -1.856 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.076     ; 2.782      ;
; -1.745 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.500        ; -0.034     ; 2.193      ;
; -1.719 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.077     ; 2.644      ;
; -1.674 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; -0.032     ; 2.124      ;
; -1.658 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; -0.003     ; 2.137      ;
; -1.592 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.023     ; 2.051      ;
; -1.499 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.077     ; 2.424      ;
; -1.480 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.076     ; 2.406      ;
; -1.465 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.077     ; 2.390      ;
; -1.320 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.023     ; 1.779      ;
; -1.291 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 1.000        ; -0.076     ; 2.217      ;
; -1.278 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.076     ; 2.204      ;
; -1.274 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.077     ; 2.199      ;
; -1.122 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 0.500        ; -0.003     ; 1.601      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'T4'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.455 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; 0.500        ; 2.701      ; 5.638      ;
; -2.453 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; 0.500        ; 2.701      ; 5.636      ;
; -2.448 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; 0.500        ; 2.702      ; 5.632      ;
; -2.399 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; 0.500        ; 2.701      ; 5.582      ;
; -2.398 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; 0.500        ; 2.701      ; 5.581      ;
; -2.387 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; 0.500        ; 2.703      ; 5.572      ;
; -2.386 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; 0.500        ; 2.703      ; 5.571      ;
; -2.247 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; 0.500        ; 2.703      ; 5.432      ;
; -1.797 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; 1.000        ; 2.701      ; 5.480      ;
; -1.660 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; 1.000        ; 2.701      ; 5.343      ;
; -1.608 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; 1.000        ; 2.703      ; 5.293      ;
; -1.595 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; 1.000        ; 2.703      ; 5.280      ;
; -1.543 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; 1.000        ; 2.702      ; 5.227      ;
; -1.532 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; 1.000        ; 2.703      ; 5.217      ;
; -1.444 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; 1.000        ; 2.701      ; 5.127      ;
; -1.402 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; 1.000        ; 2.701      ; 5.085      ;
; -0.613 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|register2130:inst|13 ; T2           ; T4          ; 1.000        ; -0.155     ; 1.440      ;
; -0.534 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR2130:inst|register2130:inst|12 ; T2           ; T4          ; 1.000        ; -0.154     ; 1.362      ;
; -0.528 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|register2130:inst|18 ; T2           ; T4          ; 1.000        ; -0.154     ; 1.356      ;
; -0.525 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|register2130:inst|14 ; T2           ; T4          ; 1.000        ; -0.154     ; 1.353      ;
; -0.523 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|register2130:inst|16 ; T2           ; T4          ; 1.000        ; -0.155     ; 1.350      ;
; -0.522 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|register2130:inst|15 ; T2           ; T4          ; 1.000        ; -0.154     ; 1.350      ;
; -0.521 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|register2130:inst|19 ; T2           ; T4          ; 1.000        ; -0.154     ; 1.349      ;
; -0.513 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; 0.500        ; -0.073     ; 0.922      ;
; -0.354 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|register2130:inst|17 ; T2           ; T4          ; 1.000        ; -0.155     ; 1.181      ;
; -0.265 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; 0.500        ; -0.085     ; 0.662      ;
; -0.254 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; 0.500        ; -0.084     ; 0.652      ;
; -0.123 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; 0.500        ; -0.085     ; 0.520      ;
; -0.110 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; 0.500        ; -0.084     ; 0.508      ;
; -0.109 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; 0.500        ; -0.073     ; 0.518      ;
; -0.107 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; 0.500        ; -0.073     ; 0.516      ;
; -0.087 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; 0.500        ; -0.054     ; 0.515      ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'T1'                                                                                                                                                                                                      ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.657 ; PC_AR2130:inst|register2130:inst|13 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.295      ; 1.971      ;
; -0.536 ; PC_AR2130:inst|register2130:inst|18 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.294      ; 1.849      ;
; -0.536 ; PC_AR2130:inst|register2130:inst|16 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.295      ; 1.850      ;
; -0.535 ; PC_AR2130:inst|register2130:inst|19 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.295      ; 1.849      ;
; -0.505 ; PC_AR2130:inst|register2130:inst|17 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.295      ; 1.819      ;
; -0.473 ; PC_AR2130:inst|register2130:inst|12 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.294      ; 1.786      ;
; -0.423 ; PC_AR2130:inst|register2130:inst|14 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.294      ; 1.736      ;
; -0.395 ; PC_AR2130:inst|register2130:inst|15 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.294      ; 1.708      ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'T4'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.585 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; -0.500       ; 0.127      ; 0.447      ;
; 0.604 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; -0.500       ; 0.098      ; 0.437      ;
; 0.605 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; -0.500       ; 0.108      ; 0.448      ;
; 0.607 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; -0.500       ; 0.108      ; 0.450      ;
; 0.620 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; -0.500       ; 0.097      ; 0.452      ;
; 0.747 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; -0.500       ; 0.098      ; 0.580      ;
; 0.752 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; -0.500       ; 0.097      ; 0.584      ;
; 0.778 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|register2130:inst|17 ; T2           ; T4          ; 0.000        ; 0.052      ; 1.065      ;
; 0.873 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|register2130:inst|18 ; T2           ; T4          ; 0.000        ; 0.052      ; 1.160      ;
; 0.880 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|register2130:inst|16 ; T2           ; T4          ; 0.000        ; 0.051      ; 1.166      ;
; 0.881 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|register2130:inst|15 ; T2           ; T4          ; 0.000        ; 0.052      ; 1.168      ;
; 0.884 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|register2130:inst|14 ; T2           ; T4          ; 0.000        ; 0.052      ; 1.171      ;
; 0.928 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|register2130:inst|19 ; T2           ; T4          ; 0.000        ; 0.052      ; 1.215      ;
; 0.952 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR2130:inst|register2130:inst|12 ; T2           ; T4          ; 0.000        ; 0.052      ; 1.239      ;
; 0.986 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|register2130:inst|13 ; T2           ; T4          ; 0.000        ; 0.051      ; 1.272      ;
; 0.999 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; -0.500       ; 0.108      ; 0.842      ;
; 1.523 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; 0.000        ; 2.804      ; 4.562      ;
; 1.568 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; 0.000        ; 2.804      ; 4.607      ;
; 1.570 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; 0.000        ; 2.804      ; 4.609      ;
; 1.575 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; 0.000        ; 2.805      ; 4.615      ;
; 1.576 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; 0.000        ; 2.805      ; 4.616      ;
; 1.588 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; 0.000        ; 2.804      ; 4.627      ;
; 1.596 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; 0.000        ; 2.805      ; 4.636      ;
; 1.927 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; 0.000        ; 2.805      ; 4.967      ;
; 2.542 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; -0.500       ; 2.804      ; 5.081      ;
; 2.561 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; -0.500       ; 2.804      ; 5.100      ;
; 2.568 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; -0.500       ; 2.805      ; 5.108      ;
; 2.610 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; -0.500       ; 2.805      ; 5.150      ;
; 2.638 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; -0.500       ; 2.805      ; 5.178      ;
; 2.644 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; -0.500       ; 2.805      ; 5.184      ;
; 2.720 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; -0.500       ; 2.804      ; 5.259      ;
; 2.727 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; -0.500       ; 2.804      ; 5.266      ;
+-------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'T1'                                                                                                                                                                                                      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.687 ; PC_AR2130:inst|register2130:inst|15 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.495      ; 1.452      ;
; 0.697 ; PC_AR2130:inst|register2130:inst|14 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.495      ; 1.462      ;
; 0.737 ; PC_AR2130:inst|register2130:inst|12 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.495      ; 1.502      ;
; 0.787 ; PC_AR2130:inst|register2130:inst|17 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.497      ; 1.554      ;
; 0.819 ; PC_AR2130:inst|register2130:inst|18 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.496      ; 1.585      ;
; 0.822 ; PC_AR2130:inst|register2130:inst|16 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.497      ; 1.589      ;
; 0.855 ; PC_AR2130:inst|register2130:inst|19 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.497      ; 1.622      ;
; 0.969 ; PC_AR2130:inst|register2130:inst|13 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.497      ; 1.736      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'T2'                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.702 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; -0.500       ; 0.148      ; 0.585      ;
; 0.793 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.160      ; 0.688      ;
; 0.817 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; -0.500       ; 0.178      ; 0.730      ;
; 0.868 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; 0.160      ; 0.763      ;
; 0.953 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; -0.500       ; 0.149      ; 0.837      ;
; 1.169 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 0.160      ; 1.064      ;
; 1.170 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; 0.150      ; 1.055      ;
; 1.191 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 0.150      ; 1.076      ;
; 1.565 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.077      ; 1.837      ;
; 1.648 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.076      ; 1.919      ;
; 1.653 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 0.000        ; 0.076      ; 1.924      ;
; 1.702 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.077      ; 1.974      ;
; 1.785 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.076      ; 2.056      ;
; 1.786 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.058      ;
; 1.850 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; 0.178      ; 1.763      ;
; 1.901 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; -0.500       ; 0.178      ; 1.814      ;
; 1.934 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.206      ;
; 2.021 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.293      ;
; 2.038 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.076      ; 2.309      ;
; 2.050 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 0.159      ; 1.944      ;
; 2.055 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; 0.179      ; 1.969      ;
; 2.061 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.333      ;
; 2.066 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.076      ; 2.337      ;
; 2.093 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.365      ;
; 2.098 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.076      ; 2.369      ;
; 2.112 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.384      ;
; 2.117 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.389      ;
; 2.128 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 0.179      ; 2.042      ;
; 2.138 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; T2           ; T2          ; 0.000        ; 0.076      ; 2.409      ;
; 2.141 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; 0.149      ; 2.025      ;
; 2.146 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.160      ; 2.041      ;
; 2.150 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 0.178      ; 2.063      ;
; 2.162 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.434      ;
; 2.198 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.470      ;
; 2.209 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.078      ; 2.482      ;
; 2.212 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.076      ; 2.483      ;
; 2.215 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.487      ;
; 2.228 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.076      ; 2.499      ;
; 2.229 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.179      ; 2.143      ;
; 2.249 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.521      ;
; 2.252 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.524      ;
; 2.299 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.078      ; 2.572      ;
; 2.299 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.571      ;
; 2.304 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.576      ;
; 2.313 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; 0.151      ; 2.199      ;
; 2.316 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.588      ;
; 2.324 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.596      ;
; 2.329 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; 0.150      ; 2.214      ;
; 2.335 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; -0.500       ; 0.149      ; 2.219      ;
; 2.347 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.076      ; 2.618      ;
; 2.400 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.078      ; 2.673      ;
; 2.403 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.078      ; 2.676      ;
; 2.403 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 0.151      ; 2.289      ;
; 2.408 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 0.150      ; 2.293      ;
; 2.417 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.689      ;
; 2.419 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 0.150      ; 2.304      ;
; 2.424 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 0.160      ; 2.319      ;
; 2.424 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 0.149      ; 2.308      ;
; 2.429 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 0.159      ; 2.323      ;
; 2.457 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; 0.149      ; 2.341      ;
; 2.491 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; -0.500       ; 0.149      ; 2.375      ;
; 2.493 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.078      ; 2.766      ;
; 2.498 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.077      ; 2.770      ;
; 2.504 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.151      ; 2.390      ;
; 2.519 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.151      ; 2.405      ;
; 2.520 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.150      ; 2.405      ;
; 2.525 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.160      ; 2.420      ;
; 2.594 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.078      ; 2.867      ;
; 2.645 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; 0.150      ; 2.530      ;
; 2.735 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 0.150      ; 2.620      ;
; 2.740 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 0.149      ; 2.624      ;
; 2.836 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 0.150      ; 2.721      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'T2'                                                                                                                                                                       ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.130 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.500        ; 2.752      ; 5.364      ;
; -1.929 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; 2.753      ; 5.164      ;
; -1.929 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; 2.753      ; 5.164      ;
; -1.929 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; 2.753      ; 5.164      ;
; -1.897 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; 0.500        ; 2.752      ; 5.131      ;
; -1.885 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 0.500        ; 2.753      ; 5.120      ;
; -1.885 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; 2.753      ; 5.120      ;
; -1.885 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; 2.753      ; 5.120      ;
; -1.509 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 1.000        ; 2.752      ; 5.243      ;
; -1.195 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 1.000        ; 2.753      ; 4.930      ;
; -1.195 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 1.000        ; 2.753      ; 4.930      ;
; -1.195 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 1.000        ; 2.753      ; 4.930      ;
; -1.193 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; 1.000        ; 2.752      ; 4.927      ;
; -1.170 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 1.000        ; 2.753      ; 4.905      ;
; -1.170 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 1.000        ; 2.753      ; 4.905      ;
; -1.170 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 1.000        ; 2.753      ; 4.905      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'T2'                                                                                                                                                                       ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.640 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 0.000        ; 2.856      ; 4.731      ;
; 1.640 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.000        ; 2.856      ; 4.731      ;
; 1.640 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.000        ; 2.856      ; 4.731      ;
; 1.662 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; 0.000        ; 2.855      ; 4.752      ;
; 1.663 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.000        ; 2.857      ; 4.755      ;
; 1.663 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.000        ; 2.857      ; 4.755      ;
; 1.663 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.000        ; 2.857      ; 4.755      ;
; 1.964 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.000        ; 2.856      ; 5.055      ;
; 2.346 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; -0.500       ; 2.856      ; 4.937      ;
; 2.346 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; 2.856      ; 4.937      ;
; 2.346 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 2.856      ; 4.937      ;
; 2.358 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; -0.500       ; 2.855      ; 4.948      ;
; 2.387 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; 2.857      ; 4.979      ;
; 2.387 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 2.857      ; 4.979      ;
; 2.387 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 2.857      ; 4.979      ;
; 2.581 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; -0.500       ; 2.856      ; 5.172      ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; T2    ; -1.547 ; -11.072           ;
; T4    ; -1.158 ; -8.364            ;
; T1    ; 0.179  ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; T1    ; 0.257 ; 0.000             ;
; T4    ; 0.326 ; 0.000             ;
; T2    ; 0.712 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; T2    ; -0.970 ; -6.924               ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; T2    ; 0.717 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; T2    ; -3.000 ; -11.451                         ;
; T4    ; -3.000 ; -11.432                         ;
; T1    ; -3.000 ; -6.364                          ;
; LOAD  ; -3.000 ; -3.000                          ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'T2'                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.547 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.416     ; 1.598      ;
; -1.491 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.416     ; 1.542      ;
; -1.478 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.417     ; 1.528      ;
; -1.428 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.416     ; 1.479      ;
; -1.382 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.411     ; 1.438      ;
; -1.369 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.415     ; 1.421      ;
; -1.367 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.416     ; 1.418      ;
; -1.343 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.500        ; -0.417     ; 1.393      ;
; -1.331 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; -0.417     ; 1.381      ;
; -1.326 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.411     ; 1.382      ;
; -1.313 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.412     ; 1.368      ;
; -1.311 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.416     ; 1.362      ;
; -1.298 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.417     ; 1.348      ;
; -1.297 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.415     ; 1.349      ;
; -1.288 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.416     ; 1.339      ;
; -1.263 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 0.500        ; -0.417     ; 1.313      ;
; -1.248 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.416     ; 1.299      ;
; -1.241 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.415     ; 1.293      ;
; -1.238 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.415     ; 1.290      ;
; -1.191 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; 0.500        ; -0.418     ; 1.240      ;
; -1.151 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; -0.417     ; 1.201      ;
; -1.137 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.399     ; 1.205      ;
; -1.128 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.400     ; 1.195      ;
; -1.088 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.411     ; 1.144      ;
; -1.081 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.399     ; 1.149      ;
; -1.078 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.399     ; 1.146      ;
; -1.074 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.412     ; 1.129      ;
; -1.063 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; -0.416     ; 1.114      ;
; -1.028 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; -0.411     ; 1.084      ;
; -0.993 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.500        ; -0.400     ; 1.060      ;
; -0.932 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.500        ; -0.417     ; 0.982      ;
; -0.921 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; -0.400     ; 0.988      ;
; -0.897 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; -0.416     ; 0.948      ;
; -0.854 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; -0.411     ; 0.910      ;
; -0.712 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.037     ; 1.662      ;
; -0.709 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; -0.411     ; 0.765      ;
; -0.673 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 0.500        ; -0.400     ; 0.740      ;
; -0.656 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.037     ; 1.606      ;
; -0.643 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.038     ; 1.592      ;
; -0.598 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.038     ; 1.547      ;
; -0.593 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.037     ; 1.543      ;
; -0.568 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.038     ; 1.517      ;
; -0.542 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.038     ; 1.491      ;
; -0.537 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.485      ;
; -0.529 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.477      ;
; -0.512 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.038     ; 1.461      ;
; -0.510 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.458      ;
; -0.508 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.038     ; 1.457      ;
; -0.500 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.038     ; 1.449      ;
; -0.496 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.038     ; 1.445      ;
; -0.487 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.038     ; 1.436      ;
; -0.479 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.038     ; 1.428      ;
; -0.479 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.038     ; 1.428      ;
; -0.472 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.420      ;
; -0.472 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.040     ; 1.419      ;
; -0.469 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.417      ;
; -0.444 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.038     ; 1.393      ;
; -0.428 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 1.000        ; -0.038     ; 1.377      ;
; -0.419 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.038     ; 1.368      ;
; -0.416 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.364      ;
; -0.403 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.040     ; 1.350      ;
; -0.402 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.350      ;
; -0.382 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.330      ;
; -0.356 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.304      ;
; -0.352 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.300      ;
; -0.276 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.224      ;
; -0.173 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.121      ;
; -0.163 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.111      ;
; -0.118 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.066      ;
; -0.106 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.054      ;
; -0.102 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.039     ; 1.050      ;
; -0.024 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.039     ; 0.972      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'T4'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.158 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; 0.500        ; 1.376      ; 3.001      ;
; -1.093 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; 0.500        ; 1.376      ; 2.936      ;
; -1.035 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; 0.500        ; 1.378      ; 2.880      ;
; -1.034 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; 0.500        ; 1.377      ; 2.878      ;
; -1.031 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; 0.500        ; 1.378      ; 2.876      ;
; -1.022 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; 0.500        ; 1.378      ; 2.867      ;
; -1.005 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; 0.500        ; 1.376      ; 2.848      ;
; -0.986 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; 0.500        ; 1.376      ; 2.829      ;
; -0.408 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; 0.500        ; -0.456     ; 0.419      ;
; -0.333 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; 1.000        ; 1.376      ; 2.676      ;
; -0.314 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; 0.500        ; -0.463     ; 0.318      ;
; -0.302 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; 0.500        ; -0.462     ; 0.307      ;
; -0.251 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; 1.000        ; 1.376      ; 2.594      ;
; -0.249 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; 1.000        ; 1.376      ; 2.592      ;
; -0.240 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; 0.500        ; -0.463     ; 0.244      ;
; -0.238 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; 1.000        ; 1.377      ; 2.582      ;
; -0.234 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; 1.000        ; 1.378      ; 2.579      ;
; -0.234 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; 1.000        ; 1.378      ; 2.579      ;
; -0.232 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; 0.500        ; -0.456     ; 0.243      ;
; -0.229 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; 0.500        ; -0.462     ; 0.234      ;
; -0.228 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; 0.500        ; -0.456     ; 0.239      ;
; -0.217 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; 0.500        ; -0.445     ; 0.239      ;
; -0.209 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; 1.000        ; 1.376      ; 2.552      ;
; -0.159 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; 1.000        ; 1.378      ; 2.504      ;
; 0.204  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|register2130:inst|13 ; T2           ; T4          ; 1.000        ; -0.102     ; 0.661      ;
; 0.238  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|register2130:inst|14 ; T2           ; T4          ; 1.000        ; -0.101     ; 0.628      ;
; 0.239  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|register2130:inst|18 ; T2           ; T4          ; 1.000        ; -0.101     ; 0.627      ;
; 0.240  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR2130:inst|register2130:inst|12 ; T2           ; T4          ; 1.000        ; -0.101     ; 0.626      ;
; 0.241  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|register2130:inst|15 ; T2           ; T4          ; 1.000        ; -0.101     ; 0.625      ;
; 0.242  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|register2130:inst|19 ; T2           ; T4          ; 1.000        ; -0.101     ; 0.624      ;
; 0.254  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|register2130:inst|16 ; T2           ; T4          ; 1.000        ; -0.102     ; 0.611      ;
; 0.320  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|register2130:inst|17 ; T2           ; T4          ; 1.000        ; -0.102     ; 0.545      ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'T1'                                                                                                                                                                                                     ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; PC_AR2130:inst|register2130:inst|13 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.162      ; 0.972      ;
; 0.249 ; PC_AR2130:inst|register2130:inst|19 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.162      ; 0.902      ;
; 0.276 ; PC_AR2130:inst|register2130:inst|16 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.162      ; 0.875      ;
; 0.285 ; PC_AR2130:inst|register2130:inst|18 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.161      ; 0.865      ;
; 0.298 ; PC_AR2130:inst|register2130:inst|17 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.162      ; 0.853      ;
; 0.329 ; PC_AR2130:inst|register2130:inst|12 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.160      ; 0.820      ;
; 0.353 ; PC_AR2130:inst|register2130:inst|14 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.160      ; 0.796      ;
; 0.359 ; PC_AR2130:inst|register2130:inst|15 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.160      ; 0.790      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'T1'                                                                                                                                                                                                      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.257 ; PC_AR2130:inst|register2130:inst|15 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.280      ; 0.681      ;
; 0.257 ; PC_AR2130:inst|register2130:inst|14 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.280      ; 0.681      ;
; 0.278 ; PC_AR2130:inst|register2130:inst|12 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.280      ; 0.702      ;
; 0.300 ; PC_AR2130:inst|register2130:inst|17 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.282      ; 0.726      ;
; 0.309 ; PC_AR2130:inst|register2130:inst|18 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.281      ; 0.734      ;
; 0.313 ; PC_AR2130:inst|register2130:inst|16 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.282      ; 0.739      ;
; 0.346 ; PC_AR2130:inst|register2130:inst|19 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.282      ; 0.772      ;
; 0.388 ; PC_AR2130:inst|register2130:inst|13 ; lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.282      ; 0.814      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'T4'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.326 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|register2130:inst|17 ; T2           ; T4          ; 0.000        ; 0.009      ; 0.459      ;
; 0.360 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|register2130:inst|15 ; T2           ; T4          ; 0.000        ; 0.010      ; 0.494      ;
; 0.361 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|register2130:inst|18 ; T2           ; T4          ; 0.000        ; 0.010      ; 0.495      ;
; 0.362 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|register2130:inst|14 ; T2           ; T4          ; 0.000        ; 0.010      ; 0.496      ;
; 0.382 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|register2130:inst|19 ; T2           ; T4          ; 0.000        ; 0.010      ; 0.516      ;
; 0.388 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|register2130:inst|16 ; T2           ; T4          ; 0.000        ; 0.009      ; 0.521      ;
; 0.408 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR2130:inst|register2130:inst|12 ; T2           ; T4          ; 0.000        ; 0.010      ; 0.542      ;
; 0.433 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|register2130:inst|13 ; T2           ; T4          ; 0.000        ; 0.009      ; 0.566      ;
; 0.823 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; 0.000        ; 1.431      ; 2.378      ;
; 0.825 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; 0.000        ; 1.431      ; 2.380      ;
; 0.838 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; 0.000        ; 1.433      ; 2.395      ;
; 0.862 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; 0.000        ; 1.431      ; 2.417      ;
; 0.871 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; 0.000        ; 1.432      ; 2.427      ;
; 0.884 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; 0.000        ; 1.433      ; 2.441      ;
; 0.886 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; 0.000        ; 1.431      ; 2.441      ;
; 0.895 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; 0.000        ; 1.433      ; 2.452      ;
; 0.922 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; -0.500       ; -0.347     ; 0.199      ;
; 0.932 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; -0.500       ; -0.357     ; 0.199      ;
; 0.935 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; -0.500       ; -0.363     ; 0.196      ;
; 0.935 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; -0.500       ; -0.357     ; 0.202      ;
; 0.943 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; -0.500       ; -0.364     ; 0.203      ;
; 0.992 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; -0.500       ; -0.363     ; 0.253      ;
; 0.996 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; -0.500       ; -0.364     ; 0.256      ;
; 1.101 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; -0.500       ; -0.357     ; 0.368      ;
; 1.555 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|13 ; LOAD         ; T4          ; -0.500       ; 1.431      ; 2.610      ;
; 1.564 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|14 ; LOAD         ; T4          ; -0.500       ; 1.433      ; 2.621      ;
; 1.564 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|15 ; LOAD         ; T4          ; -0.500       ; 1.433      ; 2.621      ;
; 1.567 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|18 ; LOAD         ; T4          ; -0.500       ; 1.432      ; 2.623      ;
; 1.568 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|19 ; LOAD         ; T4          ; -0.500       ; 1.431      ; 2.623      ;
; 1.590 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|16 ; LOAD         ; T4          ; -0.500       ; 1.431      ; 2.645      ;
; 1.591 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|17 ; LOAD         ; T4          ; -0.500       ; 1.431      ; 2.646      ;
; 1.699 ; LOAD                                                                                                           ; PC_AR2130:inst|register2130:inst|12 ; LOAD         ; T4          ; -0.500       ; 1.433      ; 2.756      ;
+-------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'T2'                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.712 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.039      ; 0.835      ;
; 0.730 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 0.000        ; 0.039      ; 0.853      ;
; 0.733 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.039      ; 0.856      ;
; 0.768 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.039      ; 0.891      ;
; 0.769 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.039      ; 0.892      ;
; 0.799 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.039      ; 0.922      ;
; 0.874 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.039      ; 0.997      ;
; 0.884 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.039      ; 1.007      ;
; 0.891 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.039      ; 1.014      ;
; 0.917 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.039      ; 1.040      ;
; 0.925 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.040      ; 1.049      ;
; 0.935 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 0.000        ; 0.040      ; 1.059      ;
; 0.951 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.039      ; 1.074      ;
; 0.951 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; -0.500       ; -0.318     ; 0.257      ;
; 0.962 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.040      ; 1.086      ;
; 0.964 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.038      ; 1.086      ;
; 0.969 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.040      ; 1.093      ;
; 0.975 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.039      ; 1.098      ;
; 0.988 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; -0.311     ; 0.301      ;
; 0.990 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; T2           ; T2          ; 0.000        ; 0.039      ; 1.113      ;
; 1.001 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.040      ; 1.125      ;
; 1.004 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; -0.500       ; -0.301     ; 0.327      ;
; 1.011 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.039      ; 1.134      ;
; 1.016 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.038      ; 1.138      ;
; 1.023 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.040      ; 1.147      ;
; 1.025 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.040      ; 1.149      ;
; 1.027 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.039      ; 1.150      ;
; 1.027 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.040      ; 1.151      ;
; 1.029 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.040      ; 1.153      ;
; 1.031 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; -0.311     ; 0.344      ;
; 1.032 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.040      ; 1.156      ;
; 1.062 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.040      ; 1.186      ;
; 1.066 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; -0.500       ; -0.317     ; 0.373      ;
; 1.072 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.039      ; 1.195      ;
; 1.078 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.039      ; 1.201      ;
; 1.083 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.040      ; 1.207      ;
; 1.090 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.040      ; 1.214      ;
; 1.140 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.041      ; 1.265      ;
; 1.142 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.041      ; 1.267      ;
; 1.178 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; -0.316     ; 0.486      ;
; 1.180 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; -0.311     ; 0.493      ;
; 1.189 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.040      ; 1.313      ;
; 1.192 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; -0.316     ; 0.500      ;
; 1.200 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.041      ; 1.325      ;
; 1.443 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; -0.301     ; 0.766      ;
; 1.504 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; -0.500       ; -0.301     ; 0.827      ;
; 1.577 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; -0.312     ; 0.889      ;
; 1.582 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; -0.300     ; 0.906      ;
; 1.584 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; -0.300     ; 0.908      ;
; 1.588 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; -0.311     ; 0.901      ;
; 1.588 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; -0.317     ; 0.895      ;
; 1.631 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; -0.301     ; 0.954      ;
; 1.642 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; -0.300     ; 0.966      ;
; 1.686 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; -0.500       ; -0.317     ; 0.993      ;
; 1.711 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; -0.315     ; 1.020      ;
; 1.713 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; -0.315     ; 1.022      ;
; 1.720 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; -0.311     ; 1.033      ;
; 1.727 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; -0.316     ; 1.035      ;
; 1.729 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; -0.316     ; 1.037      ;
; 1.752 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; -0.317     ; 1.059      ;
; 1.760 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; -0.316     ; 1.068      ;
; 1.764 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; -0.312     ; 1.076      ;
; 1.771 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; -0.315     ; 1.080      ;
; 1.771 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; -0.315     ; 1.080      ;
; 1.776 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; -0.317     ; 1.083      ;
; 1.778 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; -0.311     ; 1.091      ;
; 1.787 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; -0.316     ; 1.095      ;
; 1.813 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; -0.500       ; -0.317     ; 1.120      ;
; 1.891 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; -0.316     ; 1.199      ;
; 1.893 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; -0.316     ; 1.201      ;
; 1.940 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; -0.317     ; 1.247      ;
; 1.951 ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; -0.316     ; 1.259      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'T2'                                                                                                                                                                       ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.970 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.500        ; 1.422      ; 2.859      ;
; -0.858 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.500        ; 1.423      ; 2.748      ;
; -0.858 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.500        ; 1.423      ; 2.748      ;
; -0.858 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.500        ; 1.423      ; 2.748      ;
; -0.851 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; 0.500        ; 1.421      ; 2.739      ;
; -0.843 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 0.500        ; 1.422      ; 2.732      ;
; -0.843 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.500        ; 1.422      ; 2.732      ;
; -0.843 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.500        ; 1.422      ; 2.732      ;
; -0.142 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 1.000        ; 1.422      ; 2.531      ;
; -0.034 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 1.000        ; 1.423      ; 2.424      ;
; -0.034 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 1.000        ; 1.423      ; 2.424      ;
; -0.034 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 1.000        ; 1.423      ; 2.424      ;
; -0.022 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; 1.000        ; 1.421      ; 2.410      ;
; -0.017 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 1.000        ; 1.422      ; 2.406      ;
; -0.017 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 1.000        ; 1.422      ; 2.406      ;
; -0.017 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 1.000        ; 1.422      ; 2.406      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'T2'                                                                                                                                                                       ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.717 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; 0.000        ; 1.478      ; 2.319      ;
; 0.717 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; 0.000        ; 1.478      ; 2.319      ;
; 0.717 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; 0.000        ; 1.478      ; 2.319      ;
; 0.721 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; 0.000        ; 1.477      ; 2.322      ;
; 0.733 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; 0.000        ; 1.479      ; 2.336      ;
; 0.733 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; 0.000        ; 1.479      ; 2.336      ;
; 0.733 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; 0.000        ; 1.479      ; 2.336      ;
; 0.836 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; 0.000        ; 1.478      ; 2.438      ;
; 1.540 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; LOAD         ; T2          ; -0.500       ; 1.478      ; 2.642      ;
; 1.540 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; LOAD         ; T2          ; -0.500       ; 1.478      ; 2.642      ;
; 1.540 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; LOAD         ; T2          ; -0.500       ; 1.478      ; 2.642      ;
; 1.548 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; LOAD         ; T2          ; -0.500       ; 1.477      ; 2.649      ;
; 1.554 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; LOAD         ; T2          ; -0.500       ; 1.479      ; 2.657      ;
; 1.554 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; LOAD         ; T2          ; -0.500       ; 1.479      ; 2.657      ;
; 1.554 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; LOAD         ; T2          ; -0.500       ; 1.479      ; 2.657      ;
; 1.661 ; LOAD      ; PC_AR2130:inst|lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; LOAD         ; T2          ; -0.500       ; 1.478      ; 2.763      ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.272  ; 0.257 ; -2.243   ; 0.717   ; -3.201              ;
;  LOAD            ; N/A     ; N/A   ; N/A      ; N/A     ; -3.000              ;
;  T1              ; -0.700  ; 0.257 ; N/A      ; N/A     ; -3.201              ;
;  T2              ; -3.272  ; 0.702 ; -2.243   ; 0.717   ; -3.000              ;
;  T4              ; -2.517  ; 0.326 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -43.206 ; 0.0   ; -16.137  ; 0.0     ; -45.395             ;
;  LOAD            ; N/A     ; N/A   ; N/A      ; N/A     ; -3.000              ;
;  T1              ; -0.700  ; 0.000 ; N/A      ; N/A     ; -12.603             ;
;  T2              ; -23.258 ; 0.000 ; -16.137  ; 0.000   ; -14.896             ;
;  T4              ; -19.248 ; 0.000 ; N/A      ; N/A     ; -14.896             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; q[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; we                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; T1                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_B                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LOAD                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLR                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; T4                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; T2                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; T4         ; T1       ; 8        ; 0        ; 0        ; 0        ;
; LOAD       ; T2       ; 0        ; 44       ; 0        ; 0        ;
; T2         ; T2       ; 36       ; 0        ; 0        ; 0        ;
; LOAD       ; T4       ; 16       ; 24       ; 0        ; 0        ;
; T2         ; T4       ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; T4         ; T1       ; 8        ; 0        ; 0        ; 0        ;
; LOAD       ; T2       ; 0        ; 44       ; 0        ; 0        ;
; T2         ; T2       ; 36       ; 0        ; 0        ; 0        ;
; LOAD       ; T4       ; 16       ; 24       ; 0        ; 0        ;
; T2         ; T4       ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; LOAD       ; T2       ; 8        ; 8        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; LOAD       ; T2       ; 8        ; 8        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 57    ; 57   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; LOAD   ; LOAD  ; Base ; Constrained ;
; T1     ; T1    ; Base ; Constrained ;
; T2     ; T2    ; Base ; Constrained ;
; T4     ; T4    ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; CLR        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_B       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; CLR        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_B       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 21 19:41:54 2022
Info: Command: quartus_sta PC_AR_RAM2130 -c PC_AR_RAM2130
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PC_AR_RAM2130.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name T1 T1
    Info (332105): create_clock -period 1.000 -name T4 T4
    Info (332105): create_clock -period 1.000 -name T2 T2
    Info (332105): create_clock -period 1.000 -name LOAD LOAD
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.272
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.272             -23.258 T2 
    Info (332119):    -2.517             -19.248 T4 
    Info (332119):    -0.700              -0.700 T1 
Info (332146): Worst-case hold slack is 0.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.642               0.000 T4 
    Info (332119):     0.753               0.000 T2 
    Info (332119):     0.754               0.000 T1 
Info (332146): Worst-case recovery slack is -2.243
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.243             -16.137 T2 
Info (332146): Worst-case removal slack is 1.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.720               0.000 T2 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -12.603 T1 
    Info (332119):    -3.000             -14.896 T2 
    Info (332119):    -3.000             -14.896 T4 
    Info (332119):    -3.000              -3.000 LOAD 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.861
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.861             -20.776 T2 
    Info (332119):    -2.455             -19.173 T4 
    Info (332119):    -0.657              -0.657 T1 
Info (332146): Worst-case hold slack is 0.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.585               0.000 T4 
    Info (332119):     0.687               0.000 T1 
    Info (332119):     0.702               0.000 T2 
Info (332146): Worst-case recovery slack is -2.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.130             -15.469 T2 
Info (332146): Worst-case removal slack is 1.640
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.640               0.000 T2 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -12.603 T1 
    Info (332119):    -3.000             -14.896 T2 
    Info (332119):    -3.000             -14.896 T4 
    Info (332119):    -3.000              -3.000 LOAD 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.547
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.547             -11.072 T2 
    Info (332119):    -1.158              -8.364 T4 
    Info (332119):     0.179               0.000 T1 
Info (332146): Worst-case hold slack is 0.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.257               0.000 T1 
    Info (332119):     0.326               0.000 T4 
    Info (332119):     0.712               0.000 T2 
Info (332146): Worst-case recovery slack is -0.970
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.970              -6.924 T2 
Info (332146): Worst-case removal slack is 0.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.717               0.000 T2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.451 T2 
    Info (332119):    -3.000             -11.432 T4 
    Info (332119):    -3.000              -6.364 T1 
    Info (332119):    -3.000              -3.000 LOAD 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4814 megabytes
    Info: Processing ended: Mon Nov 21 19:41:56 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


