## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2013.4
## Copyright (C) 2013 Xilinx Inc. All rights reserved.
## 
## ==============================================================


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vivado_activity_thread_ap_fcmp_1_no_dsp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vivado_activity_thread_ap_fmul_2_max_dsp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vivado_activity_thread_ap_faddfsub_3_full_dsp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vivado_activity_thread_ap_fdiv_14_no_dsp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vivado_activity_thread_ap_fexp_7_full_dsp'...
[Wed Apr  9 11:07:54 2014] Launched vivado_activity_thread_ap_fcmp_1_no_dsp_synth_1, vivado_activity_thread_ap_fmul_2_max_dsp_synth_1, vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1, vivado_activity_thread_ap_fdiv_14_no_dsp_synth_1, vivado_activity_thread_ap_fexp_7_full_dsp_synth_1...
Run output will be captured here:
vivado_activity_thread_ap_fcmp_1_no_dsp_synth_1: /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fcmp_1_no_dsp_synth_1/runme.log
vivado_activity_thread_ap_fmul_2_max_dsp_synth_1: /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fmul_2_max_dsp_synth_1/runme.log
vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1: /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1/runme.log
vivado_activity_thread_ap_fdiv_14_no_dsp_synth_1: /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fdiv_14_no_dsp_synth_1/runme.log
vivado_activity_thread_ap_fexp_7_full_dsp_synth_1: /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/runme.log
[Wed Apr  9 11:07:54 2014] Launched synth_1...
Run output will be captured here: /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/runme.log
[Wed Apr  9 11:07:54 2014] Waiting for synth_1 to finish...

*** Running vivado
    with args -log vivado_activity_thread.rds -m64 -mode batch -messageDb vivado.pb -source vivado_activity_thread.tcl


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source vivado_activity_thread.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fcmp_1_no_dsp_synth_1/vivado_activity_thread_ap_fcmp_1_no_dsp.dcp
# set_property used_in_implementation false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fcmp_1_no_dsp_synth_1/vivado_activity_thread_ap_fcmp_1_no_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fcmp_1_no_dsp_synth_1/vivado_activity_thread_ap_fcmp_1_no_dsp.dcp]
# add_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fmul_2_max_dsp_synth_1/vivado_activity_thread_ap_fmul_2_max_dsp.dcp
# set_property used_in_implementation false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fmul_2_max_dsp_synth_1/vivado_activity_thread_ap_fmul_2_max_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fmul_2_max_dsp_synth_1/vivado_activity_thread_ap_fmul_2_max_dsp.dcp]
# add_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1/vivado_activity_thread_ap_faddfsub_3_full_dsp.dcp
# set_property used_in_implementation false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1/vivado_activity_thread_ap_faddfsub_3_full_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1/vivado_activity_thread_ap_faddfsub_3_full_dsp.dcp]
# add_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fdiv_14_no_dsp_synth_1/vivado_activity_thread_ap_fdiv_14_no_dsp.dcp
# set_property used_in_implementation false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fdiv_14_no_dsp_synth_1/vivado_activity_thread_ap_fdiv_14_no_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fdiv_14_no_dsp_synth_1/vivado_activity_thread_ap_fdiv_14_no_dsp.dcp]
# add_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/vivado_activity_thread_ap_fexp_7_full_dsp.dcp
# set_property used_in_implementation false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/vivado_activity_thread_ap_fexp_7_full_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/vivado_activity_thread_ap_fexp_7_full_dsp.dcp]
# read_verilog {
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_2_max_dsp/vivado_activity_thread_ap_fmul_2_max_dsp_stub.v
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_stub.v
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fdiv_14_no_dsp/vivado_activity_thread_ap_fdiv_14_no_dsp_stub.v
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_stub.v
# }
# read_vhdl {
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp.vhd
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp.vhd
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fdiv_32ns_32ns_32_16.vhd
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp.vhd
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd
# }
# read_xdc /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc
# set_property used_in_implementation false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.data/wt [current_project]
# set_property parent.project_dir /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl [current_project]
# synth_design -top vivado_activity_thread -part xc7z020clg484-1 -no_lc -no_iobuf -mode out_of_context
Command: synth_design -top vivado_activity_thread -part xc7z020clg484-1 -no_lc -no_iobuf -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 769.219 ; gain = 147.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:51]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp.vhd:11' bound to instance 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp_U1' of component 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:245]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp__parameterized0' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_faddfsub_3_full_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_faddfsub_3_full_dsp_u' of component 'vivado_activity_thread_ap_faddfsub_3_full_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp.vhd:62]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_faddfsub_3_full_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp__parameterized0' (1#1) [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp.vhd:30]
	Parameter ID bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp.vhd:11' bound to instance 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2' of component 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:261]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp__parameterized0' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp.vhd:29]
	Parameter ID bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_fmul_2_max_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_2_max_dsp/vivado_activity_thread_ap_fmul_2_max_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_fmul_2_max_dsp_u' of component 'vivado_activity_thread_ap_fmul_2_max_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp.vhd:56]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fmul_2_max_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_2_max_dsp/vivado_activity_thread_ap_fmul_2_max_dsp_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp__parameterized0' (2#1) [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp.vhd:29]
	Parameter ID bound to: 3 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_fdiv_32ns_32ns_32_16' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fdiv_32ns_32ns_32_16.vhd:11' bound to instance 'vivado_activity_thread_fdiv_32ns_32ns_32_16_U3' of component 'vivado_activity_thread_fdiv_32ns_32ns_32_16' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:276]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fdiv_32ns_32ns_32_16__parameterized0' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fdiv_32ns_32ns_32_16.vhd:29]
	Parameter ID bound to: 3 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_fdiv_14_no_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fdiv_14_no_dsp/vivado_activity_thread_ap_fdiv_14_no_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_fdiv_14_no_dsp_u' of component 'vivado_activity_thread_ap_fdiv_14_no_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fdiv_32ns_32ns_32_16.vhd:56]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fdiv_14_no_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fdiv_14_no_dsp/vivado_activity_thread_ap_fdiv_14_no_dsp_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fdiv_32ns_32ns_32_16__parameterized0' (3#1) [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fdiv_32ns_32ns_32_16.vhd:29]
	Parameter ID bound to: 4 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_fcmp_32ns_32ns_1_3' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:11' bound to instance 'vivado_activity_thread_fcmp_32ns_32ns_1_3_U4' of component 'vivado_activity_thread_fcmp_32ns_32ns_1_3' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:291]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:30]
	Parameter ID bound to: 4 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_fcmp_1_no_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_fcmp_1_no_dsp_u' of component 'vivado_activity_thread_ap_fcmp_1_no_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:79]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fcmp_1_no_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v:16]
WARNING: [Synth 8-3848] Net op_tvalid in module/entity vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0 does not have driver. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0' (4#1) [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:30]
	Parameter ID bound to: 5 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp.vhd:11' bound to instance 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp_U5' of component 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:307]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp__parameterized0' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp.vhd:29]
	Parameter ID bound to: 5 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_fexp_7_full_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_fexp_7_full_dsp_u' of component 'vivado_activity_thread_ap_fexp_7_full_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp.vhd:51]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fexp_7_full_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp__parameterized0' (5#1) [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread' (6#1) [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:51]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[31]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[30]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[29]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[28]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[27]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[26]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[25]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[24]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[23]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[22]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[21]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[20]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[19]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[18]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[17]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[16]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[15]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[14]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[13]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[12]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[11]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[10]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[9]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[8]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[7]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[6]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[5]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[4]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[3]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[2]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[1]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[0]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[31]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[30]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[29]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[28]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[27]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[26]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[25]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[24]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[23]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[22]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[21]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[20]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[19]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[18]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[17]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[16]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[15]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[14]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[13]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[12]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[11]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[10]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[9]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[8]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[7]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[6]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[5]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[4]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[3]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[2]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[1]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[0]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[31]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[30]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[29]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[28]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[27]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[26]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[25]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[24]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[23]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[22]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[21]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[20]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[19]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[18]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[17]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[16]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[15]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[14]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[13]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[12]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[11]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[10]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[9]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[8]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[7]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[6]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[5]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[4]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[3]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[2]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[1]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[0]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_rho[31]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_rho[30]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_rho[29]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_rho[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 805.039 ; gain = 183.211
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ap_clk' matched to 'port' objects. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc]
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 8).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1044.816 ; gain = 422.988
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1044.816 ; gain = 422.988
---------------------------------------------------------------------------------

INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'vivado_activity_thread'
WARNING: [Synth 8-3848] Net op_tvalid in module/entity vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0 does not have driver. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:70]
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'vivado_activity_thread'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1123.164 ; gain = 501.336
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	  48 Input      6 Bit        Muxes := 1     
	  49 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vivado_activity_thread 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	  49 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  48 Input      6 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module vivado_activity_thread_fdiv_32ns_32ns_32_16__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
Module vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1123.164 ; gain = 501.336
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/opcode_buf1_reg[4] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/opcode_buf1_reg[3] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/opcode_buf1_reg[1] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[21] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/opcode_buf1_reg[0] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[0] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/opcode_buf1_reg[2] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[0] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[1] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[2] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[3] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[4] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[5] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[6] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[7] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[8] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[9] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[10] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[11] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[12] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[13] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[14] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[15] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[16] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[17] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[18] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[19] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[20] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[21] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[22] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[23] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[24] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[25] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[26] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[27] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[28] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[29] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[30] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/din1_buf1_reg[31] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[1] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[2] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[3] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[4] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[5] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[6] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[7] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[8] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[9] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[10] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[11] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[12] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[13] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[14] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[15] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[16] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[17] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[18] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[19] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[20] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[22] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[24] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[23] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[25] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[30] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[26] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[27] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[28] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[29] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/din1_buf1_reg[31] ) is unused and will be removed from module vivado_activity_thread.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1163.219 ; gain = 541.391
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Wrong number or type of arguments for overloaded function 'NRealModS_findPins'. at line 1 of file /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1163.219 ; gain = 541.391
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1163.219 ; gain = 541.391
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1163.219 ; gain = 541.391
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/vivado_activity_thread_ap_fcmp_1_no_dsp_u  has unconnected pin s_axis_operation_tvalid
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1163.219 ; gain = 541.391
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1163.219 ; gain = 541.391
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1163.219 ; gain = 541.391
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------------+----------+
|      |BlackBox name                                 |Instances |
+------+----------------------------------------------+----------+
|1     |vivado_activity_thread_ap_fmul_2_max_dsp      |         1|
|2     |vivado_activity_thread_ap_fexp_7_full_dsp     |         1|
|3     |vivado_activity_thread_ap_fcmp_1_no_dsp       |         1|
|4     |vivado_activity_thread_ap_fdiv_14_no_dsp      |         1|
|5     |vivado_activity_thread_ap_faddfsub_3_full_dsp |         1|
+------+----------------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------------+------+
|      |Cell                                               |Count |
+------+---------------------------------------------------+------+
|1     |vivado_activity_thread_ap_faddfsub_3_full_dsp_bbox |     1|
|2     |vivado_activity_thread_ap_fcmp_1_no_dsp_bbox       |     1|
|3     |vivado_activity_thread_ap_fdiv_14_no_dsp_bbox      |     1|
|4     |vivado_activity_thread_ap_fexp_7_full_dsp_bbox     |     1|
|5     |vivado_activity_thread_ap_fmul_2_max_dsp_bbox      |     1|
|6     |LUT1                                               |     1|
|7     |LUT2                                               |     2|
|8     |LUT3                                               |     4|
|9     |LUT4                                               |    34|
|10    |LUT5                                               |    39|
|11    |LUT6                                               |    84|
|12    |FDRE                                               |   425|
|13    |FDSE                                               |     7|
+------+---------------------------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+------------------------------------------------------------------------+------+
|      |Instance                                                     |Module                                                                  |Cells |
+------+-------------------------------------------------------------+------------------------------------------------------------------------+------+
|1     |top                                                          |                                                                        |   737|
|2     |  vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2      |vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp__parameterized0      |   163|
|3     |  vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp_U5     |vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp__parameterized0     |    65|
|4     |  vivado_activity_thread_fcmp_32ns_32ns_1_3_U4               |vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0               |    42|
|5     |  vivado_activity_thread_fdiv_32ns_32ns_32_16_U3             |vivado_activity_thread_fdiv_32ns_32ns_32_16__parameterized0             |    65|
|6     |  vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp_U1 |vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp__parameterized0 |   163|
+------+-------------------------------------------------------------+------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1163.219 ; gain = 541.391
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 1 critical warnings and 678 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1163.219 ; gain = 541.391
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 171 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1509.695 ; gain = 791.477
# write_checkpoint vivado_activity_thread.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file vivado_activity_thread_utilization_synth.rpt -pb vivado_activity_thread_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1513.750 ; gain = 4.051
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 11:15:39 2014...
[Wed Apr  9 11:15:42 2014] synth_1 finished
wait_on_run: Time (s): cpu = 00:06:40 ; elapsed = 00:07:48 . Memory (MB): peak = 812.254 ; gain = 7.996
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fcmp_1_no_dsp_synth_1/vivado_activity_thread_ap_fcmp_1_no_dsp.dcp' for cell 'vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/vivado_activity_thread_ap_fcmp_1_no_dsp_u'
INFO: [Project 1-454] Reading design checkpoint '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fmul_2_max_dsp_synth_1/vivado_activity_thread_ap_fmul_2_max_dsp.dcp' for cell 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2/vivado_activity_thread_ap_fmul_2_max_dsp_u'
INFO: [Project 1-454] Reading design checkpoint '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1/vivado_activity_thread_ap_faddfsub_3_full_dsp.dcp' for cell 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp_U1/vivado_activity_thread_ap_faddfsub_3_full_dsp_u'
INFO: [Project 1-454] Reading design checkpoint '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fdiv_14_no_dsp_synth_1/vivado_activity_thread_ap_fdiv_14_no_dsp.dcp' for cell 'vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/vivado_activity_thread_ap_fdiv_14_no_dsp_u'
INFO: [Project 1-454] Reading design checkpoint '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/vivado_activity_thread_ap_fexp_7_full_dsp.dcp' for cell 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp_U5/vivado_activity_thread_ap_fexp_7_full_dsp_u'
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_2/vivado_activity_thread_ap_fcmp_1_no_dsp_early.xdc] for cell 'vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/vivado_activity_thread_ap_fcmp_1_no_dsp_u'
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_2/vivado_activity_thread_ap_fcmp_1_no_dsp_early.xdc] for cell 'vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/vivado_activity_thread_ap_fcmp_1_no_dsp_u'
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_3/vivado_activity_thread_ap_fmul_2_max_dsp_early.xdc] for cell 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2/vivado_activity_thread_ap_fmul_2_max_dsp_u'
WARNING: [Constraints 18-619] A clock with name 'aclk' already exists, overwriting the previous clock with the same name. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_2_max_dsp/vivado_activity_thread_ap_fmul_2_max_dsp_ooc.xdc:6]
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_3/vivado_activity_thread_ap_fmul_2_max_dsp_early.xdc] for cell 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2/vivado_activity_thread_ap_fmul_2_max_dsp_u'
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_4/vivado_activity_thread_ap_faddfsub_3_full_dsp_early.xdc] for cell 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp_U1/vivado_activity_thread_ap_faddfsub_3_full_dsp_u'
WARNING: [Constraints 18-619] A clock with name 'aclk' already exists, overwriting the previous clock with the same name. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_ooc.xdc:6]
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_4/vivado_activity_thread_ap_faddfsub_3_full_dsp_early.xdc] for cell 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp_U1/vivado_activity_thread_ap_faddfsub_3_full_dsp_u'
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_5/vivado_activity_thread_ap_fdiv_14_no_dsp_early.xdc] for cell 'vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/vivado_activity_thread_ap_fdiv_14_no_dsp_u'
WARNING: [Constraints 18-619] A clock with name 'aclk' already exists, overwriting the previous clock with the same name. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fdiv_14_no_dsp/vivado_activity_thread_ap_fdiv_14_no_dsp_ooc.xdc:6]
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_5/vivado_activity_thread_ap_fdiv_14_no_dsp_early.xdc] for cell 'vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/vivado_activity_thread_ap_fdiv_14_no_dsp_u'
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_6/vivado_activity_thread_ap_fexp_7_full_dsp_early.xdc] for cell 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp_U5/vivado_activity_thread_ap_fexp_7_full_dsp_u'
WARNING: [Constraints 18-619] A clock with name 'aclk' already exists, overwriting the previous clock with the same name. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_ooc.xdc:6]
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_6/vivado_activity_thread_ap_fexp_7_full_dsp_early.xdc] for cell 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp_U5/vivado_activity_thread_ap_fexp_7_full_dsp_u'
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ap_clk' matched to 'port' objects. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc]
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_2/vivado_activity_thread_ap_fcmp_1_no_dsp.xdc] for cell 'vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/vivado_activity_thread_ap_fcmp_1_no_dsp_u'
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_2/vivado_activity_thread_ap_fcmp_1_no_dsp.xdc] for cell 'vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/vivado_activity_thread_ap_fcmp_1_no_dsp_u'
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_3/vivado_activity_thread_ap_fmul_2_max_dsp.xdc] for cell 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2/vivado_activity_thread_ap_fmul_2_max_dsp_u'
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_3/vivado_activity_thread_ap_fmul_2_max_dsp.xdc] for cell 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2/vivado_activity_thread_ap_fmul_2_max_dsp_u'
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_4/vivado_activity_thread_ap_faddfsub_3_full_dsp.xdc] for cell 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp_U1/vivado_activity_thread_ap_faddfsub_3_full_dsp_u'
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_4/vivado_activity_thread_ap_faddfsub_3_full_dsp.xdc] for cell 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp_U1/vivado_activity_thread_ap_faddfsub_3_full_dsp_u'
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_5/vivado_activity_thread_ap_fdiv_14_no_dsp.xdc] for cell 'vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/vivado_activity_thread_ap_fdiv_14_no_dsp_u'
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_5/vivado_activity_thread_ap_fdiv_14_no_dsp.xdc] for cell 'vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/vivado_activity_thread_ap_fdiv_14_no_dsp_u'
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_6/vivado_activity_thread_ap_fexp_7_full_dsp.xdc] for cell 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp_U5/vivado_activity_thread_ap_fexp_7_full_dsp_u'
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp_6/vivado_activity_thread_ap_fexp_7_full_dsp.xdc] for cell 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp_U5/vivado_activity_thread_ap_fexp_7_full_dsp_u'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1459.020 ; gain = 646.766
report_utilization: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1463.074 ; gain = 4.055
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
[Wed Apr  9 11:16:07 2014] Launched impl_1...
Run output will be captured here: /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/runme.log
[Wed Apr  9 11:16:07 2014] Waiting for impl_1 to finish...

*** Running vivado
    with args -log vivado_activity_thread.rdi -applog -m64 -messageDb vivado.pb -mode batch -source vivado_activity_thread.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source vivado_activity_thread.tcl -notrace
Command: open_checkpoint /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/vivado_activity_thread.dcp
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/.Xil/Vivado-17434-ee-boxer0/dcp/vivado_activity_thread_early.xdc]
WARNING: [Constraints 18-619] A clock with name 'aclk' already exists, overwriting the previous clock with the same name. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_2_max_dsp/vivado_activity_thread_ap_fmul_2_max_dsp_ooc.xdc:6]
WARNING: [Constraints 18-619] A clock with name 'aclk' already exists, overwriting the previous clock with the same name. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_ooc.xdc:6]
WARNING: [Constraints 18-619] A clock with name 'aclk' already exists, overwriting the previous clock with the same name. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fdiv_14_no_dsp/vivado_activity_thread_ap_fdiv_14_no_dsp_ooc.xdc:6]
WARNING: [Constraints 18-619] A clock with name 'aclk' already exists, overwriting the previous clock with the same name. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_ooc.xdc:6]
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/.Xil/Vivado-17434-ee-boxer0/dcp/vivado_activity_thread_early.xdc]
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/.Xil/Vivado-17434-ee-boxer0/dcp/vivado_activity_thread.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ap_clk' matched to 'port' objects. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/.Xil/Vivado-17434-ee-boxer0/dcp/vivado_activity_thread.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1373.988 ; gain = 656.766
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1384.016 ; gain = 10.023

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

WARNING: [Opt 31-155] Driverless net vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/vivado_activity_thread_ap_fcmp_1_no_dsp_u/U0/i_synth/s_axis_operation_tvalid is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: vivado_activity_thread_fcmp_32ns_32ns_1_3_U4/vivado_activity_thread_ap_fcmp_1_no_dsp_u/U0/i_synth/opt_has_pipe.first_q[0]_i_1
INFO: [Opt 31-138] Pushed 4 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f3bfadc6

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1408.969 ; gain = 24.953

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-10] Eliminated 586 cells.
Phase 2 Constant Propagation | Checksum: 1f93de0ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1408.969 ; gain = 24.953

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2628 unconnected nets.
INFO: [Opt 31-11] Eliminated 736 unconnected cells.
Phase 3 Sweep | Checksum: 1da5ce05c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1408.969 ; gain = 24.953
Ending Logic Optimization Task | Checksum: 1da5ce05c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1408.969 ; gain = 24.953
Implement Debug Cores | Checksum: 1fb72d5f9
Logic Optimization | Checksum: 1fb72d5f9

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 1da5ce05c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1408.969 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.973 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.973 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 99f8b879

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1412.973 ; gain = 0.004

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 99f8b879

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1412.973 ; gain = 0.004

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 99f8b879

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1412.973 ; gain = 0.004

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 103ae89f7

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1412.973 ; gain = 0.004

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 103ae89f7

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1412.973 ; gain = 0.004

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 103ae89f7

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1412.973 ; gain = 0.004

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 103ae89f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1418.980 ; gain = 6.012

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 144f34947

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.980 ; gain = 12.012
Phase 1.1.8.1 Place Init Design | Checksum: 157c32246

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.980 ; gain = 12.012
Phase 1.1.8 Build Placer Netlist Model | Checksum: 157c32246

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.980 ; gain = 12.012

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 157c32246

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.980 ; gain = 12.012
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 157c32246

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.980 ; gain = 12.012
Phase 1.1 Placer Initialization Core | Checksum: 157c32246

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.980 ; gain = 12.012
Phase 1 Placer Initialization | Checksum: 157c32246

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.980 ; gain = 12.012

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1718c2ad0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1440.980 ; gain = 28.012

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1718c2ad0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1440.980 ; gain = 28.012

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2d690e556

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 1450.996 ; gain = 38.027

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2810aa15b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 1450.996 ; gain = 38.027

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1f6a38af9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 1450.996 ; gain = 38.027

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1bd8e3037

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 1463.125 ; gain = 50.156

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bd8e3037

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 1463.125 ; gain = 50.156
Phase 3 Detail Placement | Checksum: 1bd8e3037

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 1463.125 ; gain = 50.156

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1888e0038

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 1463.125 ; gain = 50.156

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 189a60a77

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 1463.125 ; gain = 50.156
Phase 4.2 Post Placement Optimization | Checksum: 189a60a77

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 1463.125 ; gain = 50.156

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 189a60a77

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 1463.125 ; gain = 50.156

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 189a60a77

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 1463.125 ; gain = 50.156

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 21e787302

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 1463.125 ; gain = 50.156

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 21e787302

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 1463.125 ; gain = 50.156

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 21e787302

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 1463.125 ; gain = 50.156

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=1.935  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 21e787302

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 1463.125 ; gain = 50.156
Phase 4.4 Placer Reporting | Checksum: 21e787302

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 1463.125 ; gain = 50.156

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 30732f3fb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 1463.125 ; gain = 50.156
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 30732f3fb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 1463.125 ; gain = 50.156
Ending Placer Task | Checksum: 2487839cb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 1463.125 ; gain = 50.156
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 1463.125 ; gain = 54.152
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.69 secs 

report_utilization: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1471.180 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.59 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1471.184 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1471.184 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_current_price[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_current_price[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_u_a_0_rfir[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_u_a_0_rfir[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_strike_price[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_strike_price[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_time_period[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_time_period[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_time_period[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_time_period[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_time_period[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_time_period[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_time_period[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_time_period[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_time_period[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_time_period[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_time_period[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_time_period[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_time_period[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_time_period[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_time_period[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_time_period[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_time_period[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_time_period[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_time_period[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_time_period[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_time_period[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_time_period[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_time_period[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_time_period[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_time_period[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_time_period[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "kernel_o_a_0_time_period[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "kernel_o_a_0_time_period[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.1 Build Netlist & NodeGraph | Checksum: 2487839cb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1601.719 ; gain = 119.539
Phase 1 Build RT Design | Checksum: e2ad4514

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1601.719 ; gain = 119.539

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e2ad4514

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1601.723 ; gain = 119.543

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: e2ad4514

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1616.773 ; gain = 134.594

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 16ee83426

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1616.773 ; gain = 134.594

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 16ee83426

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1616.773 ; gain = 134.594

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 16ee83426

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1616.773 ; gain = 134.594
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 16ee83426

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1616.773 ; gain = 134.594
Phase 2.5 Update Timing | Checksum: 16ee83426

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1616.773 ; gain = 134.594
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.95   | TNS=0      | WHS=-0.179 | THS=-18.7  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 16ee83426

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1616.773 ; gain = 134.594
Phase 2 Router Initialization | Checksum: 16ee83426

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1616.773 ; gain = 134.594

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c60824ec

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1619.773 ; gain = 137.594

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 17066776d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1619.773 ; gain = 137.594

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 17066776d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1621.773 ; gain = 139.594
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.57   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 113ccce57

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1621.773 ; gain = 139.594
Phase 4.1 Global Iteration 0 | Checksum: 113ccce57

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1621.773 ; gain = 139.594
Phase 4 Rip-up And Reroute | Checksum: 113ccce57

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1621.773 ; gain = 139.594

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 113ccce57

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1621.773 ; gain = 139.594
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.59   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 113ccce57

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1621.773 ; gain = 139.594

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 113ccce57

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1621.773 ; gain = 139.594
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.59   | TNS=0      | WHS=0.078  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 113ccce57

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1621.773 ; gain = 139.594
Phase 6 Post Hold Fix | Checksum: 113ccce57

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1621.773 ; gain = 139.594

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.475458 %
  Global Horizontal Routing Utilization  = 0.523496 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 113ccce57

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1623.773 ; gain = 141.594

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 6785f65d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1623.773 ; gain = 141.594

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.587  | TNS=0.000  | WHS=0.078  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 6785f65d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 1623.773 ; gain = 141.594
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 6785f65d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 1623.773 ; gain = 141.594

Routing Is Done.

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 1623.773 ; gain = 141.594
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1623.773 ; gain = 152.590
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/vivado_activity_thread_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1623.773 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1623.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 11:17:43 2014...
[Wed Apr  9 11:17:44 2014] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.46 ; elapsed = 00:01:37 . Memory (MB): peak = 1509.055 ; gain = 7.996
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp/vivado_activity_thread_early.xdc]
WARNING: [Constraints 18-619] A clock with name 'aclk' already exists, overwriting the previous clock with the same name. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_2_max_dsp/vivado_activity_thread_ap_fmul_2_max_dsp_ooc.xdc:6]
WARNING: [Constraints 18-619] A clock with name 'aclk' already exists, overwriting the previous clock with the same name. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_ooc.xdc:6]
WARNING: [Constraints 18-619] A clock with name 'aclk' already exists, overwriting the previous clock with the same name. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fdiv_14_no_dsp/vivado_activity_thread_ap_fdiv_14_no_dsp_ooc.xdc:6]
WARNING: [Constraints 18-619] A clock with name 'aclk' already exists, overwriting the previous clock with the same name. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_ooc.xdc:6]
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp/vivado_activity_thread_early.xdc]
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp/vivado_activity_thread.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ap_clk' matched to 'port' objects. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/.Xil/Vivado-16056-ee-boxer0/dcp/vivado_activity_thread.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1591.055 ; gain = 1.000
Restoring placement.
Restored 732 out of 732 XDEF sites from archive | CPU: 0.960000 secs | Memory: 6.387039 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1634.461 ; gain = 0.000


Implementation tool: Xilinx Vivado v.2013.4
Device target:       xc7z020clg484-1
Report date:         Wed Apr 09 11:17:51 BST 2014

#=== Resource usage ===
SLICE:          720
LUT:           2025
FF:            1340
DSP:             12
BRAM:             0
SRL:             16
#=== Final timing ===
CP required:    10.000
CP achieved:    8.413
Timing met
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 11:17:51 2014...
