 
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.1.0
// timestamp : Fri Nov  6 10:29:15 2020 GMT
// usage     : riscv_ctg \
//                  -- cgf /scratch/git-repo/incoresemi/riscv-compliance/riscv_ctg/sample_cgfs/rv32ic.cgf \
//                  -- xlen 32 \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the c.andi instruction of the RISC-V C extension for the candi covergroup.
// 
#include "compliance_model.h"
#include "compliance_test.h"
RVTEST_ISA("RV32IC")

RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*C.*);def TEST_CASE_1=True;",candi)

RVTEST_SIGBASE( x1,signature_x1_1)

inst_0:
// rs1==x11, rs1_val == (-2**(xlen-1)), rs1_val != imm_val, rs1_val < 0 and imm_val > 0, rs1_val == -2147483648
// opcode: c.andi; op1:x11; immval:7
TEST_CI_OP( c.andi, x11, 0x00000000, -2147483648, 7, x1, 0, x2)

inst_1:
// rs1==x8, rs1_val == 0, 
// opcode: c.andi; op1:x8; immval:-7
TEST_CI_OP( c.andi, x8, 0x00000000, 0, -7, x1, 4, x2)

inst_2:
// rs1==x15, rs1_val == (2**(xlen-1)-1), imm_val == 8, rs1_val > 0 and imm_val > 0, rs1_val == 2147483647
// opcode: c.andi; op1:x15; immval:8
TEST_CI_OP( c.andi, x15, 0x00000000, 2147483647, 8, x1, 8, x2)

inst_3:
// rs1==x14, rs1_val == 1, rs1_val > 0 and imm_val < 0, imm_val == -5
// opcode: c.andi; op1:x14; immval:-5
TEST_CI_OP( c.andi, x14, 0x00000000, 1, -5, x1, 12, x2)

inst_4:
// rs1==x12, imm_val == (-2**(6-1)), imm_val == -32, rs1_val < 0 and imm_val < 0
// opcode: c.andi; op1:x12; immval:-32
TEST_CI_OP( c.andi, x12, 0x00000000, -1, -32, x1, 16, x2)

inst_5:
// rs1==x9, imm_val == 0, rs1_val == -1025
// opcode: c.andi; op1:x9; immval:0
TEST_CI_OP( c.andi, x9, 0x00000000, -1025, 0, x1, 20, x2)

inst_6:
// rs1==x10, imm_val == (2**(6-1)-1), imm_val == 31, rs1_val == -2
// opcode: c.andi; op1:x10; immval:31
TEST_CI_OP( c.andi, x10, 0x00000000, -2, 31, x1, 24, x2)

inst_7:
// rs1==x13, imm_val == 1, rs1_val == -268435457
// opcode: c.andi; op1:x13; immval:1
TEST_CI_OP( c.andi, x13, 0x00000000, -268435457, 1, x1, 28, x2)

inst_8:
// rs1_val == imm_val, imm_val == 4, rs1_val == 4
// opcode: c.andi; op1:x10; immval:4
TEST_CI_OP( c.andi, x10, 0x00000000, 4, 4, x1, 32, x2)

inst_9:
// rs1_val == 2, 
// opcode: c.andi; op1:x10; immval:-7
TEST_CI_OP( c.andi, x10, 0x00000000, 2, -7, x1, 36, x2)

inst_10:
// rs1_val == 8, 
// opcode: c.andi; op1:x10; immval:-32
TEST_CI_OP( c.andi, x10, 0x00000000, 8, -32, x1, 40, x2)

inst_11:
// rs1_val == 16, imm_val == -9
// opcode: c.andi; op1:x10; immval:-9
TEST_CI_OP( c.andi, x10, 0x00000000, 16, -9, x1, 44, x2)

inst_12:
// rs1_val == 32, 
// opcode: c.andi; op1:x10; immval:4
TEST_CI_OP( c.andi, x10, 0x00000000, 32, 4, x1, 48, x2)

inst_13:
// rs1_val == 64, 
// opcode: c.andi; op1:x10; immval:4
TEST_CI_OP( c.andi, x10, 0x00000000, 64, 4, x1, 52, x2)

inst_14:
// rs1_val == 128, 
// opcode: c.andi; op1:x10; immval:1
TEST_CI_OP( c.andi, x10, 0x00000000, 128, 1, x1, 56, x2)

inst_15:
// rs1_val == 256, imm_val == 21
// opcode: c.andi; op1:x10; immval:21
TEST_CI_OP( c.andi, x10, 0x00000000, 256, 21, x1, 60, x2)

inst_16:
// rs1_val == 512, 
// opcode: c.andi; op1:x10; immval:-1
TEST_CI_OP( c.andi, x10, 0x00000000, 512, -1, x1, 64, x2)

inst_17:
// rs1_val == 1024, 
// opcode: c.andi; op1:x10; immval:9
TEST_CI_OP( c.andi, x10, 0x00000000, 1024, 9, x1, 68, x2)

inst_18:
// rs1_val == 2048, 
// opcode: c.andi; op1:x10; immval:4
TEST_CI_OP( c.andi, x10, 0x00000000, 2048, 4, x1, 72, x2)

inst_19:
// rs1_val == 4096, 
// opcode: c.andi; op1:x10; immval:5
TEST_CI_OP( c.andi, x10, 0x00000000, 4096, 5, x1, 76, x2)

inst_20:
// rs1_val == 8192, imm_val == 2
// opcode: c.andi; op1:x10; immval:2
TEST_CI_OP( c.andi, x10, 0x00000000, 8192, 2, x1, 80, x2)

inst_21:
// rs1_val == 16384, 
// opcode: c.andi; op1:x10; immval:-16
TEST_CI_OP( c.andi, x10, 0x00000000, 16384, -16, x1, 84, x2)

inst_22:
// rs1_val == 32768, 
// opcode: c.andi; op1:x10; immval:-32
TEST_CI_OP( c.andi, x10, 0x00000000, 32768, -32, x1, 88, x2)

inst_23:
// rs1_val == 65536, 
// opcode: c.andi; op1:x10; immval:-7
TEST_CI_OP( c.andi, x10, 0x00000000, 65536, -7, x1, 92, x2)

inst_24:
// rs1_val == 131072, 
// opcode: c.andi; op1:x10; immval:8
TEST_CI_OP( c.andi, x10, 0x00000000, 131072, 8, x1, 96, x2)

inst_25:
// rs1_val == 262144, 
// opcode: c.andi; op1:x10; immval:8
TEST_CI_OP( c.andi, x10, 0x00000000, 262144, 8, x1, 100, x2)

inst_26:
// rs1_val == 524288, imm_val == -22
// opcode: c.andi; op1:x10; immval:-22
TEST_CI_OP( c.andi, x10, 0x00000000, 524288, -22, x1, 104, x2)

inst_27:
// rs1_val == 1048576, imm_val == -2
// opcode: c.andi; op1:x10; immval:-2
TEST_CI_OP( c.andi, x10, 0x00000000, 1048576, -2, x1, 108, x2)

inst_28:
// rs1_val == 2097152, 
// opcode: c.andi; op1:x10; immval:21
TEST_CI_OP( c.andi, x10, 0x00000000, 2097152, 21, x1, 112, x2)

inst_29:
// rs1_val == 4194304, 
// opcode: c.andi; op1:x10; immval:-7
TEST_CI_OP( c.andi, x10, 0x00000000, 4194304, -7, x1, 116, x2)

inst_30:
// rs1_val == 8388608, imm_val == 16
// opcode: c.andi; op1:x10; immval:16
TEST_CI_OP( c.andi, x10, 0x00000000, 8388608, 16, x1, 120, x2)

inst_31:
// rs1_val == 16777216, 
// opcode: c.andi; op1:x10; immval:-7
TEST_CI_OP( c.andi, x10, 0x00000000, 16777216, -7, x1, 124, x2)

inst_32:
// rs1_val == 33554432, imm_val == -3
// opcode: c.andi; op1:x10; immval:-3
TEST_CI_OP( c.andi, x10, 0x00000000, 33554432, -3, x1, 128, x2)

inst_33:
// rs1_val == 67108864, 
// opcode: c.andi; op1:x10; immval:-4
TEST_CI_OP( c.andi, x10, 0x00000000, 67108864, -4, x1, 132, x2)

inst_34:
// rs1_val == 134217728, 
// opcode: c.andi; op1:x10; immval:7
TEST_CI_OP( c.andi, x10, 0x00000000, 134217728, 7, x1, 136, x2)

inst_35:
// rs1_val == 268435456, 
// opcode: c.andi; op1:x10; immval:-32
TEST_CI_OP( c.andi, x10, 0x00000000, 268435456, -32, x1, 140, x2)

inst_36:
// rs1_val == 536870912, 
// opcode: c.andi; op1:x10; immval:-9
TEST_CI_OP( c.andi, x10, 0x00000000, 536870912, -9, x1, 144, x2)

inst_37:
// rs1_val == 1073741824, 
// opcode: c.andi; op1:x10; immval:-8
TEST_CI_OP( c.andi, x10, 0x00000000, 1073741824, -8, x1, 148, x2)

inst_38:
// rs1_val == -524289, 
// opcode: c.andi; op1:x10; immval:31
TEST_CI_OP( c.andi, x10, 0x00000000, -524289, 31, x1, 152, x2)

inst_39:
// rs1_val == -1048577, 
// opcode: c.andi; op1:x10; immval:16
TEST_CI_OP( c.andi, x10, 0x00000000, -1048577, 16, x1, 156, x2)

inst_40:
// rs1_val == -2097153, 
// opcode: c.andi; op1:x10; immval:15
TEST_CI_OP( c.andi, x10, 0x00000000, -2097153, 15, x1, 160, x2)

inst_41:
// rs1_val == -4194305, 
// opcode: c.andi; op1:x10; immval:1
TEST_CI_OP( c.andi, x10, 0x00000000, -4194305, 1, x1, 164, x2)

inst_42:
// rs1_val == -8388609, 
// opcode: c.andi; op1:x10; immval:-9
TEST_CI_OP( c.andi, x10, 0x00000000, -8388609, -9, x1, 168, x2)

inst_43:
// rs1_val == -16777217, 
// opcode: c.andi; op1:x10; immval:31
TEST_CI_OP( c.andi, x10, 0x00000000, -16777217, 31, x1, 172, x2)

inst_44:
// rs1_val == -33554433, 
// opcode: c.andi; op1:x10; immval:15
TEST_CI_OP( c.andi, x10, 0x00000000, -33554433, 15, x1, 176, x2)

inst_45:
// rs1_val == -67108865, imm_val == -17
// opcode: c.andi; op1:x10; immval:-17
TEST_CI_OP( c.andi, x10, 0x00000000, -67108865, -17, x1, 180, x2)

inst_46:
// rs1_val == -134217729, 
// opcode: c.andi; op1:x10; immval:-8
TEST_CI_OP( c.andi, x10, 0x00000000, -134217729, -8, x1, 184, x2)

inst_47:
// rs1_val == -536870913, 
// opcode: c.andi; op1:x10; immval:7
TEST_CI_OP( c.andi, x10, 0x00000000, -536870913, 7, x1, 188, x2)

inst_48:
// rs1_val == -1073741825, 
// opcode: c.andi; op1:x10; immval:-1
TEST_CI_OP( c.andi, x10, 0x00000000, -1073741825, -1, x1, 192, x2)

inst_49:
// rs1_val == 1431655765, 
// opcode: c.andi; op1:x10; immval:8
TEST_CI_OP( c.andi, x10, 0x00000000, 1431655765, 8, x1, 196, x2)

inst_50:
// rs1_val == -1431655766, 
// opcode: c.andi; op1:x10; immval:16
TEST_CI_OP( c.andi, x10, 0x00000000, -1431655766, 16, x1, 200, x2)

inst_51:
// rs1_val == -3, 
// opcode: c.andi; op1:x10; immval:-8
TEST_CI_OP( c.andi, x10, 0x00000000, -3, -8, x1, 204, x2)

inst_52:
// rs1_val == -5, 
// opcode: c.andi; op1:x10; immval:7
TEST_CI_OP( c.andi, x10, 0x00000000, -5, 7, x1, 208, x2)

inst_53:
// rs1_val == -9, 
// opcode: c.andi; op1:x10; immval:7
TEST_CI_OP( c.andi, x10, 0x00000000, -9, 7, x1, 212, x2)

inst_54:
// rs1_val == -17, 
// opcode: c.andi; op1:x10; immval:31
TEST_CI_OP( c.andi, x10, 0x00000000, -17, 31, x1, 216, x2)

inst_55:
// rs1_val == -33, 
// opcode: c.andi; op1:x10; immval:-3
TEST_CI_OP( c.andi, x10, 0x00000000, -33, -3, x1, 220, x2)

inst_56:
// rs1_val == -65, 
// opcode: c.andi; op1:x10; immval:-10
TEST_CI_OP( c.andi, x10, 0x00000000, -65, -10, x1, 224, x2)

inst_57:
// rs1_val == -129, 
// opcode: c.andi; op1:x10; immval:-5
TEST_CI_OP( c.andi, x10, 0x00000000, -129, -5, x1, 228, x2)

inst_58:
// rs1_val == -257, 
// opcode: c.andi; op1:x10; immval:16
TEST_CI_OP( c.andi, x10, 0x00000000, -257, 16, x1, 232, x2)

inst_59:
// rs1_val == -513, 
// opcode: c.andi; op1:x10; immval:31
TEST_CI_OP( c.andi, x10, 0x00000000, -513, 31, x1, 236, x2)

inst_60:
// rs1_val == -2049, 
// opcode: c.andi; op1:x10; immval:15
TEST_CI_OP( c.andi, x10, 0x00000000, -2049, 15, x1, 240, x2)

inst_61:
// rs1_val == -4097, 
// opcode: c.andi; op1:x10; immval:-9
TEST_CI_OP( c.andi, x10, 0x00000000, -4097, -9, x1, 244, x2)

inst_62:
// rs1_val == -8193, 
// opcode: c.andi; op1:x10; immval:21
TEST_CI_OP( c.andi, x10, 0x00000000, -8193, 21, x1, 248, x2)

inst_63:
// rs1_val == -16385, 
// opcode: c.andi; op1:x10; immval:0
TEST_CI_OP( c.andi, x10, 0x00000000, -16385, 0, x1, 252, x2)

inst_64:
// rs1_val == -32769, 
// opcode: c.andi; op1:x10; immval:-17
TEST_CI_OP( c.andi, x10, 0x00000000, -32769, -17, x1, 256, x2)

inst_65:
// rs1_val == -65537, 
// opcode: c.andi; op1:x10; immval:16
TEST_CI_OP( c.andi, x10, 0x00000000, -65537, 16, x1, 260, x2)

inst_66:
// rs1_val == -131073, 
// opcode: c.andi; op1:x10; immval:-10
TEST_CI_OP( c.andi, x10, 0x00000000, -131073, -10, x1, 264, x2)

inst_67:
// rs1_val == -262145, 
// opcode: c.andi; op1:x10; immval:31
TEST_CI_OP( c.andi, x10, 0x00000000, -262145, 31, x1, 268, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x1_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x1_1:
    .fill 68*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
