/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [17:0] celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[189] & in_data[148]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z & celloutsig_1_4z);
  assign celloutsig_1_12z = ~(in_data[155] & celloutsig_1_5z[2]);
  assign celloutsig_1_0z = ~in_data[100];
  assign celloutsig_1_11z = ~celloutsig_1_10z[2];
  assign celloutsig_1_2z = in_data[143] ^ celloutsig_1_1z;
  reg [6:0] _06_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 7'h00;
    else _06_ <= { celloutsig_1_14z[6:2], celloutsig_1_2z, celloutsig_1_12z };
  assign out_data[134:128] = _06_;
  reg [9:0] _07_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 10'h000;
    else _07_ <= { in_data[19:14], celloutsig_0_1z, celloutsig_0_0z };
  assign out_data[9:0] = _07_;
  assign celloutsig_0_0z = in_data[21:5] <= in_data[74:58];
  assign celloutsig_1_4z = in_data[185] & ~(in_data[97]);
  assign celloutsig_1_9z = celloutsig_1_8z & ~(in_data[102]);
  assign celloutsig_1_17z = celloutsig_1_15z[1] & ~(celloutsig_1_1z);
  assign celloutsig_1_19z = celloutsig_1_3z & ~(celloutsig_1_17z);
  assign celloutsig_1_5z = { in_data[190:187], celloutsig_1_3z } % { 1'h1, in_data[107], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = in_data[122:118] % { 1'h1, in_data[119:116] };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z } % { 1'h1, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[14] ? in_data[34:32] : in_data[53:51];
  assign celloutsig_1_3z = { in_data[104], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } !== { in_data[190:189], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_5z[3:2], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_4z } !== { in_data[108:101], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_1_8z = & { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_10z } - { celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_15z = { in_data[98:96], celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_3z } - { in_data[134:128], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_1z };
  assign { out_data[96], out_data[34:32] } = { celloutsig_1_19z, celloutsig_0_1z };
endmodule
