

================================================================
== Vivado HLS Report for 'backoff_vi'
================================================================
* Date:           Tue Oct 27 13:03:02 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.123 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %current_txop_holder) nounwind, !map !49"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @backoff_vi_str) nounwind"   --->   Operation 3 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%vi_backoff_counter_l = load i10* @vi_backoff_counter, align 2" [fyp/edca.c:212]   --->   Operation 4 'load' 'vi_backoff_counter_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.70ns)   --->   "%icmp_ln212 = icmp eq i10 %vi_backoff_counter_l, 0" [fyp/edca.c:212]   --->   Operation 5 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %1, label %3" [fyp/edca.c:212]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.12ns)   --->   "%add_ln221 = add i10 %vi_backoff_counter_l, -1" [fyp/edca.c:221]   --->   Operation 7 'add' 'add_ln221' <Predicate = (!icmp_ln212)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "store i10 %add_ln221, i10* @vi_backoff_counter, align 2" [fyp/edca.c:221]   --->   Operation 8 'store' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/edca.c:222]   --->   Operation 9 'br' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%current_txop_holder_s = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %current_txop_holder) nounwind" [fyp/edca.c:213]   --->   Operation 10 'read' 'current_txop_holder_s' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.18ns)   --->   "%icmp_ln213 = icmp ult i3 %current_txop_holder_s, 3" [fyp/edca.c:213]   --->   Operation 11 'icmp' 'icmp_ln213' <Predicate = (icmp_ln212)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln213, label %2, label %._crit_edge" [fyp/edca.c:213]   --->   Operation 12 'br' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i3P(i3* %current_txop_holder, i3 3) nounwind" [fyp/edca.c:214]   --->   Operation 13 'write' <Predicate = (icmp_ln212 & icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/edca.c:215]   --->   Operation 14 'br' <Predicate = (icmp_ln212 & icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [fyp/edca.c:225]   --->   Operation 15 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ current_txop_holder]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ vi_backoff_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap  ) [ 00]
spectopmodule_ln0     (spectopmodule) [ 00]
vi_backoff_counter_l  (load         ) [ 00]
icmp_ln212            (icmp         ) [ 01]
br_ln212              (br           ) [ 00]
add_ln221             (add          ) [ 00]
store_ln221           (store        ) [ 00]
br_ln222              (br           ) [ 00]
current_txop_holder_s (read         ) [ 00]
icmp_ln213            (icmp         ) [ 01]
br_ln213              (br           ) [ 00]
write_ln214           (write        ) [ 00]
br_ln215              (br           ) [ 00]
ret_ln225             (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="current_txop_holder">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_txop_holder"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vi_backoff_counter">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vi_backoff_counter"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="backoff_vi_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="current_txop_holder_s_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="3" slack="0"/>
<pin id="22" dir="0" index="1" bw="3" slack="0"/>
<pin id="23" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_txop_holder_s/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="write_ln214_write_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="0" slack="0"/>
<pin id="28" dir="0" index="1" bw="3" slack="0"/>
<pin id="29" dir="0" index="2" bw="3" slack="0"/>
<pin id="30" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln214/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="vi_backoff_counter_l_load_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="10" slack="0"/>
<pin id="36" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vi_backoff_counter_l/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="icmp_ln212_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="10" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="add_ln221_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="10" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="store_ln221_store_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="10" slack="0"/>
<pin id="52" dir="0" index="1" bw="10" slack="0"/>
<pin id="53" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="icmp_ln213_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="3" slack="0"/>
<pin id="58" dir="0" index="1" bw="3" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln213/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="14" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="31"><net_src comp="18" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="33"><net_src comp="16" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="34" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="34" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="44" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="20" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="56" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: current_txop_holder | {1 }
	Port: vi_backoff_counter | {1 }
 - Input state : 
	Port: backoff_vi : current_txop_holder | {1 }
	Port: backoff_vi : vi_backoff_counter | {1 }
  - Chain level:
	State 1
		icmp_ln212 : 1
		br_ln212 : 2
		add_ln221 : 1
		store_ln221 : 2
		br_ln213 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln212_fu_38         |    0    |    13   |
|          |         icmp_ln213_fu_56         |    0    |    9    |
|----------|----------------------------------|---------|---------|
|    add   |          add_ln221_fu_44         |    0    |    17   |
|----------|----------------------------------|---------|---------|
|   read   | current_txop_holder_s_read_fu_20 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |      write_ln214_write_fu_26     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    39   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   39   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   39   |
+-----------+--------+--------+
