--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6112244 paths analyzed, 331 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.913ns.
--------------------------------------------------------------------------------
Slack:                  2.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.860ns (Levels of Logic = 12)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X2Y31.A5       net (fanout=2)        1.545   test/alu/N398
    SLICE_X2Y31.A        Tilo                  0.235   test/N308
                                                       test/alu/Mmux_out614_1
    SLICE_X2Y31.CX       net (fanout=4)        0.652   test/Mmux_out614
    SLICE_X2Y31.CMUX     Tcxc                  0.192   test/N308
                                                       test/M_alu_out[7]_GND_3_o_equal_282_o<7>11_SW5
    SLICE_X4Y31.A6       net (fanout=1)        0.734   test/N291
    SLICE_X4Y31.A        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In7
    SLICE_X4Y31.C2       net (fanout=1)        0.935   test/M_state_q_FSM_FFd5-In9
    SLICE_X4Y31.C        Tilo                  0.255   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In8
    SLICE_X4Y31.D5       net (fanout=1)        0.239   test/M_state_q_FSM_FFd5-In10
    SLICE_X4Y31.D        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In22
    SLICE_X5Y31.AX       net (fanout=2)        0.924   test/M_state_q_FSM_FFd5-In
    SLICE_X5Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.860ns (4.090ns logic, 13.770ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  2.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.777ns (Levels of Logic = 12)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X2Y31.A5       net (fanout=2)        1.545   test/alu/N398
    SLICE_X2Y31.A        Tilo                  0.235   test/N308
                                                       test/alu/Mmux_out614_1
    SLICE_X4Y30.CX       net (fanout=4)        0.945   test/Mmux_out614
    SLICE_X4Y30.CMUX     Tcxc                  0.182   test/Mmux_out2161
                                                       test/M_alu_out[7]_GND_3_o_equal_282_o<7>11_SW3
    SLICE_X4Y30.A2       net (fanout=1)        0.741   test/N288
    SLICE_X4Y30.A        Tilo                  0.254   test/Mmux_out2161
                                                       test/M_state_q_FSM_FFd5-In5
    SLICE_X4Y31.C3       net (fanout=1)        0.562   test/M_state_q_FSM_FFd5-In6
    SLICE_X4Y31.C        Tilo                  0.255   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In8
    SLICE_X4Y31.D5       net (fanout=1)        0.239   test/M_state_q_FSM_FFd5-In10
    SLICE_X4Y31.D        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In22
    SLICE_X5Y31.AX       net (fanout=2)        0.924   test/M_state_q_FSM_FFd5-In
    SLICE_X5Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.777ns (4.080ns logic, 13.697ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  2.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.738ns (Levels of Logic = 11)
  Clock Path Skew:      -0.056ns (0.687 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y32.B1       net (fanout=18)       1.596   M_test_out[5]
    SLICE_X2Y32.B        Tilo                  0.235   test/Mmux_out813
                                                       test/M_state_q_FSM_FFd3-In9_SW0
    SLICE_X6Y30.A5       net (fanout=1)        1.040   test/N174
    SLICE_X6Y30.A        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3-In9
    SLICE_X6Y30.B6       net (fanout=1)        0.143   test/M_state_q_FSM_FFd3-In9
    SLICE_X6Y30.B        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X13Y30.CX      net (fanout=3)        1.476   test/M_state_q_FSM_FFd3-In
    SLICE_X13Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.738ns (3.840ns logic, 13.898ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  2.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.792ns (Levels of Logic = 11)
  Clock Path Skew:      0.041ns (0.784 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y15.A2       net (fanout=18)       2.200   M_test_out[5]
    SLICE_X2Y15.A        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114_SW0_SW0
    SLICE_X2Y15.B3       net (fanout=2)        0.812   test/N311
    SLICE_X2Y15.B        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114
    SLICE_X1Y9.A3        net (fanout=14)       1.273   test/Mmux_M_counter_d1101
    SLICE_X1Y9.CLK       Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d116
                                                       test/M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.792ns (3.864ns logic, 13.928ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  2.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.785ns (Levels of Logic = 11)
  Clock Path Skew:      0.041ns (0.784 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y15.A2       net (fanout=18)       2.200   M_test_out[5]
    SLICE_X2Y15.A        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114_SW0_SW0
    SLICE_X2Y15.B3       net (fanout=2)        0.812   test/N311
    SLICE_X2Y15.B        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114
    SLICE_X1Y9.B4        net (fanout=14)       1.266   test/Mmux_M_counter_d1101
    SLICE_X1Y9.CLK       Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d1324
                                                       test/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.785ns (3.864ns logic, 13.921ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  2.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.654ns (Levels of Logic = 11)
  Clock Path Skew:      -0.056ns (0.687 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.C4       net (fanout=11)       1.370   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.C        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op13_1
    SLICE_X14Y28.B1      net (fanout=7)        2.452   test/Mmux_M_alu_op13
    SLICE_X14Y28.B       Tilo                  0.235   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_cy[0]
                                                       test/alu/Sh6411
    SLICE_X14Y25.B2      net (fanout=2)        1.153   test/alu/Sh641
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/adder/Madd_n0237_lut<0>3
                                                       test/alu/adder/Madd_n0237_lut<0>4
    SLICE_X15Y26.D2      net (fanout=7)        0.936   test/alu/Madd_n0237_lut[0]
    SLICE_X15Y26.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out212
    SLICE_X15Y26.C2      net (fanout=1)        1.523   test/alu/Mmux_out215
    SLICE_X15Y26.C       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X8Y29.B1       net (fanout=1)        1.369   test/alu/Mmux_out218
    SLICE_X8Y29.B        Tilo                  0.254   test/N412
                                                       test/alu/Mmux_out27_SW0
    SLICE_X4Y30.B4       net (fanout=4)        0.862   test/N412
    SLICE_X4Y30.B        Tilo                  0.254   test/Mmux_out2161
                                                       test/alu/Mmux_out216_1
    SLICE_X2Y32.A3       net (fanout=7)        1.185   test/Mmux_out2161
    SLICE_X2Y32.A        Tilo                  0.235   test/Mmux_out813
                                                       test/M_state_q_FSM_FFd3-In9_SW0_SW1
    SLICE_X2Y32.B3       net (fanout=1)        0.930   test/N514
    SLICE_X2Y32.B        Tilo                  0.235   test/Mmux_out813
                                                       test/M_state_q_FSM_FFd3-In9_SW0
    SLICE_X6Y30.A5       net (fanout=1)        1.040   test/N174
    SLICE_X6Y30.A        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3-In9
    SLICE_X6Y30.B6       net (fanout=1)        0.143   test/M_state_q_FSM_FFd3-In9
    SLICE_X6Y30.B        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X13Y30.CX      net (fanout=3)        1.476   test/M_state_q_FSM_FFd3-In
    SLICE_X13Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.654ns (3.215ns logic, 14.439ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  2.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.663ns (Levels of Logic = 12)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.D3      net (fanout=6)        1.595   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Topdc                 0.402   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_F
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X2Y31.A5       net (fanout=2)        1.545   test/alu/N398
    SLICE_X2Y31.A        Tilo                  0.235   test/N308
                                                       test/alu/Mmux_out614_1
    SLICE_X2Y31.CX       net (fanout=4)        0.652   test/Mmux_out614
    SLICE_X2Y31.CMUX     Tcxc                  0.192   test/N308
                                                       test/M_alu_out[7]_GND_3_o_equal_282_o<7>11_SW5
    SLICE_X4Y31.A6       net (fanout=1)        0.734   test/N291
    SLICE_X4Y31.A        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In7
    SLICE_X4Y31.C2       net (fanout=1)        0.935   test/M_state_q_FSM_FFd5-In9
    SLICE_X4Y31.C        Tilo                  0.255   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In8
    SLICE_X4Y31.D5       net (fanout=1)        0.239   test/M_state_q_FSM_FFd5-In10
    SLICE_X4Y31.D        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In22
    SLICE_X5Y31.AX       net (fanout=2)        0.924   test/M_state_q_FSM_FFd5-In
    SLICE_X5Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.663ns (4.089ns logic, 13.574ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  2.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.701ns (Levels of Logic = 11)
  Clock Path Skew:      0.044ns (0.787 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y15.A2       net (fanout=18)       2.200   M_test_out[5]
    SLICE_X2Y15.A        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114_SW0_SW0
    SLICE_X3Y15.D2       net (fanout=2)        0.733   test/N311
    SLICE_X3Y15.D        Tilo                  0.259   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d114_1
    SLICE_X1Y10.C1       net (fanout=13)       1.237   test/Mmux_M_counter_d114
    SLICE_X1Y10.CLK      Tas                   0.373   test/M_counter_q[7]
                                                       test/Mmux_M_counter_d2974
                                                       test/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                     17.701ns (3.888ns logic, 13.813ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  2.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.617ns (Levels of Logic = 12)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.AX      net (fanout=11)       1.673   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Taxcy                 0.281   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X2Y31.A5       net (fanout=2)        1.545   test/alu/N398
    SLICE_X2Y31.A        Tilo                  0.235   test/N308
                                                       test/alu/Mmux_out614_1
    SLICE_X2Y31.CX       net (fanout=4)        0.652   test/Mmux_out614
    SLICE_X2Y31.CMUX     Tcxc                  0.192   test/N308
                                                       test/M_alu_out[7]_GND_3_o_equal_282_o<7>11_SW5
    SLICE_X4Y31.A6       net (fanout=1)        0.734   test/N291
    SLICE_X4Y31.A        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In7
    SLICE_X4Y31.C2       net (fanout=1)        0.935   test/M_state_q_FSM_FFd5-In9
    SLICE_X4Y31.C        Tilo                  0.255   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In8
    SLICE_X4Y31.D5       net (fanout=1)        0.239   test/M_state_q_FSM_FFd5-In10
    SLICE_X4Y31.D        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In22
    SLICE_X5Y31.AX       net (fanout=2)        0.924   test/M_state_q_FSM_FFd5-In
    SLICE_X5Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.617ns (3.899ns logic, 13.718ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  2.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.667ns (Levels of Logic = 11)
  Clock Path Skew:      0.041ns (0.784 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y15.A2       net (fanout=18)       2.200   M_test_out[5]
    SLICE_X2Y15.A        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114_SW0_SW0
    SLICE_X2Y15.B3       net (fanout=2)        0.812   test/N311
    SLICE_X2Y15.B        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114
    SLICE_X1Y9.D5        net (fanout=14)       1.148   test/Mmux_M_counter_d1101
    SLICE_X1Y9.CLK       Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d2644
                                                       test/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     17.667ns (3.864ns logic, 13.803ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  2.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.580ns (Levels of Logic = 12)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.D3      net (fanout=6)        1.595   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Topdc                 0.402   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_F
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X2Y31.A5       net (fanout=2)        1.545   test/alu/N398
    SLICE_X2Y31.A        Tilo                  0.235   test/N308
                                                       test/alu/Mmux_out614_1
    SLICE_X4Y30.CX       net (fanout=4)        0.945   test/Mmux_out614
    SLICE_X4Y30.CMUX     Tcxc                  0.182   test/Mmux_out2161
                                                       test/M_alu_out[7]_GND_3_o_equal_282_o<7>11_SW3
    SLICE_X4Y30.A2       net (fanout=1)        0.741   test/N288
    SLICE_X4Y30.A        Tilo                  0.254   test/Mmux_out2161
                                                       test/M_state_q_FSM_FFd5-In5
    SLICE_X4Y31.C3       net (fanout=1)        0.562   test/M_state_q_FSM_FFd5-In6
    SLICE_X4Y31.C        Tilo                  0.255   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In8
    SLICE_X4Y31.D5       net (fanout=1)        0.239   test/M_state_q_FSM_FFd5-In10
    SLICE_X4Y31.D        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In22
    SLICE_X5Y31.AX       net (fanout=2)        0.924   test/M_state_q_FSM_FFd5-In
    SLICE_X5Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.580ns (4.079ns logic, 13.501ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  2.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.541ns (Levels of Logic = 11)
  Clock Path Skew:      -0.056ns (0.687 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.D3      net (fanout=6)        1.595   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Topdc                 0.402   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_F
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y32.B1       net (fanout=18)       1.596   M_test_out[5]
    SLICE_X2Y32.B        Tilo                  0.235   test/Mmux_out813
                                                       test/M_state_q_FSM_FFd3-In9_SW0
    SLICE_X6Y30.A5       net (fanout=1)        1.040   test/N174
    SLICE_X6Y30.A        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3-In9
    SLICE_X6Y30.B6       net (fanout=1)        0.143   test/M_state_q_FSM_FFd3-In9
    SLICE_X6Y30.B        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X13Y30.CX      net (fanout=3)        1.476   test/M_state_q_FSM_FFd3-In
    SLICE_X13Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.541ns (3.839ns logic, 13.702ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  2.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.517ns (Levels of Logic = 11)
  Clock Path Skew:      -0.053ns (0.599 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X6Y30.C1       net (fanout=11)       1.233   test/M_state_q_FSM_FFd2_1
    SLICE_X6Y30.C        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op13_1
    SLICE_X14Y28.B1      net (fanout=7)        2.452   test/Mmux_M_alu_op13
    SLICE_X14Y28.B       Tilo                  0.235   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_cy[0]
                                                       test/alu/Sh6411
    SLICE_X14Y25.B2      net (fanout=2)        1.153   test/alu/Sh641
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/adder/Madd_n0237_lut<0>3
                                                       test/alu/adder/Madd_n0237_lut<0>4
    SLICE_X15Y26.D2      net (fanout=7)        0.936   test/alu/Madd_n0237_lut[0]
    SLICE_X15Y26.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out212
    SLICE_X15Y26.C2      net (fanout=1)        1.523   test/alu/Mmux_out215
    SLICE_X15Y26.C       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X8Y29.B1       net (fanout=1)        1.369   test/alu/Mmux_out218
    SLICE_X8Y29.B        Tilo                  0.254   test/N412
                                                       test/alu/Mmux_out27_SW0
    SLICE_X4Y30.B4       net (fanout=4)        0.862   test/N412
    SLICE_X4Y30.B        Tilo                  0.254   test/Mmux_out2161
                                                       test/alu/Mmux_out216_1
    SLICE_X2Y32.A3       net (fanout=7)        1.185   test/Mmux_out2161
    SLICE_X2Y32.A        Tilo                  0.235   test/Mmux_out813
                                                       test/M_state_q_FSM_FFd3-In9_SW0_SW1
    SLICE_X2Y32.B3       net (fanout=1)        0.930   test/N514
    SLICE_X2Y32.B        Tilo                  0.235   test/Mmux_out813
                                                       test/M_state_q_FSM_FFd3-In9_SW0
    SLICE_X6Y30.A5       net (fanout=1)        1.040   test/N174
    SLICE_X6Y30.A        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3-In9
    SLICE_X6Y30.B6       net (fanout=1)        0.143   test/M_state_q_FSM_FFd3-In9
    SLICE_X6Y30.B        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X13Y30.CX      net (fanout=3)        1.476   test/M_state_q_FSM_FFd3-In
    SLICE_X13Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.517ns (3.215ns logic, 14.302ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  2.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.595ns (Levels of Logic = 11)
  Clock Path Skew:      0.041ns (0.784 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.D3      net (fanout=6)        1.595   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Topdc                 0.402   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_F
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y15.A2       net (fanout=18)       2.200   M_test_out[5]
    SLICE_X2Y15.A        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114_SW0_SW0
    SLICE_X2Y15.B3       net (fanout=2)        0.812   test/N311
    SLICE_X2Y15.B        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114
    SLICE_X1Y9.A3        net (fanout=14)       1.273   test/Mmux_M_counter_d1101
    SLICE_X1Y9.CLK       Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d116
                                                       test/M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.595ns (3.863ns logic, 13.732ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  2.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.534ns (Levels of Logic = 12)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.AX      net (fanout=11)       1.673   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Taxcy                 0.281   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X2Y31.A5       net (fanout=2)        1.545   test/alu/N398
    SLICE_X2Y31.A        Tilo                  0.235   test/N308
                                                       test/alu/Mmux_out614_1
    SLICE_X4Y30.CX       net (fanout=4)        0.945   test/Mmux_out614
    SLICE_X4Y30.CMUX     Tcxc                  0.182   test/Mmux_out2161
                                                       test/M_alu_out[7]_GND_3_o_equal_282_o<7>11_SW3
    SLICE_X4Y30.A2       net (fanout=1)        0.741   test/N288
    SLICE_X4Y30.A        Tilo                  0.254   test/Mmux_out2161
                                                       test/M_state_q_FSM_FFd5-In5
    SLICE_X4Y31.C3       net (fanout=1)        0.562   test/M_state_q_FSM_FFd5-In6
    SLICE_X4Y31.C        Tilo                  0.255   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In8
    SLICE_X4Y31.D5       net (fanout=1)        0.239   test/M_state_q_FSM_FFd5-In10
    SLICE_X4Y31.D        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In22
    SLICE_X5Y31.AX       net (fanout=2)        0.924   test/M_state_q_FSM_FFd5-In
    SLICE_X5Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.534ns (3.889ns logic, 13.645ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  2.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.495ns (Levels of Logic = 11)
  Clock Path Skew:      -0.056ns (0.687 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.AX      net (fanout=11)       1.673   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Taxcy                 0.281   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y32.B1       net (fanout=18)       1.596   M_test_out[5]
    SLICE_X2Y32.B        Tilo                  0.235   test/Mmux_out813
                                                       test/M_state_q_FSM_FFd3-In9_SW0
    SLICE_X6Y30.A5       net (fanout=1)        1.040   test/N174
    SLICE_X6Y30.A        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3-In9
    SLICE_X6Y30.B6       net (fanout=1)        0.143   test/M_state_q_FSM_FFd3-In9
    SLICE_X6Y30.B        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X13Y30.CX      net (fanout=3)        1.476   test/M_state_q_FSM_FFd3-In
    SLICE_X13Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.495ns (3.649ns logic, 13.846ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  2.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.588ns (Levels of Logic = 11)
  Clock Path Skew:      0.041ns (0.784 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.D3      net (fanout=6)        1.595   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Topdc                 0.402   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_F
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y15.A2       net (fanout=18)       2.200   M_test_out[5]
    SLICE_X2Y15.A        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114_SW0_SW0
    SLICE_X2Y15.B3       net (fanout=2)        0.812   test/N311
    SLICE_X2Y15.B        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114
    SLICE_X1Y9.B4        net (fanout=14)       1.266   test/Mmux_M_counter_d1101
    SLICE_X1Y9.CLK       Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d1324
                                                       test/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.588ns (3.863ns logic, 13.725ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  2.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.487ns (Levels of Logic = 11)
  Clock Path Skew:      -0.056ns (0.687 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X0Y31.C6       net (fanout=18)       1.496   M_test_out[5]
    SLICE_X0Y31.C        Tilo                  0.255   test/N482
                                                       test/M_state_q_FSM_FFd5-In211
    SLICE_X6Y30.A4       net (fanout=4)        0.869   test/M_state_q_FSM_FFd5-In21
    SLICE_X6Y30.A        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3-In9
    SLICE_X6Y30.B6       net (fanout=1)        0.143   test/M_state_q_FSM_FFd3-In9
    SLICE_X6Y30.B        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X13Y30.CX      net (fanout=3)        1.476   test/M_state_q_FSM_FFd3-In
    SLICE_X13Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.487ns (3.860ns logic, 13.627ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  2.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.576ns (Levels of Logic = 11)
  Clock Path Skew:      0.041ns (0.784 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y15.A2       net (fanout=18)       2.200   M_test_out[5]
    SLICE_X2Y15.A        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114_SW0_SW0
    SLICE_X2Y15.B3       net (fanout=2)        0.812   test/N311
    SLICE_X2Y15.B        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114
    SLICE_X1Y9.C6        net (fanout=14)       1.057   test/Mmux_M_counter_d1101
    SLICE_X1Y9.CLK       Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d2534
                                                       test/M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     17.576ns (3.864ns logic, 13.712ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  2.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd4_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.475ns (Levels of Logic = 11)
  Clock Path Skew:      -0.052ns (0.599 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd4_1 to test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd4_2
                                                       test/M_state_q_FSM_FFd4_1
    SLICE_X6Y30.C2       net (fanout=27)       1.145   test/M_state_q_FSM_FFd4_1
    SLICE_X6Y30.C        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op13_1
    SLICE_X14Y28.B1      net (fanout=7)        2.452   test/Mmux_M_alu_op13
    SLICE_X14Y28.B       Tilo                  0.235   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_cy[0]
                                                       test/alu/Sh6411
    SLICE_X14Y25.B2      net (fanout=2)        1.153   test/alu/Sh641
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/adder/Madd_n0237_lut<0>3
                                                       test/alu/adder/Madd_n0237_lut<0>4
    SLICE_X15Y26.D2      net (fanout=7)        0.936   test/alu/Madd_n0237_lut[0]
    SLICE_X15Y26.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out212
    SLICE_X15Y26.C2      net (fanout=1)        1.523   test/alu/Mmux_out215
    SLICE_X15Y26.C       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X8Y29.B1       net (fanout=1)        1.369   test/alu/Mmux_out218
    SLICE_X8Y29.B        Tilo                  0.254   test/N412
                                                       test/alu/Mmux_out27_SW0
    SLICE_X4Y30.B4       net (fanout=4)        0.862   test/N412
    SLICE_X4Y30.B        Tilo                  0.254   test/Mmux_out2161
                                                       test/alu/Mmux_out216_1
    SLICE_X2Y32.A3       net (fanout=7)        1.185   test/Mmux_out2161
    SLICE_X2Y32.A        Tilo                  0.235   test/Mmux_out813
                                                       test/M_state_q_FSM_FFd3-In9_SW0_SW1
    SLICE_X2Y32.B3       net (fanout=1)        0.930   test/N514
    SLICE_X2Y32.B        Tilo                  0.235   test/Mmux_out813
                                                       test/M_state_q_FSM_FFd3-In9_SW0
    SLICE_X6Y30.A5       net (fanout=1)        1.040   test/N174
    SLICE_X6Y30.A        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3-In9
    SLICE_X6Y30.B6       net (fanout=1)        0.143   test/M_state_q_FSM_FFd3-In9
    SLICE_X6Y30.B        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X13Y30.CX      net (fanout=3)        1.476   test/M_state_q_FSM_FFd3-In
    SLICE_X13Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.475ns (3.261ns logic, 14.214ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  2.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.549ns (Levels of Logic = 11)
  Clock Path Skew:      0.041ns (0.784 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.AX      net (fanout=11)       1.673   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Taxcy                 0.281   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y15.A2       net (fanout=18)       2.200   M_test_out[5]
    SLICE_X2Y15.A        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114_SW0_SW0
    SLICE_X2Y15.B3       net (fanout=2)        0.812   test/N311
    SLICE_X2Y15.B        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114
    SLICE_X1Y9.A3        net (fanout=14)       1.273   test/Mmux_M_counter_d1101
    SLICE_X1Y9.CLK       Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d116
                                                       test/M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.549ns (3.673ns logic, 13.876ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  2.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.551ns (Levels of Logic = 11)
  Clock Path Skew:      0.044ns (0.787 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y15.A2       net (fanout=18)       2.200   M_test_out[5]
    SLICE_X2Y15.A        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114_SW0_SW0
    SLICE_X3Y15.D2       net (fanout=2)        0.733   test/N311
    SLICE_X3Y15.D        Tilo                  0.259   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d114_1
    SLICE_X1Y10.B3       net (fanout=13)       1.087   test/Mmux_M_counter_d114
    SLICE_X1Y10.CLK      Tas                   0.373   test/M_counter_q[7]
                                                       test/Mmux_M_counter_d2864
                                                       test/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                     17.551ns (3.888ns logic, 13.663ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  2.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.484ns (Levels of Logic = 12)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.C4       net (fanout=11)       1.370   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.C        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op13_1
    SLICE_X15Y28.C1      net (fanout=7)        2.429   test/Mmux_M_alu_op13
    SLICE_X15Y28.C       Tilo                  0.259   test/Mmux_M_alu_op241
                                                       test/alu/adder/Madd_n0237_lut<1>1
    SLICE_X14Y26.A3      net (fanout=1)        0.717   test/alu/adder/Madd_n0237_lut<1>1
    SLICE_X14Y26.A       Tilo                  0.235   test/alu/Mmux_out49
                                                       test/alu/adder/Madd_n0237_lut<1>3
    SLICE_X14Y26.B3      net (fanout=6)        0.812   test/alu/Madd_n0237_lut[1]
    SLICE_X14Y26.B       Tilo                  0.235   test/alu/Mmux_out49
                                                       test/alu/Mmux_out2111
    SLICE_X14Y26.C4      net (fanout=3)        0.378   test/alu/Mmux_out211
    SLICE_X14Y26.C       Tilo                  0.235   test/alu/Mmux_out49
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y35.CX      net (fanout=7)        1.657   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y35.CMUX    Tcxc                  0.192   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X2Y31.A5       net (fanout=2)        1.545   test/alu/N398
    SLICE_X2Y31.A        Tilo                  0.235   test/N308
                                                       test/alu/Mmux_out614_1
    SLICE_X2Y31.CX       net (fanout=4)        0.652   test/Mmux_out614
    SLICE_X2Y31.CMUX     Tcxc                  0.192   test/N308
                                                       test/M_alu_out[7]_GND_3_o_equal_282_o<7>11_SW5
    SLICE_X4Y31.A6       net (fanout=1)        0.734   test/N291
    SLICE_X4Y31.A        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In7
    SLICE_X4Y31.C2       net (fanout=1)        0.935   test/M_state_q_FSM_FFd5-In9
    SLICE_X4Y31.C        Tilo                  0.255   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In8
    SLICE_X4Y31.D5       net (fanout=1)        0.239   test/M_state_q_FSM_FFd5-In10
    SLICE_X4Y31.D        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In22
    SLICE_X5Y31.AX       net (fanout=2)        0.924   test/M_state_q_FSM_FFd5-In
    SLICE_X5Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.484ns (3.384ns logic, 14.100ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  2.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.549ns (Levels of Logic = 11)
  Clock Path Skew:      0.047ns (0.790 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y15.A2       net (fanout=18)       2.200   M_test_out[5]
    SLICE_X2Y15.A        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114_SW0_SW0
    SLICE_X3Y15.D2       net (fanout=2)        0.733   test/N311
    SLICE_X3Y15.D        Tilo                  0.259   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d114_1
    SLICE_X1Y11.D3       net (fanout=13)       1.085   test/Mmux_M_counter_d114
    SLICE_X1Y11.CLK      Tas                   0.373   test/M_counter_q[11]
                                                       test/Mmux_M_counter_d334
                                                       test/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                     17.549ns (3.888ns logic, 13.661ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  2.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.542ns (Levels of Logic = 11)
  Clock Path Skew:      0.041ns (0.784 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.AX      net (fanout=11)       1.673   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Taxcy                 0.281   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y15.A2       net (fanout=18)       2.200   M_test_out[5]
    SLICE_X2Y15.A        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114_SW0_SW0
    SLICE_X2Y15.B3       net (fanout=2)        0.812   test/N311
    SLICE_X2Y15.B        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114
    SLICE_X1Y9.B4        net (fanout=14)       1.266   test/Mmux_M_counter_d1101
    SLICE_X1Y9.CLK       Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d1324
                                                       test/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.542ns (3.673ns logic, 13.869ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  2.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.453ns (Levels of Logic = 12)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.C4       net (fanout=11)       1.370   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.C        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op13_1
    SLICE_X14Y28.B1      net (fanout=7)        2.452   test/Mmux_M_alu_op13
    SLICE_X14Y28.B       Tilo                  0.235   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_cy[0]
                                                       test/alu/Sh6411
    SLICE_X14Y25.B2      net (fanout=2)        1.153   test/alu/Sh641
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/adder/Madd_n0237_lut<0>3
                                                       test/alu/adder/Madd_n0237_lut<0>4
    SLICE_X14Y26.B6      net (fanout=7)        0.346   test/alu/Madd_n0237_lut[0]
    SLICE_X14Y26.B       Tilo                  0.235   test/alu/Mmux_out49
                                                       test/alu/Mmux_out2111
    SLICE_X14Y26.C4      net (fanout=3)        0.378   test/alu/Mmux_out211
    SLICE_X14Y26.C       Tilo                  0.235   test/alu/Mmux_out49
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y35.CX      net (fanout=7)        1.657   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y35.CMUX    Tcxc                  0.192   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X2Y31.A5       net (fanout=2)        1.545   test/alu/N398
    SLICE_X2Y31.A        Tilo                  0.235   test/N308
                                                       test/alu/Mmux_out614_1
    SLICE_X2Y31.CX       net (fanout=4)        0.652   test/Mmux_out614
    SLICE_X2Y31.CMUX     Tcxc                  0.192   test/N308
                                                       test/M_alu_out[7]_GND_3_o_equal_282_o<7>11_SW5
    SLICE_X4Y31.A6       net (fanout=1)        0.734   test/N291
    SLICE_X4Y31.A        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In7
    SLICE_X4Y31.C2       net (fanout=1)        0.935   test/M_state_q_FSM_FFd5-In9
    SLICE_X4Y31.C        Tilo                  0.255   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In8
    SLICE_X4Y31.D5       net (fanout=1)        0.239   test/M_state_q_FSM_FFd5-In10
    SLICE_X4Y31.D        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In22
    SLICE_X5Y31.AX       net (fanout=2)        0.924   test/M_state_q_FSM_FFd5-In
    SLICE_X5Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.453ns (3.360ns logic, 14.093ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  2.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.412ns (Levels of Logic = 11)
  Clock Path Skew:      -0.056ns (0.687 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X6Y29.B1       net (fanout=18)       1.112   M_test_out[5]
    SLICE_X6Y29.B        Tilo                  0.235   test/M_state_q_FSM_FFd3-In4
                                                       test/M_alu_out[7]_GND_3_o_equal_165_o<7>21
    SLICE_X9Y30.D4       net (fanout=4)        0.808   test/M_alu_out[7]_GND_3_o_equal_165_o<7>2
    SLICE_X9Y30.D        Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In7
    SLICE_X9Y30.C1       net (fanout=1)        0.959   test/M_state_q_FSM_FFd2-In7
    SLICE_X9Y30.C        Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In8
    SLICE_X13Y30.BX      net (fanout=4)        1.002   test/M_state_q_FSM_FFd2-In
    SLICE_X13Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     17.412ns (3.888ns logic, 13.524ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  2.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.504ns (Levels of Logic = 11)
  Clock Path Skew:      0.044ns (0.787 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.D3      net (fanout=6)        1.595   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Topdc                 0.402   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_F
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X10Y29.A5      net (fanout=2)        0.902   test/alu/N398
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/N399
                                                       test/alu/Mmux_out614
    SLICE_X2Y15.A2       net (fanout=18)       2.200   M_test_out[5]
    SLICE_X2Y15.A        Tilo                  0.235   test/_n0469_inv
                                                       test/Mmux_M_counter_d114_SW0_SW0
    SLICE_X3Y15.D2       net (fanout=2)        0.733   test/N311
    SLICE_X3Y15.D        Tilo                  0.259   test/M_counter_q[26]
                                                       test/Mmux_M_counter_d114_1
    SLICE_X1Y10.C1       net (fanout=13)       1.237   test/Mmux_M_counter_d114
    SLICE_X1Y10.CLK      Tas                   0.373   test/M_counter_q[7]
                                                       test/Mmux_M_counter_d2974
                                                       test/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                     17.504ns (3.887ns logic, 13.617ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  2.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.420ns (Levels of Logic = 12)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.AX      net (fanout=11)       1.673   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Taxcy                 0.281   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.D3      net (fanout=6)        1.595   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Topdc                 0.402   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_F
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X2Y31.A5       net (fanout=2)        1.545   test/alu/N398
    SLICE_X2Y31.A        Tilo                  0.235   test/N308
                                                       test/alu/Mmux_out614_1
    SLICE_X2Y31.CX       net (fanout=4)        0.652   test/Mmux_out614
    SLICE_X2Y31.CMUX     Tcxc                  0.192   test/N308
                                                       test/M_alu_out[7]_GND_3_o_equal_282_o<7>11_SW5
    SLICE_X4Y31.A6       net (fanout=1)        0.734   test/N291
    SLICE_X4Y31.A        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In7
    SLICE_X4Y31.C2       net (fanout=1)        0.935   test/M_state_q_FSM_FFd5-In9
    SLICE_X4Y31.C        Tilo                  0.255   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In8
    SLICE_X4Y31.D5       net (fanout=1)        0.239   test/M_state_q_FSM_FFd5-In10
    SLICE_X4Y31.D        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In22
    SLICE_X5Y31.AX       net (fanout=2)        0.924   test/M_state_q_FSM_FFd5-In
    SLICE_X5Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.420ns (3.898ns logic, 13.522ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  2.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.420ns (Levels of Logic = 12)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D2       net (fanout=11)       1.546   test/M_state_q_FSM_FFd1_1
    SLICE_X6Y30.D        Tilo                  0.235   test/M_state_q_FSM_FFd3_3
                                                       test/Mmux_M_alu_op111_1
    SLICE_X14Y31.A1      net (fanout=11)       1.725   test/Mmux_M_alu_op111
    SLICE_X14Y31.COUT    Topcya                0.472   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_lut<0>1
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_cy[3]
    SLICE_X14Y32.BMUX    Tcinb                 0.277   test/alu/op1[7]_op2[7]_add_0_OUT[7]
                                                       test/alu/adder/Madd_op1[7]_op2[7]_add_0_OUT_xor<7>
    SLICE_X8Y34.B6       net (fanout=2)        0.932   test/alu/op1[7]_op2[7]_add_0_OUT[5]
    SLICE_X8Y34.B        Tilo                  0.254   test/alu/Mmux_out62
                                                       test/alu/Mmux_out62
    SLICE_X8Y34.D2       net (fanout=1)        0.904   test/alu/Mmux_out62
    SLICE_X8Y34.CMUX     Topdc                 0.456   test/alu/Mmux_out62
                                                       test/alu/Mmux_out63_F
                                                       test/alu/Mmux_out63
    SLICE_X10Y35.C1      net (fanout=6)        1.791   test/alu/Mmux_out64
    SLICE_X10Y35.CMUX    Tilo                  0.403   test/alu/Mmux_out68
                                                       test/alu/Mmux_out612_SW0_G
                                                       test/alu/Mmux_out612_SW0
    SLICE_X13Y27.D2      net (fanout=2)        1.708   test/alu/N268
    SLICE_X13Y27.D       Tilo                  0.259   test/alu/N398
                                                       test/alu/Mmux_out610_SW0
    SLICE_X2Y31.A5       net (fanout=2)        1.545   test/alu/N398
    SLICE_X2Y31.A        Tilo                  0.235   test/N308
                                                       test/alu/Mmux_out614_1
    SLICE_X2Y31.CX       net (fanout=4)        0.652   test/Mmux_out614
    SLICE_X2Y31.CMUX     Tcxc                  0.192   test/N308
                                                       test/M_alu_out[7]_GND_3_o_equal_282_o<7>11_SW5
    SLICE_X4Y31.A6       net (fanout=1)        0.734   test/N291
    SLICE_X4Y31.A        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In7
    SLICE_X4Y31.C2       net (fanout=1)        0.935   test/M_state_q_FSM_FFd5-In9
    SLICE_X4Y31.C        Tilo                  0.255   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In8
    SLICE_X4Y31.D5       net (fanout=1)        0.239   test/M_state_q_FSM_FFd5-In10
    SLICE_X4Y31.D        Tilo                  0.254   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In22
    SLICE_X4Y31.CX       net (fanout=2)        0.513   test/M_state_q_FSM_FFd5-In
    SLICE_X4Y31.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     17.420ns (4.061ns logic, 13.359ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd5_2/CLK
  Logical resource: test/M_state_q_FSM_FFd5_1/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd5_2/CLK
  Logical resource: test/M_state_q_FSM_FFd5_2/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X18Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X18Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X18Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X18Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X18Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X18Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X18Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X18Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X18Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X18Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X18Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X18Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X18Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X18Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X18Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X18Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/M_counter_q[24]/CLK
  Logical resource: test/M_counter_q_23/CK
  Location pin: SLICE_X2Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/M_counter_q[24]/CLK
  Logical resource: test/M_counter_q_24/CK
  Location pin: SLICE_X2Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd3_3/CLK
  Logical resource: test/M_state_q_FSM_FFd3_2/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd3_3/CLK
  Logical resource: test/M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd3_3/CLK
  Logical resource: test/M_state_q_FSM_FFd3_3/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd4_2/CLK
  Logical resource: test/M_state_q_FSM_FFd4_1/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd4_2/CLK
  Logical resource: test/M_state_q_FSM_FFd4_2/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: test/M_counter_q[3]/CLK
  Logical resource: test/M_counter_q_0/CK
  Location pin: SLICE_X1Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: test/M_counter_q[3]/CLK
  Logical resource: test/M_counter_q_1/CK
  Location pin: SLICE_X1Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.913|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6112244 paths, 0 nets, and 2835 connections

Design statistics:
   Minimum period:  17.913ns{1}   (Maximum frequency:  55.825MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 19 22:35:59 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



