<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:303:1:303:3:@W:CL117:@XP_MSG">rcb.vhd(303)</a><!@TM:0> | Latch generated from process for signal pxcache_pixopin(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:303:1:303:3:@W:CL117:@XP_MSG">rcb.vhd(303)</a><!@TM:0> | Latch generated from process for signal pxcache_wen_all; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:303:1:303:3:@W:CL111:@XP_MSG">rcb.vhd(303)</a><!@TM:0> | All reachable assignments to pxcache_pw assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:303:1:303:3:@W:CL117:@XP_MSG">rcb.vhd(303)</a><!@TM:0> | Latch generated from process for signal vram_waddr(7 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:303:1:303:3:@W:CL117:@XP_MSG">rcb.vhd(303)</a><!@TM:0> | Latch generated from process for signal pxcache_pixnum(3 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:303:1:303:3:@W:CL111:@XP_MSG">rcb.vhd(303)</a><!@TM:0> | All reachable assignments to change_curr_word assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:398:1:398:3:@W:CL117:@XP_MSG">rcb.vhd(398)</a><!@TM:0> | Latch generated from process for signal ram_addr(7 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:398:1:398:3:@W:CL111:@XP_MSG">rcb.vhd(398)</a><!@TM:0> | All reachable assignments to ram_start assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(0) assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:8:94:18:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(7) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd:15:12:15:19:@W:CL159:@XP_MSG">ram_fsm.vhd(15)</a><!@TM:0> | Input cache_d is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:122:2:122:6:@W:CL238:@XP_MSG">rcb.vhd(122)</a><!@TM:0> | Latch state_transition.assert_sig0 enable evaluates to constant 0, optimized</font>


</pre></samp></body></html>
