* ******************************************************************************

* iCEcube Router

* Version:            2017.01.27914

* Build Date:         Jan 12 2017 18:44:45

* File Generated:     Jun 29 2017 23:36:54

* Purpose:            Deglitch logic routing info

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************


//o_leds_obuf_2LegalizeSB_DFF(8:20:2) -> o_leds[2](8:21:0)
Net : o_leds_obuf_2LegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_2/out
T_8_21_lc_trk_g1_2
T_8_21_wire_io_cluster/io_0/OUT_ENB

End 

**********************************************************************************************************

//o_leds_obuf_6LegalizeSB_DFF(7:1:1) -> o_leds[6](6:0:0)
Net : o_leds_obuf_6LegalizeSB_DFFNet
T_7_1_wire_logic_cluster/lc_1/out
T_6_0_lc_trk_g0_1
T_6_0_wire_io_cluster/io_0/OUT_ENB

End 

**********************************************************************************************************

//o_leds_obuf_3LegalizeSB_DFF(8:20:3) -> o_leds[3](9:21:0)
Net : o_leds_obuf_3LegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g0_3
T_9_21_wire_io_cluster/io_0/OUT_ENB

End 

**********************************************************************************************************

//o_leds_obuf_7LegalizeSB_DFF(7:1:2) -> o_leds[7](7:0:0)
Net : o_leds_obuf_7LegalizeSB_DFFNet
T_7_1_wire_logic_cluster/lc_2/out
T_7_0_lc_trk_g1_2
T_7_0_wire_io_cluster/io_0/OUT_ENB

End 

**********************************************************************************************************

//o_leds_obuf_0LegalizeSB_DFF(8:20:0) -> o_leds[0](9:21:1)
Net : o_leds_obuf_0LegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g0_0
T_9_21_wire_io_cluster/io_1/OUT_ENB

End 

**********************************************************************************************************

//o_leds_obuf_4LegalizeSB_DFF(7:1:0) -> o_leds[4](7:0:1)
Net : o_leds_obuf_4LegalizeSB_DFFNet
T_7_1_wire_logic_cluster/lc_0/out
T_7_0_lc_trk_g0_0
T_7_0_wire_io_cluster/io_1/OUT_ENB

End 

**********************************************************************************************************

//o_leds_obuf_1LegalizeSB_DFF(8:20:1) -> o_leds[1](8:21:1)
Net : o_leds_obuf_1LegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_1/out
T_8_21_lc_trk_g1_1
T_8_21_wire_io_cluster/io_1/OUT_ENB

End 

**********************************************************************************************************

//o_leds_obuf_5LegalizeSB_DFF(4:1:0) -> o_leds[5](5:0:0)
Net : o_leds_obuf_5LegalizeSB_DFFNet
T_4_1_wire_logic_cluster/lc_0/out
T_5_0_lc_trk_g1_0
T_5_0_wire_io_cluster/io_0/OUT_ENB

End 

**********************************************************************************************************

