// Seed: 1130984063
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    output wor id_4,
    input wand id_5,
    input wor id_6,
    input supply0 id_7,
    output supply0 id_8,
    input wor id_9,
    output uwire id_10
    , id_21,
    output wor id_11,
    input tri1 id_12,
    input wand id_13,
    input supply0 id_14,
    input wor id_15,
    output wire id_16,
    input wand id_17,
    output wor id_18,
    input uwire id_19
);
  wire id_22;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1,
    output wand id_2
    , id_4
);
  wire id_5;
  assign id_1 = id_0 ? 1'b0 : 1;
  wire id_6;
  module_0(
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0
  );
endmodule
