Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L v_tc_v6_2_8 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 4 for port 'data_write' [/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/mem_functions.sv:91]
WARNING: [VRFC 10-3027] 'shape_adr_write' was previously declared with a different range [/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/mem_functions.sv:22]
WARNING: [VRFC 10-5021] port 'fsync_out' is not connected on this instance [/drive/sda2/home/aldridf1/Senior_Project_2024/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/sources_1/new/video_time_controller.sv:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package v_tc_v6_2_8.video_ctrl_pkg
Compiling package xpm.vcomponents
Compiling package v_tc_v6_2_8.hwt_pkg
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=37.12...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.flood_mem
Compiling module xil_defaultlib.grid_test
Compiling module xil_defaultlib.pixel_walk
Compiling module xil_defaultlib.shape_engine
Compiling module xil_defaultlib.mem_functions
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,IN...
Compiling architecture rtl of entity v_tc_v6_2_8.video_ctrl [\video_ctrl(c_family="virtex5",c...]
Compiling architecture rtl of entity v_tc_v6_2_8.tc_generator [\tc_generator(c_max_pixels=4096,...]
Compiling architecture rtl of entity v_tc_v6_2_8.tc_top [\tc_top(c_detect_en=0,c_det_achr...]
Compiling architecture imp of entity v_tc_v6_2_8.v_tc [\v_tc(c_has_axi4_lite=0,c_gen_vi...]
Compiling architecture v_tc_0_arch of entity xil_defaultlib.v_tc_0 [v_tc_0_default]
Compiling module xil_defaultlib.vid_time_counter
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=20,clki...]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [syncasync_default]
Compiling architecture behavioral of entity xil_defaultlib.ClockGen [\ClockGen(kclkrange=3,kclkprimit...]
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kclkrange=3)(1,3)\]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.display_generator
Compiling module xil_defaultlib.function_interface
Compiling module xil_defaultlib.mem_interface
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.pingpong
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_3
Compiling module xil_defaultlib.position_ram
Compiling module xil_defaultlib.toptop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
