Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Jan 04 00:51:29 2017
| Host         : Compy running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file InstructionRegControl_control_sets_placed.rpt
| Design       : InstructionRegControl
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              69 |           18 |
| Yes          | No                    | No                     |              19 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------+------------------+------------------+----------------+
|     Clock Signal     |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG       | dbC/state1_out       |                  |                1 |              1 |
|  clk_IBUF_BUFG       | dbL/state1_out       |                  |                1 |              1 |
|  clk_IBUF_BUFG       | dbR/state1_out       |                  |                1 |              1 |
|  clk_IBUF_BUFG       | dbL/currAddr_reg[15] |                  |                4 |             16 |
|  clk_IBUF_BUFG       |                      | dbC/p_0_in       |                6 |             23 |
|  clk_IBUF_BUFG       |                      | dbL/p_0_in       |                6 |             23 |
|  clk_IBUF_BUFG       |                      | dbR/p_0_in       |                6 |             23 |
|  clk_IBUF_BUFG       |                      |                  |                7 |             27 |
|  buttonCPressed_BUFG |                      |                  |               16 |             64 |
+----------------------+----------------------+------------------+------------------+----------------+


