\hypertarget{structL2CC}{}\section{L2\+CC Struct Reference}
\label{structL2CC}\index{L2CC@{L2CC}}


\mbox{\hyperlink{structL2CC}{L2\+CC}} Register Offsets.  


\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga906c77e66f73058edc5197e7cacf47f2}{cache\+\_\+id}}
\begin{DoxyCompactList}\small\item\em Cache ID. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga0bb676a1f10455046437fced13d2e0c9}{cache\+\_\+type}}
\begin{DoxyCompactList}\small\item\em Cache type. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+8} \mbox{[}0x100 -\/ 8\mbox{]}
\item 
uint32\+\_\+t {\bfseries ctrl}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga163d40ba8e125c80645e9ee4f0675cba}{aux\+\_\+ctrl}}
\begin{DoxyCompactList}\small\item\em Auxiliary control. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gaeeb3f145047de2a8620ab791b25c5314}{tag\+\_\+ram\+\_\+ctrl}}
\begin{DoxyCompactList}\small\item\em Latency for tag R\+AM. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gacc2ea3f16556bba6560d489614f628bd}{data\+\_\+ram\+\_\+ctrl}}
\begin{DoxyCompactList}\small\item\em Latency for data R\+AM. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+110} \mbox{[}0x200 -\/ 0x110\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gad6a808e6a103d85e6c0318a25774b506}{ev\+\_\+ctrl}}
\begin{DoxyCompactList}\small\item\em Event counter control. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gae073cc44f67c7934f242eb46f12dfaae}{ev\+\_\+cnt1\+\_\+cfg}}
\begin{DoxyCompactList}\small\item\em Event counter 1 configuration. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga6c46eba15d5dfd57721d4f1f61011c21}{ev\+\_\+cnt0\+\_\+cfg}}
\begin{DoxyCompactList}\small\item\em Event counter 0 configuration. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga0a61743f05c11c6e07fd4ef94c141b35}{ev\+\_\+cnt1}}
\begin{DoxyCompactList}\small\item\em Event counter 1 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gac50adde9caa6805f0aad0da6cc3fdb0a}{ev\+\_\+cnt0}}
\begin{DoxyCompactList}\small\item\em Event counter 0 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gae3339ff514c3b72d3efff21a71707ac5}{int\+\_\+mask}}
\begin{DoxyCompactList}\small\item\em Interrupt enable mask. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gaf72e5a2a8db0ef5a7eeff96b80940d35}{int\+\_\+mask\+\_\+status}}
\begin{DoxyCompactList}\small\item\em Masked interrupt status (read-\/only) \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gadf6b5a062dcd4564befd4c87b31e9096}{int\+\_\+raw\+\_\+status}}
\begin{DoxyCompactList}\small\item\em Unmasked interrupt status. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gaf594905376998ae1b21e7d01e273c11c}{int\+\_\+clr}}
\begin{DoxyCompactList}\small\item\em Interrupt clear. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+224} \mbox{[}0x730 -\/ 0x224\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga303119e21f6e6fd7d5026b3db7cbbdd6}{cache\+\_\+sync}}
\begin{DoxyCompactList}\small\item\em Drain the S\+TB. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+734} \mbox{[}0x740 -\/ 0x734\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga36cd1592fd2c87b1c90d03d2bb2e946d}{dummy\+\_\+cache\+\_\+sync\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em A\+RM Errata 753970 for pl310-\/r3p0. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+744} \mbox{[}0x770 -\/ 0x744\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga30a718a7bfad6c71dea00321954187a8}{inv\+\_\+pa}}
\begin{DoxyCompactList}\small\item\em Invalidate line by PA. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+774} \mbox{[}0x77c -\/ 0x774\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga9ef4dc6545a03aeaca3f760e596a9f54}{inv\+\_\+way}}
\begin{DoxyCompactList}\small\item\em Invalidate by Way. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+780} \mbox{[}0x7b0 -\/ 0x780\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gad73834dceb6b3f92e1f86f409b2749a6}{clean\+\_\+pa}}
\begin{DoxyCompactList}\small\item\em Clean Line by PA. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+7b4} \mbox{[}0x7b8 -\/ 0x7b4\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga966f3adfeb498ab72596f507ac5451d0}{clean\+\_\+index}}
\begin{DoxyCompactList}\small\item\em Clean Line by Set/\+Way. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga53e9a59e6f64df7e8ad23b8c68369fa5}{clean\+\_\+way}}
\begin{DoxyCompactList}\small\item\em Clean by Way. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+7c0} \mbox{[}0x7f0 -\/ 0x7c0\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga82e830a23bbe0454ede493b04dc55499}{clean\+\_\+inv\+\_\+pa}}
\begin{DoxyCompactList}\small\item\em Clean and Invalidate Line by PA. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+7f4} \mbox{[}0x7f8 -\/ 0x7f4\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gaae790cb415296d7967a209a51e4c1112}{clean\+\_\+inv\+\_\+indx}}
\begin{DoxyCompactList}\small\item\em Clean and Invalidate Line by Set/\+Way. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga8ac32cdc984ec4cb4a39af324fceb45b}{clean\+\_\+inv\+\_\+way}}
\begin{DoxyCompactList}\small\item\em Clean and Invalidate by Way. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gaf81d78e32e50e190e09fd68a81d94534}{d\+\_\+lockdown\+\_\+0}}
\begin{DoxyCompactList}\small\item\em Data lock down 0. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga4366107602484bef03795217266aa2fd}{i\+\_\+lockdown\+\_\+0}}
\begin{DoxyCompactList}\small\item\em Instruction lock down 0. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga9953a90044bbf4d4c82edb808c39c92b}{d\+\_\+lockdown\+\_\+1}}
\begin{DoxyCompactList}\small\item\em Data lock down 1. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gaa4d38e12efdbf846f5d1289662f10e50}{i\+\_\+lockdown\+\_\+1}}
\begin{DoxyCompactList}\small\item\em Instruction lock down 1. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga1dc85c087af0f05fc3982c2f12ff8e6c}{d\+\_\+lockdown\+\_\+2}}
\begin{DoxyCompactList}\small\item\em Data lock down 2. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga11941e82327f11fb2662f2f4f1a8ce9a}{i\+\_\+lockdown\+\_\+2}}
\begin{DoxyCompactList}\small\item\em Instruction lock down 2. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga97888702f6042fd87a0ea5766eaa56e1}{d\+\_\+lockdown\+\_\+3}}
\begin{DoxyCompactList}\small\item\em Data lock down 3. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga1196edfa74583fe6126e699cf7d6cad1}{i\+\_\+lockdown\+\_\+3}}
\begin{DoxyCompactList}\small\item\em Instruction lock down 3. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga65d17f11698ba1fb6b608c6067e3b822}{d\+\_\+lockdown\+\_\+4}}
\begin{DoxyCompactList}\small\item\em Data lock down 4. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga4f80c905aa661050921790befc94b792}{i\+\_\+lockdown\+\_\+4}}
\begin{DoxyCompactList}\small\item\em Instruction lock down 4. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gaeeb5f8fca64453b14addb33ec2a616c7}{d\+\_\+lockdown\+\_\+5}}
\begin{DoxyCompactList}\small\item\em Data lock down 5. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gac26d73de3cfb28186d3e380d6c325cdc}{i\+\_\+lockdown\+\_\+5}}
\begin{DoxyCompactList}\small\item\em Instruction lock down 5. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga9a9eacfc4120a031c4382279b87cbef2}{d\+\_\+lockdown\+\_\+6}}
\begin{DoxyCompactList}\small\item\em Data lock down 6. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gabd6ed12058feab2d04abfc185cc61ff7}{i\+\_\+lockdown\+\_\+6}}
\begin{DoxyCompactList}\small\item\em Instruction lock down 6. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga289351da21270036223a31d9d0004064}{d\+\_\+lockdown\+\_\+7}}
\begin{DoxyCompactList}\small\item\em Data lock down 7. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga025f5cca646d59500247965456ede2c9}{i\+\_\+lockdown\+\_\+7}}
\begin{DoxyCompactList}\small\item\em Instruction lock down 7. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+940} \mbox{[}0x950 -\/ 0x940\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gadbfb555b4972509b0ab3787aebf3cf23}{lock\+\_\+line\+\_\+en}}
\begin{DoxyCompactList}\small\item\em Lockdown by Line Enable. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga29c892e3731778a520ce963d37cb4da2}{unlock\+\_\+way}}
\begin{DoxyCompactList}\small\item\em Cache lockdown by way. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+958} \mbox{[}0xc00 -\/ 0x958\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga062a4d913b2698c58ece4bd4b60b30aa}{addr\+\_\+filtering\+\_\+start}}
\begin{DoxyCompactList}\small\item\em Address range redirect, part 1. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga6d7fc48f292c09b992efaa61ec49cc4a}{addr\+\_\+filtering\+\_\+end}}
\begin{DoxyCompactList}\small\item\em Address range redirect, part 2. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+c08} \mbox{[}0xf40 -\/ 0xc08\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_gafb06e31ba83abe243926605bb13ddff0}{debug\+\_\+ctrl}}
\begin{DoxyCompactList}\small\item\em Debug control. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+f44} \mbox{[}0xf60 -\/ 0xf44\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga518e788c108e0d0c89e82fb2e1a13fe9}{prefetch\+\_\+ctrl}}
\begin{DoxyCompactList}\small\item\em Purpose prefetch enables. \end{DoxyCompactList}\item 
uint8\+\_\+t {\bfseries reserved\+\_\+f64} \mbox{[}0xf80 -\/ 0xf64\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__L2C-310__cache_ga2ae509b4cf229f50e710c494296d6c26}{power\+\_\+ctrl}}
\begin{DoxyCompactList}\small\item\em Purpose power controls. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structL2CC}{L2\+CC}} Register Offsets. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/shared/cache/cache-\/l2c-\/310.\+c\end{DoxyCompactItemize}
