// Seed: 3273447038
module module_0 ();
  id_1(
      id_2, 1, id_3
  );
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri id_3,
    input tri id_4,
    input supply0 id_5,
    input wor id_6
);
  id_8(
      .id_0(1), .id_1(1'b0), .id_2(id_5)
  );
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2;
  assign id_1 = id_1[1'b0];
  wire id_2;
  module_0 modCall_1 ();
endmodule
