WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2578180 heartbeat IPC: 3.879 cumulative IPC: 3.879 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2578181 cumulative IPC: 3.879 (Simulation time: 00 hr 00 min 40 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2578181 cumulative IPC: 3.879 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 37205521 heartbeat IPC: 0.2888 cumulative IPC: 0.2888 (Simulation time: 00 hr 04 min 29 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 34627341 cumulative IPC: 0.2888 (Simulation time: 00 hr 04 min 29 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 34627341 cumulative IPC: 0.2888 (Simulation time: 00 hr 04 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_66B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2888 instructions: 10000002 cycles: 34627341
CPU 0 Branch Prediction Accuracy: 94.25% MPKI: 13.82 Average ROB Occupancy at Mispredict: 38.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0454
BRANCH_INDIRECT: 0.0002
BRANCH_CONDITIONAL: 13.8
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0004
BRANCH_RETURN: 0.0006

LLC TOTAL        ACCESS:     516849 HIT:     241672 MISS:     275177
LLC LOAD         ACCESS:     317478 HIT:      79013 MISS:     238465
LLC RFO          ACCESS:      46834 HIT:      12627 MISS:      34207
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     148038 HIT:     148037 MISS:          1
LLC TRANSLATION  ACCESS:       4499 HIT:       1995 MISS:       2504
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 838.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1986987 HIT:    1902837 MISS:      84150
cpu0_DTLB LOAD         ACCESS:    1986987 HIT:    1902837 MISS:      84150
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 31.48 cycles
cpu0_ITLB TOTAL        ACCESS:        665 HIT:        665 MISS:          0
cpu0_ITLB LOAD         ACCESS:        665 HIT:        665 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2270720 HIT:    1245861 MISS:    1024859
cpu0_L1D LOAD         ACCESS:    1655813 HIT:     810241 MISS:     845572
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     605201 HIT:     433147 MISS:     172054
cpu0_L1D TRANSLATION  ACCESS:       9706 HIT:       2473 MISS:       7233
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 229.9 cycles
cpu0_L1I TOTAL        ACCESS:        778 HIT:        716 MISS:         62
cpu0_L1I LOAD         ACCESS:        778 HIT:        716 MISS:         62
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 150.2 cycles
cpu0_L2C TOTAL        ACCESS:     612505 HIT:     243619 MISS:     368886
cpu0_L2C LOAD         ACCESS:     368772 HIT:      51294 MISS:     317478
cpu0_L2C RFO          ACCESS:      55327 HIT:       8493 MISS:      46834
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     181282 HIT:     181207 MISS:         75
cpu0_L2C TRANSLATION  ACCESS:       7124 HIT:       2625 MISS:       4499
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 646.5 cycles
cpu0_STLB TOTAL        ACCESS:      39443 HIT:      29767 MISS:       9676
cpu0_STLB LOAD         ACCESS:      39443 HIT:      29767 MISS:       9676
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 324.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      76862
  ROW_BUFFER_MISS:     198200
 AVG DBUS CONGESTED CYCLE: 3.935
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       8109
  FULL:      99191
