Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  5 23:47:19 2022
| Host         : LAPTOP-H9ETBF9K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: A/sclk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oledtaskA/OTA_debounce/d1/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oledtaskA/OTA_debounce/d2/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: oledtaskA/OTA_debounce/eighthz/slow_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: six25mhz/slow_clk_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: twentykhz/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 413 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.540        0.000                      0                  297        0.099        0.000                      0                  297        4.500        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.540        0.000                      0                  297        0.099        0.000                      0                  297        4.500        0.000                       0                   148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 oledtaskA/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.038ns (22.102%)  route 3.658ns (77.898%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.554     5.075    oledtaskA/CLK
    SLICE_X30Y50         FDRE                                         r  oledtaskA/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  oledtaskA/counter_reg[0]/Q
                         net (fo=3, routed)           1.222     6.815    oledtaskA/counter[0]
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.939 f  oledtaskA/counter[31]_i_11/O
                         net (fo=1, routed)           0.417     7.356    oledtaskA/counter[31]_i_11_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  oledtaskA/counter[31]_i_7/O
                         net (fo=1, routed)           0.567     8.047    oledtaskA/counter[31]_i_7_n_0
    SLICE_X30Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.171 f  oledtaskA/counter[31]_i_3/O
                         net (fo=34, routed)          0.693     8.865    oledtaskA/OTA_debounce/d2/counter_reg[21]
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.148     9.013 r  oledtaskA/OTA_debounce/d2/counter[31]_i_1/O
                         net (fo=22, routed)          0.759     9.771    oledtaskA/OTA_debounce_n_3
    SLICE_X30Y50         FDRE                                         r  oledtaskA/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.436    14.777    oledtaskA/CLK
    SLICE_X30Y50         FDRE                                         r  oledtaskA/counter_reg[0]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X30Y50         FDRE (Setup_fdre_C_R)       -0.728    14.312    oledtaskA/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 oledtaskA/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.038ns (22.102%)  route 3.658ns (77.898%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.554     5.075    oledtaskA/CLK
    SLICE_X30Y50         FDRE                                         r  oledtaskA/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  oledtaskA/counter_reg[0]/Q
                         net (fo=3, routed)           1.222     6.815    oledtaskA/counter[0]
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.939 f  oledtaskA/counter[31]_i_11/O
                         net (fo=1, routed)           0.417     7.356    oledtaskA/counter[31]_i_11_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  oledtaskA/counter[31]_i_7/O
                         net (fo=1, routed)           0.567     8.047    oledtaskA/counter[31]_i_7_n_0
    SLICE_X30Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.171 f  oledtaskA/counter[31]_i_3/O
                         net (fo=34, routed)          0.693     8.865    oledtaskA/OTA_debounce/d2/counter_reg[21]
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.148     9.013 r  oledtaskA/OTA_debounce/d2/counter[31]_i_1/O
                         net (fo=22, routed)          0.759     9.771    oledtaskA/OTA_debounce_n_3
    SLICE_X31Y50         FDRE                                         r  oledtaskA/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.436    14.777    oledtaskA/CLK
    SLICE_X31Y50         FDRE                                         r  oledtaskA/counter_reg[1]/C
                         clock pessimism              0.276    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.633    14.385    oledtaskA/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 oledtaskA/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.038ns (22.102%)  route 3.658ns (77.898%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.554     5.075    oledtaskA/CLK
    SLICE_X30Y50         FDRE                                         r  oledtaskA/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  oledtaskA/counter_reg[0]/Q
                         net (fo=3, routed)           1.222     6.815    oledtaskA/counter[0]
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.939 f  oledtaskA/counter[31]_i_11/O
                         net (fo=1, routed)           0.417     7.356    oledtaskA/counter[31]_i_11_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  oledtaskA/counter[31]_i_7/O
                         net (fo=1, routed)           0.567     8.047    oledtaskA/counter[31]_i_7_n_0
    SLICE_X30Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.171 f  oledtaskA/counter[31]_i_3/O
                         net (fo=34, routed)          0.693     8.865    oledtaskA/OTA_debounce/d2/counter_reg[21]
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.148     9.013 r  oledtaskA/OTA_debounce/d2/counter[31]_i_1/O
                         net (fo=22, routed)          0.759     9.771    oledtaskA/OTA_debounce_n_3
    SLICE_X31Y50         FDRE                                         r  oledtaskA/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.436    14.777    oledtaskA/CLK
    SLICE_X31Y50         FDRE                                         r  oledtaskA/counter_reg[2]/C
                         clock pessimism              0.276    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.633    14.385    oledtaskA/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 oledtaskA/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.038ns (22.102%)  route 3.658ns (77.898%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.554     5.075    oledtaskA/CLK
    SLICE_X30Y50         FDRE                                         r  oledtaskA/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  oledtaskA/counter_reg[0]/Q
                         net (fo=3, routed)           1.222     6.815    oledtaskA/counter[0]
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.939 f  oledtaskA/counter[31]_i_11/O
                         net (fo=1, routed)           0.417     7.356    oledtaskA/counter[31]_i_11_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  oledtaskA/counter[31]_i_7/O
                         net (fo=1, routed)           0.567     8.047    oledtaskA/counter[31]_i_7_n_0
    SLICE_X30Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.171 f  oledtaskA/counter[31]_i_3/O
                         net (fo=34, routed)          0.693     8.865    oledtaskA/OTA_debounce/d2/counter_reg[21]
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.148     9.013 r  oledtaskA/OTA_debounce/d2/counter[31]_i_1/O
                         net (fo=22, routed)          0.759     9.771    oledtaskA/OTA_debounce_n_3
    SLICE_X31Y50         FDRE                                         r  oledtaskA/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.436    14.777    oledtaskA/CLK
    SLICE_X31Y50         FDRE                                         r  oledtaskA/counter_reg[3]/C
                         clock pessimism              0.276    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.633    14.385    oledtaskA/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 oledtaskA/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.038ns (22.102%)  route 3.658ns (77.898%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.554     5.075    oledtaskA/CLK
    SLICE_X30Y50         FDRE                                         r  oledtaskA/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  oledtaskA/counter_reg[0]/Q
                         net (fo=3, routed)           1.222     6.815    oledtaskA/counter[0]
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.939 f  oledtaskA/counter[31]_i_11/O
                         net (fo=1, routed)           0.417     7.356    oledtaskA/counter[31]_i_11_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  oledtaskA/counter[31]_i_7/O
                         net (fo=1, routed)           0.567     8.047    oledtaskA/counter[31]_i_7_n_0
    SLICE_X30Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.171 f  oledtaskA/counter[31]_i_3/O
                         net (fo=34, routed)          0.693     8.865    oledtaskA/OTA_debounce/d2/counter_reg[21]
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.148     9.013 r  oledtaskA/OTA_debounce/d2/counter[31]_i_1/O
                         net (fo=22, routed)          0.759     9.771    oledtaskA/OTA_debounce_n_3
    SLICE_X31Y50         FDRE                                         r  oledtaskA/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.436    14.777    oledtaskA/CLK
    SLICE_X31Y50         FDRE                                         r  oledtaskA/counter_reg[4]/C
                         clock pessimism              0.276    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.633    14.385    oledtaskA/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 oledtaskA/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.038ns (22.220%)  route 3.633ns (77.780%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.554     5.075    oledtaskA/CLK
    SLICE_X30Y50         FDRE                                         r  oledtaskA/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  oledtaskA/counter_reg[0]/Q
                         net (fo=3, routed)           1.222     6.815    oledtaskA/counter[0]
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.939 f  oledtaskA/counter[31]_i_11/O
                         net (fo=1, routed)           0.417     7.356    oledtaskA/counter[31]_i_11_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  oledtaskA/counter[31]_i_7/O
                         net (fo=1, routed)           0.567     8.047    oledtaskA/counter[31]_i_7_n_0
    SLICE_X30Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.171 f  oledtaskA/counter[31]_i_3/O
                         net (fo=34, routed)          0.693     8.865    oledtaskA/OTA_debounce/d2/counter_reg[21]
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.148     9.013 r  oledtaskA/OTA_debounce/d2/counter[31]_i_1/O
                         net (fo=22, routed)          0.734     9.746    oledtaskA/OTA_debounce_n_3
    SLICE_X31Y51         FDRE                                         r  oledtaskA/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.436    14.777    oledtaskA/CLK
    SLICE_X31Y51         FDRE                                         r  oledtaskA/counter_reg[5]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.633    14.382    oledtaskA/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 oledtaskA/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.038ns (22.220%)  route 3.633ns (77.780%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.554     5.075    oledtaskA/CLK
    SLICE_X30Y50         FDRE                                         r  oledtaskA/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  oledtaskA/counter_reg[0]/Q
                         net (fo=3, routed)           1.222     6.815    oledtaskA/counter[0]
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.939 f  oledtaskA/counter[31]_i_11/O
                         net (fo=1, routed)           0.417     7.356    oledtaskA/counter[31]_i_11_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  oledtaskA/counter[31]_i_7/O
                         net (fo=1, routed)           0.567     8.047    oledtaskA/counter[31]_i_7_n_0
    SLICE_X30Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.171 f  oledtaskA/counter[31]_i_3/O
                         net (fo=34, routed)          0.693     8.865    oledtaskA/OTA_debounce/d2/counter_reg[21]
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.148     9.013 r  oledtaskA/OTA_debounce/d2/counter[31]_i_1/O
                         net (fo=22, routed)          0.734     9.746    oledtaskA/OTA_debounce_n_3
    SLICE_X31Y51         FDRE                                         r  oledtaskA/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.436    14.777    oledtaskA/CLK
    SLICE_X31Y51         FDRE                                         r  oledtaskA/counter_reg[6]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.633    14.382    oledtaskA/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 oledtaskA/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.038ns (22.220%)  route 3.633ns (77.780%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.554     5.075    oledtaskA/CLK
    SLICE_X30Y50         FDRE                                         r  oledtaskA/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  oledtaskA/counter_reg[0]/Q
                         net (fo=3, routed)           1.222     6.815    oledtaskA/counter[0]
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.939 f  oledtaskA/counter[31]_i_11/O
                         net (fo=1, routed)           0.417     7.356    oledtaskA/counter[31]_i_11_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  oledtaskA/counter[31]_i_7/O
                         net (fo=1, routed)           0.567     8.047    oledtaskA/counter[31]_i_7_n_0
    SLICE_X30Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.171 f  oledtaskA/counter[31]_i_3/O
                         net (fo=34, routed)          0.693     8.865    oledtaskA/OTA_debounce/d2/counter_reg[21]
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.148     9.013 r  oledtaskA/OTA_debounce/d2/counter[31]_i_1/O
                         net (fo=22, routed)          0.734     9.746    oledtaskA/OTA_debounce_n_3
    SLICE_X31Y51         FDRE                                         r  oledtaskA/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.436    14.777    oledtaskA/CLK
    SLICE_X31Y51         FDRE                                         r  oledtaskA/counter_reg[7]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.633    14.382    oledtaskA/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 oledtaskA/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.038ns (22.456%)  route 3.584ns (77.544%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.554     5.075    oledtaskA/CLK
    SLICE_X30Y50         FDRE                                         r  oledtaskA/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  oledtaskA/counter_reg[0]/Q
                         net (fo=3, routed)           1.222     6.815    oledtaskA/counter[0]
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.939 f  oledtaskA/counter[31]_i_11/O
                         net (fo=1, routed)           0.417     7.356    oledtaskA/counter[31]_i_11_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  oledtaskA/counter[31]_i_7/O
                         net (fo=1, routed)           0.567     8.047    oledtaskA/counter[31]_i_7_n_0
    SLICE_X30Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.171 f  oledtaskA/counter[31]_i_3/O
                         net (fo=34, routed)          0.693     8.865    oledtaskA/OTA_debounce/d2/counter_reg[21]
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.148     9.013 r  oledtaskA/OTA_debounce/d2/counter[31]_i_1/O
                         net (fo=22, routed)          0.685     9.697    oledtaskA/OTA_debounce_n_3
    SLICE_X31Y52         FDRE                                         r  oledtaskA/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.436    14.777    oledtaskA/CLK
    SLICE_X31Y52         FDRE                                         r  oledtaskA/counter_reg[10]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.633    14.382    oledtaskA/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 oledtaskA/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.038ns (22.456%)  route 3.584ns (77.544%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.554     5.075    oledtaskA/CLK
    SLICE_X30Y50         FDRE                                         r  oledtaskA/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  oledtaskA/counter_reg[0]/Q
                         net (fo=3, routed)           1.222     6.815    oledtaskA/counter[0]
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.939 f  oledtaskA/counter[31]_i_11/O
                         net (fo=1, routed)           0.417     7.356    oledtaskA/counter[31]_i_11_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  oledtaskA/counter[31]_i_7/O
                         net (fo=1, routed)           0.567     8.047    oledtaskA/counter[31]_i_7_n_0
    SLICE_X30Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.171 f  oledtaskA/counter[31]_i_3/O
                         net (fo=34, routed)          0.693     8.865    oledtaskA/OTA_debounce/d2/counter_reg[21]
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.148     9.013 r  oledtaskA/OTA_debounce/d2/counter[31]_i_1/O
                         net (fo=22, routed)          0.685     9.697    oledtaskA/OTA_debounce_n_3
    SLICE_X31Y52         FDRE                                         r  oledtaskA/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.436    14.777    oledtaskA/CLK
    SLICE_X31Y52         FDRE                                         r  oledtaskA/counter_reg[11]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.633    14.382    oledtaskA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  4.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 six25mhz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six25mhz/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    six25mhz/CLK
    SLICE_X38Y49         FDRE                                         r  six25mhz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  six25mhz/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.127     1.738    six25mhz/COUNT_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  six25mhz/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    six25mhz/COUNT_reg[16]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  six25mhz/COUNT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.947    six25mhz/COUNT_reg[20]_i_1__0_n_7
    SLICE_X38Y50         FDRE                                         r  six25mhz/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.830     1.958    six25mhz/CLK
    SLICE_X38Y50         FDRE                                         r  six25mhz/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    six25mhz/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/OTA_debounce/eighthz/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    oledtaskA/OTA_debounce/eighthz/CLK
    SLICE_X29Y49         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.868    oledtaskA/OTA_debounce/eighthz/COUNT_reg[0]_i_2_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.922    oledtaskA/OTA_debounce/eighthz/COUNT_reg[4]_i_1__1_n_7
    SLICE_X29Y50         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    oledtaskA/OTA_debounce/eighthz/CLK
    SLICE_X29Y50         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[4]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    oledtaskA/OTA_debounce/eighthz/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 six25mhz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six25mhz/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    six25mhz/CLK
    SLICE_X38Y49         FDRE                                         r  six25mhz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  six25mhz/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.127     1.738    six25mhz/COUNT_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  six25mhz/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    six25mhz/COUNT_reg[16]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  six25mhz/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.960    six25mhz/COUNT_reg[20]_i_1__0_n_5
    SLICE_X38Y50         FDRE                                         r  six25mhz/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.830     1.958    six25mhz/CLK
    SLICE_X38Y50         FDRE                                         r  six25mhz/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    six25mhz/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/OTA_debounce/eighthz/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    oledtaskA/OTA_debounce/eighthz/CLK
    SLICE_X29Y49         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.868    oledtaskA/OTA_debounce/eighthz/COUNT_reg[0]_i_2_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.933    oledtaskA/OTA_debounce/eighthz/COUNT_reg[4]_i_1__1_n_5
    SLICE_X29Y50         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    oledtaskA/OTA_debounce/eighthz/CLK
    SLICE_X29Y50         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[6]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    oledtaskA/OTA_debounce/eighthz/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 six25mhz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six25mhz/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    six25mhz/CLK
    SLICE_X38Y49         FDRE                                         r  six25mhz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  six25mhz/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.127     1.738    six25mhz/COUNT_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  six25mhz/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    six25mhz/COUNT_reg[16]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  six25mhz/COUNT_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.983    six25mhz/COUNT_reg[20]_i_1__0_n_6
    SLICE_X38Y50         FDRE                                         r  six25mhz/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.830     1.958    six25mhz/CLK
    SLICE_X38Y50         FDRE                                         r  six25mhz/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    six25mhz/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 six25mhz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six25mhz/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    six25mhz/CLK
    SLICE_X38Y49         FDRE                                         r  six25mhz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  six25mhz/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.127     1.738    six25mhz/COUNT_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  six25mhz/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    six25mhz/COUNT_reg[16]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  six25mhz/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.985    six25mhz/COUNT_reg[20]_i_1__0_n_4
    SLICE_X38Y50         FDRE                                         r  six25mhz/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.830     1.958    six25mhz/CLK
    SLICE_X38Y50         FDRE                                         r  six25mhz/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    six25mhz/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/OTA_debounce/eighthz/COUNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    oledtaskA/OTA_debounce/eighthz/CLK
    SLICE_X29Y49         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.868    oledtaskA/OTA_debounce/eighthz/COUNT_reg[0]_i_2_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.958    oledtaskA/OTA_debounce/eighthz/COUNT_reg[4]_i_1__1_n_6
    SLICE_X29Y50         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    oledtaskA/OTA_debounce/eighthz/CLK
    SLICE_X29Y50         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    oledtaskA/OTA_debounce/eighthz/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/OTA_debounce/eighthz/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    oledtaskA/OTA_debounce/eighthz/CLK
    SLICE_X29Y49         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.868    oledtaskA/OTA_debounce/eighthz/COUNT_reg[0]_i_2_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.958    oledtaskA/OTA_debounce/eighthz/COUNT_reg[4]_i_1__1_n_4
    SLICE_X29Y50         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    oledtaskA/OTA_debounce/eighthz/CLK
    SLICE_X29Y50         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[7]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    oledtaskA/OTA_debounce/eighthz/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 six25mhz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six25mhz/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    six25mhz/CLK
    SLICE_X38Y49         FDRE                                         r  six25mhz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  six25mhz/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.127     1.738    six25mhz/COUNT_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  six25mhz/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    six25mhz/COUNT_reg[16]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  six25mhz/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.934    six25mhz/COUNT_reg[20]_i_1__0_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  six25mhz/COUNT_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.987    six25mhz/COUNT_reg[24]_i_1__0_n_7
    SLICE_X38Y51         FDRE                                         r  six25mhz/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.830     1.958    six25mhz/CLK
    SLICE_X38Y51         FDRE                                         r  six25mhz/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    six25mhz/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledtaskA/OTA_debounce/eighthz/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    oledtaskA/OTA_debounce/eighthz/CLK
    SLICE_X29Y49         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    oledtaskA/OTA_debounce/eighthz/COUNT_reg[3]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.868    oledtaskA/OTA_debounce/eighthz/COUNT_reg[0]_i_2_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.907    oledtaskA/OTA_debounce/eighthz/COUNT_reg[4]_i_1__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.961    oledtaskA/OTA_debounce/eighthz/COUNT_reg[8]_i_1__1_n_7
    SLICE_X29Y51         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    oledtaskA/OTA_debounce/eighthz/CLK
    SLICE_X29Y51         FDRE                                         r  oledtaskA/OTA_debounce/eighthz/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    oledtaskA/OTA_debounce/eighthz/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y66   A/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y68   A/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y68   A/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y66   A/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y66   A/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y66   A/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y67   A/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y67   A/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y67   A/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y67   A/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y67   A/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y67   A/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y67   A/count2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   six25mhz/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   six25mhz/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   six25mhz/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   six25mhz/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   six25mhz/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   six25mhz/COUNT_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y66   A/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y66   A/count2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y66   A/count2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y66   A/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y51   oledtaskA/OTA_debounce/eighthz/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y51   oledtaskA/OTA_debounce/eighthz/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y52   oledtaskA/OTA_debounce/eighthz/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y52   oledtaskA/OTA_debounce/eighthz/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y52   oledtaskA/OTA_debounce/eighthz/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y52   oledtaskA/OTA_debounce/eighthz/COUNT_reg[15]/C



