/**
 *   @file    Port_MemMap.h
 *
 *   @brief   MemMap header file for Port
 */

/********************************************************
 *        Copyright(c) 2020    Semidrive                *
 *        All rights reserved.                          *
 ********************************************************/

#ifdef __cplusplus
extern "C" {
#endif

#include "CompilerDefinition.h"

#define PORT_MEMMAP_VENDOR_ID                    0x8C
#define PORT_MEMMAP_AR_RELEASE_MAJOR_VERSION     4
#define PORT_MEMMAP_AR_RELEASE_MINOR_VERSION     3
#define PORT_MEMMAP_AR_RELEASE_REVISION_VERSION  1
#define PORT_MEMMAP_SW_MAJOR_VERSION             1
#define PORT_MEMMAP_SW_MINOR_VERSION             0
#define PORT_MEMMAP_SW_PATCH_VERSION             0

#define MEMMAP_ERROR

#if defined(_ARMGCC_C_)

#ifdef PORT_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_8
#undef PORT_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_8
#undef PORT_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_16
#undef PORT_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_16
#undef PORT_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_32
#undef PORT_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_32
#undef PORT_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_PTR
#undef PORT_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_8
#undef PORT_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_8
#undef PORT_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_16
#undef PORT_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_16
#undef PORT_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_32
#undef PORT_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_32
#undef PORT_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_PTR
#undef PORT_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_INIT_8
#undef PORT_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_8
#undef PORT_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_INIT_16
#undef PORT_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_16
#undef PORT_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_INIT_32
#undef PORT_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_32
#undef PORT_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_INIT_PTR
#undef PORT_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_PTR
#undef PORT_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_8
#undef PORT_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_16
#undef PORT_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_32
#undef PORT_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_8
#undef PORT_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_16
#undef PORT_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_32
#undef PORT_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_8
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_16
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_32
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_8
#undef PORT_CORE0_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_8
#undef PORT_CORE1_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_8
#undef PORT_CORE2_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_8
#undef PORT_CORE3_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_8
#undef PORT_CORE4_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_16
#undef PORT_CORE0_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_16
#undef PORT_CORE1_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_16
#undef PORT_CORE2_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_16
#undef PORT_CORE3_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_16
#undef PORT_CORE4_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_32
#undef PORT_CORE0_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_32
#undef PORT_CORE1_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_32
#undef PORT_CORE2_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_32
#undef PORT_CORE3_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_32
#undef PORT_CORE4_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_BOOLEAN
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_BOOLEAN
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_8
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_8
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_16
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_16
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_32
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_32
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_PTR
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_PTR
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_UNSPECIFIED
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_UNSPECIFIED
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONST_BOOLEAN
#undef PORT_START_SEC_CONST_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONST_BOOLEAN
#undef PORT_STOP_SEC_CONST_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONST_8
#undef PORT_START_SEC_CONST_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONST_8
#undef PORT_STOP_SEC_CONST_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONST_16
#undef PORT_START_SEC_CONST_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONST_16
#undef PORT_STOP_SEC_CONST_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONST_32
#undef PORT_START_SEC_CONST_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONST_32
#undef PORT_STOP_SEC_CONST_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONST_PTR
#undef PORT_START_SEC_CONST_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONST_PTR
#undef PORT_STOP_SEC_CONST_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONST_UNSPECIFIED
#undef PORT_START_SEC_CONST_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONST_UNSPECIFIED
#undef PORT_STOP_SEC_CONST_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CALIB_BOOLEAN
#undef PORT_START_SEC_CALIB_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CALIB_BOOLEAN
#undef PORT_STOP_SEC_CALIB_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CALIB_8
#undef PORT_START_SEC_CALIB_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CALIB_8
#undef PORT_STOP_SEC_CALIB_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CALIB_16
#undef PORT_START_SEC_CALIB_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CALIB_16
#undef PORT_STOP_SEC_CALIB_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CALIB_32
#undef PORT_START_SEC_CALIB_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CALIB_32
#undef PORT_STOP_SEC_CALIB_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CALIB_PTR
#undef PORT_START_SEC_CALIB_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CALIB_PTR
#undef PORT_STOP_SEC_CALIB_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CALIB_UNSPECIFIED
#undef PORT_START_SEC_CALIB_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CALIB_UNSPECIFIED
#undef PORT_STOP_SEC_CALIB_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_BOOLEAN
#undef PORT_START_SEC_CONFIG_DATA_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_BOOLEAN
#undef PORT_STOP_SEC_CONFIG_DATA_BOOLEAN
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_8
#undef PORT_START_SEC_CONFIG_DATA_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_8
#undef PORT_STOP_SEC_CONFIG_DATA_8
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_16
#undef PORT_START_SEC_CONFIG_DATA_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_16
#undef PORT_STOP_SEC_CONFIG_DATA_16
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_32
#undef PORT_START_SEC_CONFIG_DATA_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_32
#undef PORT_STOP_SEC_CONFIG_DATA_32
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_PTR
#undef PORT_START_SEC_CONFIG_DATA_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_PTR
#undef PORT_STOP_SEC_CONFIG_DATA_PTR
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_UNSPECIFIED
#undef PORT_START_SEC_CONFIG_DATA_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_UNSPECIFIED
#undef PORT_STOP_SEC_CONFIG_DATA_UNSPECIFIED
#undef MEMMAP_ERROR
#endif

#ifdef PORT_START_SEC_CODE
#undef PORT_START_SEC_CODE
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CODE
#undef PORT_STOP_SEC_CODE
#undef MEMMAP_ERROR
#endif    /* PORT_MEMMAP_H */

#ifdef PORT_START_SEC_CALLOUT_CODE
#undef PORT_START_SEC_CALLOUT_CODE
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CALLOUT_CODE
#undef PORT_STOP_SEC_CALLOUT_CODE
#undef MEMMAP_ERROR
#endif    /* PORT_MEMMAP_H */

#ifdef PORT_START_SEC_CODE_FAST
#undef PORT_START_SEC_CODE_FAST
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CODE_FAST
#undef PORT_STOP_SEC_CODE_FAST
#undef MEMMAP_ERROR
#endif    /* PORT_MEMMAP_H */

#ifdef PORT_START_SEC_CODE_SLOW
#undef PORT_START_SEC_CODE_SLOW
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_CODE_SLOW
#undef PORT_STOP_SEC_CODE_SLOW
#undef MEMMAP_ERROR
#endif    /* PORT_MEMMAP_H */

#ifdef PORT_START_SEC_RAMCODE
#undef PORT_START_SEC_RAMCODE
#undef MEMMAP_ERROR
#endif

#ifdef PORT_STOP_SEC_RAMCODE
#undef PORT_STOP_SEC_RAMCODE
#undef MEMMAP_ERROR
#endif    /* PORT_MEMMAP_H */

#ifdef MEMMAP_ERROR
#error "Port_MemMap.h, invalid memory mapping."
#endif

#endif    /* defined(_ARMGCC_C_)*/

#if defined(_IAR_C_)

#ifdef PORT_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_8
#undef PORT_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_8
#undef PORT_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_16
#undef PORT_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_16
#undef PORT_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_32
#undef PORT_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_32
#undef PORT_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_PTR
#undef PORT_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_8
#undef PORT_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_8
#undef PORT_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_16
#undef PORT_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_16
#undef PORT_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_32
#undef PORT_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_32
#undef PORT_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_PTR
#undef PORT_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_INIT_8
#undef PORT_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_8
#undef PORT_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_INIT_16
#undef PORT_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_16
#undef PORT_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_INIT_32
#undef PORT_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_32
#undef PORT_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_INIT_PTR
#undef PORT_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_PTR
#undef PORT_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_8
#undef PORT_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_16
#undef PORT_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_32
#undef PORT_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_8
#undef PORT_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_16
#undef PORT_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_32
#undef PORT_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_8
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_16
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_32
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_8
#undef PORT_CORE0_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_8
#undef PORT_CORE1_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_8
#undef PORT_CORE2_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_8
#undef PORT_CORE3_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_8
#undef PORT_CORE4_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_16
#undef PORT_CORE0_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_16
#undef PORT_CORE1_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_16
#undef PORT_CORE2_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_16
#undef PORT_CORE3_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_16
#undef PORT_CORE4_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_32
#undef PORT_CORE0_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_32
#undef PORT_CORE1_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_32
#undef PORT_CORE2_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_32
#undef PORT_CORE3_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_32
#undef PORT_CORE4_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_BOOLEAN
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_BOOLEAN
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_8
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_8
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_16
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_16
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_32
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_32
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_PTR
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_PTR
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_UNSPECIFIED
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_UNSPECIFIED
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONST_BOOLEAN
#undef PORT_START_SEC_CONST_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_BOOLEAN
#undef PORT_STOP_SEC_CONST_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONST_8
#undef PORT_START_SEC_CONST_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_8
#undef PORT_STOP_SEC_CONST_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONST_16
#undef PORT_START_SEC_CONST_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_16
#undef PORT_STOP_SEC_CONST_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONST_32
#undef PORT_START_SEC_CONST_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_32
#undef PORT_STOP_SEC_CONST_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONST_PTR
#undef PORT_START_SEC_CONST_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_PTR
#undef PORT_STOP_SEC_CONST_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONST_UNSPECIFIED
#undef PORT_START_SEC_CONST_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_UNSPECIFIED
#undef PORT_STOP_SEC_CONST_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CALIB_BOOLEAN
#undef PORT_START_SEC_CALIB_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CALIB_BOOLEAN
#undef PORT_STOP_SEC_CALIB_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CALIB_8
#undef PORT_START_SEC_CALIB_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CALIB_8
#undef PORT_STOP_SEC_CALIB_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CALIB_16
#undef PORT_START_SEC_CALIB_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CALIB_16
#undef PORT_STOP_SEC_CALIB_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CALIB_32
#undef PORT_START_SEC_CALIB_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CALIB_32
#undef PORT_STOP_SEC_CALIB_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CALIB_PTR
#undef PORT_START_SEC_CALIB_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CALIB_PTR
#undef PORT_STOP_SEC_CALIB_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CALIB_UNSPECIFIED
#undef PORT_START_SEC_CALIB_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CALIB_UNSPECIFIED
#undef PORT_STOP_SEC_CALIB_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_BOOLEAN
#undef PORT_START_SEC_CONFIG_DATA_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const_cfg.port"
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_BOOLEAN
#undef PORT_STOP_SEC_CONFIG_DATA_BOOLEAN
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_8
#undef PORT_START_SEC_CONFIG_DATA_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const_cfg.port"
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_8
#undef PORT_STOP_SEC_CONFIG_DATA_8
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_16
#undef PORT_START_SEC_CONFIG_DATA_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const_cfg.port"
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_16
#undef PORT_STOP_SEC_CONFIG_DATA_16
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_32
#undef PORT_START_SEC_CONFIG_DATA_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const_cfg.port"
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_32
#undef PORT_STOP_SEC_CONFIG_DATA_32
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_PTR
#undef PORT_START_SEC_CONFIG_DATA_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const_cfg.port"
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_PTR
#undef PORT_STOP_SEC_CONFIG_DATA_PTR
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_UNSPECIFIED
#undef PORT_START_SEC_CONFIG_DATA_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =  @ ".mcal_const_cfg.port"
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_UNSPECIFIED
#undef PORT_STOP_SEC_CONFIG_DATA_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma default_variable_attributes =
#endif

#ifdef PORT_START_SEC_CODE
#undef PORT_START_SEC_CODE
#undef MEMMAP_ERROR
#pragma default_function_attributes =  @ ".mcal_text.port"
#endif

#ifdef PORT_STOP_SEC_CODE
#undef PORT_STOP_SEC_CODE
#undef MEMMAP_ERROR
#pragma default_function_attributes =
#endif    /* PORT_MEMMAP_H */

#ifdef PORT_START_SEC_CALLOUT_CODE
#undef PORT_START_SEC_CALLOUT_CODE
#undef MEMMAP_ERROR
#pragma default_function_attributes =  @ ".mcal_text.port"
#endif

#ifdef PORT_STOP_SEC_CALLOUT_CODE
#undef PORT_STOP_SEC_CALLOUT_CODE
#undef MEMMAP_ERROR
#pragma default_function_attributes =
#endif    /* PORT_MEMMAP_H */

#ifdef PORT_START_SEC_CODE_FAST
#undef PORT_START_SEC_CODE_FAST
#undef MEMMAP_ERROR
#pragma default_function_attributes =  @ ".mcal_text.fast.port"
#endif

#ifdef PORT_STOP_SEC_CODE_FAST
#undef PORT_STOP_SEC_CODE_FAST
#undef MEMMAP_ERROR
#pragma default_function_attributes =
#endif    /* PORT_MEMMAP_H */

#ifdef PORT_START_SEC_CODE_SLOW
#undef PORT_START_SEC_CODE_SLOW
#undef MEMMAP_ERROR
#pragma default_function_attributes =  @ ".mcal_text.port"
#endif

#ifdef PORT_STOP_SEC_CODE_SLOW
#undef PORT_STOP_SEC_CODE_SLOW
#undef MEMMAP_ERROR
#pragma default_function_attributes =
#endif    /* PORT_MEMMAP_H */

#ifdef PORT_START_SEC_RAMCODE
#undef PORT_START_SEC_RAMCODE
#undef MEMMAP_ERROR
#pragma default_function_attributes =  @ ".mcal_text.port"
#endif

#ifdef PORT_STOP_SEC_RAMCODE
#undef PORT_STOP_SEC_RAMCODE
#undef MEMMAP_ERROR
#pragma default_function_attributes =
#endif    /* PORT_MEMMAP_H */

#ifdef MEMMAP_ERROR
#error "Port_MemMap.h, invalid memory mapping."
#endif

#endif    /* defined(_IAR_C_)*/

#if defined(_GHS_C_)

#ifdef PORT_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_8
#undef PORT_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_8
#undef PORT_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_16
#undef PORT_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_16
#undef PORT_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_32
#undef PORT_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_32
#undef PORT_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_PTR
#undef PORT_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_8
#undef PORT_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_8
#undef PORT_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_16
#undef PORT_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_16
#undef PORT_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_32
#undef PORT_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_32
#undef PORT_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_PTR
#undef PORT_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_INIT_8
#undef PORT_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_8
#undef PORT_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_INIT_16
#undef PORT_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_16
#undef PORT_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_INIT_32
#undef PORT_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_32
#undef PORT_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_INIT_PTR
#undef PORT_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_PTR
#undef PORT_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_8
#undef PORT_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_16
#undef PORT_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_32
#undef PORT_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_FAST_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_FAST_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_8
#undef PORT_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_16
#undef PORT_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_32
#undef PORT_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_SLOW_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SLOW_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_8
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_16
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_32
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_INTERNAL_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_INTERNAL_VAR_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_BOOLEAN
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_BOOLEAN
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_8
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_8
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_16
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_16
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_32
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_32
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_PTR
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_PTR
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_START_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.nocache"
#endif

#ifdef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_UNSPECIFIED
#undef PORT_STOP_SEC_VAR_SAVED_ZONE_INIT_NO_CACHE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_8
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_16
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_32
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_8
#undef PORT_CORE0_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_8
#undef PORT_CORE1_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_8
#undef PORT_CORE2_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_8
#undef PORT_CORE3_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_8
#undef PORT_CORE4_START_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_16
#undef PORT_CORE0_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_16
#undef PORT_CORE1_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_16
#undef PORT_CORE2_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_16
#undef PORT_CORE3_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_16
#undef PORT_CORE4_START_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_32
#undef PORT_CORE0_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_32
#undef PORT_CORE1_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_32
#undef PORT_CORE2_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_32
#undef PORT_CORE3_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_32
#undef PORT_CORE4_START_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_8
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_16
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_32
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_FAST_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SLOW_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_INTERNAL_VAR_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_NO_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section bss = ".mcal_bss.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_CLEARED_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core0"
#endif

#ifdef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE0_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core1"
#endif

#ifdef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE1_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core2"
#endif

#ifdef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE2_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core3"
#endif

#ifdef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE3_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_START_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section data = ".mcal_data.port.core4"
#endif

#ifdef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef PORT_CORE4_STOP_SEC_VAR_SAVED_ZONE_POWER_ON_INIT_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_BOOLEAN
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_BOOLEAN
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_8
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_8
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_8
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_16
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_16
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_16
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_32
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_32
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_32
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_PTR
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_PTR
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_PTR
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_UNSPECIFIED
#undef PORT_START_SEC_CONST_SAVED_RECOVERY_ZONE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_UNSPECIFIED
#undef PORT_STOP_SEC_CONST_SAVED_RECOVERY_ZONE_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONST_BOOLEAN
#undef PORT_START_SEC_CONST_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_BOOLEAN
#undef PORT_STOP_SEC_CONST_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONST_8
#undef PORT_START_SEC_CONST_8
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_8
#undef PORT_STOP_SEC_CONST_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONST_16
#undef PORT_START_SEC_CONST_16
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_16
#undef PORT_STOP_SEC_CONST_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONST_32
#undef PORT_START_SEC_CONST_32
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_32
#undef PORT_STOP_SEC_CONST_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONST_PTR
#undef PORT_START_SEC_CONST_PTR
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_PTR
#undef PORT_STOP_SEC_CONST_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONST_UNSPECIFIED
#undef PORT_START_SEC_CONST_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CONST_UNSPECIFIED
#undef PORT_STOP_SEC_CONST_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CALIB_BOOLEAN
#undef PORT_START_SEC_CALIB_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CALIB_BOOLEAN
#undef PORT_STOP_SEC_CALIB_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CALIB_8
#undef PORT_START_SEC_CALIB_8
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CALIB_8
#undef PORT_STOP_SEC_CALIB_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CALIB_16
#undef PORT_START_SEC_CALIB_16
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CALIB_16
#undef PORT_STOP_SEC_CALIB_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CALIB_32
#undef PORT_START_SEC_CALIB_32
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CALIB_32
#undef PORT_STOP_SEC_CALIB_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CALIB_PTR
#undef PORT_START_SEC_CALIB_PTR
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CALIB_PTR
#undef PORT_STOP_SEC_CALIB_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CALIB_UNSPECIFIED
#undef PORT_START_SEC_CALIB_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const.port"
#endif

#ifdef PORT_STOP_SEC_CALIB_UNSPECIFIED
#undef PORT_STOP_SEC_CALIB_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_BOOLEAN
#undef PORT_START_SEC_CONFIG_DATA_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const_cfg.port"
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_BOOLEAN
#undef PORT_STOP_SEC_CONFIG_DATA_BOOLEAN
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_8
#undef PORT_START_SEC_CONFIG_DATA_8
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const_cfg.port"
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_8
#undef PORT_STOP_SEC_CONFIG_DATA_8
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_16
#undef PORT_START_SEC_CONFIG_DATA_16
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const_cfg.port"
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_16
#undef PORT_STOP_SEC_CONFIG_DATA_16
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_32
#undef PORT_START_SEC_CONFIG_DATA_32
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const_cfg.port"
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_32
#undef PORT_STOP_SEC_CONFIG_DATA_32
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_PTR
#undef PORT_START_SEC_CONFIG_DATA_PTR
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const_cfg.port"
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_PTR
#undef PORT_STOP_SEC_CONFIG_DATA_PTR
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CONFIG_DATA_UNSPECIFIED
#undef PORT_START_SEC_CONFIG_DATA_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section rodata = ".mcal_const_cfg.port"
#endif

#ifdef PORT_STOP_SEC_CONFIG_DATA_UNSPECIFIED
#undef PORT_STOP_SEC_CONFIG_DATA_UNSPECIFIED
#undef MEMMAP_ERROR
#pragma ghs section
#endif

#ifdef PORT_START_SEC_CODE
#undef PORT_START_SEC_CODE
#undef MEMMAP_ERROR
#pragma ghs section text = ".mcal_text.port"
#endif

#ifdef PORT_STOP_SEC_CODE
#undef PORT_STOP_SEC_CODE
#undef MEMMAP_ERROR
#pragma ghs section
#endif    /* PORT_MEMMAP_H */

#ifdef PORT_START_SEC_CALLOUT_CODE
#undef PORT_START_SEC_CALLOUT_CODE
#undef MEMMAP_ERROR
#pragma ghs section text = ".mcal_text.port"
#endif

#ifdef PORT_STOP_SEC_CALLOUT_CODE
#undef PORT_STOP_SEC_CALLOUT_CODE
#undef MEMMAP_ERROR
#pragma ghs section
#endif    /* PORT_MEMMAP_H */

#ifdef PORT_START_SEC_CODE_FAST
#undef PORT_START_SEC_CODE_FAST
#undef MEMMAP_ERROR
#pragma ghs section text = ".mcal_text.fast.port"
#endif

#ifdef PORT_STOP_SEC_CODE_FAST
#undef PORT_STOP_SEC_CODE_FAST
#undef MEMMAP_ERROR
#pragma ghs section
#endif    /* PORT_MEMMAP_H */

#ifdef PORT_START_SEC_CODE_SLOW
#undef PORT_START_SEC_CODE_SLOW
#undef MEMMAP_ERROR
#pragma ghs section text = ".mcal_text.port"
#endif

#ifdef PORT_STOP_SEC_CODE_SLOW
#undef PORT_STOP_SEC_CODE_SLOW
#undef MEMMAP_ERROR
#pragma ghs section
#endif    /* PORT_MEMMAP_H */

#ifdef PORT_START_SEC_RAMCODE
#undef PORT_START_SEC_RAMCODE
#undef MEMMAP_ERROR
#pragma ghs section text = ".mcal_text.port"
#endif

#ifdef PORT_STOP_SEC_RAMCODE
#undef PORT_STOP_SEC_RAMCODE
#undef MEMMAP_ERROR
#pragma ghs section
#endif    /* PORT_MEMMAP_H */

#ifdef MEMMAP_ERROR
#error "Port_MemMap.h, invalid memory mapping."
#endif

#endif    /* defined(_GHS_C_)*/

#ifdef __cplusplus
}
#endif
