.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* CapSense_CompCH0_ctComp */
.set CapSense_CompCH0_ctComp__CLK, CYREG_CMP0_CLK
.set CapSense_CompCH0_ctComp__CMP_MASK, 0x01
.set CapSense_CompCH0_ctComp__CMP_NUMBER, 0
.set CapSense_CompCH0_ctComp__CR, CYREG_CMP0_CR
.set CapSense_CompCH0_ctComp__LUT__CR, CYREG_LUT0_CR
.set CapSense_CompCH0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_CompCH0_ctComp__LUT__MSK_MASK, 0x01
.set CapSense_CompCH0_ctComp__LUT__MSK_SHIFT, 0
.set CapSense_CompCH0_ctComp__LUT__MX, CYREG_LUT0_MX
.set CapSense_CompCH0_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_CompCH0_ctComp__LUT__SR_MASK, 0x01
.set CapSense_CompCH0_ctComp__LUT__SR_SHIFT, 0
.set CapSense_CompCH0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_CompCH0_ctComp__PM_ACT_MSK, 0x01
.set CapSense_CompCH0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_CompCH0_ctComp__PM_STBY_MSK, 0x01
.set CapSense_CompCH0_ctComp__SW0, CYREG_CMP0_SW0
.set CapSense_CompCH0_ctComp__SW2, CYREG_CMP0_SW2
.set CapSense_CompCH0_ctComp__SW3, CYREG_CMP0_SW3
.set CapSense_CompCH0_ctComp__SW4, CYREG_CMP0_SW4
.set CapSense_CompCH0_ctComp__SW6, CYREG_CMP0_SW6
.set CapSense_CompCH0_ctComp__TR, CYREG_CMP0_TR
.set CapSense_CompCH0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set CapSense_CompCH0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set CapSense_CompCH0_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_CompCH0_ctComp__WRK_MASK, 0x01
.set CapSense_CompCH0_ctComp__WRK_SHIFT, 0

/* CapSense_MeasureCH0 */
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_REG, CYREG_B1_UDB08_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__A1_REG, CYREG_B1_UDB08_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_REG, CYREG_B1_UDB08_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__D1_REG, CYREG_B1_UDB08_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_REG, CYREG_B1_UDB08_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__F1_REG, CYREG_B1_UDB08_F1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_REG, CYREG_B1_UDB11_A0
.set CapSense_MeasureCH0_UDB_Window_u0__A1_REG, CYREG_B1_UDB11_A1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_REG, CYREG_B1_UDB11_D0
.set CapSense_MeasureCH0_UDB_Window_u0__D1_REG, CYREG_B1_UDB11_D1
.set CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set CapSense_MeasureCH0_UDB_Window_u0__F0_REG, CYREG_B1_UDB11_F0
.set CapSense_MeasureCH0_UDB_Window_u0__F1_REG, CYREG_B1_UDB11_F1

/* CapSense_ClockGen */
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__0__MASK, 0x01
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__0__POS, 0
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__1__MASK, 0x02
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__1__POS, 1
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__2__MASK, 0x04
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__2__POS, 2
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__COUNT_REG, CYREG_B0_UDB09_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__MASK, 0x07
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CapSense_ClockGen_AsyncCtrl_CtrlReg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_REG, CYREG_B0_UDB08_CTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_REG, CYREG_B0_UDB08_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PERIOD_REG, CYREG_B0_UDB08_MSK
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG, CYREG_B1_UDB09_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG, CYREG_B1_UDB09_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG, CYREG_B1_UDB09_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG, CYREG_B1_UDB09_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG, CYREG_B1_UDB09_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG, CYREG_B1_UDB09_F1

/* CapSense_IntClock */
.set CapSense_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CapSense_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CapSense_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CapSense_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set CapSense_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CapSense_IntClock__PM_ACT_MSK, 0x01
.set CapSense_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CapSense_IntClock__PM_STBY_MSK, 0x01

/* CapSense_CmodCH0 */
.set CapSense_CmodCH0__0__MASK, 0x20
.set CapSense_CmodCH0__0__PC, CYREG_PRT15_PC5
.set CapSense_CmodCH0__0__PORT, 15
.set CapSense_CmodCH0__0__SHIFT, 5
.set CapSense_CmodCH0__AG, CYREG_PRT15_AG
.set CapSense_CmodCH0__AMUX, CYREG_PRT15_AMUX
.set CapSense_CmodCH0__BIE, CYREG_PRT15_BIE
.set CapSense_CmodCH0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CapSense_CmodCH0__BYP, CYREG_PRT15_BYP
.set CapSense_CmodCH0__Cmod_CH0__MASK, 0x20
.set CapSense_CmodCH0__Cmod_CH0__PC, CYREG_PRT15_PC5
.set CapSense_CmodCH0__Cmod_CH0__PORT, 15
.set CapSense_CmodCH0__Cmod_CH0__SHIFT, 5
.set CapSense_CmodCH0__CTL, CYREG_PRT15_CTL
.set CapSense_CmodCH0__DM0, CYREG_PRT15_DM0
.set CapSense_CmodCH0__DM1, CYREG_PRT15_DM1
.set CapSense_CmodCH0__DM2, CYREG_PRT15_DM2
.set CapSense_CmodCH0__DR, CYREG_PRT15_DR
.set CapSense_CmodCH0__INP_DIS, CYREG_PRT15_INP_DIS
.set CapSense_CmodCH0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CapSense_CmodCH0__LCD_EN, CYREG_PRT15_LCD_EN
.set CapSense_CmodCH0__PORT, 15
.set CapSense_CmodCH0__PRT, CYREG_PRT15_PRT
.set CapSense_CmodCH0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CapSense_CmodCH0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CapSense_CmodCH0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CapSense_CmodCH0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CapSense_CmodCH0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CapSense_CmodCH0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CapSense_CmodCH0__PS, CYREG_PRT15_PS
.set CapSense_CmodCH0__SLW, CYREG_PRT15_SLW

/* CapSense_IdacCH0 */
.set CapSense_IdacCH0__CR0, CYREG_DAC0_CR0
.set CapSense_IdacCH0__CR1, CYREG_DAC0_CR1
.set CapSense_IdacCH0__D, CYREG_DAC0_D
.set CapSense_IdacCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_IdacCH0__PM_ACT_MSK, 0x01
.set CapSense_IdacCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_IdacCH0__PM_STBY_MSK, 0x01
.set CapSense_IdacCH0__STROBE, CYREG_DAC0_STROBE
.set CapSense_IdacCH0__SW0, CYREG_DAC0_SW0
.set CapSense_IdacCH0__SW2, CYREG_DAC0_SW2
.set CapSense_IdacCH0__SW3, CYREG_DAC0_SW3
.set CapSense_IdacCH0__SW4, CYREG_DAC0_SW4
.set CapSense_IdacCH0__TR, CYREG_DAC0_TR
.set CapSense_IdacCH0__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set CapSense_IdacCH0__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set CapSense_IdacCH0__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set CapSense_IdacCH0__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set CapSense_IdacCH0__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set CapSense_IdacCH0__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set CapSense_IdacCH0__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set CapSense_IdacCH0__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set CapSense_IdacCH0__TRIM__TR, CYREG_FLSHID_MFG_CFG_DAC0_TR
.set CapSense_IdacCH0__TST, CYREG_DAC0_TST

/* CapSense_PortCH0 */
.set CapSense_PortCH0__0__MASK, 0x20
.set CapSense_PortCH0__0__PC, CYREG_PRT0_PC5
.set CapSense_PortCH0__0__PORT, 0
.set CapSense_PortCH0__0__SHIFT, 5
.set CapSense_PortCH0__1__MASK, 0x40
.set CapSense_PortCH0__1__PC, CYREG_PRT0_PC6
.set CapSense_PortCH0__1__PORT, 0
.set CapSense_PortCH0__1__SHIFT, 6
.set CapSense_PortCH0__2__MASK, 0x01
.set CapSense_PortCH0__2__PC, CYREG_PRT0_PC0
.set CapSense_PortCH0__2__PORT, 0
.set CapSense_PortCH0__2__SHIFT, 0
.set CapSense_PortCH0__3__MASK, 0x02
.set CapSense_PortCH0__3__PC, CYREG_PRT0_PC1
.set CapSense_PortCH0__3__PORT, 0
.set CapSense_PortCH0__3__SHIFT, 1
.set CapSense_PortCH0__4__MASK, 0x04
.set CapSense_PortCH0__4__PC, CYREG_PRT0_PC2
.set CapSense_PortCH0__4__PORT, 0
.set CapSense_PortCH0__4__SHIFT, 2
.set CapSense_PortCH0__5__MASK, 0x08
.set CapSense_PortCH0__5__PC, CYREG_PRT0_PC3
.set CapSense_PortCH0__5__PORT, 0
.set CapSense_PortCH0__5__SHIFT, 3
.set CapSense_PortCH0__6__MASK, 0x10
.set CapSense_PortCH0__6__PC, CYREG_PRT0_PC4
.set CapSense_PortCH0__6__PORT, 0
.set CapSense_PortCH0__6__SHIFT, 4
.set CapSense_PortCH0__AG, CYREG_PRT0_AG
.set CapSense_PortCH0__AMUX, CYREG_PRT0_AMUX
.set CapSense_PortCH0__BIE, CYREG_PRT0_BIE
.set CapSense_PortCH0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_PortCH0__Button0__BTN__MASK, 0x20
.set CapSense_PortCH0__Button0__BTN__PC, CYREG_PRT0_PC5
.set CapSense_PortCH0__Button0__BTN__PORT, 0
.set CapSense_PortCH0__Button0__BTN__SHIFT, 5
.set CapSense_PortCH0__Button1__BTN__MASK, 0x40
.set CapSense_PortCH0__Button1__BTN__PC, CYREG_PRT0_PC6
.set CapSense_PortCH0__Button1__BTN__PORT, 0
.set CapSense_PortCH0__Button1__BTN__SHIFT, 6
.set CapSense_PortCH0__BYP, CYREG_PRT0_BYP
.set CapSense_PortCH0__CTL, CYREG_PRT0_CTL
.set CapSense_PortCH0__DM0, CYREG_PRT0_DM0
.set CapSense_PortCH0__DM1, CYREG_PRT0_DM1
.set CapSense_PortCH0__DM2, CYREG_PRT0_DM2
.set CapSense_PortCH0__DR, CYREG_PRT0_DR
.set CapSense_PortCH0__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_PortCH0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_PortCH0__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_PortCH0__LinearSlider0_e0__LS__MASK, 0x01
.set CapSense_PortCH0__LinearSlider0_e0__LS__PC, CYREG_PRT0_PC0
.set CapSense_PortCH0__LinearSlider0_e0__LS__PORT, 0
.set CapSense_PortCH0__LinearSlider0_e0__LS__SHIFT, 0
.set CapSense_PortCH0__LinearSlider0_e1__LS__MASK, 0x02
.set CapSense_PortCH0__LinearSlider0_e1__LS__PC, CYREG_PRT0_PC1
.set CapSense_PortCH0__LinearSlider0_e1__LS__PORT, 0
.set CapSense_PortCH0__LinearSlider0_e1__LS__SHIFT, 1
.set CapSense_PortCH0__LinearSlider0_e2__LS__MASK, 0x04
.set CapSense_PortCH0__LinearSlider0_e2__LS__PC, CYREG_PRT0_PC2
.set CapSense_PortCH0__LinearSlider0_e2__LS__PORT, 0
.set CapSense_PortCH0__LinearSlider0_e2__LS__SHIFT, 2
.set CapSense_PortCH0__LinearSlider0_e3__LS__MASK, 0x08
.set CapSense_PortCH0__LinearSlider0_e3__LS__PC, CYREG_PRT0_PC3
.set CapSense_PortCH0__LinearSlider0_e3__LS__PORT, 0
.set CapSense_PortCH0__LinearSlider0_e3__LS__SHIFT, 3
.set CapSense_PortCH0__LinearSlider0_e4__LS__MASK, 0x10
.set CapSense_PortCH0__LinearSlider0_e4__LS__PC, CYREG_PRT0_PC4
.set CapSense_PortCH0__LinearSlider0_e4__LS__PORT, 0
.set CapSense_PortCH0__LinearSlider0_e4__LS__SHIFT, 4
.set CapSense_PortCH0__PORT, 0
.set CapSense_PortCH0__PRT, CYREG_PRT0_PRT
.set CapSense_PortCH0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_PortCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_PortCH0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_PortCH0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_PortCH0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_PortCH0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_PortCH0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_PortCH0__PS, CYREG_PRT0_PS
.set CapSense_PortCH0__SLW, CYREG_PRT0_SLW

/* CapSense_BufCH0 */
.set CapSense_BufCH0__CFG0, CYREG_CAPSL_CFG0
.set CapSense_BufCH0__CFG1, CYREG_CAPSL_CFG1
.set CapSense_BufCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_BufCH0__PM_ACT_MSK, 0x10
.set CapSense_BufCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_BufCH0__PM_STBY_MSK, 0x10

/* CapSense_IsrCH0 */
.set CapSense_IsrCH0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_IsrCH0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_IsrCH0__INTC_MASK, 0x10000
.set CapSense_IsrCH0__INTC_NUMBER, 16
.set CapSense_IsrCH0__INTC_PRIOR_NUM, 7
.set CapSense_IsrCH0__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CapSense_IsrCH0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_IsrCH0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LCD_LCDPort */
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* SPIM_BSPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB13_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB13_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB15_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB15_ST
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB12_A0
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB12_A1
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB12_D0
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB12_D1
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB12_F0
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB12_F1
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB12_MSK
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB12_ST

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* MISO */
.set MISO__0__MASK, 0x10
.set MISO__0__PC, CYREG_PRT1_PC4
.set MISO__0__PORT, 1
.set MISO__0__SHIFT, 4
.set MISO__AG, CYREG_PRT1_AG
.set MISO__AMUX, CYREG_PRT1_AMUX
.set MISO__BIE, CYREG_PRT1_BIE
.set MISO__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MISO__BYP, CYREG_PRT1_BYP
.set MISO__CTL, CYREG_PRT1_CTL
.set MISO__DM0, CYREG_PRT1_DM0
.set MISO__DM1, CYREG_PRT1_DM1
.set MISO__DM2, CYREG_PRT1_DM2
.set MISO__DR, CYREG_PRT1_DR
.set MISO__INP_DIS, CYREG_PRT1_INP_DIS
.set MISO__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT1_LCD_EN
.set MISO__MASK, 0x10
.set MISO__PORT, 1
.set MISO__PRT, CYREG_PRT1_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MISO__PS, CYREG_PRT1_PS
.set MISO__SHIFT, 4
.set MISO__SLW, CYREG_PRT1_SLW

/* MOSI */
.set MOSI__0__MASK, 0x80
.set MOSI__0__PC, CYREG_PRT1_PC7
.set MOSI__0__PORT, 1
.set MOSI__0__SHIFT, 7
.set MOSI__AG, CYREG_PRT1_AG
.set MOSI__AMUX, CYREG_PRT1_AMUX
.set MOSI__BIE, CYREG_PRT1_BIE
.set MOSI__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MOSI__BYP, CYREG_PRT1_BYP
.set MOSI__CTL, CYREG_PRT1_CTL
.set MOSI__DM0, CYREG_PRT1_DM0
.set MOSI__DM1, CYREG_PRT1_DM1
.set MOSI__DM2, CYREG_PRT1_DM2
.set MOSI__DR, CYREG_PRT1_DR
.set MOSI__INP_DIS, CYREG_PRT1_INP_DIS
.set MOSI__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT1_LCD_EN
.set MOSI__MASK, 0x80
.set MOSI__PORT, 1
.set MOSI__PRT, CYREG_PRT1_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MOSI__PS, CYREG_PRT1_PS
.set MOSI__SHIFT, 7
.set MOSI__SLW, CYREG_PRT1_SLW

/* SCLK */
.set SCLK__0__MASK, 0x40
.set SCLK__0__PC, CYREG_PRT1_PC6
.set SCLK__0__PORT, 1
.set SCLK__0__SHIFT, 6
.set SCLK__AG, CYREG_PRT1_AG
.set SCLK__AMUX, CYREG_PRT1_AMUX
.set SCLK__BIE, CYREG_PRT1_BIE
.set SCLK__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SCLK__BYP, CYREG_PRT1_BYP
.set SCLK__CTL, CYREG_PRT1_CTL
.set SCLK__DM0, CYREG_PRT1_DM0
.set SCLK__DM1, CYREG_PRT1_DM1
.set SCLK__DM2, CYREG_PRT1_DM2
.set SCLK__DR, CYREG_PRT1_DR
.set SCLK__INP_DIS, CYREG_PRT1_INP_DIS
.set SCLK__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT1_LCD_EN
.set SCLK__MASK, 0x40
.set SCLK__PORT, 1
.set SCLK__PRT, CYREG_PRT1_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SCLK__PS, CYREG_PRT1_PS
.set SCLK__SHIFT, 6
.set SCLK__SLW, CYREG_PRT1_SLW

/* nSS */
.set nSS__0__MASK, 0x80
.set nSS__0__PC, CYREG_PRT2_PC7
.set nSS__0__PORT, 2
.set nSS__0__SHIFT, 7
.set nSS__AG, CYREG_PRT2_AG
.set nSS__AMUX, CYREG_PRT2_AMUX
.set nSS__BIE, CYREG_PRT2_BIE
.set nSS__BIT_MASK, CYREG_PRT2_BIT_MASK
.set nSS__BYP, CYREG_PRT2_BYP
.set nSS__CTL, CYREG_PRT2_CTL
.set nSS__DM0, CYREG_PRT2_DM0
.set nSS__DM1, CYREG_PRT2_DM1
.set nSS__DM2, CYREG_PRT2_DM2
.set nSS__DR, CYREG_PRT2_DR
.set nSS__INP_DIS, CYREG_PRT2_INP_DIS
.set nSS__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set nSS__LCD_EN, CYREG_PRT2_LCD_EN
.set nSS__MASK, 0x80
.set nSS__PORT, 2
.set nSS__PRT, CYREG_PRT2_PRT
.set nSS__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set nSS__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set nSS__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set nSS__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set nSS__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set nSS__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set nSS__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set nSS__PS, CYREG_PRT2_PS
.set nSS__SHIFT, 7
.set nSS__SLW, CYREG_PRT2_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_MEMBER_5A, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 2
.set CYDEV_CHIP_DIE_PANTHER, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PANTHER
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CyBtldr_Custom_Interface, 0
.set CYDEV_BOOTLOADER_CHECKSUM, 0
.set CYDEV_BOOTLOADER_CHECKSUM_BASIC, 0
.set CYDEV_BOOTLOADER_CHECKSUM_CRC, 1
.set CYDEV_BOOTLOADER_WAIT_COMMAND, 1
.set CYDEV_BOOTLOADER_WAIT_TIME, 10
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x0E13C069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5A
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PANTHER_ES1
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5A_ES1
.set CYDEV_CONFIG_FORCE_ROUTE, 0
.set CYDEV_CONFIG_UNUSED_IO, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, 1
.set CYDEV_CONFIGURATION_MODE, 2
.set CYDEV_DATA_CACHE_ENABLED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DBG_DBE
.set CYDEV_DEBUGGING_DPS, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 4096
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 16384
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
