
L476RG-Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08005580  08005580  00015580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800562c  0800562c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800562c  0800562c  0001562c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005634  08005634  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005634  08005634  00015634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005638  08005638  00015638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800563c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000017c  20000070  080056ac  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ec  080056ac  000201ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000167f2  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000289d  00000000  00000000  00036892  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c8  00000000  00000000  00039130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011d0  00000000  00000000  0003a3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029849  00000000  00000000  0003b5c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000140ab  00000000  00000000  00064e11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00107933  00000000  00000000  00078ebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001807ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005428  00000000  00000000  00180844  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005568 	.word	0x08005568

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08005568 	.word	0x08005568

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <Display_init>:

/************************************** Function definitions **************************************/
DisplayProcTypeDef Display_init(
		uint8_t *btn_flag,
		Lcd_HandleTypeDef *lcd)
{
 8000578:	b480      	push	{r7}
 800057a:	b087      	sub	sp, #28
 800057c:	af00      	add	r7, sp, #0
 800057e:	60f8      	str	r0, [r7, #12]
 8000580:	60b9      	str	r1, [r7, #8]
 8000582:	607a      	str	r2, [r7, #4]
	DisplayProcTypeDef display;

	// Pointer to BTN Flag
	display.btn_flag = btn_flag;
 8000584:	68bb      	ldr	r3, [r7, #8]
 8000586:	613b      	str	r3, [r7, #16]

	// Pointer to LCD
	display.lcd = lcd;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	617b      	str	r3, [r7, #20]

	// Init Home Screen

	return display;
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	461a      	mov	r2, r3
 8000590:	f107 0310 	add.w	r3, r7, #16
 8000594:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000598:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800059c:	68f8      	ldr	r0, [r7, #12]
 800059e:	371c      	adds	r7, #28
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr

080005a8 <Display_update>:

void Display_update(DisplayProcTypeDef *display) {
 80005a8:	b480      	push	{r7}
 80005aa:	b083      	sub	sp, #12
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
	if (*display->btn_flag == 1) {
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	2b01      	cmp	r3, #1
 80005b8:	d106      	bne.n	80005c8 <Display_update+0x20>
		pu8_1 = &counter;
 80005ba:	4b08      	ldr	r3, [pc, #32]	; (80005dc <Display_update+0x34>)
 80005bc:	4a08      	ldr	r2, [pc, #32]	; (80005e0 <Display_update+0x38>)
 80005be:	601a      	str	r2, [r3, #0]
		*pu8_1 = 0;
 80005c0:	4b06      	ldr	r3, [pc, #24]	; (80005dc <Display_update+0x34>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	2200      	movs	r2, #0
 80005c6:	701a      	strb	r2, [r3, #0]
//		Lcd_cursor(display->lcd, 1, 0);
//		Lcd_string(display->lcd, "1");
	}

	*display->btn_flag = 0;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	2200      	movs	r2, #0
 80005ce:	701a      	strb	r2, [r3, #0]
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr
 80005dc:	2000009c 	.word	0x2000009c
 80005e0:	2000008d 	.word	0x2000008d

080005e4 <Lcd_create>:
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin,
		Lcd_ModeTypeDef mode,
		bool cursor,
		bool blink)
{
 80005e4:	b5b0      	push	{r4, r5, r7, lr}
 80005e6:	b08c      	sub	sp, #48	; 0x30
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	607a      	str	r2, [r7, #4]
 80005f0:	603b      	str	r3, [r7, #0]

	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 80005f2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80005f6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

	lcd.en_pin = en_pin;
 80005fa:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80005fe:	853b      	strh	r3, [r7, #40]	; 0x28
	lcd.en_port = en_port;
 8000600:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000602:	627b      	str	r3, [r7, #36]	; 0x24

	lcd.rs_pin = rs_pin;
 8000604:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000608:	843b      	strh	r3, [r7, #32]
	lcd.rs_port = rs_port;
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	61fb      	str	r3, [r7, #28]

	lcd.data_pin = pin;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	61bb      	str	r3, [r7, #24]
	lcd.data_port = port;
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	617b      	str	r3, [r7, #20]

	lcd.cursor = cursor;
 8000616:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800061a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	lcd.blink = blink;
 800061e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000622:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

	Lcd_init(&lcd);		// Some sort of pointer to the lcd type def just init
 8000626:	f107 0314 	add.w	r3, r7, #20
 800062a:	4618      	mov	r0, r3
 800062c:	f000 f80e 	bl	800064c <Lcd_init>

	return lcd;
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	461d      	mov	r5, r3
 8000634:	f107 0414 	add.w	r4, r7, #20
 8000638:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800063a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800063c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000640:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000644:	68f8      	ldr	r0, [r7, #12]
 8000646:	3730      	adds	r7, #48	; 0x30
 8000648:	46bd      	mov	sp, r7
 800064a:	bdb0      	pop	{r4, r5, r7, pc}

0800064c <Lcd_init>:

/**
 * Init 16 x 2 LCD without cursor
 */
void Lcd_init(Lcd_HandleTypeDef *lcd) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
	if (lcd->mode == LCD_4_BIT_MODE)	// gets mode from the struct that lcd points to
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	7d9b      	ldrb	r3, [r3, #22]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d121      	bne.n	80006a0 <Lcd_init+0x54>
	{
		HAL_Delay(50);
 800065c:	2032      	movs	r0, #50	; 0x32
 800065e:	f000 fe57 	bl	8001310 <HAL_Delay>
		lcd_write_nib_command(lcd, 0x30);		// Func Set
 8000662:	2130      	movs	r1, #48	; 0x30
 8000664:	6878      	ldr	r0, [r7, #4]
 8000666:	f000 f92d 	bl	80008c4 <lcd_write_nib_command>
		HAL_Delay(5);
 800066a:	2005      	movs	r0, #5
 800066c:	f000 fe50 	bl	8001310 <HAL_Delay>
		lcd_write_nib_command(lcd, 0x30);		// Func Set
 8000670:	2130      	movs	r1, #48	; 0x30
 8000672:	6878      	ldr	r0, [r7, #4]
 8000674:	f000 f926 	bl	80008c4 <lcd_write_nib_command>
		HAL_Delay(1);
 8000678:	2001      	movs	r0, #1
 800067a:	f000 fe49 	bl	8001310 <HAL_Delay>
		lcd_write_nib_command(lcd, 0x30);		// Func Set
 800067e:	2130      	movs	r1, #48	; 0x30
 8000680:	6878      	ldr	r0, [r7, #4]
 8000682:	f000 f91f 	bl	80008c4 <lcd_write_nib_command>

		lcd_write_nib_command(lcd, FUNCTION_SET);			// Func Set 4-Bit
 8000686:	2120      	movs	r1, #32
 8000688:	6878      	ldr	r0, [r7, #4]
 800068a:	f000 f91b 	bl	80008c4 <lcd_write_nib_command>
		lcd_write_command(lcd, FUNCTION_SET | OPT_N);	// Func Set 4-Bit Mode, 2 Lines
 800068e:	2128      	movs	r1, #40	; 0x28
 8000690:	6878      	ldr	r0, [r7, #4]
 8000692:	f000 f87b 	bl	800078c <lcd_write_command>

		lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL);	// Display OFF
 8000696:	2108      	movs	r1, #8
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f000 f877 	bl	800078c <lcd_write_command>
 800069e:	e003      	b.n	80006a8 <Lcd_init+0x5c>
	}
	else {
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N); // ?
 80006a0:	2138      	movs	r1, #56	; 0x38
 80006a2:	6878      	ldr	r0, [r7, #4]
 80006a4:	f000 f872 	bl	800078c <lcd_write_command>
	}

	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear Display
 80006a8:	2101      	movs	r1, #1
 80006aa:	6878      	ldr	r0, [r7, #4]
 80006ac:	f000 f86e 	bl	800078c <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment Cursor?
 80006b0:	2106      	movs	r1, #6
 80006b2:	6878      	ldr	r0, [r7, #4]
 80006b4:	f000 f86a 	bl	800078c <lcd_write_command>

	// Checking for Cursor and Blink, could change and use a variable
	if ((lcd->blink == true) && (lcd->cursor == true)) {
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	7e1b      	ldrb	r3, [r3, #24]
 80006bc:	2b01      	cmp	r3, #1
 80006be:	d108      	bne.n	80006d2 <Lcd_init+0x86>
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	7ddb      	ldrb	r3, [r3, #23]
 80006c4:	2b01      	cmp	r3, #1
 80006c6:	d104      	bne.n	80006d2 <Lcd_init+0x86>
		lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D | OPT_C | OPT_B);
 80006c8:	210f      	movs	r1, #15
 80006ca:	6878      	ldr	r0, [r7, #4]
 80006cc:	f000 f85e 	bl	800078c <lcd_write_command>
 80006d0:	e01e      	b.n	8000710 <Lcd_init+0xc4>
	}
	else if ((lcd->blink == true) && (lcd->cursor == false)) {
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	7e1b      	ldrb	r3, [r3, #24]
 80006d6:	2b01      	cmp	r3, #1
 80006d8:	d108      	bne.n	80006ec <Lcd_init+0xa0>
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	7ddb      	ldrb	r3, [r3, #23]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d104      	bne.n	80006ec <Lcd_init+0xa0>
		lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D | OPT_B);
 80006e2:	210d      	movs	r1, #13
 80006e4:	6878      	ldr	r0, [r7, #4]
 80006e6:	f000 f851 	bl	800078c <lcd_write_command>
 80006ea:	e011      	b.n	8000710 <Lcd_init+0xc4>
	}
	else if ((lcd->blink == false) && (lcd->cursor == true)) {
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	7e1b      	ldrb	r3, [r3, #24]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d108      	bne.n	8000706 <Lcd_init+0xba>
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	7ddb      	ldrb	r3, [r3, #23]
 80006f8:	2b01      	cmp	r3, #1
 80006fa:	d104      	bne.n	8000706 <Lcd_init+0xba>
		lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D | OPT_C);
 80006fc:	210e      	movs	r1, #14
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	f000 f844 	bl	800078c <lcd_write_command>
 8000704:	e004      	b.n	8000710 <Lcd_init+0xc4>
	}
	else {
		lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);
 8000706:	210c      	movs	r1, #12
 8000708:	6878      	ldr	r0, [r7, #4]
 800070a:	f000 f83f 	bl	800078c <lcd_write_command>
	}
}
 800070e:	bf00      	nop
 8000710:	bf00      	nop
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <Lcd_string>:


/**
 * Write String in current cursor position
 */
void Lcd_string(Lcd_HandleTypeDef *lcd, char *string) {
 8000718:	b590      	push	{r4, r7, lr}
 800071a:	b085      	sub	sp, #20
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
 8000720:	6039      	str	r1, [r7, #0]
	for (uint8_t i = 0; i < strlen(string); i++) {
 8000722:	2300      	movs	r3, #0
 8000724:	73fb      	strb	r3, [r7, #15]
 8000726:	e00a      	b.n	800073e <Lcd_string+0x26>
		lcd_write_data(lcd, string[i]);
 8000728:	7bfb      	ldrb	r3, [r7, #15]
 800072a:	683a      	ldr	r2, [r7, #0]
 800072c:	4413      	add	r3, r2
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	4619      	mov	r1, r3
 8000732:	6878      	ldr	r0, [r7, #4]
 8000734:	f000 f858 	bl	80007e8 <lcd_write_data>
	for (uint8_t i = 0; i < strlen(string); i++) {
 8000738:	7bfb      	ldrb	r3, [r7, #15]
 800073a:	3301      	adds	r3, #1
 800073c:	73fb      	strb	r3, [r7, #15]
 800073e:	7bfc      	ldrb	r4, [r7, #15]
 8000740:	6838      	ldr	r0, [r7, #0]
 8000742:	f7ff fd45 	bl	80001d0 <strlen>
 8000746:	4603      	mov	r3, r0
 8000748:	429c      	cmp	r4, r3
 800074a:	d3ed      	bcc.n	8000728 <Lcd_string+0x10>
	}
}
 800074c:	bf00      	nop
 800074e:	bf00      	nop
 8000750:	3714      	adds	r7, #20
 8000752:	46bd      	mov	sp, r7
 8000754:	bd90      	pop	{r4, r7, pc}
	...

08000758 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef *lcd, uint8_t row, uint8_t col) {
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	460b      	mov	r3, r1
 8000762:	70fb      	strb	r3, [r7, #3]
 8000764:	4613      	mov	r3, r2
 8000766:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8000768:	78fb      	ldrb	r3, [r7, #3]
 800076a:	4a07      	ldr	r2, [pc, #28]	; (8000788 <Lcd_cursor+0x30>)
 800076c:	5cd2      	ldrb	r2, [r2, r3]
 800076e:	78bb      	ldrb	r3, [r7, #2]
 8000770:	4413      	add	r3, r2
 8000772:	b2db      	uxtb	r3, r3
 8000774:	3b80      	subs	r3, #128	; 0x80
 8000776:	b2db      	uxtb	r3, r3
 8000778:	4619      	mov	r1, r3
 800077a:	6878      	ldr	r0, [r7, #4]
 800077c:	f000 f806 	bl	800078c <lcd_write_command>
	#endif
}
 8000780:	bf00      	nop
 8000782:	3708      	adds	r7, #8
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	080055ac 	.word	0x080055ac

0800078c <lcd_write_command>:

/************************************** Static function definition **************************************/
/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef *lcd, uint8_t command) {
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
 8000794:	460b      	mov	r3, r1
 8000796:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);	// Write to Command Register
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	6898      	ldr	r0, [r3, #8]
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	899b      	ldrh	r3, [r3, #12]
 80007a0:	2200      	movs	r2, #0
 80007a2:	4619      	mov	r1, r3
 80007a4:	f002 f83c 	bl	8002820 <HAL_GPIO_WritePin>

	if (lcd->mode == LCD_4_BIT_MODE) {
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	7d9b      	ldrb	r3, [r3, #22]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d111      	bne.n	80007d4 <lcd_write_command+0x48>
		// Writing Command in two seperate nibs due to 4 Bit Mode
		lcd_write(lcd, (command >> 4), LCD_NIB);	// Send 4 MSB
 80007b0:	78fb      	ldrb	r3, [r7, #3]
 80007b2:	091b      	lsrs	r3, r3, #4
 80007b4:	b2db      	uxtb	r3, r3
 80007b6:	2204      	movs	r2, #4
 80007b8:	4619      	mov	r1, r3
 80007ba:	6878      	ldr	r0, [r7, #4]
 80007bc:	f000 f842 	bl	8000844 <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);	// Send 4 LSB
 80007c0:	78fb      	ldrb	r3, [r7, #3]
 80007c2:	f003 030f 	and.w	r3, r3, #15
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	2204      	movs	r2, #4
 80007ca:	4619      	mov	r1, r3
 80007cc:	6878      	ldr	r0, [r7, #4]
 80007ce:	f000 f839 	bl	8000844 <lcd_write>
	}
	else {
		// Write Command in one go with 8 bit
		lcd_write(lcd, command, LCD_BYTE);
	}
}
 80007d2:	e005      	b.n	80007e0 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 80007d4:	78fb      	ldrb	r3, [r7, #3]
 80007d6:	2208      	movs	r2, #8
 80007d8:	4619      	mov	r1, r3
 80007da:	6878      	ldr	r0, [r7, #4]
 80007dc:	f000 f832 	bl	8000844 <lcd_write>
}
 80007e0:	bf00      	nop
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef *lcd, uint8_t data) {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	460b      	mov	r3, r1
 80007f2:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	6898      	ldr	r0, [r3, #8]
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	899b      	ldrh	r3, [r3, #12]
 80007fc:	2201      	movs	r2, #1
 80007fe:	4619      	mov	r1, r3
 8000800:	f002 f80e 	bl	8002820 <HAL_GPIO_WritePin>

	// Writing Command in two seperate nibs due to 4 Bit Mode
	if(lcd->mode == LCD_4_BIT_MODE) {
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	7d9b      	ldrb	r3, [r3, #22]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d111      	bne.n	8000830 <lcd_write_data+0x48>
		lcd_write(lcd, data >> 4, LCD_NIB);		// Send 4 MSB
 800080c:	78fb      	ldrb	r3, [r7, #3]
 800080e:	091b      	lsrs	r3, r3, #4
 8000810:	b2db      	uxtb	r3, r3
 8000812:	2204      	movs	r2, #4
 8000814:	4619      	mov	r1, r3
 8000816:	6878      	ldr	r0, [r7, #4]
 8000818:	f000 f814 	bl	8000844 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);	// Send 4 LSB
 800081c:	78fb      	ldrb	r3, [r7, #3]
 800081e:	f003 030f 	and.w	r3, r3, #15
 8000822:	b2db      	uxtb	r3, r3
 8000824:	2204      	movs	r2, #4
 8000826:	4619      	mov	r1, r3
 8000828:	6878      	ldr	r0, [r7, #4]
 800082a:	f000 f80b 	bl	8000844 <lcd_write>
	}
	else {
		// Write Command in one go with 8 bit
		lcd_write(lcd, data, LCD_BYTE);
	}
}
 800082e:	e005      	b.n	800083c <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 8000830:	78fb      	ldrb	r3, [r7, #3]
 8000832:	2208      	movs	r2, #8
 8000834:	4619      	mov	r1, r3
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f000 f804 	bl	8000844 <lcd_write>
}
 800083c:	bf00      	nop
 800083e:	3708      	adds	r7, #8
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}

08000844 <lcd_write>:


/**
 * Set len bits on the bus toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef *lcd, uint8_t data, uint8_t len) {
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	460b      	mov	r3, r1
 800084e:	70fb      	strb	r3, [r7, #3]
 8000850:	4613      	mov	r3, r2
 8000852:	70bb      	strb	r3, [r7, #2]
	for (uint8_t i = 0; i < len; i++) {
 8000854:	2300      	movs	r3, #0
 8000856:	73fb      	strb	r3, [r7, #15]
 8000858:	e019      	b.n	800088e <lcd_write+0x4a>
		// Right shifts data, then gets the least significant bit to write
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681a      	ldr	r2, [r3, #0]
 800085e:	7bfb      	ldrb	r3, [r7, #15]
 8000860:	009b      	lsls	r3, r3, #2
 8000862:	4413      	add	r3, r2
 8000864:	6818      	ldr	r0, [r3, #0]
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	685a      	ldr	r2, [r3, #4]
 800086a:	7bfb      	ldrb	r3, [r7, #15]
 800086c:	005b      	lsls	r3, r3, #1
 800086e:	4413      	add	r3, r2
 8000870:	8819      	ldrh	r1, [r3, #0]
 8000872:	78fa      	ldrb	r2, [r7, #3]
 8000874:	7bfb      	ldrb	r3, [r7, #15]
 8000876:	fa42 f303 	asr.w	r3, r2, r3
 800087a:	b2db      	uxtb	r3, r3
 800087c:	f003 0301 	and.w	r3, r3, #1
 8000880:	b2db      	uxtb	r3, r3
 8000882:	461a      	mov	r2, r3
 8000884:	f001 ffcc 	bl	8002820 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < len; i++) {
 8000888:	7bfb      	ldrb	r3, [r7, #15]
 800088a:	3301      	adds	r3, #1
 800088c:	73fb      	strb	r3, [r7, #15]
 800088e:	7bfa      	ldrb	r2, [r7, #15]
 8000890:	78bb      	ldrb	r3, [r7, #2]
 8000892:	429a      	cmp	r2, r3
 8000894:	d3e1      	bcc.n	800085a <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6918      	ldr	r0, [r3, #16]
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	8a9b      	ldrh	r3, [r3, #20]
 800089e:	2201      	movs	r2, #1
 80008a0:	4619      	mov	r1, r3
 80008a2:	f001 ffbd 	bl	8002820 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80008a6:	2001      	movs	r0, #1
 80008a8:	f000 fd32 	bl	8001310 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	6918      	ldr	r0, [r3, #16]
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	8a9b      	ldrh	r3, [r3, #20]
 80008b4:	2200      	movs	r2, #0
 80008b6:	4619      	mov	r1, r3
 80008b8:	f001 ffb2 	bl	8002820 <HAL_GPIO_WritePin>
}
 80008bc:	bf00      	nop
 80008be:	3710      	adds	r7, #16
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}

080008c4 <lcd_write_nib_command>:

/**
 * Writes a single 4-bit (NIB) command using the MSB of the uint
 */
void lcd_write_nib_command(Lcd_HandleTypeDef *lcd, uint8_t command) {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	460b      	mov	r3, r1
 80008ce:	70fb      	strb	r3, [r7, #3]

	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);	// Write to Command Register
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	6898      	ldr	r0, [r3, #8]
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	899b      	ldrh	r3, [r3, #12]
 80008d8:	2200      	movs	r2, #0
 80008da:	4619      	mov	r1, r3
 80008dc:	f001 ffa0 	bl	8002820 <HAL_GPIO_WritePin>

	if (lcd->mode == LCD_4_BIT_MODE) {
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	7d9b      	ldrb	r3, [r3, #22]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d107      	bne.n	80008f8 <lcd_write_nib_command+0x34>
		// Writing Command in two seperate nibs due to 4 Bit Mode
		lcd_write(lcd, (command >> 4), LCD_NIB);	// Send 4 MSB
 80008e8:	78fb      	ldrb	r3, [r7, #3]
 80008ea:	091b      	lsrs	r3, r3, #4
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	2204      	movs	r2, #4
 80008f0:	4619      	mov	r1, r3
 80008f2:	6878      	ldr	r0, [r7, #4]
 80008f4:	f7ff ffa6 	bl	8000844 <lcd_write>
	}
	else {
		// Do Nothing
	}
}
 80008f8:	bf00      	nop
 80008fa:	3708      	adds	r7, #8
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000900:	b590      	push	{r4, r7, lr}
 8000902:	b09b      	sub	sp, #108	; 0x6c
 8000904:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000906:	f000 fc87 	bl	8001218 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800090a:	f000 f885 	bl	8000a18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800090e:	f000 f9d9 	bl	8000cc4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000912:	f000 f9a7 	bl	8000c64 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000916:	f000 f907 	bl	8000b28 <MX_ADC1_Init>
  MX_TIM17_Init();
 800091a:	f000 f97b 	bl	8000c14 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  // Start Timer
  HAL_TIM_Base_Start_IT(&htim17);
 800091e:	4836      	ldr	r0, [pc, #216]	; (80009f8 <main+0xf8>)
 8000920:	f003 fb12 	bl	8003f48 <HAL_TIM_Base_Start_IT>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 8000924:	2200      	movs	r2, #0
 8000926:	2120      	movs	r1, #32
 8000928:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800092c:	f001 ff78 	bl	8002820 <HAL_GPIO_WritePin>

  // Init LCD
  Lcd_PortType ports[] = {
 8000930:	4b32      	ldr	r3, [pc, #200]	; (80009fc <main+0xfc>)
 8000932:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000936:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000938:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  GPIOB, GPIOB, GPIOB, GPIOB
  };

  Lcd_PinType pins[] = {
 800093c:	4a30      	ldr	r2, [pc, #192]	; (8000a00 <main+0x100>)
 800093e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000942:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000946:	e883 0003 	stmia.w	r3, {r0, r1}
		  D4_Pin, D5_Pin, D6_Pin, D7_Pin
  };

  Lcd_HandleTypeDef lcd = Lcd_create(
 800094a:	f107 0018 	add.w	r0, r7, #24
 800094e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8000952:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8000956:	2300      	movs	r3, #0
 8000958:	9305      	str	r3, [sp, #20]
 800095a:	2300      	movs	r3, #0
 800095c:	9304      	str	r3, [sp, #16]
 800095e:	2300      	movs	r3, #0
 8000960:	9303      	str	r3, [sp, #12]
 8000962:	2380      	movs	r3, #128	; 0x80
 8000964:	9302      	str	r3, [sp, #8]
 8000966:	4b27      	ldr	r3, [pc, #156]	; (8000a04 <main+0x104>)
 8000968:	9301      	str	r3, [sp, #4]
 800096a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800096e:	9300      	str	r3, [sp, #0]
 8000970:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000974:	f7ff fe36 	bl	80005e4 <Lcd_create>
		  false,
		  false
		  );

  // Init Display Module
  DisplayProcTypeDef display = Display_init(&btn_flag, &lcd);
 8000978:	f107 0310 	add.w	r3, r7, #16
 800097c:	f107 0218 	add.w	r2, r7, #24
 8000980:	4921      	ldr	r1, [pc, #132]	; (8000a08 <main+0x108>)
 8000982:	4618      	mov	r0, r3
 8000984:	f7ff fdf8 	bl	8000578 <Display_init>

  // Writing Initial Display for Testing
  Lcd_cursor(&lcd, 0, 0);
 8000988:	f107 0318 	add.w	r3, r7, #24
 800098c:	2200      	movs	r2, #0
 800098e:	2100      	movs	r1, #0
 8000990:	4618      	mov	r0, r3
 8000992:	f7ff fee1 	bl	8000758 <Lcd_cursor>
  Lcd_string(&lcd, "Sam's Test LCD");
 8000996:	f107 0318 	add.w	r3, r7, #24
 800099a:	491c      	ldr	r1, [pc, #112]	; (8000a0c <main+0x10c>)
 800099c:	4618      	mov	r0, r3
 800099e:	f7ff febb 	bl	8000718 <Lcd_string>

  // Initializing Counter for Display
  uint16_t last_counter = 0;
 80009a2:	2300      	movs	r3, #0
 80009a4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
//		  }
//
//		  btn_flag = 0;
//	  }

	  Display_update(&display);
 80009a8:	f107 0310 	add.w	r3, r7, #16
 80009ac:	4618      	mov	r0, r3
 80009ae:	f7ff fdfb 	bl	80005a8 <Display_update>

	  if ( counter != last_counter) {
 80009b2:	4b17      	ldr	r3, [pc, #92]	; (8000a10 <main+0x110>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80009bc:	429a      	cmp	r2, r3
 80009be:	d0f3      	beq.n	80009a8 <main+0xa8>
		  Lcd_cursor(&lcd, 1, 6);
 80009c0:	f107 0318 	add.w	r3, r7, #24
 80009c4:	2206      	movs	r2, #6
 80009c6:	2101      	movs	r1, #1
 80009c8:	4618      	mov	r0, r3
 80009ca:	f7ff fec5 	bl	8000758 <Lcd_cursor>
		  sprintf(msg,"%u",counter);
 80009ce:	4b10      	ldr	r3, [pc, #64]	; (8000a10 <main+0x110>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	461a      	mov	r2, r3
 80009d4:	1d3b      	adds	r3, r7, #4
 80009d6:	490f      	ldr	r1, [pc, #60]	; (8000a14 <main+0x114>)
 80009d8:	4618      	mov	r0, r3
 80009da:	f004 f997 	bl	8004d0c <siprintf>
		  Lcd_string(&lcd, msg);
 80009de:	1d3a      	adds	r2, r7, #4
 80009e0:	f107 0318 	add.w	r3, r7, #24
 80009e4:	4611      	mov	r1, r2
 80009e6:	4618      	mov	r0, r3
 80009e8:	f7ff fe96 	bl	8000718 <Lcd_string>

		  last_counter = counter;
 80009ec:	4b08      	ldr	r3, [pc, #32]	; (8000a10 <main+0x110>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	  Display_update(&display);
 80009f4:	e7d8      	b.n	80009a8 <main+0xa8>
 80009f6:	bf00      	nop
 80009f8:	200000a0 	.word	0x200000a0
 80009fc:	08005594 	.word	0x08005594
 8000a00:	080055a4 	.word	0x080055a4
 8000a04:	48000800 	.word	0x48000800
 8000a08:	2000008c 	.word	0x2000008c
 8000a0c:	08005580 	.word	0x08005580
 8000a10:	2000008d 	.word	0x2000008d
 8000a14:	08005590 	.word	0x08005590

08000a18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b0b8      	sub	sp, #224	; 0xe0
 8000a1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a1e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a22:	2244      	movs	r2, #68	; 0x44
 8000a24:	2100      	movs	r1, #0
 8000a26:	4618      	mov	r0, r3
 8000a28:	f004 f968 	bl	8004cfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a2c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
 8000a36:	609a      	str	r2, [r3, #8]
 8000a38:	60da      	str	r2, [r3, #12]
 8000a3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a3c:	463b      	mov	r3, r7
 8000a3e:	2288      	movs	r2, #136	; 0x88
 8000a40:	2100      	movs	r1, #0
 8000a42:	4618      	mov	r0, r3
 8000a44:	f004 f95a 	bl	8004cfc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a52:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a56:	2310      	movs	r3, #16
 8000a58:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a62:	2302      	movs	r3, #2
 8000a64:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000a6e:	230a      	movs	r3, #10
 8000a70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000a74:	2307      	movs	r3, #7
 8000a76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a80:	2302      	movs	r3, #2
 8000a82:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a86:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f001 ff5c 	bl	8002948 <HAL_RCC_OscConfig>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000a96:	f000 fa15 	bl	8000ec4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a9a:	230f      	movs	r3, #15
 8000a9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000aac:	2300      	movs	r3, #0
 8000aae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ab8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000abc:	2104      	movs	r1, #4
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f002 fb28 	bl	8003114 <HAL_RCC_ClockConfig>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000aca:	f000 f9fb 	bl	8000ec4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 8000ace:	f244 0302 	movw	r3, #16386	; 0x4002
 8000ad2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000ad8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000adc:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000ae6:	2308      	movs	r3, #8
 8000ae8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000aea:	2307      	movs	r3, #7
 8000aec:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000aee:	2302      	movs	r3, #2
 8000af0:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000af2:	2302      	movs	r3, #2
 8000af4:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000af6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000afa:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000afc:	463b      	mov	r3, r7
 8000afe:	4618      	mov	r0, r3
 8000b00:	f002 fd0e 	bl	8003520 <HAL_RCCEx_PeriphCLKConfig>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8000b0a:	f000 f9db 	bl	8000ec4 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b0e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b12:	f001 fec3 	bl	800289c <HAL_PWREx_ControlVoltageScaling>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <SystemClock_Config+0x108>
  {
    Error_Handler();
 8000b1c:	f000 f9d2 	bl	8000ec4 <Error_Handler>
  }
}
 8000b20:	bf00      	nop
 8000b22:	37e0      	adds	r7, #224	; 0xe0
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b08a      	sub	sp, #40	; 0x28
 8000b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000b2e:	f107 031c 	add.w	r3, r7, #28
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	605a      	str	r2, [r3, #4]
 8000b38:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b3a:	1d3b      	adds	r3, r7, #4
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	60da      	str	r2, [r3, #12]
 8000b46:	611a      	str	r2, [r3, #16]
 8000b48:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b4a:	4b2f      	ldr	r3, [pc, #188]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000b4c:	4a2f      	ldr	r2, [pc, #188]	; (8000c0c <MX_ADC1_Init+0xe4>)
 8000b4e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b50:	4b2d      	ldr	r3, [pc, #180]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b56:	4b2c      	ldr	r3, [pc, #176]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b5c:	4b2a      	ldr	r3, [pc, #168]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b62:	4b29      	ldr	r3, [pc, #164]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b68:	4b27      	ldr	r3, [pc, #156]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000b6a:	2204      	movs	r2, #4
 8000b6c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b6e:	4b26      	ldr	r3, [pc, #152]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b74:	4b24      	ldr	r3, [pc, #144]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000b7a:	4b23      	ldr	r3, [pc, #140]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b80:	4b21      	ldr	r3, [pc, #132]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b88:	4b1f      	ldr	r3, [pc, #124]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b8e:	4b1e      	ldr	r3, [pc, #120]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b94:	4b1c      	ldr	r3, [pc, #112]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b9c:	4b1a      	ldr	r3, [pc, #104]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000ba2:	4b19      	ldr	r3, [pc, #100]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000baa:	4817      	ldr	r0, [pc, #92]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000bac:	f000 fd60 	bl	8001670 <HAL_ADC_Init>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000bb6:	f000 f985 	bl	8000ec4 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000bbe:	f107 031c 	add.w	r3, r7, #28
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4810      	ldr	r0, [pc, #64]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000bc6:	f001 fabf 	bl	8002148 <HAL_ADCEx_MultiModeConfigChannel>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000bd0:	f000 f978 	bl	8000ec4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000bd4:	4b0e      	ldr	r3, [pc, #56]	; (8000c10 <MX_ADC1_Init+0xe8>)
 8000bd6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bd8:	2306      	movs	r3, #6
 8000bda:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000be0:	237f      	movs	r3, #127	; 0x7f
 8000be2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000be4:	2304      	movs	r3, #4
 8000be6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000be8:	2300      	movs	r3, #0
 8000bea:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bec:	1d3b      	adds	r3, r7, #4
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4805      	ldr	r0, [pc, #20]	; (8000c08 <MX_ADC1_Init+0xe0>)
 8000bf2:	f000 fe93 	bl	800191c <HAL_ADC_ConfigChannel>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000bfc:	f000 f962 	bl	8000ec4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c00:	bf00      	nop
 8000c02:	3728      	adds	r7, #40	; 0x28
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	200000ec 	.word	0x200000ec
 8000c0c:	50040000 	.word	0x50040000
 8000c10:	14f00020 	.word	0x14f00020

08000c14 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000c18:	4b10      	ldr	r3, [pc, #64]	; (8000c5c <MX_TIM17_Init+0x48>)
 8000c1a:	4a11      	ldr	r2, [pc, #68]	; (8000c60 <MX_TIM17_Init+0x4c>)
 8000c1c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 8000;
 8000c1e:	4b0f      	ldr	r3, [pc, #60]	; (8000c5c <MX_TIM17_Init+0x48>)
 8000c20:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000c24:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c26:	4b0d      	ldr	r3, [pc, #52]	; (8000c5c <MX_TIM17_Init+0x48>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1000;
 8000c2c:	4b0b      	ldr	r3, [pc, #44]	; (8000c5c <MX_TIM17_Init+0x48>)
 8000c2e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c32:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c34:	4b09      	ldr	r3, [pc, #36]	; (8000c5c <MX_TIM17_Init+0x48>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000c3a:	4b08      	ldr	r3, [pc, #32]	; (8000c5c <MX_TIM17_Init+0x48>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c40:	4b06      	ldr	r3, [pc, #24]	; (8000c5c <MX_TIM17_Init+0x48>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000c46:	4805      	ldr	r0, [pc, #20]	; (8000c5c <MX_TIM17_Init+0x48>)
 8000c48:	f003 f926 	bl	8003e98 <HAL_TIM_Base_Init>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8000c52:	f000 f937 	bl	8000ec4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000c56:	bf00      	nop
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	200000a0 	.word	0x200000a0
 8000c60:	40014800 	.word	0x40014800

08000c64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c68:	4b14      	ldr	r3, [pc, #80]	; (8000cbc <MX_USART2_UART_Init+0x58>)
 8000c6a:	4a15      	ldr	r2, [pc, #84]	; (8000cc0 <MX_USART2_UART_Init+0x5c>)
 8000c6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c6e:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <MX_USART2_UART_Init+0x58>)
 8000c70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c76:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <MX_USART2_UART_Init+0x58>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c7c:	4b0f      	ldr	r3, [pc, #60]	; (8000cbc <MX_USART2_UART_Init+0x58>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c82:	4b0e      	ldr	r3, [pc, #56]	; (8000cbc <MX_USART2_UART_Init+0x58>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c88:	4b0c      	ldr	r3, [pc, #48]	; (8000cbc <MX_USART2_UART_Init+0x58>)
 8000c8a:	220c      	movs	r2, #12
 8000c8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c8e:	4b0b      	ldr	r3, [pc, #44]	; (8000cbc <MX_USART2_UART_Init+0x58>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c94:	4b09      	ldr	r3, [pc, #36]	; (8000cbc <MX_USART2_UART_Init+0x58>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c9a:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <MX_USART2_UART_Init+0x58>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ca0:	4b06      	ldr	r3, [pc, #24]	; (8000cbc <MX_USART2_UART_Init+0x58>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ca6:	4805      	ldr	r0, [pc, #20]	; (8000cbc <MX_USART2_UART_Init+0x58>)
 8000ca8:	f003 fbbe 	bl	8004428 <HAL_UART_Init>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000cb2:	f000 f907 	bl	8000ec4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cb6:	bf00      	nop
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	20000154 	.word	0x20000154
 8000cc0:	40004400 	.word	0x40004400

08000cc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08a      	sub	sp, #40	; 0x28
 8000cc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cca:	f107 0314 	add.w	r3, r7, #20
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	605a      	str	r2, [r3, #4]
 8000cd4:	609a      	str	r2, [r3, #8]
 8000cd6:	60da      	str	r2, [r3, #12]
 8000cd8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cda:	4b55      	ldr	r3, [pc, #340]	; (8000e30 <MX_GPIO_Init+0x16c>)
 8000cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cde:	4a54      	ldr	r2, [pc, #336]	; (8000e30 <MX_GPIO_Init+0x16c>)
 8000ce0:	f043 0304 	orr.w	r3, r3, #4
 8000ce4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ce6:	4b52      	ldr	r3, [pc, #328]	; (8000e30 <MX_GPIO_Init+0x16c>)
 8000ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cea:	f003 0304 	and.w	r3, r3, #4
 8000cee:	613b      	str	r3, [r7, #16]
 8000cf0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cf2:	4b4f      	ldr	r3, [pc, #316]	; (8000e30 <MX_GPIO_Init+0x16c>)
 8000cf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cf6:	4a4e      	ldr	r2, [pc, #312]	; (8000e30 <MX_GPIO_Init+0x16c>)
 8000cf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cfe:	4b4c      	ldr	r3, [pc, #304]	; (8000e30 <MX_GPIO_Init+0x16c>)
 8000d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d06:	60fb      	str	r3, [r7, #12]
 8000d08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0a:	4b49      	ldr	r3, [pc, #292]	; (8000e30 <MX_GPIO_Init+0x16c>)
 8000d0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d0e:	4a48      	ldr	r2, [pc, #288]	; (8000e30 <MX_GPIO_Init+0x16c>)
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d16:	4b46      	ldr	r3, [pc, #280]	; (8000e30 <MX_GPIO_Init+0x16c>)
 8000d18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d1a:	f003 0301 	and.w	r3, r3, #1
 8000d1e:	60bb      	str	r3, [r7, #8]
 8000d20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d22:	4b43      	ldr	r3, [pc, #268]	; (8000e30 <MX_GPIO_Init+0x16c>)
 8000d24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d26:	4a42      	ldr	r2, [pc, #264]	; (8000e30 <MX_GPIO_Init+0x16c>)
 8000d28:	f043 0302 	orr.w	r3, r3, #2
 8000d2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d2e:	4b40      	ldr	r3, [pc, #256]	; (8000e30 <MX_GPIO_Init+0x16c>)
 8000d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d32:	f003 0302 	and.w	r3, r3, #2
 8000d36:	607b      	str	r3, [r7, #4]
 8000d38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LCD_RS_Pin, GPIO_PIN_RESET);
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	f44f 7108 	mov.w	r1, #544	; 0x220
 8000d40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d44:	f001 fd6c 	bl	8002820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D7_Pin|D6_Pin|D5_Pin|D4_Pin, GPIO_PIN_RESET);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	f240 4132 	movw	r1, #1074	; 0x432
 8000d4e:	4839      	ldr	r0, [pc, #228]	; (8000e34 <MX_GPIO_Init+0x170>)
 8000d50:	f001 fd66 	bl	8002820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_Enable_GPIO_Port, LCD_Enable_Pin, GPIO_PIN_RESET);
 8000d54:	2200      	movs	r2, #0
 8000d56:	2180      	movs	r1, #128	; 0x80
 8000d58:	4837      	ldr	r0, [pc, #220]	; (8000e38 <MX_GPIO_Init+0x174>)
 8000d5a:	f001 fd61 	bl	8002820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d64:	4b35      	ldr	r3, [pc, #212]	; (8000e3c <MX_GPIO_Init+0x178>)
 8000d66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d6c:	f107 0314 	add.w	r3, r7, #20
 8000d70:	4619      	mov	r1, r3
 8000d72:	4831      	ldr	r0, [pc, #196]	; (8000e38 <MX_GPIO_Init+0x174>)
 8000d74:	f001 fbaa 	bl	80024cc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LCD_RS_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LCD_RS_Pin;
 8000d78:	f44f 7308 	mov.w	r3, #544	; 0x220
 8000d7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d86:	2300      	movs	r3, #0
 8000d88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d8a:	f107 0314 	add.w	r3, r7, #20
 8000d8e:	4619      	mov	r1, r3
 8000d90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d94:	f001 fb9a 	bl	80024cc <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D6_Pin D5_Pin D4_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D6_Pin|D5_Pin|D4_Pin;
 8000d98:	f240 4332 	movw	r3, #1074	; 0x432
 8000d9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da6:	2300      	movs	r3, #0
 8000da8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000daa:	f107 0314 	add.w	r3, r7, #20
 8000dae:	4619      	mov	r1, r3
 8000db0:	4820      	ldr	r0, [pc, #128]	; (8000e34 <MX_GPIO_Init+0x170>)
 8000db2:	f001 fb8b 	bl	80024cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_Enable_Pin */
  GPIO_InitStruct.Pin = LCD_Enable_Pin;
 8000db6:	2380      	movs	r3, #128	; 0x80
 8000db8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_Enable_GPIO_Port, &GPIO_InitStruct);
 8000dc6:	f107 0314 	add.w	r3, r7, #20
 8000dca:	4619      	mov	r1, r3
 8000dcc:	481a      	ldr	r0, [pc, #104]	; (8000e38 <MX_GPIO_Init+0x174>)
 8000dce:	f001 fb7d 	bl	80024cc <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8000dd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dd8:	4b19      	ldr	r3, [pc, #100]	; (8000e40 <MX_GPIO_Init+0x17c>)
 8000dda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8000de0:	f107 0314 	add.w	r3, r7, #20
 8000de4:	4619      	mov	r1, r3
 8000de6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dea:	f001 fb6f 	bl	80024cc <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8000dee:	2340      	movs	r3, #64	; 0x40
 8000df0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000df2:	4b13      	ldr	r3, [pc, #76]	; (8000e40 <MX_GPIO_Init+0x17c>)
 8000df4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8000dfa:	f107 0314 	add.w	r3, r7, #20
 8000dfe:	4619      	mov	r1, r3
 8000e00:	480c      	ldr	r0, [pc, #48]	; (8000e34 <MX_GPIO_Init+0x170>)
 8000e02:	f001 fb63 	bl	80024cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000e06:	2200      	movs	r2, #0
 8000e08:	2100      	movs	r1, #0
 8000e0a:	2017      	movs	r0, #23
 8000e0c:	f001 fb27 	bl	800245e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e10:	2017      	movs	r0, #23
 8000e12:	f001 fb40 	bl	8002496 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000e16:	2200      	movs	r2, #0
 8000e18:	2100      	movs	r1, #0
 8000e1a:	2028      	movs	r0, #40	; 0x28
 8000e1c:	f001 fb1f 	bl	800245e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e20:	2028      	movs	r0, #40	; 0x28
 8000e22:	f001 fb38 	bl	8002496 <HAL_NVIC_EnableIRQ>

}
 8000e26:	bf00      	nop
 8000e28:	3728      	adds	r7, #40	; 0x28
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40021000 	.word	0x40021000
 8000e34:	48000400 	.word	0x48000400
 8000e38:	48000800 	.word	0x48000800
 8000e3c:	10210000 	.word	0x10210000
 8000e40:	10110000 	.word	0x10110000

08000e44 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	80fb      	strh	r3, [r7, #6]
	if ((HAL_GetTick() - last_btn_press) > 100){
 8000e4e:	f000 fa53 	bl	80012f8 <HAL_GetTick>
 8000e52:	4602      	mov	r2, r0
 8000e54:	4b0d      	ldr	r3, [pc, #52]	; (8000e8c <HAL_GPIO_EXTI_Callback+0x48>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	1ad3      	subs	r3, r2, r3
 8000e5a:	2b64      	cmp	r3, #100	; 0x64
 8000e5c:	d911      	bls.n	8000e82 <HAL_GPIO_EXTI_Callback+0x3e>
		if (GPIO_Pin == BTN1_Pin) {
 8000e5e:	88fb      	ldrh	r3, [r7, #6]
 8000e60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e64:	d102      	bne.n	8000e6c <HAL_GPIO_EXTI_Callback+0x28>
			btn_flag = 1;
 8000e66:	4b0a      	ldr	r3, [pc, #40]	; (8000e90 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000e68:	2201      	movs	r2, #1
 8000e6a:	701a      	strb	r2, [r3, #0]
		}
		if (GPIO_Pin == BTN2_Pin) {
 8000e6c:	88fb      	ldrh	r3, [r7, #6]
 8000e6e:	2b40      	cmp	r3, #64	; 0x40
 8000e70:	d102      	bne.n	8000e78 <HAL_GPIO_EXTI_Callback+0x34>
			btn_flag = 2;
 8000e72:	4b07      	ldr	r3, [pc, #28]	; (8000e90 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000e74:	2202      	movs	r2, #2
 8000e76:	701a      	strb	r2, [r3, #0]
		}
		last_btn_press = HAL_GetTick();
 8000e78:	f000 fa3e 	bl	80012f8 <HAL_GetTick>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	4a03      	ldr	r2, [pc, #12]	; (8000e8c <HAL_GPIO_EXTI_Callback+0x48>)
 8000e80:	6013      	str	r3, [r2, #0]
	}
}
 8000e82:	bf00      	nop
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000150 	.word	0x20000150
 8000e90:	2000008c 	.word	0x2000008c

08000e94 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
	if (htim == &htim17) {
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	4a07      	ldr	r2, [pc, #28]	; (8000ebc <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d105      	bne.n	8000eb0 <HAL_TIM_PeriodElapsedCallback+0x1c>
//		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		counter += 1;
 8000ea4:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	b2da      	uxtb	r2, r3
 8000eac:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000eae:	701a      	strb	r2, [r3, #0]
	}
}
 8000eb0:	bf00      	nop
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	200000a0 	.word	0x200000a0
 8000ec0:	2000008d 	.word	0x2000008d

08000ec4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec8:	b672      	cpsid	i
}
 8000eca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ecc:	e7fe      	b.n	8000ecc <Error_Handler+0x8>
	...

08000ed0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ed6:	4b0f      	ldr	r3, [pc, #60]	; (8000f14 <HAL_MspInit+0x44>)
 8000ed8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eda:	4a0e      	ldr	r2, [pc, #56]	; (8000f14 <HAL_MspInit+0x44>)
 8000edc:	f043 0301 	orr.w	r3, r3, #1
 8000ee0:	6613      	str	r3, [r2, #96]	; 0x60
 8000ee2:	4b0c      	ldr	r3, [pc, #48]	; (8000f14 <HAL_MspInit+0x44>)
 8000ee4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ee6:	f003 0301 	and.w	r3, r3, #1
 8000eea:	607b      	str	r3, [r7, #4]
 8000eec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eee:	4b09      	ldr	r3, [pc, #36]	; (8000f14 <HAL_MspInit+0x44>)
 8000ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ef2:	4a08      	ldr	r2, [pc, #32]	; (8000f14 <HAL_MspInit+0x44>)
 8000ef4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ef8:	6593      	str	r3, [r2, #88]	; 0x58
 8000efa:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <HAL_MspInit+0x44>)
 8000efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f02:	603b      	str	r3, [r7, #0]
 8000f04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f06:	bf00      	nop
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	40021000 	.word	0x40021000

08000f18 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b08a      	sub	sp, #40	; 0x28
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f20:	f107 0314 	add.w	r3, r7, #20
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
 8000f2c:	60da      	str	r2, [r3, #12]
 8000f2e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a15      	ldr	r2, [pc, #84]	; (8000f8c <HAL_ADC_MspInit+0x74>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d124      	bne.n	8000f84 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f3a:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <HAL_ADC_MspInit+0x78>)
 8000f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f3e:	4a14      	ldr	r2, [pc, #80]	; (8000f90 <HAL_ADC_MspInit+0x78>)
 8000f40:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000f44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f46:	4b12      	ldr	r3, [pc, #72]	; (8000f90 <HAL_ADC_MspInit+0x78>)
 8000f48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000f4e:	613b      	str	r3, [r7, #16]
 8000f50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f52:	4b0f      	ldr	r3, [pc, #60]	; (8000f90 <HAL_ADC_MspInit+0x78>)
 8000f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f56:	4a0e      	ldr	r2, [pc, #56]	; (8000f90 <HAL_ADC_MspInit+0x78>)
 8000f58:	f043 0301 	orr.w	r3, r3, #1
 8000f5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f5e:	4b0c      	ldr	r3, [pc, #48]	; (8000f90 <HAL_ADC_MspInit+0x78>)
 8000f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f62:	f003 0301 	and.w	r3, r3, #1
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f6e:	230b      	movs	r3, #11
 8000f70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f76:	f107 0314 	add.w	r3, r7, #20
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f80:	f001 faa4 	bl	80024cc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f84:	bf00      	nop
 8000f86:	3728      	adds	r7, #40	; 0x28
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	50040000 	.word	0x50040000
 8000f90:	40021000 	.word	0x40021000

08000f94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a0d      	ldr	r2, [pc, #52]	; (8000fd8 <HAL_TIM_Base_MspInit+0x44>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d113      	bne.n	8000fce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000fa6:	4b0d      	ldr	r3, [pc, #52]	; (8000fdc <HAL_TIM_Base_MspInit+0x48>)
 8000fa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000faa:	4a0c      	ldr	r2, [pc, #48]	; (8000fdc <HAL_TIM_Base_MspInit+0x48>)
 8000fac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fb0:	6613      	str	r3, [r2, #96]	; 0x60
 8000fb2:	4b0a      	ldr	r3, [pc, #40]	; (8000fdc <HAL_TIM_Base_MspInit+0x48>)
 8000fb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fba:	60fb      	str	r3, [r7, #12]
 8000fbc:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	201a      	movs	r0, #26
 8000fc4:	f001 fa4b 	bl	800245e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000fc8:	201a      	movs	r0, #26
 8000fca:	f001 fa64 	bl	8002496 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000fce:	bf00      	nop
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40014800 	.word	0x40014800
 8000fdc:	40021000 	.word	0x40021000

08000fe0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b08a      	sub	sp, #40	; 0x28
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe8:	f107 0314 	add.w	r3, r7, #20
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
 8000ff6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a17      	ldr	r2, [pc, #92]	; (800105c <HAL_UART_MspInit+0x7c>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d128      	bne.n	8001054 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001002:	4b17      	ldr	r3, [pc, #92]	; (8001060 <HAL_UART_MspInit+0x80>)
 8001004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001006:	4a16      	ldr	r2, [pc, #88]	; (8001060 <HAL_UART_MspInit+0x80>)
 8001008:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800100c:	6593      	str	r3, [r2, #88]	; 0x58
 800100e:	4b14      	ldr	r3, [pc, #80]	; (8001060 <HAL_UART_MspInit+0x80>)
 8001010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001016:	613b      	str	r3, [r7, #16]
 8001018:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800101a:	4b11      	ldr	r3, [pc, #68]	; (8001060 <HAL_UART_MspInit+0x80>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101e:	4a10      	ldr	r2, [pc, #64]	; (8001060 <HAL_UART_MspInit+0x80>)
 8001020:	f043 0301 	orr.w	r3, r3, #1
 8001024:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001026:	4b0e      	ldr	r3, [pc, #56]	; (8001060 <HAL_UART_MspInit+0x80>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800102a:	f003 0301 	and.w	r3, r3, #1
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001032:	230c      	movs	r3, #12
 8001034:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001036:	2302      	movs	r3, #2
 8001038:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103a:	2300      	movs	r3, #0
 800103c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103e:	2303      	movs	r3, #3
 8001040:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001042:	2307      	movs	r3, #7
 8001044:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001046:	f107 0314 	add.w	r3, r7, #20
 800104a:	4619      	mov	r1, r3
 800104c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001050:	f001 fa3c 	bl	80024cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001054:	bf00      	nop
 8001056:	3728      	adds	r7, #40	; 0x28
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40004400 	.word	0x40004400
 8001060:	40021000 	.word	0x40021000

08001064 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001068:	e7fe      	b.n	8001068 <NMI_Handler+0x4>

0800106a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800106a:	b480      	push	{r7}
 800106c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800106e:	e7fe      	b.n	800106e <HardFault_Handler+0x4>

08001070 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001074:	e7fe      	b.n	8001074 <MemManage_Handler+0x4>

08001076 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001076:	b480      	push	{r7}
 8001078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800107a:	e7fe      	b.n	800107a <BusFault_Handler+0x4>

0800107c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001080:	e7fe      	b.n	8001080 <UsageFault_Handler+0x4>

08001082 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001082:	b480      	push	{r7}
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr

08001090 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001094:	bf00      	nop
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr

0800109e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800109e:	b480      	push	{r7}
 80010a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010a2:	bf00      	nop
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010b0:	f000 f90e 	bl	80012d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80010bc:	2040      	movs	r0, #64	; 0x40
 80010be:	f001 fbc7 	bl	8002850 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80010cc:	4802      	ldr	r0, [pc, #8]	; (80010d8 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80010ce:	f002 ffab 	bl	8004028 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	200000a0 	.word	0x200000a0

080010dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80010e0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80010e4:	f001 fbb4 	bl	8002850 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80010e8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80010ec:	f001 fbb0 	bl	8002850 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80010f0:	bf00      	nop
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010fc:	4a14      	ldr	r2, [pc, #80]	; (8001150 <_sbrk+0x5c>)
 80010fe:	4b15      	ldr	r3, [pc, #84]	; (8001154 <_sbrk+0x60>)
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001108:	4b13      	ldr	r3, [pc, #76]	; (8001158 <_sbrk+0x64>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d102      	bne.n	8001116 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001110:	4b11      	ldr	r3, [pc, #68]	; (8001158 <_sbrk+0x64>)
 8001112:	4a12      	ldr	r2, [pc, #72]	; (800115c <_sbrk+0x68>)
 8001114:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001116:	4b10      	ldr	r3, [pc, #64]	; (8001158 <_sbrk+0x64>)
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4413      	add	r3, r2
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	429a      	cmp	r2, r3
 8001122:	d207      	bcs.n	8001134 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001124:	f003 fdc0 	bl	8004ca8 <__errno>
 8001128:	4603      	mov	r3, r0
 800112a:	220c      	movs	r2, #12
 800112c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800112e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001132:	e009      	b.n	8001148 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001134:	4b08      	ldr	r3, [pc, #32]	; (8001158 <_sbrk+0x64>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800113a:	4b07      	ldr	r3, [pc, #28]	; (8001158 <_sbrk+0x64>)
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4413      	add	r3, r2
 8001142:	4a05      	ldr	r2, [pc, #20]	; (8001158 <_sbrk+0x64>)
 8001144:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001146:	68fb      	ldr	r3, [r7, #12]
}
 8001148:	4618      	mov	r0, r3
 800114a:	3718      	adds	r7, #24
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20018000 	.word	0x20018000
 8001154:	00000400 	.word	0x00000400
 8001158:	20000090 	.word	0x20000090
 800115c:	200001f0 	.word	0x200001f0

08001160 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001164:	4b15      	ldr	r3, [pc, #84]	; (80011bc <SystemInit+0x5c>)
 8001166:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800116a:	4a14      	ldr	r2, [pc, #80]	; (80011bc <SystemInit+0x5c>)
 800116c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001170:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001174:	4b12      	ldr	r3, [pc, #72]	; (80011c0 <SystemInit+0x60>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a11      	ldr	r2, [pc, #68]	; (80011c0 <SystemInit+0x60>)
 800117a:	f043 0301 	orr.w	r3, r3, #1
 800117e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001180:	4b0f      	ldr	r3, [pc, #60]	; (80011c0 <SystemInit+0x60>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001186:	4b0e      	ldr	r3, [pc, #56]	; (80011c0 <SystemInit+0x60>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a0d      	ldr	r2, [pc, #52]	; (80011c0 <SystemInit+0x60>)
 800118c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001190:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001194:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001196:	4b0a      	ldr	r3, [pc, #40]	; (80011c0 <SystemInit+0x60>)
 8001198:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800119c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800119e:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <SystemInit+0x60>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a07      	ldr	r2, [pc, #28]	; (80011c0 <SystemInit+0x60>)
 80011a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011a8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80011aa:	4b05      	ldr	r3, [pc, #20]	; (80011c0 <SystemInit+0x60>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	619a      	str	r2, [r3, #24]
}
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	e000ed00 	.word	0xe000ed00
 80011c0:	40021000 	.word	0x40021000

080011c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80011c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011fc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011c8:	f7ff ffca 	bl	8001160 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80011cc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80011ce:	e003      	b.n	80011d8 <LoopCopyDataInit>

080011d0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80011d0:	4b0b      	ldr	r3, [pc, #44]	; (8001200 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80011d2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80011d4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80011d6:	3104      	adds	r1, #4

080011d8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80011d8:	480a      	ldr	r0, [pc, #40]	; (8001204 <LoopForever+0xa>)
	ldr	r3, =_edata
 80011da:	4b0b      	ldr	r3, [pc, #44]	; (8001208 <LoopForever+0xe>)
	adds	r2, r0, r1
 80011dc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80011de:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80011e0:	d3f6      	bcc.n	80011d0 <CopyDataInit>
	ldr	r2, =_sbss
 80011e2:	4a0a      	ldr	r2, [pc, #40]	; (800120c <LoopForever+0x12>)
	b	LoopFillZerobss
 80011e4:	e002      	b.n	80011ec <LoopFillZerobss>

080011e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80011e6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80011e8:	f842 3b04 	str.w	r3, [r2], #4

080011ec <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80011ec:	4b08      	ldr	r3, [pc, #32]	; (8001210 <LoopForever+0x16>)
	cmp	r2, r3
 80011ee:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80011f0:	d3f9      	bcc.n	80011e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011f2:	f003 fd5f 	bl	8004cb4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011f6:	f7ff fb83 	bl	8000900 <main>

080011fa <LoopForever>:

LoopForever:
    b LoopForever
 80011fa:	e7fe      	b.n	80011fa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80011fc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001200:	0800563c 	.word	0x0800563c
	ldr	r0, =_sdata
 8001204:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001208:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 800120c:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8001210:	200001ec 	.word	0x200001ec

08001214 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001214:	e7fe      	b.n	8001214 <ADC1_2_IRQHandler>
	...

08001218 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800121e:	2300      	movs	r3, #0
 8001220:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001222:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <HAL_Init+0x3c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a0b      	ldr	r2, [pc, #44]	; (8001254 <HAL_Init+0x3c>)
 8001228:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800122c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800122e:	2003      	movs	r0, #3
 8001230:	f001 f90a 	bl	8002448 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001234:	2000      	movs	r0, #0
 8001236:	f000 f80f 	bl	8001258 <HAL_InitTick>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d002      	beq.n	8001246 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	71fb      	strb	r3, [r7, #7]
 8001244:	e001      	b.n	800124a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001246:	f7ff fe43 	bl	8000ed0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800124a:	79fb      	ldrb	r3, [r7, #7]
}
 800124c:	4618      	mov	r0, r3
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40022000 	.word	0x40022000

08001258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001260:	2300      	movs	r3, #0
 8001262:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001264:	4b17      	ldr	r3, [pc, #92]	; (80012c4 <HAL_InitTick+0x6c>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d023      	beq.n	80012b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800126c:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <HAL_InitTick+0x70>)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	4b14      	ldr	r3, [pc, #80]	; (80012c4 <HAL_InitTick+0x6c>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	4619      	mov	r1, r3
 8001276:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800127a:	fbb3 f3f1 	udiv	r3, r3, r1
 800127e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001282:	4618      	mov	r0, r3
 8001284:	f001 f915 	bl	80024b2 <HAL_SYSTICK_Config>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d10f      	bne.n	80012ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2b0f      	cmp	r3, #15
 8001292:	d809      	bhi.n	80012a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001294:	2200      	movs	r2, #0
 8001296:	6879      	ldr	r1, [r7, #4]
 8001298:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800129c:	f001 f8df 	bl	800245e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012a0:	4a0a      	ldr	r2, [pc, #40]	; (80012cc <HAL_InitTick+0x74>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6013      	str	r3, [r2, #0]
 80012a6:	e007      	b.n	80012b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	73fb      	strb	r3, [r7, #15]
 80012ac:	e004      	b.n	80012b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	73fb      	strb	r3, [r7, #15]
 80012b2:	e001      	b.n	80012b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80012b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000008 	.word	0x20000008
 80012c8:	20000000 	.word	0x20000000
 80012cc:	20000004 	.word	0x20000004

080012d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012d4:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <HAL_IncTick+0x20>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	461a      	mov	r2, r3
 80012da:	4b06      	ldr	r3, [pc, #24]	; (80012f4 <HAL_IncTick+0x24>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4413      	add	r3, r2
 80012e0:	4a04      	ldr	r2, [pc, #16]	; (80012f4 <HAL_IncTick+0x24>)
 80012e2:	6013      	str	r3, [r2, #0]
}
 80012e4:	bf00      	nop
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	20000008 	.word	0x20000008
 80012f4:	200001d8 	.word	0x200001d8

080012f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  return uwTick;
 80012fc:	4b03      	ldr	r3, [pc, #12]	; (800130c <HAL_GetTick+0x14>)
 80012fe:	681b      	ldr	r3, [r3, #0]
}
 8001300:	4618      	mov	r0, r3
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	200001d8 	.word	0x200001d8

08001310 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001318:	f7ff ffee 	bl	80012f8 <HAL_GetTick>
 800131c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001328:	d005      	beq.n	8001336 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800132a:	4b0a      	ldr	r3, [pc, #40]	; (8001354 <HAL_Delay+0x44>)
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	461a      	mov	r2, r3
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	4413      	add	r3, r2
 8001334:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001336:	bf00      	nop
 8001338:	f7ff ffde 	bl	80012f8 <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	429a      	cmp	r2, r3
 8001346:	d8f7      	bhi.n	8001338 <HAL_Delay+0x28>
  {
  }
}
 8001348:	bf00      	nop
 800134a:	bf00      	nop
 800134c:	3710      	adds	r7, #16
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	20000008 	.word	0x20000008

08001358 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	431a      	orrs	r2, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	609a      	str	r2, [r3, #8]
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr

0800137e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800137e:	b480      	push	{r7}
 8001380:	b083      	sub	sp, #12
 8001382:	af00      	add	r7, sp, #0
 8001384:	6078      	str	r0, [r7, #4]
 8001386:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	431a      	orrs	r2, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	609a      	str	r2, [r3, #8]
}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b087      	sub	sp, #28
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	607a      	str	r2, [r7, #4]
 80013cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	3360      	adds	r3, #96	; 0x60
 80013d2:	461a      	mov	r2, r3
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	4413      	add	r3, r2
 80013da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4b08      	ldr	r3, [pc, #32]	; (8001404 <LL_ADC_SetOffset+0x44>)
 80013e2:	4013      	ands	r3, r2
 80013e4:	687a      	ldr	r2, [r7, #4]
 80013e6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80013ea:	683a      	ldr	r2, [r7, #0]
 80013ec:	430a      	orrs	r2, r1
 80013ee:	4313      	orrs	r3, r2
 80013f0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80013f8:	bf00      	nop
 80013fa:	371c      	adds	r7, #28
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	03fff000 	.word	0x03fff000

08001408 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	3360      	adds	r3, #96	; 0x60
 8001416:	461a      	mov	r2, r3
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	4413      	add	r3, r2
 800141e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001428:	4618      	mov	r0, r3
 800142a:	3714      	adds	r7, #20
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001434:	b480      	push	{r7}
 8001436:	b087      	sub	sp, #28
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	3360      	adds	r3, #96	; 0x60
 8001444:	461a      	mov	r2, r3
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4413      	add	r3, r2
 800144c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	431a      	orrs	r2, r3
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800145e:	bf00      	nop
 8001460:	371c      	adds	r7, #28
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr

0800146a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800146a:	b480      	push	{r7}
 800146c:	b087      	sub	sp, #28
 800146e:	af00      	add	r7, sp, #0
 8001470:	60f8      	str	r0, [r7, #12]
 8001472:	60b9      	str	r1, [r7, #8]
 8001474:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	3330      	adds	r3, #48	; 0x30
 800147a:	461a      	mov	r2, r3
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	0a1b      	lsrs	r3, r3, #8
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	f003 030c 	and.w	r3, r3, #12
 8001486:	4413      	add	r3, r2
 8001488:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	f003 031f 	and.w	r3, r3, #31
 8001494:	211f      	movs	r1, #31
 8001496:	fa01 f303 	lsl.w	r3, r1, r3
 800149a:	43db      	mvns	r3, r3
 800149c:	401a      	ands	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	0e9b      	lsrs	r3, r3, #26
 80014a2:	f003 011f 	and.w	r1, r3, #31
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	f003 031f 	and.w	r3, r3, #31
 80014ac:	fa01 f303 	lsl.w	r3, r1, r3
 80014b0:	431a      	orrs	r2, r3
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80014b6:	bf00      	nop
 80014b8:	371c      	adds	r7, #28
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b087      	sub	sp, #28
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	60f8      	str	r0, [r7, #12]
 80014ca:	60b9      	str	r1, [r7, #8]
 80014cc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	3314      	adds	r3, #20
 80014d2:	461a      	mov	r2, r3
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	0e5b      	lsrs	r3, r3, #25
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	f003 0304 	and.w	r3, r3, #4
 80014de:	4413      	add	r3, r2
 80014e0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	0d1b      	lsrs	r3, r3, #20
 80014ea:	f003 031f 	and.w	r3, r3, #31
 80014ee:	2107      	movs	r1, #7
 80014f0:	fa01 f303 	lsl.w	r3, r1, r3
 80014f4:	43db      	mvns	r3, r3
 80014f6:	401a      	ands	r2, r3
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	0d1b      	lsrs	r3, r3, #20
 80014fc:	f003 031f 	and.w	r3, r3, #31
 8001500:	6879      	ldr	r1, [r7, #4]
 8001502:	fa01 f303 	lsl.w	r3, r1, r3
 8001506:	431a      	orrs	r2, r3
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800150c:	bf00      	nop
 800150e:	371c      	adds	r7, #28
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001518:	b480      	push	{r7}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001530:	43db      	mvns	r3, r3
 8001532:	401a      	ands	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f003 0318 	and.w	r3, r3, #24
 800153a:	4908      	ldr	r1, [pc, #32]	; (800155c <LL_ADC_SetChannelSingleDiff+0x44>)
 800153c:	40d9      	lsrs	r1, r3
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	400b      	ands	r3, r1
 8001542:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001546:	431a      	orrs	r2, r3
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800154e:	bf00      	nop
 8001550:	3714      	adds	r7, #20
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	0007ffff 	.word	0x0007ffff

08001560 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001570:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	6093      	str	r3, [r2, #8]
}
 8001578:	bf00      	nop
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001594:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001598:	d101      	bne.n	800159e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800159a:	2301      	movs	r3, #1
 800159c:	e000      	b.n	80015a0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800159e:	2300      	movs	r3, #0
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr

080015ac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80015bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015c0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80015e8:	d101      	bne.n	80015ee <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80015ea:	2301      	movs	r3, #1
 80015ec:	e000      	b.n	80015f0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80015ee:	2300      	movs	r3, #0
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	370c      	adds	r7, #12
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr

080015fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	2b01      	cmp	r3, #1
 800160e:	d101      	bne.n	8001614 <LL_ADC_IsEnabled+0x18>
 8001610:	2301      	movs	r3, #1
 8001612:	e000      	b.n	8001616 <LL_ADC_IsEnabled+0x1a>
 8001614:	2300      	movs	r3, #0
}
 8001616:	4618      	mov	r0, r3
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr

08001622 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001622:	b480      	push	{r7}
 8001624:	b083      	sub	sp, #12
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	f003 0304 	and.w	r3, r3, #4
 8001632:	2b04      	cmp	r3, #4
 8001634:	d101      	bne.n	800163a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001636:	2301      	movs	r3, #1
 8001638:	e000      	b.n	800163c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800163a:	2300      	movs	r3, #0
}
 800163c:	4618      	mov	r0, r3
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	f003 0308 	and.w	r3, r3, #8
 8001658:	2b08      	cmp	r3, #8
 800165a:	d101      	bne.n	8001660 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800165c:	2301      	movs	r3, #1
 800165e:	e000      	b.n	8001662 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001660:	2300      	movs	r3, #0
}
 8001662:	4618      	mov	r0, r3
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
	...

08001670 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b089      	sub	sp, #36	; 0x24
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001678:	2300      	movs	r3, #0
 800167a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800167c:	2300      	movs	r3, #0
 800167e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d101      	bne.n	800168a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e136      	b.n	80018f8 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	691b      	ldr	r3, [r3, #16]
 800168e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001694:	2b00      	cmp	r3, #0
 8001696:	d109      	bne.n	80016ac <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f7ff fc3d 	bl	8000f18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2200      	movs	r2, #0
 80016a2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2200      	movs	r2, #0
 80016a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff ff67 	bl	8001584 <LL_ADC_IsDeepPowerDownEnabled>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d004      	beq.n	80016c6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff ff4d 	bl	8001560 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff ff82 	bl	80015d4 <LL_ADC_IsInternalRegulatorEnabled>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d115      	bne.n	8001702 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff ff66 	bl	80015ac <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80016e0:	4b87      	ldr	r3, [pc, #540]	; (8001900 <HAL_ADC_Init+0x290>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	099b      	lsrs	r3, r3, #6
 80016e6:	4a87      	ldr	r2, [pc, #540]	; (8001904 <HAL_ADC_Init+0x294>)
 80016e8:	fba2 2303 	umull	r2, r3, r2, r3
 80016ec:	099b      	lsrs	r3, r3, #6
 80016ee:	3301      	adds	r3, #1
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80016f4:	e002      	b.n	80016fc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	3b01      	subs	r3, #1
 80016fa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d1f9      	bne.n	80016f6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff ff64 	bl	80015d4 <LL_ADC_IsInternalRegulatorEnabled>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d10d      	bne.n	800172e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001716:	f043 0210 	orr.w	r2, r3, #16
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001722:	f043 0201 	orr.w	r2, r3, #1
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff ff75 	bl	8001622 <LL_ADC_REG_IsConversionOngoing>
 8001738:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800173e:	f003 0310 	and.w	r3, r3, #16
 8001742:	2b00      	cmp	r3, #0
 8001744:	f040 80cf 	bne.w	80018e6 <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	2b00      	cmp	r3, #0
 800174c:	f040 80cb 	bne.w	80018e6 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001754:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001758:	f043 0202 	orr.w	r2, r3, #2
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff ff49 	bl	80015fc <LL_ADC_IsEnabled>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d115      	bne.n	800179c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001770:	4865      	ldr	r0, [pc, #404]	; (8001908 <HAL_ADC_Init+0x298>)
 8001772:	f7ff ff43 	bl	80015fc <LL_ADC_IsEnabled>
 8001776:	4604      	mov	r4, r0
 8001778:	4864      	ldr	r0, [pc, #400]	; (800190c <HAL_ADC_Init+0x29c>)
 800177a:	f7ff ff3f 	bl	80015fc <LL_ADC_IsEnabled>
 800177e:	4603      	mov	r3, r0
 8001780:	431c      	orrs	r4, r3
 8001782:	4863      	ldr	r0, [pc, #396]	; (8001910 <HAL_ADC_Init+0x2a0>)
 8001784:	f7ff ff3a 	bl	80015fc <LL_ADC_IsEnabled>
 8001788:	4603      	mov	r3, r0
 800178a:	4323      	orrs	r3, r4
 800178c:	2b00      	cmp	r3, #0
 800178e:	d105      	bne.n	800179c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	4619      	mov	r1, r3
 8001796:	485f      	ldr	r0, [pc, #380]	; (8001914 <HAL_ADC_Init+0x2a4>)
 8001798:	f7ff fdde 	bl	8001358 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	7e5b      	ldrb	r3, [r3, #25]
 80017a0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80017a6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80017ac:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80017b2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017ba:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80017bc:	4313      	orrs	r3, r2
 80017be:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d106      	bne.n	80017d8 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ce:	3b01      	subs	r3, #1
 80017d0:	045b      	lsls	r3, r3, #17
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d009      	beq.n	80017f4 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ec:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80017ee:	69ba      	ldr	r2, [r7, #24]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	68da      	ldr	r2, [r3, #12]
 80017fa:	4b47      	ldr	r3, [pc, #284]	; (8001918 <HAL_ADC_Init+0x2a8>)
 80017fc:	4013      	ands	r3, r2
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	6812      	ldr	r2, [r2, #0]
 8001802:	69b9      	ldr	r1, [r7, #24]
 8001804:	430b      	orrs	r3, r1
 8001806:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff ff08 	bl	8001622 <LL_ADC_REG_IsConversionOngoing>
 8001812:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff ff15 	bl	8001648 <LL_ADC_INJ_IsConversionOngoing>
 800181e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d13d      	bne.n	80018a2 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d13a      	bne.n	80018a2 <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001830:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001838:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800183a:	4313      	orrs	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001848:	f023 0302 	bic.w	r3, r3, #2
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	6812      	ldr	r2, [r2, #0]
 8001850:	69b9      	ldr	r1, [r7, #24]
 8001852:	430b      	orrs	r3, r1
 8001854:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800185c:	2b01      	cmp	r3, #1
 800185e:	d118      	bne.n	8001892 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800186a:	f023 0304 	bic.w	r3, r3, #4
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001876:	4311      	orrs	r1, r2
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800187c:	4311      	orrs	r1, r2
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001882:	430a      	orrs	r2, r1
 8001884:	431a      	orrs	r2, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f042 0201 	orr.w	r2, r2, #1
 800188e:	611a      	str	r2, [r3, #16]
 8001890:	e007      	b.n	80018a2 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	691a      	ldr	r2, [r3, #16]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f022 0201 	bic.w	r2, r2, #1
 80018a0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	691b      	ldr	r3, [r3, #16]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d10c      	bne.n	80018c4 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b0:	f023 010f 	bic.w	r1, r3, #15
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	69db      	ldr	r3, [r3, #28]
 80018b8:	1e5a      	subs	r2, r3, #1
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	430a      	orrs	r2, r1
 80018c0:	631a      	str	r2, [r3, #48]	; 0x30
 80018c2:	e007      	b.n	80018d4 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f022 020f 	bic.w	r2, r2, #15
 80018d2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018d8:	f023 0303 	bic.w	r3, r3, #3
 80018dc:	f043 0201 	orr.w	r2, r3, #1
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	655a      	str	r2, [r3, #84]	; 0x54
 80018e4:	e007      	b.n	80018f6 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018ea:	f043 0210 	orr.w	r2, r3, #16
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80018f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3724      	adds	r7, #36	; 0x24
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd90      	pop	{r4, r7, pc}
 8001900:	20000000 	.word	0x20000000
 8001904:	053e2d63 	.word	0x053e2d63
 8001908:	50040000 	.word	0x50040000
 800190c:	50040100 	.word	0x50040100
 8001910:	50040200 	.word	0x50040200
 8001914:	50040300 	.word	0x50040300
 8001918:	fff0c007 	.word	0xfff0c007

0800191c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b0b6      	sub	sp, #216	; 0xd8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001926:	2300      	movs	r3, #0
 8001928:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001936:	2b01      	cmp	r3, #1
 8001938:	d101      	bne.n	800193e <HAL_ADC_ConfigChannel+0x22>
 800193a:	2302      	movs	r3, #2
 800193c:	e3c7      	b.n	80020ce <HAL_ADC_ConfigChannel+0x7b2>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2201      	movs	r2, #1
 8001942:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff fe69 	bl	8001622 <LL_ADC_REG_IsConversionOngoing>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	f040 83a8 	bne.w	80020a8 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	2b05      	cmp	r3, #5
 800195e:	d824      	bhi.n	80019aa <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	3b02      	subs	r3, #2
 8001966:	2b03      	cmp	r3, #3
 8001968:	d81b      	bhi.n	80019a2 <HAL_ADC_ConfigChannel+0x86>
 800196a:	a201      	add	r2, pc, #4	; (adr r2, 8001970 <HAL_ADC_ConfigChannel+0x54>)
 800196c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001970:	08001981 	.word	0x08001981
 8001974:	08001989 	.word	0x08001989
 8001978:	08001991 	.word	0x08001991
 800197c:	08001999 	.word	0x08001999
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	220c      	movs	r2, #12
 8001984:	605a      	str	r2, [r3, #4]
          break;
 8001986:	e011      	b.n	80019ac <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	2212      	movs	r2, #18
 800198c:	605a      	str	r2, [r3, #4]
          break;
 800198e:	e00d      	b.n	80019ac <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	2218      	movs	r2, #24
 8001994:	605a      	str	r2, [r3, #4]
          break;
 8001996:	e009      	b.n	80019ac <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800199e:	605a      	str	r2, [r3, #4]
          break;
 80019a0:	e004      	b.n	80019ac <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	2206      	movs	r2, #6
 80019a6:	605a      	str	r2, [r3, #4]
          break;
 80019a8:	e000      	b.n	80019ac <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80019aa:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6818      	ldr	r0, [r3, #0]
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	6859      	ldr	r1, [r3, #4]
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	461a      	mov	r2, r3
 80019ba:	f7ff fd56 	bl	800146a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff fe2d 	bl	8001622 <LL_ADC_REG_IsConversionOngoing>
 80019c8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff fe39 	bl	8001648 <LL_ADC_INJ_IsConversionOngoing>
 80019d6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80019da:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f040 81a6 	bne.w	8001d30 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80019e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f040 81a1 	bne.w	8001d30 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6818      	ldr	r0, [r3, #0]
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	6819      	ldr	r1, [r3, #0]
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	461a      	mov	r2, r3
 80019fc:	f7ff fd61 	bl	80014c2 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	695a      	ldr	r2, [r3, #20]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	08db      	lsrs	r3, r3, #3
 8001a0c:	f003 0303 	and.w	r3, r3, #3
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	2b04      	cmp	r3, #4
 8001a20:	d00a      	beq.n	8001a38 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6818      	ldr	r0, [r3, #0]
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	6919      	ldr	r1, [r3, #16]
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001a32:	f7ff fcc5 	bl	80013c0 <LL_ADC_SetOffset>
 8001a36:	e17b      	b.n	8001d30 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7ff fce2 	bl	8001408 <LL_ADC_GetOffsetChannel>
 8001a44:	4603      	mov	r3, r0
 8001a46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d10a      	bne.n	8001a64 <HAL_ADC_ConfigChannel+0x148>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2100      	movs	r1, #0
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff fcd7 	bl	8001408 <LL_ADC_GetOffsetChannel>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	0e9b      	lsrs	r3, r3, #26
 8001a5e:	f003 021f 	and.w	r2, r3, #31
 8001a62:	e01e      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x186>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2100      	movs	r1, #0
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff fccc 	bl	8001408 <LL_ADC_GetOffsetChannel>
 8001a70:	4603      	mov	r3, r0
 8001a72:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a76:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001a7a:	fa93 f3a3 	rbit	r3, r3
 8001a7e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001a86:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001a8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d101      	bne.n	8001a96 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8001a92:	2320      	movs	r3, #32
 8001a94:	e004      	b.n	8001aa0 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8001a96:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001a9a:	fab3 f383 	clz	r3, r3
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d105      	bne.n	8001aba <HAL_ADC_ConfigChannel+0x19e>
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	0e9b      	lsrs	r3, r3, #26
 8001ab4:	f003 031f 	and.w	r3, r3, #31
 8001ab8:	e018      	b.n	8001aec <HAL_ADC_ConfigChannel+0x1d0>
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001ac6:	fa93 f3a3 	rbit	r3, r3
 8001aca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001ace:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001ad2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001ad6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d101      	bne.n	8001ae2 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8001ade:	2320      	movs	r3, #32
 8001ae0:	e004      	b.n	8001aec <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8001ae2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001ae6:	fab3 f383 	clz	r3, r3
 8001aea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d106      	bne.n	8001afe <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2200      	movs	r2, #0
 8001af6:	2100      	movs	r1, #0
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff fc9b 	bl	8001434 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2101      	movs	r1, #1
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff fc7f 	bl	8001408 <LL_ADC_GetOffsetChannel>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d10a      	bne.n	8001b2a <HAL_ADC_ConfigChannel+0x20e>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2101      	movs	r1, #1
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff fc74 	bl	8001408 <LL_ADC_GetOffsetChannel>
 8001b20:	4603      	mov	r3, r0
 8001b22:	0e9b      	lsrs	r3, r3, #26
 8001b24:	f003 021f 	and.w	r2, r3, #31
 8001b28:	e01e      	b.n	8001b68 <HAL_ADC_ConfigChannel+0x24c>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2101      	movs	r1, #1
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff fc69 	bl	8001408 <LL_ADC_GetOffsetChannel>
 8001b36:	4603      	mov	r3, r0
 8001b38:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b3c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001b40:	fa93 f3a3 	rbit	r3, r3
 8001b44:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001b48:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001b4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001b50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d101      	bne.n	8001b5c <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8001b58:	2320      	movs	r3, #32
 8001b5a:	e004      	b.n	8001b66 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8001b5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001b60:	fab3 f383 	clz	r3, r3
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d105      	bne.n	8001b80 <HAL_ADC_ConfigChannel+0x264>
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	0e9b      	lsrs	r3, r3, #26
 8001b7a:	f003 031f 	and.w	r3, r3, #31
 8001b7e:	e018      	b.n	8001bb2 <HAL_ADC_ConfigChannel+0x296>
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b88:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001b8c:	fa93 f3a3 	rbit	r3, r3
 8001b90:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001b94:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001b98:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001b9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d101      	bne.n	8001ba8 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8001ba4:	2320      	movs	r3, #32
 8001ba6:	e004      	b.n	8001bb2 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8001ba8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001bac:	fab3 f383 	clz	r3, r3
 8001bb0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d106      	bne.n	8001bc4 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff fc38 	bl	8001434 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2102      	movs	r1, #2
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff fc1c 	bl	8001408 <LL_ADC_GetOffsetChannel>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d10a      	bne.n	8001bf0 <HAL_ADC_ConfigChannel+0x2d4>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2102      	movs	r1, #2
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff fc11 	bl	8001408 <LL_ADC_GetOffsetChannel>
 8001be6:	4603      	mov	r3, r0
 8001be8:	0e9b      	lsrs	r3, r3, #26
 8001bea:	f003 021f 	and.w	r2, r3, #31
 8001bee:	e01e      	b.n	8001c2e <HAL_ADC_ConfigChannel+0x312>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2102      	movs	r1, #2
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff fc06 	bl	8001408 <LL_ADC_GetOffsetChannel>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c02:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001c06:	fa93 f3a3 	rbit	r3, r3
 8001c0a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001c0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001c12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001c16:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8001c1e:	2320      	movs	r3, #32
 8001c20:	e004      	b.n	8001c2c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8001c22:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c26:	fab3 f383 	clz	r3, r3
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d105      	bne.n	8001c46 <HAL_ADC_ConfigChannel+0x32a>
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	0e9b      	lsrs	r3, r3, #26
 8001c40:	f003 031f 	and.w	r3, r3, #31
 8001c44:	e016      	b.n	8001c74 <HAL_ADC_ConfigChannel+0x358>
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001c52:	fa93 f3a3 	rbit	r3, r3
 8001c56:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001c58:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c5a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001c5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d101      	bne.n	8001c6a <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8001c66:	2320      	movs	r3, #32
 8001c68:	e004      	b.n	8001c74 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8001c6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001c6e:	fab3 f383 	clz	r3, r3
 8001c72:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d106      	bne.n	8001c86 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	2102      	movs	r1, #2
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff fbd7 	bl	8001434 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2103      	movs	r1, #3
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff fbbb 	bl	8001408 <LL_ADC_GetOffsetChannel>
 8001c92:	4603      	mov	r3, r0
 8001c94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d10a      	bne.n	8001cb2 <HAL_ADC_ConfigChannel+0x396>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2103      	movs	r1, #3
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff fbb0 	bl	8001408 <LL_ADC_GetOffsetChannel>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	0e9b      	lsrs	r3, r3, #26
 8001cac:	f003 021f 	and.w	r2, r3, #31
 8001cb0:	e017      	b.n	8001ce2 <HAL_ADC_ConfigChannel+0x3c6>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2103      	movs	r1, #3
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff fba5 	bl	8001408 <LL_ADC_GetOffsetChannel>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001cc4:	fa93 f3a3 	rbit	r3, r3
 8001cc8:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001cca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ccc:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001cce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d101      	bne.n	8001cd8 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8001cd4:	2320      	movs	r3, #32
 8001cd6:	e003      	b.n	8001ce0 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8001cd8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cda:	fab3 f383 	clz	r3, r3
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d105      	bne.n	8001cfa <HAL_ADC_ConfigChannel+0x3de>
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	0e9b      	lsrs	r3, r3, #26
 8001cf4:	f003 031f 	and.w	r3, r3, #31
 8001cf8:	e011      	b.n	8001d1e <HAL_ADC_ConfigChannel+0x402>
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d02:	fa93 f3a3 	rbit	r3, r3
 8001d06:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001d08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001d0a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001d0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d101      	bne.n	8001d16 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8001d12:	2320      	movs	r3, #32
 8001d14:	e003      	b.n	8001d1e <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8001d16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d18:	fab3 f383 	clz	r3, r3
 8001d1c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d106      	bne.n	8001d30 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2200      	movs	r2, #0
 8001d28:	2103      	movs	r1, #3
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff fb82 	bl	8001434 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff fc61 	bl	80015fc <LL_ADC_IsEnabled>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	f040 813f 	bne.w	8001fc0 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6818      	ldr	r0, [r3, #0]
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	6819      	ldr	r1, [r3, #0]
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	68db      	ldr	r3, [r3, #12]
 8001d4e:	461a      	mov	r2, r3
 8001d50:	f7ff fbe2 	bl	8001518 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	4a8e      	ldr	r2, [pc, #568]	; (8001f94 <HAL_ADC_ConfigChannel+0x678>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	f040 8130 	bne.w	8001fc0 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d10b      	bne.n	8001d88 <HAL_ADC_ConfigChannel+0x46c>
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	0e9b      	lsrs	r3, r3, #26
 8001d76:	3301      	adds	r3, #1
 8001d78:	f003 031f 	and.w	r3, r3, #31
 8001d7c:	2b09      	cmp	r3, #9
 8001d7e:	bf94      	ite	ls
 8001d80:	2301      	movls	r3, #1
 8001d82:	2300      	movhi	r3, #0
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	e019      	b.n	8001dbc <HAL_ADC_ConfigChannel+0x4a0>
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d90:	fa93 f3a3 	rbit	r3, r3
 8001d94:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001d96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d98:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001d9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8001da0:	2320      	movs	r3, #32
 8001da2:	e003      	b.n	8001dac <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8001da4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001da6:	fab3 f383 	clz	r3, r3
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	3301      	adds	r3, #1
 8001dae:	f003 031f 	and.w	r3, r3, #31
 8001db2:	2b09      	cmp	r3, #9
 8001db4:	bf94      	ite	ls
 8001db6:	2301      	movls	r3, #1
 8001db8:	2300      	movhi	r3, #0
 8001dba:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d079      	beq.n	8001eb4 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d107      	bne.n	8001ddc <HAL_ADC_ConfigChannel+0x4c0>
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	0e9b      	lsrs	r3, r3, #26
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	069b      	lsls	r3, r3, #26
 8001dd6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001dda:	e015      	b.n	8001e08 <HAL_ADC_ConfigChannel+0x4ec>
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001de4:	fa93 f3a3 	rbit	r3, r3
 8001de8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001dea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001dec:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001dee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d101      	bne.n	8001df8 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8001df4:	2320      	movs	r3, #32
 8001df6:	e003      	b.n	8001e00 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8001df8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001dfa:	fab3 f383 	clz	r3, r3
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	3301      	adds	r3, #1
 8001e02:	069b      	lsls	r3, r3, #26
 8001e04:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d109      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x50c>
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	0e9b      	lsrs	r3, r3, #26
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	f003 031f 	and.w	r3, r3, #31
 8001e20:	2101      	movs	r1, #1
 8001e22:	fa01 f303 	lsl.w	r3, r1, r3
 8001e26:	e017      	b.n	8001e58 <HAL_ADC_ConfigChannel+0x53c>
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e30:	fa93 f3a3 	rbit	r3, r3
 8001e34:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001e36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e38:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001e3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d101      	bne.n	8001e44 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8001e40:	2320      	movs	r3, #32
 8001e42:	e003      	b.n	8001e4c <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8001e44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e46:	fab3 f383 	clz	r3, r3
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	f003 031f 	and.w	r3, r3, #31
 8001e52:	2101      	movs	r1, #1
 8001e54:	fa01 f303 	lsl.w	r3, r1, r3
 8001e58:	ea42 0103 	orr.w	r1, r2, r3
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d10a      	bne.n	8001e7e <HAL_ADC_ConfigChannel+0x562>
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	0e9b      	lsrs	r3, r3, #26
 8001e6e:	3301      	adds	r3, #1
 8001e70:	f003 021f 	and.w	r2, r3, #31
 8001e74:	4613      	mov	r3, r2
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	4413      	add	r3, r2
 8001e7a:	051b      	lsls	r3, r3, #20
 8001e7c:	e018      	b.n	8001eb0 <HAL_ADC_ConfigChannel+0x594>
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e86:	fa93 f3a3 	rbit	r3, r3
 8001e8a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001e8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001e90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d101      	bne.n	8001e9a <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8001e96:	2320      	movs	r3, #32
 8001e98:	e003      	b.n	8001ea2 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8001e9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e9c:	fab3 f383 	clz	r3, r3
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	f003 021f 	and.w	r2, r3, #31
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	4413      	add	r3, r2
 8001eae:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001eb0:	430b      	orrs	r3, r1
 8001eb2:	e080      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d107      	bne.n	8001ed0 <HAL_ADC_ConfigChannel+0x5b4>
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	0e9b      	lsrs	r3, r3, #26
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	069b      	lsls	r3, r3, #26
 8001eca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ece:	e015      	b.n	8001efc <HAL_ADC_ConfigChannel+0x5e0>
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ed8:	fa93 f3a3 	rbit	r3, r3
 8001edc:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ee0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d101      	bne.n	8001eec <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8001ee8:	2320      	movs	r3, #32
 8001eea:	e003      	b.n	8001ef4 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8001eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eee:	fab3 f383 	clz	r3, r3
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	069b      	lsls	r3, r3, #26
 8001ef8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d109      	bne.n	8001f1c <HAL_ADC_ConfigChannel+0x600>
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	0e9b      	lsrs	r3, r3, #26
 8001f0e:	3301      	adds	r3, #1
 8001f10:	f003 031f 	and.w	r3, r3, #31
 8001f14:	2101      	movs	r1, #1
 8001f16:	fa01 f303 	lsl.w	r3, r1, r3
 8001f1a:	e017      	b.n	8001f4c <HAL_ADC_ConfigChannel+0x630>
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f22:	6a3b      	ldr	r3, [r7, #32]
 8001f24:	fa93 f3a3 	rbit	r3, r3
 8001f28:	61fb      	str	r3, [r7, #28]
  return result;
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d101      	bne.n	8001f38 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8001f34:	2320      	movs	r3, #32
 8001f36:	e003      	b.n	8001f40 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8001f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3a:	fab3 f383 	clz	r3, r3
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	3301      	adds	r3, #1
 8001f42:	f003 031f 	and.w	r3, r3, #31
 8001f46:	2101      	movs	r1, #1
 8001f48:	fa01 f303 	lsl.w	r3, r1, r3
 8001f4c:	ea42 0103 	orr.w	r1, r2, r3
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d10d      	bne.n	8001f78 <HAL_ADC_ConfigChannel+0x65c>
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	0e9b      	lsrs	r3, r3, #26
 8001f62:	3301      	adds	r3, #1
 8001f64:	f003 021f 	and.w	r2, r3, #31
 8001f68:	4613      	mov	r3, r2
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	4413      	add	r3, r2
 8001f6e:	3b1e      	subs	r3, #30
 8001f70:	051b      	lsls	r3, r3, #20
 8001f72:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f76:	e01d      	b.n	8001fb4 <HAL_ADC_ConfigChannel+0x698>
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	fa93 f3a3 	rbit	r3, r3
 8001f84:	613b      	str	r3, [r7, #16]
  return result;
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d103      	bne.n	8001f98 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8001f90:	2320      	movs	r3, #32
 8001f92:	e005      	b.n	8001fa0 <HAL_ADC_ConfigChannel+0x684>
 8001f94:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	fab3 f383 	clz	r3, r3
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	f003 021f 	and.w	r2, r3, #31
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	4413      	add	r3, r2
 8001fac:	3b1e      	subs	r3, #30
 8001fae:	051b      	lsls	r3, r3, #20
 8001fb0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fb4:	430b      	orrs	r3, r1
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	6892      	ldr	r2, [r2, #8]
 8001fba:	4619      	mov	r1, r3
 8001fbc:	f7ff fa81 	bl	80014c2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	4b44      	ldr	r3, [pc, #272]	; (80020d8 <HAL_ADC_ConfigChannel+0x7bc>)
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d07a      	beq.n	80020c2 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001fcc:	4843      	ldr	r0, [pc, #268]	; (80020dc <HAL_ADC_ConfigChannel+0x7c0>)
 8001fce:	f7ff f9e9 	bl	80013a4 <LL_ADC_GetCommonPathInternalCh>
 8001fd2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a41      	ldr	r2, [pc, #260]	; (80020e0 <HAL_ADC_ConfigChannel+0x7c4>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d12c      	bne.n	800203a <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001fe0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001fe4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d126      	bne.n	800203a <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a3c      	ldr	r2, [pc, #240]	; (80020e4 <HAL_ADC_ConfigChannel+0x7c8>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d004      	beq.n	8002000 <HAL_ADC_ConfigChannel+0x6e4>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a3b      	ldr	r2, [pc, #236]	; (80020e8 <HAL_ADC_ConfigChannel+0x7cc>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d15d      	bne.n	80020bc <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002000:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002004:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002008:	4619      	mov	r1, r3
 800200a:	4834      	ldr	r0, [pc, #208]	; (80020dc <HAL_ADC_ConfigChannel+0x7c0>)
 800200c:	f7ff f9b7 	bl	800137e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002010:	4b36      	ldr	r3, [pc, #216]	; (80020ec <HAL_ADC_ConfigChannel+0x7d0>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	099b      	lsrs	r3, r3, #6
 8002016:	4a36      	ldr	r2, [pc, #216]	; (80020f0 <HAL_ADC_ConfigChannel+0x7d4>)
 8002018:	fba2 2303 	umull	r2, r3, r2, r3
 800201c:	099b      	lsrs	r3, r3, #6
 800201e:	1c5a      	adds	r2, r3, #1
 8002020:	4613      	mov	r3, r2
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	4413      	add	r3, r2
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800202a:	e002      	b.n	8002032 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	3b01      	subs	r3, #1
 8002030:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d1f9      	bne.n	800202c <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002038:	e040      	b.n	80020bc <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a2d      	ldr	r2, [pc, #180]	; (80020f4 <HAL_ADC_ConfigChannel+0x7d8>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d118      	bne.n	8002076 <HAL_ADC_ConfigChannel+0x75a>
 8002044:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002048:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d112      	bne.n	8002076 <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a23      	ldr	r2, [pc, #140]	; (80020e4 <HAL_ADC_ConfigChannel+0x7c8>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d004      	beq.n	8002064 <HAL_ADC_ConfigChannel+0x748>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a22      	ldr	r2, [pc, #136]	; (80020e8 <HAL_ADC_ConfigChannel+0x7cc>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d12d      	bne.n	80020c0 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002064:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002068:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800206c:	4619      	mov	r1, r3
 800206e:	481b      	ldr	r0, [pc, #108]	; (80020dc <HAL_ADC_ConfigChannel+0x7c0>)
 8002070:	f7ff f985 	bl	800137e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002074:	e024      	b.n	80020c0 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a1f      	ldr	r2, [pc, #124]	; (80020f8 <HAL_ADC_ConfigChannel+0x7dc>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d120      	bne.n	80020c2 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002080:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002084:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002088:	2b00      	cmp	r3, #0
 800208a:	d11a      	bne.n	80020c2 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a14      	ldr	r2, [pc, #80]	; (80020e4 <HAL_ADC_ConfigChannel+0x7c8>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d115      	bne.n	80020c2 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002096:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800209a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800209e:	4619      	mov	r1, r3
 80020a0:	480e      	ldr	r0, [pc, #56]	; (80020dc <HAL_ADC_ConfigChannel+0x7c0>)
 80020a2:	f7ff f96c 	bl	800137e <LL_ADC_SetCommonPathInternalCh>
 80020a6:	e00c      	b.n	80020c2 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ac:	f043 0220 	orr.w	r2, r3, #32
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80020ba:	e002      	b.n	80020c2 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80020bc:	bf00      	nop
 80020be:	e000      	b.n	80020c2 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80020c0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80020ca:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	37d8      	adds	r7, #216	; 0xd8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	80080000 	.word	0x80080000
 80020dc:	50040300 	.word	0x50040300
 80020e0:	c7520000 	.word	0xc7520000
 80020e4:	50040000 	.word	0x50040000
 80020e8:	50040200 	.word	0x50040200
 80020ec:	20000000 	.word	0x20000000
 80020f0:	053e2d63 	.word	0x053e2d63
 80020f4:	cb840000 	.word	0xcb840000
 80020f8:	80000001 	.word	0x80000001

080020fc <LL_ADC_IsEnabled>:
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	2b01      	cmp	r3, #1
 800210e:	d101      	bne.n	8002114 <LL_ADC_IsEnabled+0x18>
 8002110:	2301      	movs	r3, #1
 8002112:	e000      	b.n	8002116 <LL_ADC_IsEnabled+0x1a>
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr

08002122 <LL_ADC_REG_IsConversionOngoing>:
{
 8002122:	b480      	push	{r7}
 8002124:	b083      	sub	sp, #12
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f003 0304 	and.w	r3, r3, #4
 8002132:	2b04      	cmp	r3, #4
 8002134:	d101      	bne.n	800213a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002136:	2301      	movs	r3, #1
 8002138:	e000      	b.n	800213c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800213a:	2300      	movs	r3, #0
}
 800213c:	4618      	mov	r0, r3
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002148:	b590      	push	{r4, r7, lr}
 800214a:	b09f      	sub	sp, #124	; 0x7c
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002152:	2300      	movs	r3, #0
 8002154:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800215e:	2b01      	cmp	r3, #1
 8002160:	d101      	bne.n	8002166 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002162:	2302      	movs	r3, #2
 8002164:	e093      	b.n	800228e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2201      	movs	r2, #1
 800216a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800216e:	2300      	movs	r3, #0
 8002170:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8002172:	2300      	movs	r3, #0
 8002174:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a47      	ldr	r2, [pc, #284]	; (8002298 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d102      	bne.n	8002186 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002180:	4b46      	ldr	r3, [pc, #280]	; (800229c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002182:	60bb      	str	r3, [r7, #8]
 8002184:	e001      	b.n	800218a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002186:	2300      	movs	r3, #0
 8002188:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d10b      	bne.n	80021a8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002194:	f043 0220 	orr.w	r2, r3, #32
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e072      	b.n	800228e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff ffb9 	bl	8002122 <LL_ADC_REG_IsConversionOngoing>
 80021b0:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7ff ffb3 	bl	8002122 <LL_ADC_REG_IsConversionOngoing>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d154      	bne.n	800226c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80021c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d151      	bne.n	800226c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80021c8:	4b35      	ldr	r3, [pc, #212]	; (80022a0 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80021ca:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d02c      	beq.n	800222e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80021d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	6859      	ldr	r1, [r3, #4]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80021e6:	035b      	lsls	r3, r3, #13
 80021e8:	430b      	orrs	r3, r1
 80021ea:	431a      	orrs	r2, r3
 80021ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021ee:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80021f0:	4829      	ldr	r0, [pc, #164]	; (8002298 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80021f2:	f7ff ff83 	bl	80020fc <LL_ADC_IsEnabled>
 80021f6:	4604      	mov	r4, r0
 80021f8:	4828      	ldr	r0, [pc, #160]	; (800229c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80021fa:	f7ff ff7f 	bl	80020fc <LL_ADC_IsEnabled>
 80021fe:	4603      	mov	r3, r0
 8002200:	431c      	orrs	r4, r3
 8002202:	4828      	ldr	r0, [pc, #160]	; (80022a4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002204:	f7ff ff7a 	bl	80020fc <LL_ADC_IsEnabled>
 8002208:	4603      	mov	r3, r0
 800220a:	4323      	orrs	r3, r4
 800220c:	2b00      	cmp	r3, #0
 800220e:	d137      	bne.n	8002280 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002210:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002218:	f023 030f 	bic.w	r3, r3, #15
 800221c:	683a      	ldr	r2, [r7, #0]
 800221e:	6811      	ldr	r1, [r2, #0]
 8002220:	683a      	ldr	r2, [r7, #0]
 8002222:	6892      	ldr	r2, [r2, #8]
 8002224:	430a      	orrs	r2, r1
 8002226:	431a      	orrs	r2, r3
 8002228:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800222a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800222c:	e028      	b.n	8002280 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800222e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002236:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002238:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800223a:	4817      	ldr	r0, [pc, #92]	; (8002298 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800223c:	f7ff ff5e 	bl	80020fc <LL_ADC_IsEnabled>
 8002240:	4604      	mov	r4, r0
 8002242:	4816      	ldr	r0, [pc, #88]	; (800229c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002244:	f7ff ff5a 	bl	80020fc <LL_ADC_IsEnabled>
 8002248:	4603      	mov	r3, r0
 800224a:	431c      	orrs	r4, r3
 800224c:	4815      	ldr	r0, [pc, #84]	; (80022a4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800224e:	f7ff ff55 	bl	80020fc <LL_ADC_IsEnabled>
 8002252:	4603      	mov	r3, r0
 8002254:	4323      	orrs	r3, r4
 8002256:	2b00      	cmp	r3, #0
 8002258:	d112      	bne.n	8002280 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800225a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002262:	f023 030f 	bic.w	r3, r3, #15
 8002266:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002268:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800226a:	e009      	b.n	8002280 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002270:	f043 0220 	orr.w	r2, r3, #32
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800227e:	e000      	b.n	8002282 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002280:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800228a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800228e:	4618      	mov	r0, r3
 8002290:	377c      	adds	r7, #124	; 0x7c
 8002292:	46bd      	mov	sp, r7
 8002294:	bd90      	pop	{r4, r7, pc}
 8002296:	bf00      	nop
 8002298:	50040000 	.word	0x50040000
 800229c:	50040100 	.word	0x50040100
 80022a0:	50040300 	.word	0x50040300
 80022a4:	50040200 	.word	0x50040200

080022a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b085      	sub	sp, #20
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f003 0307 	and.w	r3, r3, #7
 80022b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022b8:	4b0c      	ldr	r3, [pc, #48]	; (80022ec <__NVIC_SetPriorityGrouping+0x44>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022be:	68ba      	ldr	r2, [r7, #8]
 80022c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022c4:	4013      	ands	r3, r2
 80022c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022da:	4a04      	ldr	r2, [pc, #16]	; (80022ec <__NVIC_SetPriorityGrouping+0x44>)
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	60d3      	str	r3, [r2, #12]
}
 80022e0:	bf00      	nop
 80022e2:	3714      	adds	r7, #20
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr
 80022ec:	e000ed00 	.word	0xe000ed00

080022f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022f4:	4b04      	ldr	r3, [pc, #16]	; (8002308 <__NVIC_GetPriorityGrouping+0x18>)
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	0a1b      	lsrs	r3, r3, #8
 80022fa:	f003 0307 	and.w	r3, r3, #7
}
 80022fe:	4618      	mov	r0, r3
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	e000ed00 	.word	0xe000ed00

0800230c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	4603      	mov	r3, r0
 8002314:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231a:	2b00      	cmp	r3, #0
 800231c:	db0b      	blt.n	8002336 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800231e:	79fb      	ldrb	r3, [r7, #7]
 8002320:	f003 021f 	and.w	r2, r3, #31
 8002324:	4907      	ldr	r1, [pc, #28]	; (8002344 <__NVIC_EnableIRQ+0x38>)
 8002326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232a:	095b      	lsrs	r3, r3, #5
 800232c:	2001      	movs	r0, #1
 800232e:	fa00 f202 	lsl.w	r2, r0, r2
 8002332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002336:	bf00      	nop
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	e000e100 	.word	0xe000e100

08002348 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	4603      	mov	r3, r0
 8002350:	6039      	str	r1, [r7, #0]
 8002352:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002354:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002358:	2b00      	cmp	r3, #0
 800235a:	db0a      	blt.n	8002372 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	b2da      	uxtb	r2, r3
 8002360:	490c      	ldr	r1, [pc, #48]	; (8002394 <__NVIC_SetPriority+0x4c>)
 8002362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002366:	0112      	lsls	r2, r2, #4
 8002368:	b2d2      	uxtb	r2, r2
 800236a:	440b      	add	r3, r1
 800236c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002370:	e00a      	b.n	8002388 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	b2da      	uxtb	r2, r3
 8002376:	4908      	ldr	r1, [pc, #32]	; (8002398 <__NVIC_SetPriority+0x50>)
 8002378:	79fb      	ldrb	r3, [r7, #7]
 800237a:	f003 030f 	and.w	r3, r3, #15
 800237e:	3b04      	subs	r3, #4
 8002380:	0112      	lsls	r2, r2, #4
 8002382:	b2d2      	uxtb	r2, r2
 8002384:	440b      	add	r3, r1
 8002386:	761a      	strb	r2, [r3, #24]
}
 8002388:	bf00      	nop
 800238a:	370c      	adds	r7, #12
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr
 8002394:	e000e100 	.word	0xe000e100
 8002398:	e000ed00 	.word	0xe000ed00

0800239c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800239c:	b480      	push	{r7}
 800239e:	b089      	sub	sp, #36	; 0x24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f003 0307 	and.w	r3, r3, #7
 80023ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	f1c3 0307 	rsb	r3, r3, #7
 80023b6:	2b04      	cmp	r3, #4
 80023b8:	bf28      	it	cs
 80023ba:	2304      	movcs	r3, #4
 80023bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	3304      	adds	r3, #4
 80023c2:	2b06      	cmp	r3, #6
 80023c4:	d902      	bls.n	80023cc <NVIC_EncodePriority+0x30>
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	3b03      	subs	r3, #3
 80023ca:	e000      	b.n	80023ce <NVIC_EncodePriority+0x32>
 80023cc:	2300      	movs	r3, #0
 80023ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	fa02 f303 	lsl.w	r3, r2, r3
 80023da:	43da      	mvns	r2, r3
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	401a      	ands	r2, r3
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023e4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	fa01 f303 	lsl.w	r3, r1, r3
 80023ee:	43d9      	mvns	r1, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023f4:	4313      	orrs	r3, r2
         );
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3724      	adds	r7, #36	; 0x24
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
	...

08002404 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	3b01      	subs	r3, #1
 8002410:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002414:	d301      	bcc.n	800241a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002416:	2301      	movs	r3, #1
 8002418:	e00f      	b.n	800243a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800241a:	4a0a      	ldr	r2, [pc, #40]	; (8002444 <SysTick_Config+0x40>)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	3b01      	subs	r3, #1
 8002420:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002422:	210f      	movs	r1, #15
 8002424:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002428:	f7ff ff8e 	bl	8002348 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800242c:	4b05      	ldr	r3, [pc, #20]	; (8002444 <SysTick_Config+0x40>)
 800242e:	2200      	movs	r2, #0
 8002430:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002432:	4b04      	ldr	r3, [pc, #16]	; (8002444 <SysTick_Config+0x40>)
 8002434:	2207      	movs	r2, #7
 8002436:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	e000e010 	.word	0xe000e010

08002448 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	f7ff ff29 	bl	80022a8 <__NVIC_SetPriorityGrouping>
}
 8002456:	bf00      	nop
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b086      	sub	sp, #24
 8002462:	af00      	add	r7, sp, #0
 8002464:	4603      	mov	r3, r0
 8002466:	60b9      	str	r1, [r7, #8]
 8002468:	607a      	str	r2, [r7, #4]
 800246a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800246c:	2300      	movs	r3, #0
 800246e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002470:	f7ff ff3e 	bl	80022f0 <__NVIC_GetPriorityGrouping>
 8002474:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	68b9      	ldr	r1, [r7, #8]
 800247a:	6978      	ldr	r0, [r7, #20]
 800247c:	f7ff ff8e 	bl	800239c <NVIC_EncodePriority>
 8002480:	4602      	mov	r2, r0
 8002482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002486:	4611      	mov	r1, r2
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff ff5d 	bl	8002348 <__NVIC_SetPriority>
}
 800248e:	bf00      	nop
 8002490:	3718      	adds	r7, #24
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	b082      	sub	sp, #8
 800249a:	af00      	add	r7, sp, #0
 800249c:	4603      	mov	r3, r0
 800249e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff ff31 	bl	800230c <__NVIC_EnableIRQ>
}
 80024aa:	bf00      	nop
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}

080024b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024b2:	b580      	push	{r7, lr}
 80024b4:	b082      	sub	sp, #8
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f7ff ffa2 	bl	8002404 <SysTick_Config>
 80024c0:	4603      	mov	r3, r0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b087      	sub	sp, #28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024d6:	2300      	movs	r3, #0
 80024d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024da:	e17f      	b.n	80027dc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	2101      	movs	r1, #1
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	fa01 f303 	lsl.w	r3, r1, r3
 80024e8:	4013      	ands	r3, r2
 80024ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f000 8171 	beq.w	80027d6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d00b      	beq.n	8002514 <HAL_GPIO_Init+0x48>
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	2b02      	cmp	r3, #2
 8002502:	d007      	beq.n	8002514 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002508:	2b11      	cmp	r3, #17
 800250a:	d003      	beq.n	8002514 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	2b12      	cmp	r3, #18
 8002512:	d130      	bne.n	8002576 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	2203      	movs	r2, #3
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	43db      	mvns	r3, r3
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	4013      	ands	r3, r2
 800252a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	68da      	ldr	r2, [r3, #12]
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	005b      	lsls	r3, r3, #1
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	4313      	orrs	r3, r2
 800253c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	693a      	ldr	r2, [r7, #16]
 8002542:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800254a:	2201      	movs	r2, #1
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	fa02 f303 	lsl.w	r3, r2, r3
 8002552:	43db      	mvns	r3, r3
 8002554:	693a      	ldr	r2, [r7, #16]
 8002556:	4013      	ands	r3, r2
 8002558:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	091b      	lsrs	r3, r3, #4
 8002560:	f003 0201 	and.w	r2, r3, #1
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	4313      	orrs	r3, r2
 800256e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f003 0303 	and.w	r3, r3, #3
 800257e:	2b03      	cmp	r3, #3
 8002580:	d118      	bne.n	80025b4 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002586:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002588:	2201      	movs	r2, #1
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43db      	mvns	r3, r3
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	4013      	ands	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	08db      	lsrs	r3, r3, #3
 800259e:	f003 0201 	and.w	r2, r3, #1
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	2203      	movs	r2, #3
 80025c0:	fa02 f303 	lsl.w	r3, r2, r3
 80025c4:	43db      	mvns	r3, r3
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	4013      	ands	r3, r2
 80025ca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	689a      	ldr	r2, [r3, #8]
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	693a      	ldr	r2, [r7, #16]
 80025da:	4313      	orrs	r3, r2
 80025dc:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	693a      	ldr	r2, [r7, #16]
 80025e2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d003      	beq.n	80025f4 <HAL_GPIO_Init+0x128>
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	2b12      	cmp	r3, #18
 80025f2:	d123      	bne.n	800263c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	08da      	lsrs	r2, r3, #3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	3208      	adds	r2, #8
 80025fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002600:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	f003 0307 	and.w	r3, r3, #7
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	220f      	movs	r2, #15
 800260c:	fa02 f303 	lsl.w	r3, r2, r3
 8002610:	43db      	mvns	r3, r3
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	4013      	ands	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	691a      	ldr	r2, [r3, #16]
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	f003 0307 	and.w	r3, r3, #7
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	4313      	orrs	r3, r2
 800262c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	08da      	lsrs	r2, r3, #3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	3208      	adds	r2, #8
 8002636:	6939      	ldr	r1, [r7, #16]
 8002638:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	005b      	lsls	r3, r3, #1
 8002646:	2203      	movs	r2, #3
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	43db      	mvns	r3, r3
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	4013      	ands	r3, r2
 8002652:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f003 0203 	and.w	r2, r3, #3
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	fa02 f303 	lsl.w	r3, r2, r3
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	4313      	orrs	r3, r2
 8002668:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002678:	2b00      	cmp	r3, #0
 800267a:	f000 80ac 	beq.w	80027d6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800267e:	4b5f      	ldr	r3, [pc, #380]	; (80027fc <HAL_GPIO_Init+0x330>)
 8002680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002682:	4a5e      	ldr	r2, [pc, #376]	; (80027fc <HAL_GPIO_Init+0x330>)
 8002684:	f043 0301 	orr.w	r3, r3, #1
 8002688:	6613      	str	r3, [r2, #96]	; 0x60
 800268a:	4b5c      	ldr	r3, [pc, #368]	; (80027fc <HAL_GPIO_Init+0x330>)
 800268c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	60bb      	str	r3, [r7, #8]
 8002694:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002696:	4a5a      	ldr	r2, [pc, #360]	; (8002800 <HAL_GPIO_Init+0x334>)
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	089b      	lsrs	r3, r3, #2
 800269c:	3302      	adds	r3, #2
 800269e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	f003 0303 	and.w	r3, r3, #3
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	220f      	movs	r2, #15
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	43db      	mvns	r3, r3
 80026b4:	693a      	ldr	r2, [r7, #16]
 80026b6:	4013      	ands	r3, r2
 80026b8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80026c0:	d025      	beq.n	800270e <HAL_GPIO_Init+0x242>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a4f      	ldr	r2, [pc, #316]	; (8002804 <HAL_GPIO_Init+0x338>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d01f      	beq.n	800270a <HAL_GPIO_Init+0x23e>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a4e      	ldr	r2, [pc, #312]	; (8002808 <HAL_GPIO_Init+0x33c>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d019      	beq.n	8002706 <HAL_GPIO_Init+0x23a>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a4d      	ldr	r2, [pc, #308]	; (800280c <HAL_GPIO_Init+0x340>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d013      	beq.n	8002702 <HAL_GPIO_Init+0x236>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a4c      	ldr	r2, [pc, #304]	; (8002810 <HAL_GPIO_Init+0x344>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d00d      	beq.n	80026fe <HAL_GPIO_Init+0x232>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a4b      	ldr	r2, [pc, #300]	; (8002814 <HAL_GPIO_Init+0x348>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d007      	beq.n	80026fa <HAL_GPIO_Init+0x22e>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a4a      	ldr	r2, [pc, #296]	; (8002818 <HAL_GPIO_Init+0x34c>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d101      	bne.n	80026f6 <HAL_GPIO_Init+0x22a>
 80026f2:	2306      	movs	r3, #6
 80026f4:	e00c      	b.n	8002710 <HAL_GPIO_Init+0x244>
 80026f6:	2307      	movs	r3, #7
 80026f8:	e00a      	b.n	8002710 <HAL_GPIO_Init+0x244>
 80026fa:	2305      	movs	r3, #5
 80026fc:	e008      	b.n	8002710 <HAL_GPIO_Init+0x244>
 80026fe:	2304      	movs	r3, #4
 8002700:	e006      	b.n	8002710 <HAL_GPIO_Init+0x244>
 8002702:	2303      	movs	r3, #3
 8002704:	e004      	b.n	8002710 <HAL_GPIO_Init+0x244>
 8002706:	2302      	movs	r3, #2
 8002708:	e002      	b.n	8002710 <HAL_GPIO_Init+0x244>
 800270a:	2301      	movs	r3, #1
 800270c:	e000      	b.n	8002710 <HAL_GPIO_Init+0x244>
 800270e:	2300      	movs	r3, #0
 8002710:	697a      	ldr	r2, [r7, #20]
 8002712:	f002 0203 	and.w	r2, r2, #3
 8002716:	0092      	lsls	r2, r2, #2
 8002718:	4093      	lsls	r3, r2
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	4313      	orrs	r3, r2
 800271e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002720:	4937      	ldr	r1, [pc, #220]	; (8002800 <HAL_GPIO_Init+0x334>)
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	089b      	lsrs	r3, r3, #2
 8002726:	3302      	adds	r3, #2
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800272e:	4b3b      	ldr	r3, [pc, #236]	; (800281c <HAL_GPIO_Init+0x350>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	43db      	mvns	r3, r3
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	4013      	ands	r3, r2
 800273c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d003      	beq.n	8002752 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800274a:	693a      	ldr	r2, [r7, #16]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	4313      	orrs	r3, r2
 8002750:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002752:	4a32      	ldr	r2, [pc, #200]	; (800281c <HAL_GPIO_Init+0x350>)
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002758:	4b30      	ldr	r3, [pc, #192]	; (800281c <HAL_GPIO_Init+0x350>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	43db      	mvns	r3, r3
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	4013      	ands	r3, r2
 8002766:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d003      	beq.n	800277c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002774:	693a      	ldr	r2, [r7, #16]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	4313      	orrs	r3, r2
 800277a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800277c:	4a27      	ldr	r2, [pc, #156]	; (800281c <HAL_GPIO_Init+0x350>)
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002782:	4b26      	ldr	r3, [pc, #152]	; (800281c <HAL_GPIO_Init+0x350>)
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	43db      	mvns	r3, r3
 800278c:	693a      	ldr	r2, [r7, #16]
 800278e:	4013      	ands	r3, r2
 8002790:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d003      	beq.n	80027a6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800279e:	693a      	ldr	r2, [r7, #16]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80027a6:	4a1d      	ldr	r2, [pc, #116]	; (800281c <HAL_GPIO_Init+0x350>)
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80027ac:	4b1b      	ldr	r3, [pc, #108]	; (800281c <HAL_GPIO_Init+0x350>)
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	43db      	mvns	r3, r3
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	4013      	ands	r3, r2
 80027ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d003      	beq.n	80027d0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80027d0:	4a12      	ldr	r2, [pc, #72]	; (800281c <HAL_GPIO_Init+0x350>)
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	3301      	adds	r3, #1
 80027da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	fa22 f303 	lsr.w	r3, r2, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	f47f ae78 	bne.w	80024dc <HAL_GPIO_Init+0x10>
  }
}
 80027ec:	bf00      	nop
 80027ee:	bf00      	nop
 80027f0:	371c      	adds	r7, #28
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	40021000 	.word	0x40021000
 8002800:	40010000 	.word	0x40010000
 8002804:	48000400 	.word	0x48000400
 8002808:	48000800 	.word	0x48000800
 800280c:	48000c00 	.word	0x48000c00
 8002810:	48001000 	.word	0x48001000
 8002814:	48001400 	.word	0x48001400
 8002818:	48001800 	.word	0x48001800
 800281c:	40010400 	.word	0x40010400

08002820 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	460b      	mov	r3, r1
 800282a:	807b      	strh	r3, [r7, #2]
 800282c:	4613      	mov	r3, r2
 800282e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002830:	787b      	ldrb	r3, [r7, #1]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002836:	887a      	ldrh	r2, [r7, #2]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800283c:	e002      	b.n	8002844 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800283e:	887a      	ldrh	r2, [r7, #2]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	4603      	mov	r3, r0
 8002858:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800285a:	4b08      	ldr	r3, [pc, #32]	; (800287c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800285c:	695a      	ldr	r2, [r3, #20]
 800285e:	88fb      	ldrh	r3, [r7, #6]
 8002860:	4013      	ands	r3, r2
 8002862:	2b00      	cmp	r3, #0
 8002864:	d006      	beq.n	8002874 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002866:	4a05      	ldr	r2, [pc, #20]	; (800287c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002868:	88fb      	ldrh	r3, [r7, #6]
 800286a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800286c:	88fb      	ldrh	r3, [r7, #6]
 800286e:	4618      	mov	r0, r3
 8002870:	f7fe fae8 	bl	8000e44 <HAL_GPIO_EXTI_Callback>
  }
}
 8002874:	bf00      	nop
 8002876:	3708      	adds	r7, #8
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40010400 	.word	0x40010400

08002880 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002884:	4b04      	ldr	r3, [pc, #16]	; (8002898 <HAL_PWREx_GetVoltageRange+0x18>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800288c:	4618      	mov	r0, r3
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	40007000 	.word	0x40007000

0800289c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800289c:	b480      	push	{r7}
 800289e:	b085      	sub	sp, #20
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028aa:	d130      	bne.n	800290e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80028ac:	4b23      	ldr	r3, [pc, #140]	; (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80028b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028b8:	d038      	beq.n	800292c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028ba:	4b20      	ldr	r3, [pc, #128]	; (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80028c2:	4a1e      	ldr	r2, [pc, #120]	; (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028c8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028ca:	4b1d      	ldr	r3, [pc, #116]	; (8002940 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2232      	movs	r2, #50	; 0x32
 80028d0:	fb02 f303 	mul.w	r3, r2, r3
 80028d4:	4a1b      	ldr	r2, [pc, #108]	; (8002944 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80028d6:	fba2 2303 	umull	r2, r3, r2, r3
 80028da:	0c9b      	lsrs	r3, r3, #18
 80028dc:	3301      	adds	r3, #1
 80028de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028e0:	e002      	b.n	80028e8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	3b01      	subs	r3, #1
 80028e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028e8:	4b14      	ldr	r3, [pc, #80]	; (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028ea:	695b      	ldr	r3, [r3, #20]
 80028ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028f4:	d102      	bne.n	80028fc <HAL_PWREx_ControlVoltageScaling+0x60>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d1f2      	bne.n	80028e2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028fc:	4b0f      	ldr	r3, [pc, #60]	; (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028fe:	695b      	ldr	r3, [r3, #20]
 8002900:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002904:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002908:	d110      	bne.n	800292c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e00f      	b.n	800292e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800290e:	4b0b      	ldr	r3, [pc, #44]	; (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002916:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800291a:	d007      	beq.n	800292c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800291c:	4b07      	ldr	r3, [pc, #28]	; (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002924:	4a05      	ldr	r2, [pc, #20]	; (800293c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002926:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800292a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	40007000 	.word	0x40007000
 8002940:	20000000 	.word	0x20000000
 8002944:	431bde83 	.word	0x431bde83

08002948 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b088      	sub	sp, #32
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d101      	bne.n	800295a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e3d4      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800295a:	4ba1      	ldr	r3, [pc, #644]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 030c 	and.w	r3, r3, #12
 8002962:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002964:	4b9e      	ldr	r3, [pc, #632]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	f003 0303 	and.w	r3, r3, #3
 800296c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0310 	and.w	r3, r3, #16
 8002976:	2b00      	cmp	r3, #0
 8002978:	f000 80e4 	beq.w	8002b44 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d007      	beq.n	8002992 <HAL_RCC_OscConfig+0x4a>
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	2b0c      	cmp	r3, #12
 8002986:	f040 808b 	bne.w	8002aa0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	2b01      	cmp	r3, #1
 800298e:	f040 8087 	bne.w	8002aa0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002992:	4b93      	ldr	r3, [pc, #588]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	2b00      	cmp	r3, #0
 800299c:	d005      	beq.n	80029aa <HAL_RCC_OscConfig+0x62>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e3ac      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a1a      	ldr	r2, [r3, #32]
 80029ae:	4b8c      	ldr	r3, [pc, #560]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0308 	and.w	r3, r3, #8
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d004      	beq.n	80029c4 <HAL_RCC_OscConfig+0x7c>
 80029ba:	4b89      	ldr	r3, [pc, #548]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029c2:	e005      	b.n	80029d0 <HAL_RCC_OscConfig+0x88>
 80029c4:	4b86      	ldr	r3, [pc, #536]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 80029c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029ca:	091b      	lsrs	r3, r3, #4
 80029cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d223      	bcs.n	8002a1c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	4618      	mov	r0, r3
 80029da:	f000 fd41 	bl	8003460 <RCC_SetFlashLatencyFromMSIRange>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e38d      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029e8:	4b7d      	ldr	r3, [pc, #500]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a7c      	ldr	r2, [pc, #496]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 80029ee:	f043 0308 	orr.w	r3, r3, #8
 80029f2:	6013      	str	r3, [r2, #0]
 80029f4:	4b7a      	ldr	r3, [pc, #488]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a1b      	ldr	r3, [r3, #32]
 8002a00:	4977      	ldr	r1, [pc, #476]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a06:	4b76      	ldr	r3, [pc, #472]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	69db      	ldr	r3, [r3, #28]
 8002a12:	021b      	lsls	r3, r3, #8
 8002a14:	4972      	ldr	r1, [pc, #456]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002a16:	4313      	orrs	r3, r2
 8002a18:	604b      	str	r3, [r1, #4]
 8002a1a:	e025      	b.n	8002a68 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a1c:	4b70      	ldr	r3, [pc, #448]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a6f      	ldr	r2, [pc, #444]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002a22:	f043 0308 	orr.w	r3, r3, #8
 8002a26:	6013      	str	r3, [r2, #0]
 8002a28:	4b6d      	ldr	r3, [pc, #436]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	496a      	ldr	r1, [pc, #424]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a3a:	4b69      	ldr	r3, [pc, #420]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	021b      	lsls	r3, r3, #8
 8002a48:	4965      	ldr	r1, [pc, #404]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d109      	bne.n	8002a68 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a1b      	ldr	r3, [r3, #32]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f000 fd01 	bl	8003460 <RCC_SetFlashLatencyFromMSIRange>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e34d      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a68:	f000 fc36 	bl	80032d8 <HAL_RCC_GetSysClockFreq>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	4b5c      	ldr	r3, [pc, #368]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	091b      	lsrs	r3, r3, #4
 8002a74:	f003 030f 	and.w	r3, r3, #15
 8002a78:	495a      	ldr	r1, [pc, #360]	; (8002be4 <HAL_RCC_OscConfig+0x29c>)
 8002a7a:	5ccb      	ldrb	r3, [r1, r3]
 8002a7c:	f003 031f 	and.w	r3, r3, #31
 8002a80:	fa22 f303 	lsr.w	r3, r2, r3
 8002a84:	4a58      	ldr	r2, [pc, #352]	; (8002be8 <HAL_RCC_OscConfig+0x2a0>)
 8002a86:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002a88:	4b58      	ldr	r3, [pc, #352]	; (8002bec <HAL_RCC_OscConfig+0x2a4>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7fe fbe3 	bl	8001258 <HAL_InitTick>
 8002a92:	4603      	mov	r3, r0
 8002a94:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002a96:	7bfb      	ldrb	r3, [r7, #15]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d052      	beq.n	8002b42 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002a9c:	7bfb      	ldrb	r3, [r7, #15]
 8002a9e:	e331      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d032      	beq.n	8002b0e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002aa8:	4b4d      	ldr	r3, [pc, #308]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a4c      	ldr	r2, [pc, #304]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002aae:	f043 0301 	orr.w	r3, r3, #1
 8002ab2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ab4:	f7fe fc20 	bl	80012f8 <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002abc:	f7fe fc1c 	bl	80012f8 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e31a      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ace:	4b44      	ldr	r3, [pc, #272]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0f0      	beq.n	8002abc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ada:	4b41      	ldr	r3, [pc, #260]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a40      	ldr	r2, [pc, #256]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002ae0:	f043 0308 	orr.w	r3, r3, #8
 8002ae4:	6013      	str	r3, [r2, #0]
 8002ae6:	4b3e      	ldr	r3, [pc, #248]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a1b      	ldr	r3, [r3, #32]
 8002af2:	493b      	ldr	r1, [pc, #236]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002af8:	4b39      	ldr	r3, [pc, #228]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	69db      	ldr	r3, [r3, #28]
 8002b04:	021b      	lsls	r3, r3, #8
 8002b06:	4936      	ldr	r1, [pc, #216]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	604b      	str	r3, [r1, #4]
 8002b0c:	e01a      	b.n	8002b44 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002b0e:	4b34      	ldr	r3, [pc, #208]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a33      	ldr	r2, [pc, #204]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002b14:	f023 0301 	bic.w	r3, r3, #1
 8002b18:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b1a:	f7fe fbed 	bl	80012f8 <HAL_GetTick>
 8002b1e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b20:	e008      	b.n	8002b34 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b22:	f7fe fbe9 	bl	80012f8 <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d901      	bls.n	8002b34 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e2e7      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b34:	4b2a      	ldr	r3, [pc, #168]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d1f0      	bne.n	8002b22 <HAL_RCC_OscConfig+0x1da>
 8002b40:	e000      	b.n	8002b44 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b42:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0301 	and.w	r3, r3, #1
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d074      	beq.n	8002c3a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	2b08      	cmp	r3, #8
 8002b54:	d005      	beq.n	8002b62 <HAL_RCC_OscConfig+0x21a>
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	2b0c      	cmp	r3, #12
 8002b5a:	d10e      	bne.n	8002b7a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	2b03      	cmp	r3, #3
 8002b60:	d10b      	bne.n	8002b7a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b62:	4b1f      	ldr	r3, [pc, #124]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d064      	beq.n	8002c38 <HAL_RCC_OscConfig+0x2f0>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d160      	bne.n	8002c38 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e2c4      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b82:	d106      	bne.n	8002b92 <HAL_RCC_OscConfig+0x24a>
 8002b84:	4b16      	ldr	r3, [pc, #88]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a15      	ldr	r2, [pc, #84]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002b8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b8e:	6013      	str	r3, [r2, #0]
 8002b90:	e01d      	b.n	8002bce <HAL_RCC_OscConfig+0x286>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b9a:	d10c      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x26e>
 8002b9c:	4b10      	ldr	r3, [pc, #64]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a0f      	ldr	r2, [pc, #60]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002ba2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ba6:	6013      	str	r3, [r2, #0]
 8002ba8:	4b0d      	ldr	r3, [pc, #52]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a0c      	ldr	r2, [pc, #48]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002bae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bb2:	6013      	str	r3, [r2, #0]
 8002bb4:	e00b      	b.n	8002bce <HAL_RCC_OscConfig+0x286>
 8002bb6:	4b0a      	ldr	r3, [pc, #40]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a09      	ldr	r2, [pc, #36]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002bbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bc0:	6013      	str	r3, [r2, #0]
 8002bc2:	4b07      	ldr	r3, [pc, #28]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a06      	ldr	r2, [pc, #24]	; (8002be0 <HAL_RCC_OscConfig+0x298>)
 8002bc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bcc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d01c      	beq.n	8002c10 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd6:	f7fe fb8f 	bl	80012f8 <HAL_GetTick>
 8002bda:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bdc:	e011      	b.n	8002c02 <HAL_RCC_OscConfig+0x2ba>
 8002bde:	bf00      	nop
 8002be0:	40021000 	.word	0x40021000
 8002be4:	080055b0 	.word	0x080055b0
 8002be8:	20000000 	.word	0x20000000
 8002bec:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bf0:	f7fe fb82 	bl	80012f8 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b64      	cmp	r3, #100	; 0x64
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e280      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c02:	4baf      	ldr	r3, [pc, #700]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d0f0      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x2a8>
 8002c0e:	e014      	b.n	8002c3a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c10:	f7fe fb72 	bl	80012f8 <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c18:	f7fe fb6e 	bl	80012f8 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b64      	cmp	r3, #100	; 0x64
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e26c      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c2a:	4ba5      	ldr	r3, [pc, #660]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1f0      	bne.n	8002c18 <HAL_RCC_OscConfig+0x2d0>
 8002c36:	e000      	b.n	8002c3a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d060      	beq.n	8002d08 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	2b04      	cmp	r3, #4
 8002c4a:	d005      	beq.n	8002c58 <HAL_RCC_OscConfig+0x310>
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	2b0c      	cmp	r3, #12
 8002c50:	d119      	bne.n	8002c86 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d116      	bne.n	8002c86 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c58:	4b99      	ldr	r3, [pc, #612]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d005      	beq.n	8002c70 <HAL_RCC_OscConfig+0x328>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d101      	bne.n	8002c70 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e249      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c70:	4b93      	ldr	r3, [pc, #588]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	691b      	ldr	r3, [r3, #16]
 8002c7c:	061b      	lsls	r3, r3, #24
 8002c7e:	4990      	ldr	r1, [pc, #576]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c84:	e040      	b.n	8002d08 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d023      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c8e:	4b8c      	ldr	r3, [pc, #560]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a8b      	ldr	r2, [pc, #556]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002c94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c9a:	f7fe fb2d 	bl	80012f8 <HAL_GetTick>
 8002c9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ca0:	e008      	b.n	8002cb4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca2:	f7fe fb29 	bl	80012f8 <HAL_GetTick>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d901      	bls.n	8002cb4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	e227      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cb4:	4b82      	ldr	r3, [pc, #520]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d0f0      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc0:	4b7f      	ldr	r3, [pc, #508]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	061b      	lsls	r3, r3, #24
 8002cce:	497c      	ldr	r1, [pc, #496]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	604b      	str	r3, [r1, #4]
 8002cd4:	e018      	b.n	8002d08 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cd6:	4b7a      	ldr	r3, [pc, #488]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a79      	ldr	r2, [pc, #484]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002cdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ce0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce2:	f7fe fb09 	bl	80012f8 <HAL_GetTick>
 8002ce6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ce8:	e008      	b.n	8002cfc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cea:	f7fe fb05 	bl	80012f8 <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d901      	bls.n	8002cfc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e203      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002cfc:	4b70      	ldr	r3, [pc, #448]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d1f0      	bne.n	8002cea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0308 	and.w	r3, r3, #8
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d03c      	beq.n	8002d8e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	695b      	ldr	r3, [r3, #20]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d01c      	beq.n	8002d56 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d1c:	4b68      	ldr	r3, [pc, #416]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002d1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d22:	4a67      	ldr	r2, [pc, #412]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002d24:	f043 0301 	orr.w	r3, r3, #1
 8002d28:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d2c:	f7fe fae4 	bl	80012f8 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d34:	f7fe fae0 	bl	80012f8 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e1de      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d46:	4b5e      	ldr	r3, [pc, #376]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002d48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d4c:	f003 0302 	and.w	r3, r3, #2
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d0ef      	beq.n	8002d34 <HAL_RCC_OscConfig+0x3ec>
 8002d54:	e01b      	b.n	8002d8e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d56:	4b5a      	ldr	r3, [pc, #360]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002d58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d5c:	4a58      	ldr	r2, [pc, #352]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002d5e:	f023 0301 	bic.w	r3, r3, #1
 8002d62:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d66:	f7fe fac7 	bl	80012f8 <HAL_GetTick>
 8002d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d6c:	e008      	b.n	8002d80 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d6e:	f7fe fac3 	bl	80012f8 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d901      	bls.n	8002d80 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e1c1      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d80:	4b4f      	ldr	r3, [pc, #316]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002d82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1ef      	bne.n	8002d6e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0304 	and.w	r3, r3, #4
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f000 80a6 	beq.w	8002ee8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002da0:	4b47      	ldr	r3, [pc, #284]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002da2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002da4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10d      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dac:	4b44      	ldr	r3, [pc, #272]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002dae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002db0:	4a43      	ldr	r2, [pc, #268]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002db2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002db6:	6593      	str	r3, [r2, #88]	; 0x58
 8002db8:	4b41      	ldr	r3, [pc, #260]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002dba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc0:	60bb      	str	r3, [r7, #8]
 8002dc2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dc8:	4b3e      	ldr	r3, [pc, #248]	; (8002ec4 <HAL_RCC_OscConfig+0x57c>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d118      	bne.n	8002e06 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002dd4:	4b3b      	ldr	r3, [pc, #236]	; (8002ec4 <HAL_RCC_OscConfig+0x57c>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a3a      	ldr	r2, [pc, #232]	; (8002ec4 <HAL_RCC_OscConfig+0x57c>)
 8002dda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dde:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002de0:	f7fe fa8a 	bl	80012f8 <HAL_GetTick>
 8002de4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002de6:	e008      	b.n	8002dfa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de8:	f7fe fa86 	bl	80012f8 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e184      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dfa:	4b32      	ldr	r3, [pc, #200]	; (8002ec4 <HAL_RCC_OscConfig+0x57c>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d0f0      	beq.n	8002de8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d108      	bne.n	8002e20 <HAL_RCC_OscConfig+0x4d8>
 8002e0e:	4b2c      	ldr	r3, [pc, #176]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e14:	4a2a      	ldr	r2, [pc, #168]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002e16:	f043 0301 	orr.w	r3, r3, #1
 8002e1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e1e:	e024      	b.n	8002e6a <HAL_RCC_OscConfig+0x522>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	2b05      	cmp	r3, #5
 8002e26:	d110      	bne.n	8002e4a <HAL_RCC_OscConfig+0x502>
 8002e28:	4b25      	ldr	r3, [pc, #148]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e2e:	4a24      	ldr	r2, [pc, #144]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002e30:	f043 0304 	orr.w	r3, r3, #4
 8002e34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e38:	4b21      	ldr	r3, [pc, #132]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e3e:	4a20      	ldr	r2, [pc, #128]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002e40:	f043 0301 	orr.w	r3, r3, #1
 8002e44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e48:	e00f      	b.n	8002e6a <HAL_RCC_OscConfig+0x522>
 8002e4a:	4b1d      	ldr	r3, [pc, #116]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e50:	4a1b      	ldr	r2, [pc, #108]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002e52:	f023 0301 	bic.w	r3, r3, #1
 8002e56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e5a:	4b19      	ldr	r3, [pc, #100]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e60:	4a17      	ldr	r2, [pc, #92]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002e62:	f023 0304 	bic.w	r3, r3, #4
 8002e66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d016      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e72:	f7fe fa41 	bl	80012f8 <HAL_GetTick>
 8002e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e78:	e00a      	b.n	8002e90 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e7a:	f7fe fa3d 	bl	80012f8 <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d901      	bls.n	8002e90 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e139      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e90:	4b0b      	ldr	r3, [pc, #44]	; (8002ec0 <HAL_RCC_OscConfig+0x578>)
 8002e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d0ed      	beq.n	8002e7a <HAL_RCC_OscConfig+0x532>
 8002e9e:	e01a      	b.n	8002ed6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ea0:	f7fe fa2a 	bl	80012f8 <HAL_GetTick>
 8002ea4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ea6:	e00f      	b.n	8002ec8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ea8:	f7fe fa26 	bl	80012f8 <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d906      	bls.n	8002ec8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e122      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
 8002ebe:	bf00      	nop
 8002ec0:	40021000 	.word	0x40021000
 8002ec4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ec8:	4b90      	ldr	r3, [pc, #576]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8002eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d1e8      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ed6:	7ffb      	ldrb	r3, [r7, #31]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d105      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002edc:	4b8b      	ldr	r3, [pc, #556]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8002ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ee0:	4a8a      	ldr	r2, [pc, #552]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8002ee2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ee6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	f000 8108 	beq.w	8003102 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	f040 80d0 	bne.w	800309c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002efc:	4b83      	ldr	r3, [pc, #524]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	f003 0203 	and.w	r2, r3, #3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d130      	bne.n	8002f72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1a:	3b01      	subs	r3, #1
 8002f1c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d127      	bne.n	8002f72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f2c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d11f      	bne.n	8002f72 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002f3c:	2a07      	cmp	r2, #7
 8002f3e:	bf14      	ite	ne
 8002f40:	2201      	movne	r2, #1
 8002f42:	2200      	moveq	r2, #0
 8002f44:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d113      	bne.n	8002f72 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f54:	085b      	lsrs	r3, r3, #1
 8002f56:	3b01      	subs	r3, #1
 8002f58:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d109      	bne.n	8002f72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f68:	085b      	lsrs	r3, r3, #1
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d06e      	beq.n	8003050 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	2b0c      	cmp	r3, #12
 8002f76:	d069      	beq.n	800304c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002f78:	4b64      	ldr	r3, [pc, #400]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d105      	bne.n	8002f90 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002f84:	4b61      	ldr	r3, [pc, #388]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d001      	beq.n	8002f94 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e0b7      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002f94:	4b5d      	ldr	r3, [pc, #372]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a5c      	ldr	r2, [pc, #368]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8002f9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f9e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002fa0:	f7fe f9aa 	bl	80012f8 <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fa6:	e008      	b.n	8002fba <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fa8:	f7fe f9a6 	bl	80012f8 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e0a4      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fba:	4b54      	ldr	r3, [pc, #336]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1f0      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fc6:	4b51      	ldr	r3, [pc, #324]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8002fc8:	68da      	ldr	r2, [r3, #12]
 8002fca:	4b51      	ldr	r3, [pc, #324]	; (8003110 <HAL_RCC_OscConfig+0x7c8>)
 8002fcc:	4013      	ands	r3, r2
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002fd6:	3a01      	subs	r2, #1
 8002fd8:	0112      	lsls	r2, r2, #4
 8002fda:	4311      	orrs	r1, r2
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002fe0:	0212      	lsls	r2, r2, #8
 8002fe2:	4311      	orrs	r1, r2
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002fe8:	0852      	lsrs	r2, r2, #1
 8002fea:	3a01      	subs	r2, #1
 8002fec:	0552      	lsls	r2, r2, #21
 8002fee:	4311      	orrs	r1, r2
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002ff4:	0852      	lsrs	r2, r2, #1
 8002ff6:	3a01      	subs	r2, #1
 8002ff8:	0652      	lsls	r2, r2, #25
 8002ffa:	4311      	orrs	r1, r2
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003000:	0912      	lsrs	r2, r2, #4
 8003002:	0452      	lsls	r2, r2, #17
 8003004:	430a      	orrs	r2, r1
 8003006:	4941      	ldr	r1, [pc, #260]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8003008:	4313      	orrs	r3, r2
 800300a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800300c:	4b3f      	ldr	r3, [pc, #252]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a3e      	ldr	r2, [pc, #248]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8003012:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003016:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003018:	4b3c      	ldr	r3, [pc, #240]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	4a3b      	ldr	r2, [pc, #236]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 800301e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003022:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003024:	f7fe f968 	bl	80012f8 <HAL_GetTick>
 8003028:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800302a:	e008      	b.n	800303e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800302c:	f7fe f964 	bl	80012f8 <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	2b02      	cmp	r3, #2
 8003038:	d901      	bls.n	800303e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e062      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800303e:	4b33      	ldr	r3, [pc, #204]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d0f0      	beq.n	800302c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800304a:	e05a      	b.n	8003102 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e059      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003050:	4b2e      	ldr	r3, [pc, #184]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d152      	bne.n	8003102 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800305c:	4b2b      	ldr	r3, [pc, #172]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a2a      	ldr	r2, [pc, #168]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8003062:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003066:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003068:	4b28      	ldr	r3, [pc, #160]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	4a27      	ldr	r2, [pc, #156]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 800306e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003072:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003074:	f7fe f940 	bl	80012f8 <HAL_GetTick>
 8003078:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800307a:	e008      	b.n	800308e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800307c:	f7fe f93c 	bl	80012f8 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b02      	cmp	r3, #2
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e03a      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800308e:	4b1f      	ldr	r3, [pc, #124]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d0f0      	beq.n	800307c <HAL_RCC_OscConfig+0x734>
 800309a:	e032      	b.n	8003102 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	2b0c      	cmp	r3, #12
 80030a0:	d02d      	beq.n	80030fe <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030a2:	4b1a      	ldr	r3, [pc, #104]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a19      	ldr	r2, [pc, #100]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 80030a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030ac:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80030ae:	4b17      	ldr	r3, [pc, #92]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d105      	bne.n	80030c6 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80030ba:	4b14      	ldr	r3, [pc, #80]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	4a13      	ldr	r2, [pc, #76]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 80030c0:	f023 0303 	bic.w	r3, r3, #3
 80030c4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80030c6:	4b11      	ldr	r3, [pc, #68]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	4a10      	ldr	r2, [pc, #64]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 80030cc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80030d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030d4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d6:	f7fe f90f 	bl	80012f8 <HAL_GetTick>
 80030da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030dc:	e008      	b.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030de:	f7fe f90b 	bl	80012f8 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e009      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030f0:	4b06      	ldr	r3, [pc, #24]	; (800310c <HAL_RCC_OscConfig+0x7c4>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d1f0      	bne.n	80030de <HAL_RCC_OscConfig+0x796>
 80030fc:	e001      	b.n	8003102 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e000      	b.n	8003104 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8003102:	2300      	movs	r3, #0
}
 8003104:	4618      	mov	r0, r3
 8003106:	3720      	adds	r7, #32
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	40021000 	.word	0x40021000
 8003110:	f99d808c 	.word	0xf99d808c

08003114 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d101      	bne.n	8003128 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e0c8      	b.n	80032ba <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003128:	4b66      	ldr	r3, [pc, #408]	; (80032c4 <HAL_RCC_ClockConfig+0x1b0>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0307 	and.w	r3, r3, #7
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	429a      	cmp	r2, r3
 8003134:	d910      	bls.n	8003158 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003136:	4b63      	ldr	r3, [pc, #396]	; (80032c4 <HAL_RCC_ClockConfig+0x1b0>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f023 0207 	bic.w	r2, r3, #7
 800313e:	4961      	ldr	r1, [pc, #388]	; (80032c4 <HAL_RCC_ClockConfig+0x1b0>)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	4313      	orrs	r3, r2
 8003144:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003146:	4b5f      	ldr	r3, [pc, #380]	; (80032c4 <HAL_RCC_ClockConfig+0x1b0>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0307 	and.w	r3, r3, #7
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	429a      	cmp	r2, r3
 8003152:	d001      	beq.n	8003158 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e0b0      	b.n	80032ba <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0301 	and.w	r3, r3, #1
 8003160:	2b00      	cmp	r3, #0
 8003162:	d04c      	beq.n	80031fe <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	2b03      	cmp	r3, #3
 800316a:	d107      	bne.n	800317c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800316c:	4b56      	ldr	r3, [pc, #344]	; (80032c8 <HAL_RCC_ClockConfig+0x1b4>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d121      	bne.n	80031bc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e09e      	b.n	80032ba <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	2b02      	cmp	r3, #2
 8003182:	d107      	bne.n	8003194 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003184:	4b50      	ldr	r3, [pc, #320]	; (80032c8 <HAL_RCC_ClockConfig+0x1b4>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d115      	bne.n	80031bc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e092      	b.n	80032ba <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d107      	bne.n	80031ac <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800319c:	4b4a      	ldr	r3, [pc, #296]	; (80032c8 <HAL_RCC_ClockConfig+0x1b4>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0302 	and.w	r3, r3, #2
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d109      	bne.n	80031bc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e086      	b.n	80032ba <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031ac:	4b46      	ldr	r3, [pc, #280]	; (80032c8 <HAL_RCC_ClockConfig+0x1b4>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e07e      	b.n	80032ba <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031bc:	4b42      	ldr	r3, [pc, #264]	; (80032c8 <HAL_RCC_ClockConfig+0x1b4>)
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f023 0203 	bic.w	r2, r3, #3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	493f      	ldr	r1, [pc, #252]	; (80032c8 <HAL_RCC_ClockConfig+0x1b4>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031ce:	f7fe f893 	bl	80012f8 <HAL_GetTick>
 80031d2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031d4:	e00a      	b.n	80031ec <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031d6:	f7fe f88f 	bl	80012f8 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d901      	bls.n	80031ec <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e066      	b.n	80032ba <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ec:	4b36      	ldr	r3, [pc, #216]	; (80032c8 <HAL_RCC_ClockConfig+0x1b4>)
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f003 020c 	and.w	r2, r3, #12
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d1eb      	bne.n	80031d6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d008      	beq.n	800321c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800320a:	4b2f      	ldr	r3, [pc, #188]	; (80032c8 <HAL_RCC_ClockConfig+0x1b4>)
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	492c      	ldr	r1, [pc, #176]	; (80032c8 <HAL_RCC_ClockConfig+0x1b4>)
 8003218:	4313      	orrs	r3, r2
 800321a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800321c:	4b29      	ldr	r3, [pc, #164]	; (80032c4 <HAL_RCC_ClockConfig+0x1b0>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0307 	and.w	r3, r3, #7
 8003224:	683a      	ldr	r2, [r7, #0]
 8003226:	429a      	cmp	r2, r3
 8003228:	d210      	bcs.n	800324c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800322a:	4b26      	ldr	r3, [pc, #152]	; (80032c4 <HAL_RCC_ClockConfig+0x1b0>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f023 0207 	bic.w	r2, r3, #7
 8003232:	4924      	ldr	r1, [pc, #144]	; (80032c4 <HAL_RCC_ClockConfig+0x1b0>)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	4313      	orrs	r3, r2
 8003238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800323a:	4b22      	ldr	r3, [pc, #136]	; (80032c4 <HAL_RCC_ClockConfig+0x1b0>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0307 	and.w	r3, r3, #7
 8003242:	683a      	ldr	r2, [r7, #0]
 8003244:	429a      	cmp	r2, r3
 8003246:	d001      	beq.n	800324c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e036      	b.n	80032ba <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0304 	and.w	r3, r3, #4
 8003254:	2b00      	cmp	r3, #0
 8003256:	d008      	beq.n	800326a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003258:	4b1b      	ldr	r3, [pc, #108]	; (80032c8 <HAL_RCC_ClockConfig+0x1b4>)
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	4918      	ldr	r1, [pc, #96]	; (80032c8 <HAL_RCC_ClockConfig+0x1b4>)
 8003266:	4313      	orrs	r3, r2
 8003268:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0308 	and.w	r3, r3, #8
 8003272:	2b00      	cmp	r3, #0
 8003274:	d009      	beq.n	800328a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003276:	4b14      	ldr	r3, [pc, #80]	; (80032c8 <HAL_RCC_ClockConfig+0x1b4>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	691b      	ldr	r3, [r3, #16]
 8003282:	00db      	lsls	r3, r3, #3
 8003284:	4910      	ldr	r1, [pc, #64]	; (80032c8 <HAL_RCC_ClockConfig+0x1b4>)
 8003286:	4313      	orrs	r3, r2
 8003288:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800328a:	f000 f825 	bl	80032d8 <HAL_RCC_GetSysClockFreq>
 800328e:	4602      	mov	r2, r0
 8003290:	4b0d      	ldr	r3, [pc, #52]	; (80032c8 <HAL_RCC_ClockConfig+0x1b4>)
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	091b      	lsrs	r3, r3, #4
 8003296:	f003 030f 	and.w	r3, r3, #15
 800329a:	490c      	ldr	r1, [pc, #48]	; (80032cc <HAL_RCC_ClockConfig+0x1b8>)
 800329c:	5ccb      	ldrb	r3, [r1, r3]
 800329e:	f003 031f 	and.w	r3, r3, #31
 80032a2:	fa22 f303 	lsr.w	r3, r2, r3
 80032a6:	4a0a      	ldr	r2, [pc, #40]	; (80032d0 <HAL_RCC_ClockConfig+0x1bc>)
 80032a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80032aa:	4b0a      	ldr	r3, [pc, #40]	; (80032d4 <HAL_RCC_ClockConfig+0x1c0>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f7fd ffd2 	bl	8001258 <HAL_InitTick>
 80032b4:	4603      	mov	r3, r0
 80032b6:	72fb      	strb	r3, [r7, #11]

  return status;
 80032b8:	7afb      	ldrb	r3, [r7, #11]
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3710      	adds	r7, #16
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40022000 	.word	0x40022000
 80032c8:	40021000 	.word	0x40021000
 80032cc:	080055b0 	.word	0x080055b0
 80032d0:	20000000 	.word	0x20000000
 80032d4:	20000004 	.word	0x20000004

080032d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	b089      	sub	sp, #36	; 0x24
 80032dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80032de:	2300      	movs	r3, #0
 80032e0:	61fb      	str	r3, [r7, #28]
 80032e2:	2300      	movs	r3, #0
 80032e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032e6:	4b3e      	ldr	r3, [pc, #248]	; (80033e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f003 030c 	and.w	r3, r3, #12
 80032ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032f0:	4b3b      	ldr	r3, [pc, #236]	; (80033e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	f003 0303 	and.w	r3, r3, #3
 80032f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d005      	beq.n	800330c <HAL_RCC_GetSysClockFreq+0x34>
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	2b0c      	cmp	r3, #12
 8003304:	d121      	bne.n	800334a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d11e      	bne.n	800334a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800330c:	4b34      	ldr	r3, [pc, #208]	; (80033e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0308 	and.w	r3, r3, #8
 8003314:	2b00      	cmp	r3, #0
 8003316:	d107      	bne.n	8003328 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003318:	4b31      	ldr	r3, [pc, #196]	; (80033e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800331a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800331e:	0a1b      	lsrs	r3, r3, #8
 8003320:	f003 030f 	and.w	r3, r3, #15
 8003324:	61fb      	str	r3, [r7, #28]
 8003326:	e005      	b.n	8003334 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003328:	4b2d      	ldr	r3, [pc, #180]	; (80033e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	091b      	lsrs	r3, r3, #4
 800332e:	f003 030f 	and.w	r3, r3, #15
 8003332:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003334:	4a2b      	ldr	r2, [pc, #172]	; (80033e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800333c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d10d      	bne.n	8003360 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003348:	e00a      	b.n	8003360 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	2b04      	cmp	r3, #4
 800334e:	d102      	bne.n	8003356 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003350:	4b25      	ldr	r3, [pc, #148]	; (80033e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003352:	61bb      	str	r3, [r7, #24]
 8003354:	e004      	b.n	8003360 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	2b08      	cmp	r3, #8
 800335a:	d101      	bne.n	8003360 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800335c:	4b23      	ldr	r3, [pc, #140]	; (80033ec <HAL_RCC_GetSysClockFreq+0x114>)
 800335e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	2b0c      	cmp	r3, #12
 8003364:	d134      	bne.n	80033d0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003366:	4b1e      	ldr	r3, [pc, #120]	; (80033e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	f003 0303 	and.w	r3, r3, #3
 800336e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	2b02      	cmp	r3, #2
 8003374:	d003      	beq.n	800337e <HAL_RCC_GetSysClockFreq+0xa6>
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	2b03      	cmp	r3, #3
 800337a:	d003      	beq.n	8003384 <HAL_RCC_GetSysClockFreq+0xac>
 800337c:	e005      	b.n	800338a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800337e:	4b1a      	ldr	r3, [pc, #104]	; (80033e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003380:	617b      	str	r3, [r7, #20]
      break;
 8003382:	e005      	b.n	8003390 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003384:	4b19      	ldr	r3, [pc, #100]	; (80033ec <HAL_RCC_GetSysClockFreq+0x114>)
 8003386:	617b      	str	r3, [r7, #20]
      break;
 8003388:	e002      	b.n	8003390 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	617b      	str	r3, [r7, #20]
      break;
 800338e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003390:	4b13      	ldr	r3, [pc, #76]	; (80033e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	091b      	lsrs	r3, r3, #4
 8003396:	f003 0307 	and.w	r3, r3, #7
 800339a:	3301      	adds	r3, #1
 800339c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800339e:	4b10      	ldr	r3, [pc, #64]	; (80033e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	0a1b      	lsrs	r3, r3, #8
 80033a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033a8:	697a      	ldr	r2, [r7, #20]
 80033aa:	fb02 f203 	mul.w	r2, r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033b6:	4b0a      	ldr	r3, [pc, #40]	; (80033e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	0e5b      	lsrs	r3, r3, #25
 80033bc:	f003 0303 	and.w	r3, r3, #3
 80033c0:	3301      	adds	r3, #1
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80033c6:	697a      	ldr	r2, [r7, #20]
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80033d0:	69bb      	ldr	r3, [r7, #24]
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3724      	adds	r7, #36	; 0x24
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	40021000 	.word	0x40021000
 80033e4:	080055c8 	.word	0x080055c8
 80033e8:	00f42400 	.word	0x00f42400
 80033ec:	007a1200 	.word	0x007a1200

080033f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033f4:	4b03      	ldr	r3, [pc, #12]	; (8003404 <HAL_RCC_GetHCLKFreq+0x14>)
 80033f6:	681b      	ldr	r3, [r3, #0]
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	20000000 	.word	0x20000000

08003408 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800340c:	f7ff fff0 	bl	80033f0 <HAL_RCC_GetHCLKFreq>
 8003410:	4602      	mov	r2, r0
 8003412:	4b06      	ldr	r3, [pc, #24]	; (800342c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	0a1b      	lsrs	r3, r3, #8
 8003418:	f003 0307 	and.w	r3, r3, #7
 800341c:	4904      	ldr	r1, [pc, #16]	; (8003430 <HAL_RCC_GetPCLK1Freq+0x28>)
 800341e:	5ccb      	ldrb	r3, [r1, r3]
 8003420:	f003 031f 	and.w	r3, r3, #31
 8003424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003428:	4618      	mov	r0, r3
 800342a:	bd80      	pop	{r7, pc}
 800342c:	40021000 	.word	0x40021000
 8003430:	080055c0 	.word	0x080055c0

08003434 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003438:	f7ff ffda 	bl	80033f0 <HAL_RCC_GetHCLKFreq>
 800343c:	4602      	mov	r2, r0
 800343e:	4b06      	ldr	r3, [pc, #24]	; (8003458 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	0adb      	lsrs	r3, r3, #11
 8003444:	f003 0307 	and.w	r3, r3, #7
 8003448:	4904      	ldr	r1, [pc, #16]	; (800345c <HAL_RCC_GetPCLK2Freq+0x28>)
 800344a:	5ccb      	ldrb	r3, [r1, r3]
 800344c:	f003 031f 	and.w	r3, r3, #31
 8003450:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003454:	4618      	mov	r0, r3
 8003456:	bd80      	pop	{r7, pc}
 8003458:	40021000 	.word	0x40021000
 800345c:	080055c0 	.word	0x080055c0

08003460 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b086      	sub	sp, #24
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003468:	2300      	movs	r3, #0
 800346a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800346c:	4b2a      	ldr	r3, [pc, #168]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800346e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003474:	2b00      	cmp	r3, #0
 8003476:	d003      	beq.n	8003480 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003478:	f7ff fa02 	bl	8002880 <HAL_PWREx_GetVoltageRange>
 800347c:	6178      	str	r0, [r7, #20]
 800347e:	e014      	b.n	80034aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003480:	4b25      	ldr	r3, [pc, #148]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003482:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003484:	4a24      	ldr	r2, [pc, #144]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003486:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800348a:	6593      	str	r3, [r2, #88]	; 0x58
 800348c:	4b22      	ldr	r3, [pc, #136]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800348e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003490:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003494:	60fb      	str	r3, [r7, #12]
 8003496:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003498:	f7ff f9f2 	bl	8002880 <HAL_PWREx_GetVoltageRange>
 800349c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800349e:	4b1e      	ldr	r3, [pc, #120]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034a2:	4a1d      	ldr	r2, [pc, #116]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034a8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034b0:	d10b      	bne.n	80034ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2b80      	cmp	r3, #128	; 0x80
 80034b6:	d919      	bls.n	80034ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2ba0      	cmp	r3, #160	; 0xa0
 80034bc:	d902      	bls.n	80034c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034be:	2302      	movs	r3, #2
 80034c0:	613b      	str	r3, [r7, #16]
 80034c2:	e013      	b.n	80034ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034c4:	2301      	movs	r3, #1
 80034c6:	613b      	str	r3, [r7, #16]
 80034c8:	e010      	b.n	80034ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2b80      	cmp	r3, #128	; 0x80
 80034ce:	d902      	bls.n	80034d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80034d0:	2303      	movs	r3, #3
 80034d2:	613b      	str	r3, [r7, #16]
 80034d4:	e00a      	b.n	80034ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b80      	cmp	r3, #128	; 0x80
 80034da:	d102      	bne.n	80034e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034dc:	2302      	movs	r3, #2
 80034de:	613b      	str	r3, [r7, #16]
 80034e0:	e004      	b.n	80034ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2b70      	cmp	r3, #112	; 0x70
 80034e6:	d101      	bne.n	80034ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034e8:	2301      	movs	r3, #1
 80034ea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80034ec:	4b0b      	ldr	r3, [pc, #44]	; (800351c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f023 0207 	bic.w	r2, r3, #7
 80034f4:	4909      	ldr	r1, [pc, #36]	; (800351c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80034fc:	4b07      	ldr	r3, [pc, #28]	; (800351c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0307 	and.w	r3, r3, #7
 8003504:	693a      	ldr	r2, [r7, #16]
 8003506:	429a      	cmp	r2, r3
 8003508:	d001      	beq.n	800350e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e000      	b.n	8003510 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800350e:	2300      	movs	r3, #0
}
 8003510:	4618      	mov	r0, r3
 8003512:	3718      	adds	r7, #24
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40021000 	.word	0x40021000
 800351c:	40022000 	.word	0x40022000

08003520 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b086      	sub	sp, #24
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003528:	2300      	movs	r3, #0
 800352a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800352c:	2300      	movs	r3, #0
 800352e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003538:	2b00      	cmp	r3, #0
 800353a:	d041      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003540:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003544:	d02a      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003546:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800354a:	d824      	bhi.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800354c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003550:	d008      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003552:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003556:	d81e      	bhi.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00a      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800355c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003560:	d010      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003562:	e018      	b.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003564:	4b86      	ldr	r3, [pc, #536]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	4a85      	ldr	r2, [pc, #532]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800356a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800356e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003570:	e015      	b.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	3304      	adds	r3, #4
 8003576:	2100      	movs	r1, #0
 8003578:	4618      	mov	r0, r3
 800357a:	f000 fabb 	bl	8003af4 <RCCEx_PLLSAI1_Config>
 800357e:	4603      	mov	r3, r0
 8003580:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003582:	e00c      	b.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	3320      	adds	r3, #32
 8003588:	2100      	movs	r1, #0
 800358a:	4618      	mov	r0, r3
 800358c:	f000 fba6 	bl	8003cdc <RCCEx_PLLSAI2_Config>
 8003590:	4603      	mov	r3, r0
 8003592:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003594:	e003      	b.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	74fb      	strb	r3, [r7, #19]
      break;
 800359a:	e000      	b.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800359c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800359e:	7cfb      	ldrb	r3, [r7, #19]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d10b      	bne.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035a4:	4b76      	ldr	r3, [pc, #472]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035b2:	4973      	ldr	r1, [pc, #460]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035b4:	4313      	orrs	r3, r2
 80035b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80035ba:	e001      	b.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035bc:	7cfb      	ldrb	r3, [r7, #19]
 80035be:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d041      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035d0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80035d4:	d02a      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80035d6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80035da:	d824      	bhi.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035e0:	d008      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80035e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035e6:	d81e      	bhi.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00a      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80035ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035f0:	d010      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80035f2:	e018      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035f4:	4b62      	ldr	r3, [pc, #392]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	4a61      	ldr	r2, [pc, #388]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035fe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003600:	e015      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	3304      	adds	r3, #4
 8003606:	2100      	movs	r1, #0
 8003608:	4618      	mov	r0, r3
 800360a:	f000 fa73 	bl	8003af4 <RCCEx_PLLSAI1_Config>
 800360e:	4603      	mov	r3, r0
 8003610:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003612:	e00c      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	3320      	adds	r3, #32
 8003618:	2100      	movs	r1, #0
 800361a:	4618      	mov	r0, r3
 800361c:	f000 fb5e 	bl	8003cdc <RCCEx_PLLSAI2_Config>
 8003620:	4603      	mov	r3, r0
 8003622:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003624:	e003      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	74fb      	strb	r3, [r7, #19]
      break;
 800362a:	e000      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800362c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800362e:	7cfb      	ldrb	r3, [r7, #19]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d10b      	bne.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003634:	4b52      	ldr	r3, [pc, #328]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003636:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800363a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003642:	494f      	ldr	r1, [pc, #316]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003644:	4313      	orrs	r3, r2
 8003646:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800364a:	e001      	b.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800364c:	7cfb      	ldrb	r3, [r7, #19]
 800364e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003658:	2b00      	cmp	r3, #0
 800365a:	f000 80a0 	beq.w	800379e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800365e:	2300      	movs	r3, #0
 8003660:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003662:	4b47      	ldr	r3, [pc, #284]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800366e:	2301      	movs	r3, #1
 8003670:	e000      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003672:	2300      	movs	r3, #0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00d      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003678:	4b41      	ldr	r3, [pc, #260]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800367a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800367c:	4a40      	ldr	r2, [pc, #256]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800367e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003682:	6593      	str	r3, [r2, #88]	; 0x58
 8003684:	4b3e      	ldr	r3, [pc, #248]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003686:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003688:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800368c:	60bb      	str	r3, [r7, #8]
 800368e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003690:	2301      	movs	r3, #1
 8003692:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003694:	4b3b      	ldr	r3, [pc, #236]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a3a      	ldr	r2, [pc, #232]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800369a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800369e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036a0:	f7fd fe2a 	bl	80012f8 <HAL_GetTick>
 80036a4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036a6:	e009      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036a8:	f7fd fe26 	bl	80012f8 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d902      	bls.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	74fb      	strb	r3, [r7, #19]
        break;
 80036ba:	e005      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036bc:	4b31      	ldr	r3, [pc, #196]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d0ef      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80036c8:	7cfb      	ldrb	r3, [r7, #19]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d15c      	bne.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036ce:	4b2c      	ldr	r3, [pc, #176]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036d8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d01f      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036e6:	697a      	ldr	r2, [r7, #20]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d019      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036ec:	4b24      	ldr	r3, [pc, #144]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036f8:	4b21      	ldr	r3, [pc, #132]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036fe:	4a20      	ldr	r2, [pc, #128]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003704:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003708:	4b1d      	ldr	r3, [pc, #116]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800370a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800370e:	4a1c      	ldr	r2, [pc, #112]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003710:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003714:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003718:	4a19      	ldr	r2, [pc, #100]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	2b00      	cmp	r3, #0
 8003728:	d016      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800372a:	f7fd fde5 	bl	80012f8 <HAL_GetTick>
 800372e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003730:	e00b      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003732:	f7fd fde1 	bl	80012f8 <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003740:	4293      	cmp	r3, r2
 8003742:	d902      	bls.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003744:	2303      	movs	r3, #3
 8003746:	74fb      	strb	r3, [r7, #19]
            break;
 8003748:	e006      	b.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800374a:	4b0d      	ldr	r3, [pc, #52]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800374c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0ec      	beq.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003758:	7cfb      	ldrb	r3, [r7, #19]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d10c      	bne.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800375e:	4b08      	ldr	r3, [pc, #32]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003760:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003764:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800376e:	4904      	ldr	r1, [pc, #16]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003770:	4313      	orrs	r3, r2
 8003772:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003776:	e009      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003778:	7cfb      	ldrb	r3, [r7, #19]
 800377a:	74bb      	strb	r3, [r7, #18]
 800377c:	e006      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800377e:	bf00      	nop
 8003780:	40021000 	.word	0x40021000
 8003784:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003788:	7cfb      	ldrb	r3, [r7, #19]
 800378a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800378c:	7c7b      	ldrb	r3, [r7, #17]
 800378e:	2b01      	cmp	r3, #1
 8003790:	d105      	bne.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003792:	4b9e      	ldr	r3, [pc, #632]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003796:	4a9d      	ldr	r2, [pc, #628]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003798:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800379c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d00a      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037aa:	4b98      	ldr	r3, [pc, #608]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037b0:	f023 0203 	bic.w	r2, r3, #3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037b8:	4994      	ldr	r1, [pc, #592]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d00a      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037cc:	4b8f      	ldr	r3, [pc, #572]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037d2:	f023 020c 	bic.w	r2, r3, #12
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037da:	498c      	ldr	r1, [pc, #560]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0304 	and.w	r3, r3, #4
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00a      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037ee:	4b87      	ldr	r3, [pc, #540]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037f4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fc:	4983      	ldr	r1, [pc, #524]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037fe:	4313      	orrs	r3, r2
 8003800:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f003 0308 	and.w	r3, r3, #8
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00a      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003810:	4b7e      	ldr	r3, [pc, #504]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003812:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003816:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800381e:	497b      	ldr	r1, [pc, #492]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003820:	4313      	orrs	r3, r2
 8003822:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0310 	and.w	r3, r3, #16
 800382e:	2b00      	cmp	r3, #0
 8003830:	d00a      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003832:	4b76      	ldr	r3, [pc, #472]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003834:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003838:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003840:	4972      	ldr	r1, [pc, #456]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003842:	4313      	orrs	r3, r2
 8003844:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0320 	and.w	r3, r3, #32
 8003850:	2b00      	cmp	r3, #0
 8003852:	d00a      	beq.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003854:	4b6d      	ldr	r3, [pc, #436]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800385a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003862:	496a      	ldr	r1, [pc, #424]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003864:	4313      	orrs	r3, r2
 8003866:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00a      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003876:	4b65      	ldr	r3, [pc, #404]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003878:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800387c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003884:	4961      	ldr	r1, [pc, #388]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003886:	4313      	orrs	r3, r2
 8003888:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003894:	2b00      	cmp	r3, #0
 8003896:	d00a      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003898:	4b5c      	ldr	r3, [pc, #368]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800389a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800389e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038a6:	4959      	ldr	r1, [pc, #356]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a8:	4313      	orrs	r3, r2
 80038aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d00a      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038ba:	4b54      	ldr	r3, [pc, #336]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038c0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038c8:	4950      	ldr	r1, [pc, #320]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d00a      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038dc:	4b4b      	ldr	r3, [pc, #300]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038e2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ea:	4948      	ldr	r1, [pc, #288]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00a      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038fe:	4b43      	ldr	r3, [pc, #268]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003900:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003904:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800390c:	493f      	ldr	r1, [pc, #252]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800390e:	4313      	orrs	r3, r2
 8003910:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d028      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003920:	4b3a      	ldr	r3, [pc, #232]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003922:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003926:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800392e:	4937      	ldr	r1, [pc, #220]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003930:	4313      	orrs	r3, r2
 8003932:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800393a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800393e:	d106      	bne.n	800394e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003940:	4b32      	ldr	r3, [pc, #200]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	4a31      	ldr	r2, [pc, #196]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003946:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800394a:	60d3      	str	r3, [r2, #12]
 800394c:	e011      	b.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003952:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003956:	d10c      	bne.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	3304      	adds	r3, #4
 800395c:	2101      	movs	r1, #1
 800395e:	4618      	mov	r0, r3
 8003960:	f000 f8c8 	bl	8003af4 <RCCEx_PLLSAI1_Config>
 8003964:	4603      	mov	r3, r0
 8003966:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003968:	7cfb      	ldrb	r3, [r7, #19]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d001      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800396e:	7cfb      	ldrb	r3, [r7, #19]
 8003970:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d028      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800397e:	4b23      	ldr	r3, [pc, #140]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003980:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003984:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800398c:	491f      	ldr	r1, [pc, #124]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800398e:	4313      	orrs	r3, r2
 8003990:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003998:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800399c:	d106      	bne.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800399e:	4b1b      	ldr	r3, [pc, #108]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	4a1a      	ldr	r2, [pc, #104]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039a8:	60d3      	str	r3, [r2, #12]
 80039aa:	e011      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039b4:	d10c      	bne.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	3304      	adds	r3, #4
 80039ba:	2101      	movs	r1, #1
 80039bc:	4618      	mov	r0, r3
 80039be:	f000 f899 	bl	8003af4 <RCCEx_PLLSAI1_Config>
 80039c2:	4603      	mov	r3, r0
 80039c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039c6:	7cfb      	ldrb	r3, [r7, #19]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d001      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80039cc:	7cfb      	ldrb	r3, [r7, #19]
 80039ce:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d02b      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039dc:	4b0b      	ldr	r3, [pc, #44]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039ea:	4908      	ldr	r1, [pc, #32]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ec:	4313      	orrs	r3, r2
 80039ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039fa:	d109      	bne.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039fc:	4b03      	ldr	r3, [pc, #12]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	4a02      	ldr	r2, [pc, #8]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a06:	60d3      	str	r3, [r2, #12]
 8003a08:	e014      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003a0a:	bf00      	nop
 8003a0c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a18:	d10c      	bne.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	3304      	adds	r3, #4
 8003a1e:	2101      	movs	r1, #1
 8003a20:	4618      	mov	r0, r3
 8003a22:	f000 f867 	bl	8003af4 <RCCEx_PLLSAI1_Config>
 8003a26:	4603      	mov	r3, r0
 8003a28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a2a:	7cfb      	ldrb	r3, [r7, #19]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003a30:	7cfb      	ldrb	r3, [r7, #19]
 8003a32:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d02f      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a40:	4b2b      	ldr	r3, [pc, #172]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a46:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a4e:	4928      	ldr	r1, [pc, #160]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a50:	4313      	orrs	r3, r2
 8003a52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a5e:	d10d      	bne.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	3304      	adds	r3, #4
 8003a64:	2102      	movs	r1, #2
 8003a66:	4618      	mov	r0, r3
 8003a68:	f000 f844 	bl	8003af4 <RCCEx_PLLSAI1_Config>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a70:	7cfb      	ldrb	r3, [r7, #19]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d014      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a76:	7cfb      	ldrb	r3, [r7, #19]
 8003a78:	74bb      	strb	r3, [r7, #18]
 8003a7a:	e011      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a84:	d10c      	bne.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	3320      	adds	r3, #32
 8003a8a:	2102      	movs	r1, #2
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f000 f925 	bl	8003cdc <RCCEx_PLLSAI2_Config>
 8003a92:	4603      	mov	r3, r0
 8003a94:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a96:	7cfb      	ldrb	r3, [r7, #19]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d001      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a9c:	7cfb      	ldrb	r3, [r7, #19]
 8003a9e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00a      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003aac:	4b10      	ldr	r3, [pc, #64]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003aba:	490d      	ldr	r1, [pc, #52]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003abc:	4313      	orrs	r3, r2
 8003abe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00b      	beq.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003ace:	4b08      	ldr	r3, [pc, #32]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ad4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ade:	4904      	ldr	r1, [pc, #16]	; (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003ae6:	7cbb      	ldrb	r3, [r7, #18]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3718      	adds	r7, #24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	40021000 	.word	0x40021000

08003af4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003afe:	2300      	movs	r3, #0
 8003b00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b02:	4b75      	ldr	r3, [pc, #468]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	f003 0303 	and.w	r3, r3, #3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d018      	beq.n	8003b40 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003b0e:	4b72      	ldr	r3, [pc, #456]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	f003 0203 	and.w	r2, r3, #3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d10d      	bne.n	8003b3a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
       ||
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d009      	beq.n	8003b3a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003b26:	4b6c      	ldr	r3, [pc, #432]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	091b      	lsrs	r3, r3, #4
 8003b2c:	f003 0307 	and.w	r3, r3, #7
 8003b30:	1c5a      	adds	r2, r3, #1
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
       ||
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d047      	beq.n	8003bca <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	73fb      	strb	r3, [r7, #15]
 8003b3e:	e044      	b.n	8003bca <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2b03      	cmp	r3, #3
 8003b46:	d018      	beq.n	8003b7a <RCCEx_PLLSAI1_Config+0x86>
 8003b48:	2b03      	cmp	r3, #3
 8003b4a:	d825      	bhi.n	8003b98 <RCCEx_PLLSAI1_Config+0xa4>
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d002      	beq.n	8003b56 <RCCEx_PLLSAI1_Config+0x62>
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d009      	beq.n	8003b68 <RCCEx_PLLSAI1_Config+0x74>
 8003b54:	e020      	b.n	8003b98 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b56:	4b60      	ldr	r3, [pc, #384]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0302 	and.w	r3, r3, #2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d11d      	bne.n	8003b9e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b66:	e01a      	b.n	8003b9e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b68:	4b5b      	ldr	r3, [pc, #364]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d116      	bne.n	8003ba2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b78:	e013      	b.n	8003ba2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b7a:	4b57      	ldr	r3, [pc, #348]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d10f      	bne.n	8003ba6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b86:	4b54      	ldr	r3, [pc, #336]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d109      	bne.n	8003ba6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003b96:	e006      	b.n	8003ba6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b9c:	e004      	b.n	8003ba8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b9e:	bf00      	nop
 8003ba0:	e002      	b.n	8003ba8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ba2:	bf00      	nop
 8003ba4:	e000      	b.n	8003ba8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ba6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ba8:	7bfb      	ldrb	r3, [r7, #15]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10d      	bne.n	8003bca <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003bae:	4b4a      	ldr	r3, [pc, #296]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6819      	ldr	r1, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	011b      	lsls	r3, r3, #4
 8003bc2:	430b      	orrs	r3, r1
 8003bc4:	4944      	ldr	r1, [pc, #272]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003bca:	7bfb      	ldrb	r3, [r7, #15]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d17d      	bne.n	8003ccc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003bd0:	4b41      	ldr	r3, [pc, #260]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a40      	ldr	r2, [pc, #256]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bd6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003bda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bdc:	f7fd fb8c 	bl	80012f8 <HAL_GetTick>
 8003be0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003be2:	e009      	b.n	8003bf8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003be4:	f7fd fb88 	bl	80012f8 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d902      	bls.n	8003bf8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	73fb      	strb	r3, [r7, #15]
        break;
 8003bf6:	e005      	b.n	8003c04 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003bf8:	4b37      	ldr	r3, [pc, #220]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d1ef      	bne.n	8003be4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c04:	7bfb      	ldrb	r3, [r7, #15]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d160      	bne.n	8003ccc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d111      	bne.n	8003c34 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c10:	4b31      	ldr	r3, [pc, #196]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003c18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	6892      	ldr	r2, [r2, #8]
 8003c20:	0211      	lsls	r1, r2, #8
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	68d2      	ldr	r2, [r2, #12]
 8003c26:	0912      	lsrs	r2, r2, #4
 8003c28:	0452      	lsls	r2, r2, #17
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	492a      	ldr	r1, [pc, #168]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	610b      	str	r3, [r1, #16]
 8003c32:	e027      	b.n	8003c84 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d112      	bne.n	8003c60 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c3a:	4b27      	ldr	r3, [pc, #156]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003c42:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	6892      	ldr	r2, [r2, #8]
 8003c4a:	0211      	lsls	r1, r2, #8
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	6912      	ldr	r2, [r2, #16]
 8003c50:	0852      	lsrs	r2, r2, #1
 8003c52:	3a01      	subs	r2, #1
 8003c54:	0552      	lsls	r2, r2, #21
 8003c56:	430a      	orrs	r2, r1
 8003c58:	491f      	ldr	r1, [pc, #124]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	610b      	str	r3, [r1, #16]
 8003c5e:	e011      	b.n	8003c84 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c60:	4b1d      	ldr	r3, [pc, #116]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003c68:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c6c:	687a      	ldr	r2, [r7, #4]
 8003c6e:	6892      	ldr	r2, [r2, #8]
 8003c70:	0211      	lsls	r1, r2, #8
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	6952      	ldr	r2, [r2, #20]
 8003c76:	0852      	lsrs	r2, r2, #1
 8003c78:	3a01      	subs	r2, #1
 8003c7a:	0652      	lsls	r2, r2, #25
 8003c7c:	430a      	orrs	r2, r1
 8003c7e:	4916      	ldr	r1, [pc, #88]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003c84:	4b14      	ldr	r3, [pc, #80]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a13      	ldr	r2, [pc, #76]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c8a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003c8e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c90:	f7fd fb32 	bl	80012f8 <HAL_GetTick>
 8003c94:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c96:	e009      	b.n	8003cac <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c98:	f7fd fb2e 	bl	80012f8 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d902      	bls.n	8003cac <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	73fb      	strb	r3, [r7, #15]
          break;
 8003caa:	e005      	b.n	8003cb8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003cac:	4b0a      	ldr	r3, [pc, #40]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d0ef      	beq.n	8003c98 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003cb8:	7bfb      	ldrb	r3, [r7, #15]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d106      	bne.n	8003ccc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003cbe:	4b06      	ldr	r3, [pc, #24]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cc0:	691a      	ldr	r2, [r3, #16]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	699b      	ldr	r3, [r3, #24]
 8003cc6:	4904      	ldr	r1, [pc, #16]	; (8003cd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3710      	adds	r7, #16
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	40021000 	.word	0x40021000

08003cdc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003cea:	4b6a      	ldr	r3, [pc, #424]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	f003 0303 	and.w	r3, r3, #3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d018      	beq.n	8003d28 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003cf6:	4b67      	ldr	r3, [pc, #412]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f003 0203 	and.w	r2, r3, #3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d10d      	bne.n	8003d22 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
       ||
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d009      	beq.n	8003d22 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003d0e:	4b61      	ldr	r3, [pc, #388]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	091b      	lsrs	r3, r3, #4
 8003d14:	f003 0307 	and.w	r3, r3, #7
 8003d18:	1c5a      	adds	r2, r3, #1
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
       ||
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d047      	beq.n	8003db2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	73fb      	strb	r3, [r7, #15]
 8003d26:	e044      	b.n	8003db2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2b03      	cmp	r3, #3
 8003d2e:	d018      	beq.n	8003d62 <RCCEx_PLLSAI2_Config+0x86>
 8003d30:	2b03      	cmp	r3, #3
 8003d32:	d825      	bhi.n	8003d80 <RCCEx_PLLSAI2_Config+0xa4>
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d002      	beq.n	8003d3e <RCCEx_PLLSAI2_Config+0x62>
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	d009      	beq.n	8003d50 <RCCEx_PLLSAI2_Config+0x74>
 8003d3c:	e020      	b.n	8003d80 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d3e:	4b55      	ldr	r3, [pc, #340]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0302 	and.w	r3, r3, #2
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d11d      	bne.n	8003d86 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d4e:	e01a      	b.n	8003d86 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d50:	4b50      	ldr	r3, [pc, #320]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d116      	bne.n	8003d8a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d60:	e013      	b.n	8003d8a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d62:	4b4c      	ldr	r3, [pc, #304]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d10f      	bne.n	8003d8e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d6e:	4b49      	ldr	r3, [pc, #292]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d109      	bne.n	8003d8e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d7e:	e006      	b.n	8003d8e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	73fb      	strb	r3, [r7, #15]
      break;
 8003d84:	e004      	b.n	8003d90 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d86:	bf00      	nop
 8003d88:	e002      	b.n	8003d90 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d8a:	bf00      	nop
 8003d8c:	e000      	b.n	8003d90 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d8e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d90:	7bfb      	ldrb	r3, [r7, #15]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d10d      	bne.n	8003db2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d96:	4b3f      	ldr	r3, [pc, #252]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6819      	ldr	r1, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	3b01      	subs	r3, #1
 8003da8:	011b      	lsls	r3, r3, #4
 8003daa:	430b      	orrs	r3, r1
 8003dac:	4939      	ldr	r1, [pc, #228]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003db2:	7bfb      	ldrb	r3, [r7, #15]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d167      	bne.n	8003e88 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003db8:	4b36      	ldr	r3, [pc, #216]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a35      	ldr	r2, [pc, #212]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dc2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dc4:	f7fd fa98 	bl	80012f8 <HAL_GetTick>
 8003dc8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003dca:	e009      	b.n	8003de0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003dcc:	f7fd fa94 	bl	80012f8 <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d902      	bls.n	8003de0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	73fb      	strb	r3, [r7, #15]
        break;
 8003dde:	e005      	b.n	8003dec <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003de0:	4b2c      	ldr	r3, [pc, #176]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1ef      	bne.n	8003dcc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003dec:	7bfb      	ldrb	r3, [r7, #15]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d14a      	bne.n	8003e88 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d111      	bne.n	8003e1c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003df8:	4b26      	ldr	r3, [pc, #152]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dfa:	695b      	ldr	r3, [r3, #20]
 8003dfc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003e00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	6892      	ldr	r2, [r2, #8]
 8003e08:	0211      	lsls	r1, r2, #8
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	68d2      	ldr	r2, [r2, #12]
 8003e0e:	0912      	lsrs	r2, r2, #4
 8003e10:	0452      	lsls	r2, r2, #17
 8003e12:	430a      	orrs	r2, r1
 8003e14:	491f      	ldr	r1, [pc, #124]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	614b      	str	r3, [r1, #20]
 8003e1a:	e011      	b.n	8003e40 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e1c:	4b1d      	ldr	r3, [pc, #116]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e1e:	695b      	ldr	r3, [r3, #20]
 8003e20:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003e24:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e28:	687a      	ldr	r2, [r7, #4]
 8003e2a:	6892      	ldr	r2, [r2, #8]
 8003e2c:	0211      	lsls	r1, r2, #8
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	6912      	ldr	r2, [r2, #16]
 8003e32:	0852      	lsrs	r2, r2, #1
 8003e34:	3a01      	subs	r2, #1
 8003e36:	0652      	lsls	r2, r2, #25
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	4916      	ldr	r1, [pc, #88]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003e40:	4b14      	ldr	r3, [pc, #80]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a13      	ldr	r2, [pc, #76]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e4a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e4c:	f7fd fa54 	bl	80012f8 <HAL_GetTick>
 8003e50:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e52:	e009      	b.n	8003e68 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e54:	f7fd fa50 	bl	80012f8 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d902      	bls.n	8003e68 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	73fb      	strb	r3, [r7, #15]
          break;
 8003e66:	e005      	b.n	8003e74 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e68:	4b0a      	ldr	r3, [pc, #40]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0ef      	beq.n	8003e54 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003e74:	7bfb      	ldrb	r3, [r7, #15]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d106      	bne.n	8003e88 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003e7a:	4b06      	ldr	r3, [pc, #24]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e7c:	695a      	ldr	r2, [r3, #20]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	695b      	ldr	r3, [r3, #20]
 8003e82:	4904      	ldr	r1, [pc, #16]	; (8003e94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	40021000 	.word	0x40021000

08003e98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d101      	bne.n	8003eaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e049      	b.n	8003f3e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d106      	bne.n	8003ec4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f7fd f868 	bl	8000f94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	3304      	adds	r3, #4
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	4610      	mov	r0, r2
 8003ed8:	f000 f9ee 	bl	80042b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3708      	adds	r7, #8
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
	...

08003f48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b085      	sub	sp, #20
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d001      	beq.n	8003f60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e04f      	b.n	8004000 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2202      	movs	r2, #2
 8003f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	68da      	ldr	r2, [r3, #12]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f042 0201 	orr.w	r2, r2, #1
 8003f76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a23      	ldr	r2, [pc, #140]	; (800400c <HAL_TIM_Base_Start_IT+0xc4>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d01d      	beq.n	8003fbe <HAL_TIM_Base_Start_IT+0x76>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f8a:	d018      	beq.n	8003fbe <HAL_TIM_Base_Start_IT+0x76>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a1f      	ldr	r2, [pc, #124]	; (8004010 <HAL_TIM_Base_Start_IT+0xc8>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d013      	beq.n	8003fbe <HAL_TIM_Base_Start_IT+0x76>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a1e      	ldr	r2, [pc, #120]	; (8004014 <HAL_TIM_Base_Start_IT+0xcc>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d00e      	beq.n	8003fbe <HAL_TIM_Base_Start_IT+0x76>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a1c      	ldr	r2, [pc, #112]	; (8004018 <HAL_TIM_Base_Start_IT+0xd0>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d009      	beq.n	8003fbe <HAL_TIM_Base_Start_IT+0x76>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a1b      	ldr	r2, [pc, #108]	; (800401c <HAL_TIM_Base_Start_IT+0xd4>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d004      	beq.n	8003fbe <HAL_TIM_Base_Start_IT+0x76>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a19      	ldr	r2, [pc, #100]	; (8004020 <HAL_TIM_Base_Start_IT+0xd8>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d115      	bne.n	8003fea <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	689a      	ldr	r2, [r3, #8]
 8003fc4:	4b17      	ldr	r3, [pc, #92]	; (8004024 <HAL_TIM_Base_Start_IT+0xdc>)
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2b06      	cmp	r3, #6
 8003fce:	d015      	beq.n	8003ffc <HAL_TIM_Base_Start_IT+0xb4>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fd6:	d011      	beq.n	8003ffc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f042 0201 	orr.w	r2, r2, #1
 8003fe6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fe8:	e008      	b.n	8003ffc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f042 0201 	orr.w	r2, r2, #1
 8003ff8:	601a      	str	r2, [r3, #0]
 8003ffa:	e000      	b.n	8003ffe <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ffc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ffe:	2300      	movs	r3, #0
}
 8004000:	4618      	mov	r0, r3
 8004002:	3714      	adds	r7, #20
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr
 800400c:	40012c00 	.word	0x40012c00
 8004010:	40000400 	.word	0x40000400
 8004014:	40000800 	.word	0x40000800
 8004018:	40000c00 	.word	0x40000c00
 800401c:	40013400 	.word	0x40013400
 8004020:	40014000 	.word	0x40014000
 8004024:	00010007 	.word	0x00010007

08004028 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b082      	sub	sp, #8
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	f003 0302 	and.w	r3, r3, #2
 800403a:	2b02      	cmp	r3, #2
 800403c:	d122      	bne.n	8004084 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	f003 0302 	and.w	r3, r3, #2
 8004048:	2b02      	cmp	r3, #2
 800404a:	d11b      	bne.n	8004084 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f06f 0202 	mvn.w	r2, #2
 8004054:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2201      	movs	r2, #1
 800405a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	f003 0303 	and.w	r3, r3, #3
 8004066:	2b00      	cmp	r3, #0
 8004068:	d003      	beq.n	8004072 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 f905 	bl	800427a <HAL_TIM_IC_CaptureCallback>
 8004070:	e005      	b.n	800407e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 f8f7 	bl	8004266 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f000 f908 	bl	800428e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	f003 0304 	and.w	r3, r3, #4
 800408e:	2b04      	cmp	r3, #4
 8004090:	d122      	bne.n	80040d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	f003 0304 	and.w	r3, r3, #4
 800409c:	2b04      	cmp	r3, #4
 800409e:	d11b      	bne.n	80040d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f06f 0204 	mvn.w	r2, #4
 80040a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2202      	movs	r2, #2
 80040ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f8db 	bl	800427a <HAL_TIM_IC_CaptureCallback>
 80040c4:	e005      	b.n	80040d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 f8cd 	bl	8004266 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 f8de 	bl	800428e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	691b      	ldr	r3, [r3, #16]
 80040de:	f003 0308 	and.w	r3, r3, #8
 80040e2:	2b08      	cmp	r3, #8
 80040e4:	d122      	bne.n	800412c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	f003 0308 	and.w	r3, r3, #8
 80040f0:	2b08      	cmp	r3, #8
 80040f2:	d11b      	bne.n	800412c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f06f 0208 	mvn.w	r2, #8
 80040fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2204      	movs	r2, #4
 8004102:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	69db      	ldr	r3, [r3, #28]
 800410a:	f003 0303 	and.w	r3, r3, #3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d003      	beq.n	800411a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f8b1 	bl	800427a <HAL_TIM_IC_CaptureCallback>
 8004118:	e005      	b.n	8004126 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 f8a3 	bl	8004266 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f000 f8b4 	bl	800428e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	f003 0310 	and.w	r3, r3, #16
 8004136:	2b10      	cmp	r3, #16
 8004138:	d122      	bne.n	8004180 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	f003 0310 	and.w	r3, r3, #16
 8004144:	2b10      	cmp	r3, #16
 8004146:	d11b      	bne.n	8004180 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f06f 0210 	mvn.w	r2, #16
 8004150:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2208      	movs	r2, #8
 8004156:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	69db      	ldr	r3, [r3, #28]
 800415e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004162:	2b00      	cmp	r3, #0
 8004164:	d003      	beq.n	800416e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 f887 	bl	800427a <HAL_TIM_IC_CaptureCallback>
 800416c:	e005      	b.n	800417a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 f879 	bl	8004266 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f000 f88a 	bl	800428e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b01      	cmp	r3, #1
 800418c:	d10e      	bne.n	80041ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	2b01      	cmp	r3, #1
 800419a:	d107      	bne.n	80041ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f06f 0201 	mvn.w	r2, #1
 80041a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f7fc fe74 	bl	8000e94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041b6:	2b80      	cmp	r3, #128	; 0x80
 80041b8:	d10e      	bne.n	80041d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041c4:	2b80      	cmp	r3, #128	; 0x80
 80041c6:	d107      	bne.n	80041d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 f914 	bl	8004400 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041e6:	d10e      	bne.n	8004206 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041f2:	2b80      	cmp	r3, #128	; 0x80
 80041f4:	d107      	bne.n	8004206 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80041fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 f907 	bl	8004414 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	691b      	ldr	r3, [r3, #16]
 800420c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004210:	2b40      	cmp	r3, #64	; 0x40
 8004212:	d10e      	bne.n	8004232 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800421e:	2b40      	cmp	r3, #64	; 0x40
 8004220:	d107      	bne.n	8004232 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800422a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f000 f838 	bl	80042a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	691b      	ldr	r3, [r3, #16]
 8004238:	f003 0320 	and.w	r3, r3, #32
 800423c:	2b20      	cmp	r3, #32
 800423e:	d10e      	bne.n	800425e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	f003 0320 	and.w	r3, r3, #32
 800424a:	2b20      	cmp	r3, #32
 800424c:	d107      	bne.n	800425e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f06f 0220 	mvn.w	r2, #32
 8004256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f000 f8c7 	bl	80043ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800425e:	bf00      	nop
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}

08004266 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004266:	b480      	push	{r7}
 8004268:	b083      	sub	sp, #12
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800426e:	bf00      	nop
 8004270:	370c      	adds	r7, #12
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr

0800427a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800427a:	b480      	push	{r7}
 800427c:	b083      	sub	sp, #12
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004282:	bf00      	nop
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr

0800428e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800428e:	b480      	push	{r7}
 8004290:	b083      	sub	sp, #12
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004296:	bf00      	nop
 8004298:	370c      	adds	r7, #12
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr

080042a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80042a2:	b480      	push	{r7}
 80042a4:	b083      	sub	sp, #12
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80042aa:	bf00      	nop
 80042ac:	370c      	adds	r7, #12
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
	...

080042b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b085      	sub	sp, #20
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4a40      	ldr	r2, [pc, #256]	; (80043cc <TIM_Base_SetConfig+0x114>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d013      	beq.n	80042f8 <TIM_Base_SetConfig+0x40>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042d6:	d00f      	beq.n	80042f8 <TIM_Base_SetConfig+0x40>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	4a3d      	ldr	r2, [pc, #244]	; (80043d0 <TIM_Base_SetConfig+0x118>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d00b      	beq.n	80042f8 <TIM_Base_SetConfig+0x40>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4a3c      	ldr	r2, [pc, #240]	; (80043d4 <TIM_Base_SetConfig+0x11c>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d007      	beq.n	80042f8 <TIM_Base_SetConfig+0x40>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4a3b      	ldr	r2, [pc, #236]	; (80043d8 <TIM_Base_SetConfig+0x120>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d003      	beq.n	80042f8 <TIM_Base_SetConfig+0x40>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	4a3a      	ldr	r2, [pc, #232]	; (80043dc <TIM_Base_SetConfig+0x124>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d108      	bne.n	800430a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	68fa      	ldr	r2, [r7, #12]
 8004306:	4313      	orrs	r3, r2
 8004308:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a2f      	ldr	r2, [pc, #188]	; (80043cc <TIM_Base_SetConfig+0x114>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d01f      	beq.n	8004352 <TIM_Base_SetConfig+0x9a>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004318:	d01b      	beq.n	8004352 <TIM_Base_SetConfig+0x9a>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a2c      	ldr	r2, [pc, #176]	; (80043d0 <TIM_Base_SetConfig+0x118>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d017      	beq.n	8004352 <TIM_Base_SetConfig+0x9a>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a2b      	ldr	r2, [pc, #172]	; (80043d4 <TIM_Base_SetConfig+0x11c>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d013      	beq.n	8004352 <TIM_Base_SetConfig+0x9a>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a2a      	ldr	r2, [pc, #168]	; (80043d8 <TIM_Base_SetConfig+0x120>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d00f      	beq.n	8004352 <TIM_Base_SetConfig+0x9a>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a29      	ldr	r2, [pc, #164]	; (80043dc <TIM_Base_SetConfig+0x124>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d00b      	beq.n	8004352 <TIM_Base_SetConfig+0x9a>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a28      	ldr	r2, [pc, #160]	; (80043e0 <TIM_Base_SetConfig+0x128>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d007      	beq.n	8004352 <TIM_Base_SetConfig+0x9a>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a27      	ldr	r2, [pc, #156]	; (80043e4 <TIM_Base_SetConfig+0x12c>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d003      	beq.n	8004352 <TIM_Base_SetConfig+0x9a>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a26      	ldr	r2, [pc, #152]	; (80043e8 <TIM_Base_SetConfig+0x130>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d108      	bne.n	8004364 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004358:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	4313      	orrs	r3, r2
 8004362:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	695b      	ldr	r3, [r3, #20]
 800436e:	4313      	orrs	r3, r2
 8004370:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	68fa      	ldr	r2, [r7, #12]
 8004376:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	689a      	ldr	r2, [r3, #8]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	4a10      	ldr	r2, [pc, #64]	; (80043cc <TIM_Base_SetConfig+0x114>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d00f      	beq.n	80043b0 <TIM_Base_SetConfig+0xf8>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4a12      	ldr	r2, [pc, #72]	; (80043dc <TIM_Base_SetConfig+0x124>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d00b      	beq.n	80043b0 <TIM_Base_SetConfig+0xf8>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a11      	ldr	r2, [pc, #68]	; (80043e0 <TIM_Base_SetConfig+0x128>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d007      	beq.n	80043b0 <TIM_Base_SetConfig+0xf8>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4a10      	ldr	r2, [pc, #64]	; (80043e4 <TIM_Base_SetConfig+0x12c>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d003      	beq.n	80043b0 <TIM_Base_SetConfig+0xf8>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	4a0f      	ldr	r2, [pc, #60]	; (80043e8 <TIM_Base_SetConfig+0x130>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d103      	bne.n	80043b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	691a      	ldr	r2, [r3, #16]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	615a      	str	r2, [r3, #20]
}
 80043be:	bf00      	nop
 80043c0:	3714      	adds	r7, #20
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	40012c00 	.word	0x40012c00
 80043d0:	40000400 	.word	0x40000400
 80043d4:	40000800 	.word	0x40000800
 80043d8:	40000c00 	.word	0x40000c00
 80043dc:	40013400 	.word	0x40013400
 80043e0:	40014000 	.word	0x40014000
 80043e4:	40014400 	.word	0x40014400
 80043e8:	40014800 	.word	0x40014800

080043ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043f4:	bf00      	nop
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004408:	bf00      	nop
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800441c:	bf00      	nop
 800441e:	370c      	adds	r7, #12
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr

08004428 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b082      	sub	sp, #8
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d101      	bne.n	800443a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e040      	b.n	80044bc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800443e:	2b00      	cmp	r3, #0
 8004440:	d106      	bne.n	8004450 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f7fc fdc8 	bl	8000fe0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2224      	movs	r2, #36	; 0x24
 8004454:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f022 0201 	bic.w	r2, r2, #1
 8004464:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 f82c 	bl	80044c4 <UART_SetConfig>
 800446c:	4603      	mov	r3, r0
 800446e:	2b01      	cmp	r3, #1
 8004470:	d101      	bne.n	8004476 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e022      	b.n	80044bc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447a:	2b00      	cmp	r3, #0
 800447c:	d002      	beq.n	8004484 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 faaa 	bl	80049d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	685a      	ldr	r2, [r3, #4]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004492:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	689a      	ldr	r2, [r3, #8]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f042 0201 	orr.w	r2, r2, #1
 80044b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 fb31 	bl	8004b1c <UART_CheckIdleState>
 80044ba:	4603      	mov	r3, r0
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3708      	adds	r7, #8
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044c4:	b5b0      	push	{r4, r5, r7, lr}
 80044c6:	b088      	sub	sp, #32
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80044cc:	2300      	movs	r3, #0
 80044ce:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689a      	ldr	r2, [r3, #8]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	691b      	ldr	r3, [r3, #16]
 80044d8:	431a      	orrs	r2, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	431a      	orrs	r2, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	69db      	ldr	r3, [r3, #28]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	4bad      	ldr	r3, [pc, #692]	; (80047a4 <UART_SetConfig+0x2e0>)
 80044f0:	4013      	ands	r3, r2
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	6812      	ldr	r2, [r2, #0]
 80044f6:	69f9      	ldr	r1, [r7, #28]
 80044f8:	430b      	orrs	r3, r1
 80044fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	68da      	ldr	r2, [r3, #12]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	430a      	orrs	r2, r1
 8004510:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4aa2      	ldr	r2, [pc, #648]	; (80047a8 <UART_SetConfig+0x2e4>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d004      	beq.n	800452c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a1b      	ldr	r3, [r3, #32]
 8004526:	69fa      	ldr	r2, [r7, #28]
 8004528:	4313      	orrs	r3, r2
 800452a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	69fa      	ldr	r2, [r7, #28]
 800453c:	430a      	orrs	r2, r1
 800453e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a99      	ldr	r2, [pc, #612]	; (80047ac <UART_SetConfig+0x2e8>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d121      	bne.n	800458e <UART_SetConfig+0xca>
 800454a:	4b99      	ldr	r3, [pc, #612]	; (80047b0 <UART_SetConfig+0x2ec>)
 800454c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004550:	f003 0303 	and.w	r3, r3, #3
 8004554:	2b03      	cmp	r3, #3
 8004556:	d817      	bhi.n	8004588 <UART_SetConfig+0xc4>
 8004558:	a201      	add	r2, pc, #4	; (adr r2, 8004560 <UART_SetConfig+0x9c>)
 800455a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800455e:	bf00      	nop
 8004560:	08004571 	.word	0x08004571
 8004564:	0800457d 	.word	0x0800457d
 8004568:	08004577 	.word	0x08004577
 800456c:	08004583 	.word	0x08004583
 8004570:	2301      	movs	r3, #1
 8004572:	76fb      	strb	r3, [r7, #27]
 8004574:	e0e7      	b.n	8004746 <UART_SetConfig+0x282>
 8004576:	2302      	movs	r3, #2
 8004578:	76fb      	strb	r3, [r7, #27]
 800457a:	e0e4      	b.n	8004746 <UART_SetConfig+0x282>
 800457c:	2304      	movs	r3, #4
 800457e:	76fb      	strb	r3, [r7, #27]
 8004580:	e0e1      	b.n	8004746 <UART_SetConfig+0x282>
 8004582:	2308      	movs	r3, #8
 8004584:	76fb      	strb	r3, [r7, #27]
 8004586:	e0de      	b.n	8004746 <UART_SetConfig+0x282>
 8004588:	2310      	movs	r3, #16
 800458a:	76fb      	strb	r3, [r7, #27]
 800458c:	e0db      	b.n	8004746 <UART_SetConfig+0x282>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a88      	ldr	r2, [pc, #544]	; (80047b4 <UART_SetConfig+0x2f0>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d132      	bne.n	80045fe <UART_SetConfig+0x13a>
 8004598:	4b85      	ldr	r3, [pc, #532]	; (80047b0 <UART_SetConfig+0x2ec>)
 800459a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800459e:	f003 030c 	and.w	r3, r3, #12
 80045a2:	2b0c      	cmp	r3, #12
 80045a4:	d828      	bhi.n	80045f8 <UART_SetConfig+0x134>
 80045a6:	a201      	add	r2, pc, #4	; (adr r2, 80045ac <UART_SetConfig+0xe8>)
 80045a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ac:	080045e1 	.word	0x080045e1
 80045b0:	080045f9 	.word	0x080045f9
 80045b4:	080045f9 	.word	0x080045f9
 80045b8:	080045f9 	.word	0x080045f9
 80045bc:	080045ed 	.word	0x080045ed
 80045c0:	080045f9 	.word	0x080045f9
 80045c4:	080045f9 	.word	0x080045f9
 80045c8:	080045f9 	.word	0x080045f9
 80045cc:	080045e7 	.word	0x080045e7
 80045d0:	080045f9 	.word	0x080045f9
 80045d4:	080045f9 	.word	0x080045f9
 80045d8:	080045f9 	.word	0x080045f9
 80045dc:	080045f3 	.word	0x080045f3
 80045e0:	2300      	movs	r3, #0
 80045e2:	76fb      	strb	r3, [r7, #27]
 80045e4:	e0af      	b.n	8004746 <UART_SetConfig+0x282>
 80045e6:	2302      	movs	r3, #2
 80045e8:	76fb      	strb	r3, [r7, #27]
 80045ea:	e0ac      	b.n	8004746 <UART_SetConfig+0x282>
 80045ec:	2304      	movs	r3, #4
 80045ee:	76fb      	strb	r3, [r7, #27]
 80045f0:	e0a9      	b.n	8004746 <UART_SetConfig+0x282>
 80045f2:	2308      	movs	r3, #8
 80045f4:	76fb      	strb	r3, [r7, #27]
 80045f6:	e0a6      	b.n	8004746 <UART_SetConfig+0x282>
 80045f8:	2310      	movs	r3, #16
 80045fa:	76fb      	strb	r3, [r7, #27]
 80045fc:	e0a3      	b.n	8004746 <UART_SetConfig+0x282>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a6d      	ldr	r2, [pc, #436]	; (80047b8 <UART_SetConfig+0x2f4>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d120      	bne.n	800464a <UART_SetConfig+0x186>
 8004608:	4b69      	ldr	r3, [pc, #420]	; (80047b0 <UART_SetConfig+0x2ec>)
 800460a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800460e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004612:	2b30      	cmp	r3, #48	; 0x30
 8004614:	d013      	beq.n	800463e <UART_SetConfig+0x17a>
 8004616:	2b30      	cmp	r3, #48	; 0x30
 8004618:	d814      	bhi.n	8004644 <UART_SetConfig+0x180>
 800461a:	2b20      	cmp	r3, #32
 800461c:	d009      	beq.n	8004632 <UART_SetConfig+0x16e>
 800461e:	2b20      	cmp	r3, #32
 8004620:	d810      	bhi.n	8004644 <UART_SetConfig+0x180>
 8004622:	2b00      	cmp	r3, #0
 8004624:	d002      	beq.n	800462c <UART_SetConfig+0x168>
 8004626:	2b10      	cmp	r3, #16
 8004628:	d006      	beq.n	8004638 <UART_SetConfig+0x174>
 800462a:	e00b      	b.n	8004644 <UART_SetConfig+0x180>
 800462c:	2300      	movs	r3, #0
 800462e:	76fb      	strb	r3, [r7, #27]
 8004630:	e089      	b.n	8004746 <UART_SetConfig+0x282>
 8004632:	2302      	movs	r3, #2
 8004634:	76fb      	strb	r3, [r7, #27]
 8004636:	e086      	b.n	8004746 <UART_SetConfig+0x282>
 8004638:	2304      	movs	r3, #4
 800463a:	76fb      	strb	r3, [r7, #27]
 800463c:	e083      	b.n	8004746 <UART_SetConfig+0x282>
 800463e:	2308      	movs	r3, #8
 8004640:	76fb      	strb	r3, [r7, #27]
 8004642:	e080      	b.n	8004746 <UART_SetConfig+0x282>
 8004644:	2310      	movs	r3, #16
 8004646:	76fb      	strb	r3, [r7, #27]
 8004648:	e07d      	b.n	8004746 <UART_SetConfig+0x282>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a5b      	ldr	r2, [pc, #364]	; (80047bc <UART_SetConfig+0x2f8>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d120      	bne.n	8004696 <UART_SetConfig+0x1d2>
 8004654:	4b56      	ldr	r3, [pc, #344]	; (80047b0 <UART_SetConfig+0x2ec>)
 8004656:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800465a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800465e:	2bc0      	cmp	r3, #192	; 0xc0
 8004660:	d013      	beq.n	800468a <UART_SetConfig+0x1c6>
 8004662:	2bc0      	cmp	r3, #192	; 0xc0
 8004664:	d814      	bhi.n	8004690 <UART_SetConfig+0x1cc>
 8004666:	2b80      	cmp	r3, #128	; 0x80
 8004668:	d009      	beq.n	800467e <UART_SetConfig+0x1ba>
 800466a:	2b80      	cmp	r3, #128	; 0x80
 800466c:	d810      	bhi.n	8004690 <UART_SetConfig+0x1cc>
 800466e:	2b00      	cmp	r3, #0
 8004670:	d002      	beq.n	8004678 <UART_SetConfig+0x1b4>
 8004672:	2b40      	cmp	r3, #64	; 0x40
 8004674:	d006      	beq.n	8004684 <UART_SetConfig+0x1c0>
 8004676:	e00b      	b.n	8004690 <UART_SetConfig+0x1cc>
 8004678:	2300      	movs	r3, #0
 800467a:	76fb      	strb	r3, [r7, #27]
 800467c:	e063      	b.n	8004746 <UART_SetConfig+0x282>
 800467e:	2302      	movs	r3, #2
 8004680:	76fb      	strb	r3, [r7, #27]
 8004682:	e060      	b.n	8004746 <UART_SetConfig+0x282>
 8004684:	2304      	movs	r3, #4
 8004686:	76fb      	strb	r3, [r7, #27]
 8004688:	e05d      	b.n	8004746 <UART_SetConfig+0x282>
 800468a:	2308      	movs	r3, #8
 800468c:	76fb      	strb	r3, [r7, #27]
 800468e:	e05a      	b.n	8004746 <UART_SetConfig+0x282>
 8004690:	2310      	movs	r3, #16
 8004692:	76fb      	strb	r3, [r7, #27]
 8004694:	e057      	b.n	8004746 <UART_SetConfig+0x282>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a49      	ldr	r2, [pc, #292]	; (80047c0 <UART_SetConfig+0x2fc>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d125      	bne.n	80046ec <UART_SetConfig+0x228>
 80046a0:	4b43      	ldr	r3, [pc, #268]	; (80047b0 <UART_SetConfig+0x2ec>)
 80046a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046ae:	d017      	beq.n	80046e0 <UART_SetConfig+0x21c>
 80046b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046b4:	d817      	bhi.n	80046e6 <UART_SetConfig+0x222>
 80046b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046ba:	d00b      	beq.n	80046d4 <UART_SetConfig+0x210>
 80046bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046c0:	d811      	bhi.n	80046e6 <UART_SetConfig+0x222>
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d003      	beq.n	80046ce <UART_SetConfig+0x20a>
 80046c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046ca:	d006      	beq.n	80046da <UART_SetConfig+0x216>
 80046cc:	e00b      	b.n	80046e6 <UART_SetConfig+0x222>
 80046ce:	2300      	movs	r3, #0
 80046d0:	76fb      	strb	r3, [r7, #27]
 80046d2:	e038      	b.n	8004746 <UART_SetConfig+0x282>
 80046d4:	2302      	movs	r3, #2
 80046d6:	76fb      	strb	r3, [r7, #27]
 80046d8:	e035      	b.n	8004746 <UART_SetConfig+0x282>
 80046da:	2304      	movs	r3, #4
 80046dc:	76fb      	strb	r3, [r7, #27]
 80046de:	e032      	b.n	8004746 <UART_SetConfig+0x282>
 80046e0:	2308      	movs	r3, #8
 80046e2:	76fb      	strb	r3, [r7, #27]
 80046e4:	e02f      	b.n	8004746 <UART_SetConfig+0x282>
 80046e6:	2310      	movs	r3, #16
 80046e8:	76fb      	strb	r3, [r7, #27]
 80046ea:	e02c      	b.n	8004746 <UART_SetConfig+0x282>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a2d      	ldr	r2, [pc, #180]	; (80047a8 <UART_SetConfig+0x2e4>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d125      	bne.n	8004742 <UART_SetConfig+0x27e>
 80046f6:	4b2e      	ldr	r3, [pc, #184]	; (80047b0 <UART_SetConfig+0x2ec>)
 80046f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046fc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004700:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004704:	d017      	beq.n	8004736 <UART_SetConfig+0x272>
 8004706:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800470a:	d817      	bhi.n	800473c <UART_SetConfig+0x278>
 800470c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004710:	d00b      	beq.n	800472a <UART_SetConfig+0x266>
 8004712:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004716:	d811      	bhi.n	800473c <UART_SetConfig+0x278>
 8004718:	2b00      	cmp	r3, #0
 800471a:	d003      	beq.n	8004724 <UART_SetConfig+0x260>
 800471c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004720:	d006      	beq.n	8004730 <UART_SetConfig+0x26c>
 8004722:	e00b      	b.n	800473c <UART_SetConfig+0x278>
 8004724:	2300      	movs	r3, #0
 8004726:	76fb      	strb	r3, [r7, #27]
 8004728:	e00d      	b.n	8004746 <UART_SetConfig+0x282>
 800472a:	2302      	movs	r3, #2
 800472c:	76fb      	strb	r3, [r7, #27]
 800472e:	e00a      	b.n	8004746 <UART_SetConfig+0x282>
 8004730:	2304      	movs	r3, #4
 8004732:	76fb      	strb	r3, [r7, #27]
 8004734:	e007      	b.n	8004746 <UART_SetConfig+0x282>
 8004736:	2308      	movs	r3, #8
 8004738:	76fb      	strb	r3, [r7, #27]
 800473a:	e004      	b.n	8004746 <UART_SetConfig+0x282>
 800473c:	2310      	movs	r3, #16
 800473e:	76fb      	strb	r3, [r7, #27]
 8004740:	e001      	b.n	8004746 <UART_SetConfig+0x282>
 8004742:	2310      	movs	r3, #16
 8004744:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a17      	ldr	r2, [pc, #92]	; (80047a8 <UART_SetConfig+0x2e4>)
 800474c:	4293      	cmp	r3, r2
 800474e:	f040 8087 	bne.w	8004860 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004752:	7efb      	ldrb	r3, [r7, #27]
 8004754:	2b08      	cmp	r3, #8
 8004756:	d837      	bhi.n	80047c8 <UART_SetConfig+0x304>
 8004758:	a201      	add	r2, pc, #4	; (adr r2, 8004760 <UART_SetConfig+0x29c>)
 800475a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800475e:	bf00      	nop
 8004760:	08004785 	.word	0x08004785
 8004764:	080047c9 	.word	0x080047c9
 8004768:	0800478d 	.word	0x0800478d
 800476c:	080047c9 	.word	0x080047c9
 8004770:	08004793 	.word	0x08004793
 8004774:	080047c9 	.word	0x080047c9
 8004778:	080047c9 	.word	0x080047c9
 800477c:	080047c9 	.word	0x080047c9
 8004780:	0800479b 	.word	0x0800479b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004784:	f7fe fe40 	bl	8003408 <HAL_RCC_GetPCLK1Freq>
 8004788:	6178      	str	r0, [r7, #20]
        break;
 800478a:	e022      	b.n	80047d2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800478c:	4b0d      	ldr	r3, [pc, #52]	; (80047c4 <UART_SetConfig+0x300>)
 800478e:	617b      	str	r3, [r7, #20]
        break;
 8004790:	e01f      	b.n	80047d2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004792:	f7fe fda1 	bl	80032d8 <HAL_RCC_GetSysClockFreq>
 8004796:	6178      	str	r0, [r7, #20]
        break;
 8004798:	e01b      	b.n	80047d2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800479a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800479e:	617b      	str	r3, [r7, #20]
        break;
 80047a0:	e017      	b.n	80047d2 <UART_SetConfig+0x30e>
 80047a2:	bf00      	nop
 80047a4:	efff69f3 	.word	0xefff69f3
 80047a8:	40008000 	.word	0x40008000
 80047ac:	40013800 	.word	0x40013800
 80047b0:	40021000 	.word	0x40021000
 80047b4:	40004400 	.word	0x40004400
 80047b8:	40004800 	.word	0x40004800
 80047bc:	40004c00 	.word	0x40004c00
 80047c0:	40005000 	.word	0x40005000
 80047c4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80047c8:	2300      	movs	r3, #0
 80047ca:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	76bb      	strb	r3, [r7, #26]
        break;
 80047d0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f000 80f1 	beq.w	80049bc <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685a      	ldr	r2, [r3, #4]
 80047de:	4613      	mov	r3, r2
 80047e0:	005b      	lsls	r3, r3, #1
 80047e2:	4413      	add	r3, r2
 80047e4:	697a      	ldr	r2, [r7, #20]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d305      	bcc.n	80047f6 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d902      	bls.n	80047fc <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	76bb      	strb	r3, [r7, #26]
 80047fa:	e0df      	b.n	80049bc <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	4618      	mov	r0, r3
 8004800:	f04f 0100 	mov.w	r1, #0
 8004804:	f04f 0200 	mov.w	r2, #0
 8004808:	f04f 0300 	mov.w	r3, #0
 800480c:	020b      	lsls	r3, r1, #8
 800480e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004812:	0202      	lsls	r2, r0, #8
 8004814:	6879      	ldr	r1, [r7, #4]
 8004816:	6849      	ldr	r1, [r1, #4]
 8004818:	0849      	lsrs	r1, r1, #1
 800481a:	4608      	mov	r0, r1
 800481c:	f04f 0100 	mov.w	r1, #0
 8004820:	1814      	adds	r4, r2, r0
 8004822:	eb43 0501 	adc.w	r5, r3, r1
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	461a      	mov	r2, r3
 800482c:	f04f 0300 	mov.w	r3, #0
 8004830:	4620      	mov	r0, r4
 8004832:	4629      	mov	r1, r5
 8004834:	f7fb fd24 	bl	8000280 <__aeabi_uldivmod>
 8004838:	4602      	mov	r2, r0
 800483a:	460b      	mov	r3, r1
 800483c:	4613      	mov	r3, r2
 800483e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004846:	d308      	bcc.n	800485a <UART_SetConfig+0x396>
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800484e:	d204      	bcs.n	800485a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	693a      	ldr	r2, [r7, #16]
 8004856:	60da      	str	r2, [r3, #12]
 8004858:	e0b0      	b.n	80049bc <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	76bb      	strb	r3, [r7, #26]
 800485e:	e0ad      	b.n	80049bc <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	69db      	ldr	r3, [r3, #28]
 8004864:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004868:	d15c      	bne.n	8004924 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800486a:	7efb      	ldrb	r3, [r7, #27]
 800486c:	2b08      	cmp	r3, #8
 800486e:	d828      	bhi.n	80048c2 <UART_SetConfig+0x3fe>
 8004870:	a201      	add	r2, pc, #4	; (adr r2, 8004878 <UART_SetConfig+0x3b4>)
 8004872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004876:	bf00      	nop
 8004878:	0800489d 	.word	0x0800489d
 800487c:	080048a5 	.word	0x080048a5
 8004880:	080048ad 	.word	0x080048ad
 8004884:	080048c3 	.word	0x080048c3
 8004888:	080048b3 	.word	0x080048b3
 800488c:	080048c3 	.word	0x080048c3
 8004890:	080048c3 	.word	0x080048c3
 8004894:	080048c3 	.word	0x080048c3
 8004898:	080048bb 	.word	0x080048bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800489c:	f7fe fdb4 	bl	8003408 <HAL_RCC_GetPCLK1Freq>
 80048a0:	6178      	str	r0, [r7, #20]
        break;
 80048a2:	e013      	b.n	80048cc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048a4:	f7fe fdc6 	bl	8003434 <HAL_RCC_GetPCLK2Freq>
 80048a8:	6178      	str	r0, [r7, #20]
        break;
 80048aa:	e00f      	b.n	80048cc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048ac:	4b49      	ldr	r3, [pc, #292]	; (80049d4 <UART_SetConfig+0x510>)
 80048ae:	617b      	str	r3, [r7, #20]
        break;
 80048b0:	e00c      	b.n	80048cc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048b2:	f7fe fd11 	bl	80032d8 <HAL_RCC_GetSysClockFreq>
 80048b6:	6178      	str	r0, [r7, #20]
        break;
 80048b8:	e008      	b.n	80048cc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048be:	617b      	str	r3, [r7, #20]
        break;
 80048c0:	e004      	b.n	80048cc <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80048c2:	2300      	movs	r3, #0
 80048c4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	76bb      	strb	r3, [r7, #26]
        break;
 80048ca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d074      	beq.n	80049bc <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	005a      	lsls	r2, r3, #1
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	085b      	lsrs	r3, r3, #1
 80048dc:	441a      	add	r2, r3
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	2b0f      	cmp	r3, #15
 80048ee:	d916      	bls.n	800491e <UART_SetConfig+0x45a>
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048f6:	d212      	bcs.n	800491e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	f023 030f 	bic.w	r3, r3, #15
 8004900:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	085b      	lsrs	r3, r3, #1
 8004906:	b29b      	uxth	r3, r3
 8004908:	f003 0307 	and.w	r3, r3, #7
 800490c:	b29a      	uxth	r2, r3
 800490e:	89fb      	ldrh	r3, [r7, #14]
 8004910:	4313      	orrs	r3, r2
 8004912:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	89fa      	ldrh	r2, [r7, #14]
 800491a:	60da      	str	r2, [r3, #12]
 800491c:	e04e      	b.n	80049bc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	76bb      	strb	r3, [r7, #26]
 8004922:	e04b      	b.n	80049bc <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004924:	7efb      	ldrb	r3, [r7, #27]
 8004926:	2b08      	cmp	r3, #8
 8004928:	d827      	bhi.n	800497a <UART_SetConfig+0x4b6>
 800492a:	a201      	add	r2, pc, #4	; (adr r2, 8004930 <UART_SetConfig+0x46c>)
 800492c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004930:	08004955 	.word	0x08004955
 8004934:	0800495d 	.word	0x0800495d
 8004938:	08004965 	.word	0x08004965
 800493c:	0800497b 	.word	0x0800497b
 8004940:	0800496b 	.word	0x0800496b
 8004944:	0800497b 	.word	0x0800497b
 8004948:	0800497b 	.word	0x0800497b
 800494c:	0800497b 	.word	0x0800497b
 8004950:	08004973 	.word	0x08004973
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004954:	f7fe fd58 	bl	8003408 <HAL_RCC_GetPCLK1Freq>
 8004958:	6178      	str	r0, [r7, #20]
        break;
 800495a:	e013      	b.n	8004984 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800495c:	f7fe fd6a 	bl	8003434 <HAL_RCC_GetPCLK2Freq>
 8004960:	6178      	str	r0, [r7, #20]
        break;
 8004962:	e00f      	b.n	8004984 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004964:	4b1b      	ldr	r3, [pc, #108]	; (80049d4 <UART_SetConfig+0x510>)
 8004966:	617b      	str	r3, [r7, #20]
        break;
 8004968:	e00c      	b.n	8004984 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800496a:	f7fe fcb5 	bl	80032d8 <HAL_RCC_GetSysClockFreq>
 800496e:	6178      	str	r0, [r7, #20]
        break;
 8004970:	e008      	b.n	8004984 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004972:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004976:	617b      	str	r3, [r7, #20]
        break;
 8004978:	e004      	b.n	8004984 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800497a:	2300      	movs	r3, #0
 800497c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	76bb      	strb	r3, [r7, #26]
        break;
 8004982:	bf00      	nop
    }

    if (pclk != 0U)
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d018      	beq.n	80049bc <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	085a      	lsrs	r2, r3, #1
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	441a      	add	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	fbb2 f3f3 	udiv	r3, r2, r3
 800499c:	b29b      	uxth	r3, r3
 800499e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	2b0f      	cmp	r3, #15
 80049a4:	d908      	bls.n	80049b8 <UART_SetConfig+0x4f4>
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049ac:	d204      	bcs.n	80049b8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	693a      	ldr	r2, [r7, #16]
 80049b4:	60da      	str	r2, [r3, #12]
 80049b6:	e001      	b.n	80049bc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80049c8:	7ebb      	ldrb	r3, [r7, #26]
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3720      	adds	r7, #32
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bdb0      	pop	{r4, r5, r7, pc}
 80049d2:	bf00      	nop
 80049d4:	00f42400 	.word	0x00f42400

080049d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e4:	f003 0301 	and.w	r3, r3, #1
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00a      	beq.n	8004a02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	430a      	orrs	r2, r1
 8004a00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00a      	beq.n	8004a24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	430a      	orrs	r2, r1
 8004a22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a28:	f003 0304 	and.w	r3, r3, #4
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d00a      	beq.n	8004a46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	430a      	orrs	r2, r1
 8004a44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	f003 0308 	and.w	r3, r3, #8
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00a      	beq.n	8004a68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	430a      	orrs	r2, r1
 8004a66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6c:	f003 0310 	and.w	r3, r3, #16
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d00a      	beq.n	8004a8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	430a      	orrs	r2, r1
 8004a88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8e:	f003 0320 	and.w	r3, r3, #32
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d00a      	beq.n	8004aac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d01a      	beq.n	8004aee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	430a      	orrs	r2, r1
 8004acc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ad6:	d10a      	bne.n	8004aee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	430a      	orrs	r2, r1
 8004aec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d00a      	beq.n	8004b10 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	605a      	str	r2, [r3, #4]
  }
}
 8004b10:	bf00      	nop
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr

08004b1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b086      	sub	sp, #24
 8004b20:	af02      	add	r7, sp, #8
 8004b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2200      	movs	r2, #0
 8004b28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004b2c:	f7fc fbe4 	bl	80012f8 <HAL_GetTick>
 8004b30:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0308 	and.w	r3, r3, #8
 8004b3c:	2b08      	cmp	r3, #8
 8004b3e:	d10e      	bne.n	8004b5e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b40:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b44:	9300      	str	r3, [sp, #0]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f000 f82d 	bl	8004bae <UART_WaitOnFlagUntilTimeout>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d001      	beq.n	8004b5e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e023      	b.n	8004ba6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0304 	and.w	r3, r3, #4
 8004b68:	2b04      	cmp	r3, #4
 8004b6a:	d10e      	bne.n	8004b8a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b6c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b70:	9300      	str	r3, [sp, #0]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f817 	bl	8004bae <UART_WaitOnFlagUntilTimeout>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d001      	beq.n	8004b8a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	e00d      	b.n	8004ba6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2220      	movs	r2, #32
 8004b8e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2220      	movs	r2, #32
 8004b94:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3710      	adds	r7, #16
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b084      	sub	sp, #16
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	60f8      	str	r0, [r7, #12]
 8004bb6:	60b9      	str	r1, [r7, #8]
 8004bb8:	603b      	str	r3, [r7, #0]
 8004bba:	4613      	mov	r3, r2
 8004bbc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bbe:	e05e      	b.n	8004c7e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bc6:	d05a      	beq.n	8004c7e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bc8:	f7fc fb96 	bl	80012f8 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	69ba      	ldr	r2, [r7, #24]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d302      	bcc.n	8004bde <UART_WaitOnFlagUntilTimeout+0x30>
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d11b      	bne.n	8004c16 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004bec:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	689a      	ldr	r2, [r3, #8]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f022 0201 	bic.w	r2, r2, #1
 8004bfc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2220      	movs	r2, #32
 8004c02:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2220      	movs	r2, #32
 8004c08:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e043      	b.n	8004c9e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0304 	and.w	r3, r3, #4
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d02c      	beq.n	8004c7e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	69db      	ldr	r3, [r3, #28]
 8004c2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c32:	d124      	bne.n	8004c7e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c3c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004c4c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	689a      	ldr	r2, [r3, #8]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f022 0201 	bic.w	r2, r2, #1
 8004c5c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2220      	movs	r2, #32
 8004c62:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2220      	movs	r2, #32
 8004c68:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e00f      	b.n	8004c9e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	69da      	ldr	r2, [r3, #28]
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	4013      	ands	r3, r2
 8004c88:	68ba      	ldr	r2, [r7, #8]
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	bf0c      	ite	eq
 8004c8e:	2301      	moveq	r3, #1
 8004c90:	2300      	movne	r3, #0
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	461a      	mov	r2, r3
 8004c96:	79fb      	ldrb	r3, [r7, #7]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d091      	beq.n	8004bc0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3710      	adds	r7, #16
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
	...

08004ca8 <__errno>:
 8004ca8:	4b01      	ldr	r3, [pc, #4]	; (8004cb0 <__errno+0x8>)
 8004caa:	6818      	ldr	r0, [r3, #0]
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	2000000c 	.word	0x2000000c

08004cb4 <__libc_init_array>:
 8004cb4:	b570      	push	{r4, r5, r6, lr}
 8004cb6:	4d0d      	ldr	r5, [pc, #52]	; (8004cec <__libc_init_array+0x38>)
 8004cb8:	4c0d      	ldr	r4, [pc, #52]	; (8004cf0 <__libc_init_array+0x3c>)
 8004cba:	1b64      	subs	r4, r4, r5
 8004cbc:	10a4      	asrs	r4, r4, #2
 8004cbe:	2600      	movs	r6, #0
 8004cc0:	42a6      	cmp	r6, r4
 8004cc2:	d109      	bne.n	8004cd8 <__libc_init_array+0x24>
 8004cc4:	4d0b      	ldr	r5, [pc, #44]	; (8004cf4 <__libc_init_array+0x40>)
 8004cc6:	4c0c      	ldr	r4, [pc, #48]	; (8004cf8 <__libc_init_array+0x44>)
 8004cc8:	f000 fc4e 	bl	8005568 <_init>
 8004ccc:	1b64      	subs	r4, r4, r5
 8004cce:	10a4      	asrs	r4, r4, #2
 8004cd0:	2600      	movs	r6, #0
 8004cd2:	42a6      	cmp	r6, r4
 8004cd4:	d105      	bne.n	8004ce2 <__libc_init_array+0x2e>
 8004cd6:	bd70      	pop	{r4, r5, r6, pc}
 8004cd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cdc:	4798      	blx	r3
 8004cde:	3601      	adds	r6, #1
 8004ce0:	e7ee      	b.n	8004cc0 <__libc_init_array+0xc>
 8004ce2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ce6:	4798      	blx	r3
 8004ce8:	3601      	adds	r6, #1
 8004cea:	e7f2      	b.n	8004cd2 <__libc_init_array+0x1e>
 8004cec:	08005634 	.word	0x08005634
 8004cf0:	08005634 	.word	0x08005634
 8004cf4:	08005634 	.word	0x08005634
 8004cf8:	08005638 	.word	0x08005638

08004cfc <memset>:
 8004cfc:	4402      	add	r2, r0
 8004cfe:	4603      	mov	r3, r0
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d100      	bne.n	8004d06 <memset+0xa>
 8004d04:	4770      	bx	lr
 8004d06:	f803 1b01 	strb.w	r1, [r3], #1
 8004d0a:	e7f9      	b.n	8004d00 <memset+0x4>

08004d0c <siprintf>:
 8004d0c:	b40e      	push	{r1, r2, r3}
 8004d0e:	b500      	push	{lr}
 8004d10:	b09c      	sub	sp, #112	; 0x70
 8004d12:	ab1d      	add	r3, sp, #116	; 0x74
 8004d14:	9002      	str	r0, [sp, #8]
 8004d16:	9006      	str	r0, [sp, #24]
 8004d18:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004d1c:	4809      	ldr	r0, [pc, #36]	; (8004d44 <siprintf+0x38>)
 8004d1e:	9107      	str	r1, [sp, #28]
 8004d20:	9104      	str	r1, [sp, #16]
 8004d22:	4909      	ldr	r1, [pc, #36]	; (8004d48 <siprintf+0x3c>)
 8004d24:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d28:	9105      	str	r1, [sp, #20]
 8004d2a:	6800      	ldr	r0, [r0, #0]
 8004d2c:	9301      	str	r3, [sp, #4]
 8004d2e:	a902      	add	r1, sp, #8
 8004d30:	f000 f868 	bl	8004e04 <_svfiprintf_r>
 8004d34:	9b02      	ldr	r3, [sp, #8]
 8004d36:	2200      	movs	r2, #0
 8004d38:	701a      	strb	r2, [r3, #0]
 8004d3a:	b01c      	add	sp, #112	; 0x70
 8004d3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d40:	b003      	add	sp, #12
 8004d42:	4770      	bx	lr
 8004d44:	2000000c 	.word	0x2000000c
 8004d48:	ffff0208 	.word	0xffff0208

08004d4c <__ssputs_r>:
 8004d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d50:	688e      	ldr	r6, [r1, #8]
 8004d52:	429e      	cmp	r6, r3
 8004d54:	4682      	mov	sl, r0
 8004d56:	460c      	mov	r4, r1
 8004d58:	4690      	mov	r8, r2
 8004d5a:	461f      	mov	r7, r3
 8004d5c:	d838      	bhi.n	8004dd0 <__ssputs_r+0x84>
 8004d5e:	898a      	ldrh	r2, [r1, #12]
 8004d60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004d64:	d032      	beq.n	8004dcc <__ssputs_r+0x80>
 8004d66:	6825      	ldr	r5, [r4, #0]
 8004d68:	6909      	ldr	r1, [r1, #16]
 8004d6a:	eba5 0901 	sub.w	r9, r5, r1
 8004d6e:	6965      	ldr	r5, [r4, #20]
 8004d70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004d74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004d78:	3301      	adds	r3, #1
 8004d7a:	444b      	add	r3, r9
 8004d7c:	106d      	asrs	r5, r5, #1
 8004d7e:	429d      	cmp	r5, r3
 8004d80:	bf38      	it	cc
 8004d82:	461d      	movcc	r5, r3
 8004d84:	0553      	lsls	r3, r2, #21
 8004d86:	d531      	bpl.n	8004dec <__ssputs_r+0xa0>
 8004d88:	4629      	mov	r1, r5
 8004d8a:	f000 fb47 	bl	800541c <_malloc_r>
 8004d8e:	4606      	mov	r6, r0
 8004d90:	b950      	cbnz	r0, 8004da8 <__ssputs_r+0x5c>
 8004d92:	230c      	movs	r3, #12
 8004d94:	f8ca 3000 	str.w	r3, [sl]
 8004d98:	89a3      	ldrh	r3, [r4, #12]
 8004d9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d9e:	81a3      	strh	r3, [r4, #12]
 8004da0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004da4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004da8:	6921      	ldr	r1, [r4, #16]
 8004daa:	464a      	mov	r2, r9
 8004dac:	f000 fabe 	bl	800532c <memcpy>
 8004db0:	89a3      	ldrh	r3, [r4, #12]
 8004db2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004db6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004dba:	81a3      	strh	r3, [r4, #12]
 8004dbc:	6126      	str	r6, [r4, #16]
 8004dbe:	6165      	str	r5, [r4, #20]
 8004dc0:	444e      	add	r6, r9
 8004dc2:	eba5 0509 	sub.w	r5, r5, r9
 8004dc6:	6026      	str	r6, [r4, #0]
 8004dc8:	60a5      	str	r5, [r4, #8]
 8004dca:	463e      	mov	r6, r7
 8004dcc:	42be      	cmp	r6, r7
 8004dce:	d900      	bls.n	8004dd2 <__ssputs_r+0x86>
 8004dd0:	463e      	mov	r6, r7
 8004dd2:	4632      	mov	r2, r6
 8004dd4:	6820      	ldr	r0, [r4, #0]
 8004dd6:	4641      	mov	r1, r8
 8004dd8:	f000 fab6 	bl	8005348 <memmove>
 8004ddc:	68a3      	ldr	r3, [r4, #8]
 8004dde:	6822      	ldr	r2, [r4, #0]
 8004de0:	1b9b      	subs	r3, r3, r6
 8004de2:	4432      	add	r2, r6
 8004de4:	60a3      	str	r3, [r4, #8]
 8004de6:	6022      	str	r2, [r4, #0]
 8004de8:	2000      	movs	r0, #0
 8004dea:	e7db      	b.n	8004da4 <__ssputs_r+0x58>
 8004dec:	462a      	mov	r2, r5
 8004dee:	f000 fb6f 	bl	80054d0 <_realloc_r>
 8004df2:	4606      	mov	r6, r0
 8004df4:	2800      	cmp	r0, #0
 8004df6:	d1e1      	bne.n	8004dbc <__ssputs_r+0x70>
 8004df8:	6921      	ldr	r1, [r4, #16]
 8004dfa:	4650      	mov	r0, sl
 8004dfc:	f000 fabe 	bl	800537c <_free_r>
 8004e00:	e7c7      	b.n	8004d92 <__ssputs_r+0x46>
	...

08004e04 <_svfiprintf_r>:
 8004e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e08:	4698      	mov	r8, r3
 8004e0a:	898b      	ldrh	r3, [r1, #12]
 8004e0c:	061b      	lsls	r3, r3, #24
 8004e0e:	b09d      	sub	sp, #116	; 0x74
 8004e10:	4607      	mov	r7, r0
 8004e12:	460d      	mov	r5, r1
 8004e14:	4614      	mov	r4, r2
 8004e16:	d50e      	bpl.n	8004e36 <_svfiprintf_r+0x32>
 8004e18:	690b      	ldr	r3, [r1, #16]
 8004e1a:	b963      	cbnz	r3, 8004e36 <_svfiprintf_r+0x32>
 8004e1c:	2140      	movs	r1, #64	; 0x40
 8004e1e:	f000 fafd 	bl	800541c <_malloc_r>
 8004e22:	6028      	str	r0, [r5, #0]
 8004e24:	6128      	str	r0, [r5, #16]
 8004e26:	b920      	cbnz	r0, 8004e32 <_svfiprintf_r+0x2e>
 8004e28:	230c      	movs	r3, #12
 8004e2a:	603b      	str	r3, [r7, #0]
 8004e2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e30:	e0d1      	b.n	8004fd6 <_svfiprintf_r+0x1d2>
 8004e32:	2340      	movs	r3, #64	; 0x40
 8004e34:	616b      	str	r3, [r5, #20]
 8004e36:	2300      	movs	r3, #0
 8004e38:	9309      	str	r3, [sp, #36]	; 0x24
 8004e3a:	2320      	movs	r3, #32
 8004e3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004e40:	f8cd 800c 	str.w	r8, [sp, #12]
 8004e44:	2330      	movs	r3, #48	; 0x30
 8004e46:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004ff0 <_svfiprintf_r+0x1ec>
 8004e4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004e4e:	f04f 0901 	mov.w	r9, #1
 8004e52:	4623      	mov	r3, r4
 8004e54:	469a      	mov	sl, r3
 8004e56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e5a:	b10a      	cbz	r2, 8004e60 <_svfiprintf_r+0x5c>
 8004e5c:	2a25      	cmp	r2, #37	; 0x25
 8004e5e:	d1f9      	bne.n	8004e54 <_svfiprintf_r+0x50>
 8004e60:	ebba 0b04 	subs.w	fp, sl, r4
 8004e64:	d00b      	beq.n	8004e7e <_svfiprintf_r+0x7a>
 8004e66:	465b      	mov	r3, fp
 8004e68:	4622      	mov	r2, r4
 8004e6a:	4629      	mov	r1, r5
 8004e6c:	4638      	mov	r0, r7
 8004e6e:	f7ff ff6d 	bl	8004d4c <__ssputs_r>
 8004e72:	3001      	adds	r0, #1
 8004e74:	f000 80aa 	beq.w	8004fcc <_svfiprintf_r+0x1c8>
 8004e78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e7a:	445a      	add	r2, fp
 8004e7c:	9209      	str	r2, [sp, #36]	; 0x24
 8004e7e:	f89a 3000 	ldrb.w	r3, [sl]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	f000 80a2 	beq.w	8004fcc <_svfiprintf_r+0x1c8>
 8004e88:	2300      	movs	r3, #0
 8004e8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e92:	f10a 0a01 	add.w	sl, sl, #1
 8004e96:	9304      	str	r3, [sp, #16]
 8004e98:	9307      	str	r3, [sp, #28]
 8004e9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004e9e:	931a      	str	r3, [sp, #104]	; 0x68
 8004ea0:	4654      	mov	r4, sl
 8004ea2:	2205      	movs	r2, #5
 8004ea4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ea8:	4851      	ldr	r0, [pc, #324]	; (8004ff0 <_svfiprintf_r+0x1ec>)
 8004eaa:	f7fb f999 	bl	80001e0 <memchr>
 8004eae:	9a04      	ldr	r2, [sp, #16]
 8004eb0:	b9d8      	cbnz	r0, 8004eea <_svfiprintf_r+0xe6>
 8004eb2:	06d0      	lsls	r0, r2, #27
 8004eb4:	bf44      	itt	mi
 8004eb6:	2320      	movmi	r3, #32
 8004eb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ebc:	0711      	lsls	r1, r2, #28
 8004ebe:	bf44      	itt	mi
 8004ec0:	232b      	movmi	r3, #43	; 0x2b
 8004ec2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ec6:	f89a 3000 	ldrb.w	r3, [sl]
 8004eca:	2b2a      	cmp	r3, #42	; 0x2a
 8004ecc:	d015      	beq.n	8004efa <_svfiprintf_r+0xf6>
 8004ece:	9a07      	ldr	r2, [sp, #28]
 8004ed0:	4654      	mov	r4, sl
 8004ed2:	2000      	movs	r0, #0
 8004ed4:	f04f 0c0a 	mov.w	ip, #10
 8004ed8:	4621      	mov	r1, r4
 8004eda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ede:	3b30      	subs	r3, #48	; 0x30
 8004ee0:	2b09      	cmp	r3, #9
 8004ee2:	d94e      	bls.n	8004f82 <_svfiprintf_r+0x17e>
 8004ee4:	b1b0      	cbz	r0, 8004f14 <_svfiprintf_r+0x110>
 8004ee6:	9207      	str	r2, [sp, #28]
 8004ee8:	e014      	b.n	8004f14 <_svfiprintf_r+0x110>
 8004eea:	eba0 0308 	sub.w	r3, r0, r8
 8004eee:	fa09 f303 	lsl.w	r3, r9, r3
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	9304      	str	r3, [sp, #16]
 8004ef6:	46a2      	mov	sl, r4
 8004ef8:	e7d2      	b.n	8004ea0 <_svfiprintf_r+0x9c>
 8004efa:	9b03      	ldr	r3, [sp, #12]
 8004efc:	1d19      	adds	r1, r3, #4
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	9103      	str	r1, [sp, #12]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	bfbb      	ittet	lt
 8004f06:	425b      	neglt	r3, r3
 8004f08:	f042 0202 	orrlt.w	r2, r2, #2
 8004f0c:	9307      	strge	r3, [sp, #28]
 8004f0e:	9307      	strlt	r3, [sp, #28]
 8004f10:	bfb8      	it	lt
 8004f12:	9204      	strlt	r2, [sp, #16]
 8004f14:	7823      	ldrb	r3, [r4, #0]
 8004f16:	2b2e      	cmp	r3, #46	; 0x2e
 8004f18:	d10c      	bne.n	8004f34 <_svfiprintf_r+0x130>
 8004f1a:	7863      	ldrb	r3, [r4, #1]
 8004f1c:	2b2a      	cmp	r3, #42	; 0x2a
 8004f1e:	d135      	bne.n	8004f8c <_svfiprintf_r+0x188>
 8004f20:	9b03      	ldr	r3, [sp, #12]
 8004f22:	1d1a      	adds	r2, r3, #4
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	9203      	str	r2, [sp, #12]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	bfb8      	it	lt
 8004f2c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004f30:	3402      	adds	r4, #2
 8004f32:	9305      	str	r3, [sp, #20]
 8004f34:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005000 <_svfiprintf_r+0x1fc>
 8004f38:	7821      	ldrb	r1, [r4, #0]
 8004f3a:	2203      	movs	r2, #3
 8004f3c:	4650      	mov	r0, sl
 8004f3e:	f7fb f94f 	bl	80001e0 <memchr>
 8004f42:	b140      	cbz	r0, 8004f56 <_svfiprintf_r+0x152>
 8004f44:	2340      	movs	r3, #64	; 0x40
 8004f46:	eba0 000a 	sub.w	r0, r0, sl
 8004f4a:	fa03 f000 	lsl.w	r0, r3, r0
 8004f4e:	9b04      	ldr	r3, [sp, #16]
 8004f50:	4303      	orrs	r3, r0
 8004f52:	3401      	adds	r4, #1
 8004f54:	9304      	str	r3, [sp, #16]
 8004f56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f5a:	4826      	ldr	r0, [pc, #152]	; (8004ff4 <_svfiprintf_r+0x1f0>)
 8004f5c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004f60:	2206      	movs	r2, #6
 8004f62:	f7fb f93d 	bl	80001e0 <memchr>
 8004f66:	2800      	cmp	r0, #0
 8004f68:	d038      	beq.n	8004fdc <_svfiprintf_r+0x1d8>
 8004f6a:	4b23      	ldr	r3, [pc, #140]	; (8004ff8 <_svfiprintf_r+0x1f4>)
 8004f6c:	bb1b      	cbnz	r3, 8004fb6 <_svfiprintf_r+0x1b2>
 8004f6e:	9b03      	ldr	r3, [sp, #12]
 8004f70:	3307      	adds	r3, #7
 8004f72:	f023 0307 	bic.w	r3, r3, #7
 8004f76:	3308      	adds	r3, #8
 8004f78:	9303      	str	r3, [sp, #12]
 8004f7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f7c:	4433      	add	r3, r6
 8004f7e:	9309      	str	r3, [sp, #36]	; 0x24
 8004f80:	e767      	b.n	8004e52 <_svfiprintf_r+0x4e>
 8004f82:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f86:	460c      	mov	r4, r1
 8004f88:	2001      	movs	r0, #1
 8004f8a:	e7a5      	b.n	8004ed8 <_svfiprintf_r+0xd4>
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	3401      	adds	r4, #1
 8004f90:	9305      	str	r3, [sp, #20]
 8004f92:	4619      	mov	r1, r3
 8004f94:	f04f 0c0a 	mov.w	ip, #10
 8004f98:	4620      	mov	r0, r4
 8004f9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f9e:	3a30      	subs	r2, #48	; 0x30
 8004fa0:	2a09      	cmp	r2, #9
 8004fa2:	d903      	bls.n	8004fac <_svfiprintf_r+0x1a8>
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d0c5      	beq.n	8004f34 <_svfiprintf_r+0x130>
 8004fa8:	9105      	str	r1, [sp, #20]
 8004faa:	e7c3      	b.n	8004f34 <_svfiprintf_r+0x130>
 8004fac:	fb0c 2101 	mla	r1, ip, r1, r2
 8004fb0:	4604      	mov	r4, r0
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e7f0      	b.n	8004f98 <_svfiprintf_r+0x194>
 8004fb6:	ab03      	add	r3, sp, #12
 8004fb8:	9300      	str	r3, [sp, #0]
 8004fba:	462a      	mov	r2, r5
 8004fbc:	4b0f      	ldr	r3, [pc, #60]	; (8004ffc <_svfiprintf_r+0x1f8>)
 8004fbe:	a904      	add	r1, sp, #16
 8004fc0:	4638      	mov	r0, r7
 8004fc2:	f3af 8000 	nop.w
 8004fc6:	1c42      	adds	r2, r0, #1
 8004fc8:	4606      	mov	r6, r0
 8004fca:	d1d6      	bne.n	8004f7a <_svfiprintf_r+0x176>
 8004fcc:	89ab      	ldrh	r3, [r5, #12]
 8004fce:	065b      	lsls	r3, r3, #25
 8004fd0:	f53f af2c 	bmi.w	8004e2c <_svfiprintf_r+0x28>
 8004fd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004fd6:	b01d      	add	sp, #116	; 0x74
 8004fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fdc:	ab03      	add	r3, sp, #12
 8004fde:	9300      	str	r3, [sp, #0]
 8004fe0:	462a      	mov	r2, r5
 8004fe2:	4b06      	ldr	r3, [pc, #24]	; (8004ffc <_svfiprintf_r+0x1f8>)
 8004fe4:	a904      	add	r1, sp, #16
 8004fe6:	4638      	mov	r0, r7
 8004fe8:	f000 f87a 	bl	80050e0 <_printf_i>
 8004fec:	e7eb      	b.n	8004fc6 <_svfiprintf_r+0x1c2>
 8004fee:	bf00      	nop
 8004ff0:	080055f8 	.word	0x080055f8
 8004ff4:	08005602 	.word	0x08005602
 8004ff8:	00000000 	.word	0x00000000
 8004ffc:	08004d4d 	.word	0x08004d4d
 8005000:	080055fe 	.word	0x080055fe

08005004 <_printf_common>:
 8005004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005008:	4616      	mov	r6, r2
 800500a:	4699      	mov	r9, r3
 800500c:	688a      	ldr	r2, [r1, #8]
 800500e:	690b      	ldr	r3, [r1, #16]
 8005010:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005014:	4293      	cmp	r3, r2
 8005016:	bfb8      	it	lt
 8005018:	4613      	movlt	r3, r2
 800501a:	6033      	str	r3, [r6, #0]
 800501c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005020:	4607      	mov	r7, r0
 8005022:	460c      	mov	r4, r1
 8005024:	b10a      	cbz	r2, 800502a <_printf_common+0x26>
 8005026:	3301      	adds	r3, #1
 8005028:	6033      	str	r3, [r6, #0]
 800502a:	6823      	ldr	r3, [r4, #0]
 800502c:	0699      	lsls	r1, r3, #26
 800502e:	bf42      	ittt	mi
 8005030:	6833      	ldrmi	r3, [r6, #0]
 8005032:	3302      	addmi	r3, #2
 8005034:	6033      	strmi	r3, [r6, #0]
 8005036:	6825      	ldr	r5, [r4, #0]
 8005038:	f015 0506 	ands.w	r5, r5, #6
 800503c:	d106      	bne.n	800504c <_printf_common+0x48>
 800503e:	f104 0a19 	add.w	sl, r4, #25
 8005042:	68e3      	ldr	r3, [r4, #12]
 8005044:	6832      	ldr	r2, [r6, #0]
 8005046:	1a9b      	subs	r3, r3, r2
 8005048:	42ab      	cmp	r3, r5
 800504a:	dc26      	bgt.n	800509a <_printf_common+0x96>
 800504c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005050:	1e13      	subs	r3, r2, #0
 8005052:	6822      	ldr	r2, [r4, #0]
 8005054:	bf18      	it	ne
 8005056:	2301      	movne	r3, #1
 8005058:	0692      	lsls	r2, r2, #26
 800505a:	d42b      	bmi.n	80050b4 <_printf_common+0xb0>
 800505c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005060:	4649      	mov	r1, r9
 8005062:	4638      	mov	r0, r7
 8005064:	47c0      	blx	r8
 8005066:	3001      	adds	r0, #1
 8005068:	d01e      	beq.n	80050a8 <_printf_common+0xa4>
 800506a:	6823      	ldr	r3, [r4, #0]
 800506c:	68e5      	ldr	r5, [r4, #12]
 800506e:	6832      	ldr	r2, [r6, #0]
 8005070:	f003 0306 	and.w	r3, r3, #6
 8005074:	2b04      	cmp	r3, #4
 8005076:	bf08      	it	eq
 8005078:	1aad      	subeq	r5, r5, r2
 800507a:	68a3      	ldr	r3, [r4, #8]
 800507c:	6922      	ldr	r2, [r4, #16]
 800507e:	bf0c      	ite	eq
 8005080:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005084:	2500      	movne	r5, #0
 8005086:	4293      	cmp	r3, r2
 8005088:	bfc4      	itt	gt
 800508a:	1a9b      	subgt	r3, r3, r2
 800508c:	18ed      	addgt	r5, r5, r3
 800508e:	2600      	movs	r6, #0
 8005090:	341a      	adds	r4, #26
 8005092:	42b5      	cmp	r5, r6
 8005094:	d11a      	bne.n	80050cc <_printf_common+0xc8>
 8005096:	2000      	movs	r0, #0
 8005098:	e008      	b.n	80050ac <_printf_common+0xa8>
 800509a:	2301      	movs	r3, #1
 800509c:	4652      	mov	r2, sl
 800509e:	4649      	mov	r1, r9
 80050a0:	4638      	mov	r0, r7
 80050a2:	47c0      	blx	r8
 80050a4:	3001      	adds	r0, #1
 80050a6:	d103      	bne.n	80050b0 <_printf_common+0xac>
 80050a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050b0:	3501      	adds	r5, #1
 80050b2:	e7c6      	b.n	8005042 <_printf_common+0x3e>
 80050b4:	18e1      	adds	r1, r4, r3
 80050b6:	1c5a      	adds	r2, r3, #1
 80050b8:	2030      	movs	r0, #48	; 0x30
 80050ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80050be:	4422      	add	r2, r4
 80050c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80050c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80050c8:	3302      	adds	r3, #2
 80050ca:	e7c7      	b.n	800505c <_printf_common+0x58>
 80050cc:	2301      	movs	r3, #1
 80050ce:	4622      	mov	r2, r4
 80050d0:	4649      	mov	r1, r9
 80050d2:	4638      	mov	r0, r7
 80050d4:	47c0      	blx	r8
 80050d6:	3001      	adds	r0, #1
 80050d8:	d0e6      	beq.n	80050a8 <_printf_common+0xa4>
 80050da:	3601      	adds	r6, #1
 80050dc:	e7d9      	b.n	8005092 <_printf_common+0x8e>
	...

080050e0 <_printf_i>:
 80050e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050e4:	460c      	mov	r4, r1
 80050e6:	4691      	mov	r9, r2
 80050e8:	7e27      	ldrb	r7, [r4, #24]
 80050ea:	990c      	ldr	r1, [sp, #48]	; 0x30
 80050ec:	2f78      	cmp	r7, #120	; 0x78
 80050ee:	4680      	mov	r8, r0
 80050f0:	469a      	mov	sl, r3
 80050f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80050f6:	d807      	bhi.n	8005108 <_printf_i+0x28>
 80050f8:	2f62      	cmp	r7, #98	; 0x62
 80050fa:	d80a      	bhi.n	8005112 <_printf_i+0x32>
 80050fc:	2f00      	cmp	r7, #0
 80050fe:	f000 80d8 	beq.w	80052b2 <_printf_i+0x1d2>
 8005102:	2f58      	cmp	r7, #88	; 0x58
 8005104:	f000 80a3 	beq.w	800524e <_printf_i+0x16e>
 8005108:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800510c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005110:	e03a      	b.n	8005188 <_printf_i+0xa8>
 8005112:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005116:	2b15      	cmp	r3, #21
 8005118:	d8f6      	bhi.n	8005108 <_printf_i+0x28>
 800511a:	a001      	add	r0, pc, #4	; (adr r0, 8005120 <_printf_i+0x40>)
 800511c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005120:	08005179 	.word	0x08005179
 8005124:	0800518d 	.word	0x0800518d
 8005128:	08005109 	.word	0x08005109
 800512c:	08005109 	.word	0x08005109
 8005130:	08005109 	.word	0x08005109
 8005134:	08005109 	.word	0x08005109
 8005138:	0800518d 	.word	0x0800518d
 800513c:	08005109 	.word	0x08005109
 8005140:	08005109 	.word	0x08005109
 8005144:	08005109 	.word	0x08005109
 8005148:	08005109 	.word	0x08005109
 800514c:	08005299 	.word	0x08005299
 8005150:	080051bd 	.word	0x080051bd
 8005154:	0800527b 	.word	0x0800527b
 8005158:	08005109 	.word	0x08005109
 800515c:	08005109 	.word	0x08005109
 8005160:	080052bb 	.word	0x080052bb
 8005164:	08005109 	.word	0x08005109
 8005168:	080051bd 	.word	0x080051bd
 800516c:	08005109 	.word	0x08005109
 8005170:	08005109 	.word	0x08005109
 8005174:	08005283 	.word	0x08005283
 8005178:	680b      	ldr	r3, [r1, #0]
 800517a:	1d1a      	adds	r2, r3, #4
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	600a      	str	r2, [r1, #0]
 8005180:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005184:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005188:	2301      	movs	r3, #1
 800518a:	e0a3      	b.n	80052d4 <_printf_i+0x1f4>
 800518c:	6825      	ldr	r5, [r4, #0]
 800518e:	6808      	ldr	r0, [r1, #0]
 8005190:	062e      	lsls	r6, r5, #24
 8005192:	f100 0304 	add.w	r3, r0, #4
 8005196:	d50a      	bpl.n	80051ae <_printf_i+0xce>
 8005198:	6805      	ldr	r5, [r0, #0]
 800519a:	600b      	str	r3, [r1, #0]
 800519c:	2d00      	cmp	r5, #0
 800519e:	da03      	bge.n	80051a8 <_printf_i+0xc8>
 80051a0:	232d      	movs	r3, #45	; 0x2d
 80051a2:	426d      	negs	r5, r5
 80051a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051a8:	485e      	ldr	r0, [pc, #376]	; (8005324 <_printf_i+0x244>)
 80051aa:	230a      	movs	r3, #10
 80051ac:	e019      	b.n	80051e2 <_printf_i+0x102>
 80051ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 80051b2:	6805      	ldr	r5, [r0, #0]
 80051b4:	600b      	str	r3, [r1, #0]
 80051b6:	bf18      	it	ne
 80051b8:	b22d      	sxthne	r5, r5
 80051ba:	e7ef      	b.n	800519c <_printf_i+0xbc>
 80051bc:	680b      	ldr	r3, [r1, #0]
 80051be:	6825      	ldr	r5, [r4, #0]
 80051c0:	1d18      	adds	r0, r3, #4
 80051c2:	6008      	str	r0, [r1, #0]
 80051c4:	0628      	lsls	r0, r5, #24
 80051c6:	d501      	bpl.n	80051cc <_printf_i+0xec>
 80051c8:	681d      	ldr	r5, [r3, #0]
 80051ca:	e002      	b.n	80051d2 <_printf_i+0xf2>
 80051cc:	0669      	lsls	r1, r5, #25
 80051ce:	d5fb      	bpl.n	80051c8 <_printf_i+0xe8>
 80051d0:	881d      	ldrh	r5, [r3, #0]
 80051d2:	4854      	ldr	r0, [pc, #336]	; (8005324 <_printf_i+0x244>)
 80051d4:	2f6f      	cmp	r7, #111	; 0x6f
 80051d6:	bf0c      	ite	eq
 80051d8:	2308      	moveq	r3, #8
 80051da:	230a      	movne	r3, #10
 80051dc:	2100      	movs	r1, #0
 80051de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80051e2:	6866      	ldr	r6, [r4, #4]
 80051e4:	60a6      	str	r6, [r4, #8]
 80051e6:	2e00      	cmp	r6, #0
 80051e8:	bfa2      	ittt	ge
 80051ea:	6821      	ldrge	r1, [r4, #0]
 80051ec:	f021 0104 	bicge.w	r1, r1, #4
 80051f0:	6021      	strge	r1, [r4, #0]
 80051f2:	b90d      	cbnz	r5, 80051f8 <_printf_i+0x118>
 80051f4:	2e00      	cmp	r6, #0
 80051f6:	d04d      	beq.n	8005294 <_printf_i+0x1b4>
 80051f8:	4616      	mov	r6, r2
 80051fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80051fe:	fb03 5711 	mls	r7, r3, r1, r5
 8005202:	5dc7      	ldrb	r7, [r0, r7]
 8005204:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005208:	462f      	mov	r7, r5
 800520a:	42bb      	cmp	r3, r7
 800520c:	460d      	mov	r5, r1
 800520e:	d9f4      	bls.n	80051fa <_printf_i+0x11a>
 8005210:	2b08      	cmp	r3, #8
 8005212:	d10b      	bne.n	800522c <_printf_i+0x14c>
 8005214:	6823      	ldr	r3, [r4, #0]
 8005216:	07df      	lsls	r7, r3, #31
 8005218:	d508      	bpl.n	800522c <_printf_i+0x14c>
 800521a:	6923      	ldr	r3, [r4, #16]
 800521c:	6861      	ldr	r1, [r4, #4]
 800521e:	4299      	cmp	r1, r3
 8005220:	bfde      	ittt	le
 8005222:	2330      	movle	r3, #48	; 0x30
 8005224:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005228:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800522c:	1b92      	subs	r2, r2, r6
 800522e:	6122      	str	r2, [r4, #16]
 8005230:	f8cd a000 	str.w	sl, [sp]
 8005234:	464b      	mov	r3, r9
 8005236:	aa03      	add	r2, sp, #12
 8005238:	4621      	mov	r1, r4
 800523a:	4640      	mov	r0, r8
 800523c:	f7ff fee2 	bl	8005004 <_printf_common>
 8005240:	3001      	adds	r0, #1
 8005242:	d14c      	bne.n	80052de <_printf_i+0x1fe>
 8005244:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005248:	b004      	add	sp, #16
 800524a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800524e:	4835      	ldr	r0, [pc, #212]	; (8005324 <_printf_i+0x244>)
 8005250:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005254:	6823      	ldr	r3, [r4, #0]
 8005256:	680e      	ldr	r6, [r1, #0]
 8005258:	061f      	lsls	r7, r3, #24
 800525a:	f856 5b04 	ldr.w	r5, [r6], #4
 800525e:	600e      	str	r6, [r1, #0]
 8005260:	d514      	bpl.n	800528c <_printf_i+0x1ac>
 8005262:	07d9      	lsls	r1, r3, #31
 8005264:	bf44      	itt	mi
 8005266:	f043 0320 	orrmi.w	r3, r3, #32
 800526a:	6023      	strmi	r3, [r4, #0]
 800526c:	b91d      	cbnz	r5, 8005276 <_printf_i+0x196>
 800526e:	6823      	ldr	r3, [r4, #0]
 8005270:	f023 0320 	bic.w	r3, r3, #32
 8005274:	6023      	str	r3, [r4, #0]
 8005276:	2310      	movs	r3, #16
 8005278:	e7b0      	b.n	80051dc <_printf_i+0xfc>
 800527a:	6823      	ldr	r3, [r4, #0]
 800527c:	f043 0320 	orr.w	r3, r3, #32
 8005280:	6023      	str	r3, [r4, #0]
 8005282:	2378      	movs	r3, #120	; 0x78
 8005284:	4828      	ldr	r0, [pc, #160]	; (8005328 <_printf_i+0x248>)
 8005286:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800528a:	e7e3      	b.n	8005254 <_printf_i+0x174>
 800528c:	065e      	lsls	r6, r3, #25
 800528e:	bf48      	it	mi
 8005290:	b2ad      	uxthmi	r5, r5
 8005292:	e7e6      	b.n	8005262 <_printf_i+0x182>
 8005294:	4616      	mov	r6, r2
 8005296:	e7bb      	b.n	8005210 <_printf_i+0x130>
 8005298:	680b      	ldr	r3, [r1, #0]
 800529a:	6826      	ldr	r6, [r4, #0]
 800529c:	6960      	ldr	r0, [r4, #20]
 800529e:	1d1d      	adds	r5, r3, #4
 80052a0:	600d      	str	r5, [r1, #0]
 80052a2:	0635      	lsls	r5, r6, #24
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	d501      	bpl.n	80052ac <_printf_i+0x1cc>
 80052a8:	6018      	str	r0, [r3, #0]
 80052aa:	e002      	b.n	80052b2 <_printf_i+0x1d2>
 80052ac:	0671      	lsls	r1, r6, #25
 80052ae:	d5fb      	bpl.n	80052a8 <_printf_i+0x1c8>
 80052b0:	8018      	strh	r0, [r3, #0]
 80052b2:	2300      	movs	r3, #0
 80052b4:	6123      	str	r3, [r4, #16]
 80052b6:	4616      	mov	r6, r2
 80052b8:	e7ba      	b.n	8005230 <_printf_i+0x150>
 80052ba:	680b      	ldr	r3, [r1, #0]
 80052bc:	1d1a      	adds	r2, r3, #4
 80052be:	600a      	str	r2, [r1, #0]
 80052c0:	681e      	ldr	r6, [r3, #0]
 80052c2:	6862      	ldr	r2, [r4, #4]
 80052c4:	2100      	movs	r1, #0
 80052c6:	4630      	mov	r0, r6
 80052c8:	f7fa ff8a 	bl	80001e0 <memchr>
 80052cc:	b108      	cbz	r0, 80052d2 <_printf_i+0x1f2>
 80052ce:	1b80      	subs	r0, r0, r6
 80052d0:	6060      	str	r0, [r4, #4]
 80052d2:	6863      	ldr	r3, [r4, #4]
 80052d4:	6123      	str	r3, [r4, #16]
 80052d6:	2300      	movs	r3, #0
 80052d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052dc:	e7a8      	b.n	8005230 <_printf_i+0x150>
 80052de:	6923      	ldr	r3, [r4, #16]
 80052e0:	4632      	mov	r2, r6
 80052e2:	4649      	mov	r1, r9
 80052e4:	4640      	mov	r0, r8
 80052e6:	47d0      	blx	sl
 80052e8:	3001      	adds	r0, #1
 80052ea:	d0ab      	beq.n	8005244 <_printf_i+0x164>
 80052ec:	6823      	ldr	r3, [r4, #0]
 80052ee:	079b      	lsls	r3, r3, #30
 80052f0:	d413      	bmi.n	800531a <_printf_i+0x23a>
 80052f2:	68e0      	ldr	r0, [r4, #12]
 80052f4:	9b03      	ldr	r3, [sp, #12]
 80052f6:	4298      	cmp	r0, r3
 80052f8:	bfb8      	it	lt
 80052fa:	4618      	movlt	r0, r3
 80052fc:	e7a4      	b.n	8005248 <_printf_i+0x168>
 80052fe:	2301      	movs	r3, #1
 8005300:	4632      	mov	r2, r6
 8005302:	4649      	mov	r1, r9
 8005304:	4640      	mov	r0, r8
 8005306:	47d0      	blx	sl
 8005308:	3001      	adds	r0, #1
 800530a:	d09b      	beq.n	8005244 <_printf_i+0x164>
 800530c:	3501      	adds	r5, #1
 800530e:	68e3      	ldr	r3, [r4, #12]
 8005310:	9903      	ldr	r1, [sp, #12]
 8005312:	1a5b      	subs	r3, r3, r1
 8005314:	42ab      	cmp	r3, r5
 8005316:	dcf2      	bgt.n	80052fe <_printf_i+0x21e>
 8005318:	e7eb      	b.n	80052f2 <_printf_i+0x212>
 800531a:	2500      	movs	r5, #0
 800531c:	f104 0619 	add.w	r6, r4, #25
 8005320:	e7f5      	b.n	800530e <_printf_i+0x22e>
 8005322:	bf00      	nop
 8005324:	08005609 	.word	0x08005609
 8005328:	0800561a 	.word	0x0800561a

0800532c <memcpy>:
 800532c:	440a      	add	r2, r1
 800532e:	4291      	cmp	r1, r2
 8005330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005334:	d100      	bne.n	8005338 <memcpy+0xc>
 8005336:	4770      	bx	lr
 8005338:	b510      	push	{r4, lr}
 800533a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800533e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005342:	4291      	cmp	r1, r2
 8005344:	d1f9      	bne.n	800533a <memcpy+0xe>
 8005346:	bd10      	pop	{r4, pc}

08005348 <memmove>:
 8005348:	4288      	cmp	r0, r1
 800534a:	b510      	push	{r4, lr}
 800534c:	eb01 0402 	add.w	r4, r1, r2
 8005350:	d902      	bls.n	8005358 <memmove+0x10>
 8005352:	4284      	cmp	r4, r0
 8005354:	4623      	mov	r3, r4
 8005356:	d807      	bhi.n	8005368 <memmove+0x20>
 8005358:	1e43      	subs	r3, r0, #1
 800535a:	42a1      	cmp	r1, r4
 800535c:	d008      	beq.n	8005370 <memmove+0x28>
 800535e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005362:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005366:	e7f8      	b.n	800535a <memmove+0x12>
 8005368:	4402      	add	r2, r0
 800536a:	4601      	mov	r1, r0
 800536c:	428a      	cmp	r2, r1
 800536e:	d100      	bne.n	8005372 <memmove+0x2a>
 8005370:	bd10      	pop	{r4, pc}
 8005372:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005376:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800537a:	e7f7      	b.n	800536c <memmove+0x24>

0800537c <_free_r>:
 800537c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800537e:	2900      	cmp	r1, #0
 8005380:	d048      	beq.n	8005414 <_free_r+0x98>
 8005382:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005386:	9001      	str	r0, [sp, #4]
 8005388:	2b00      	cmp	r3, #0
 800538a:	f1a1 0404 	sub.w	r4, r1, #4
 800538e:	bfb8      	it	lt
 8005390:	18e4      	addlt	r4, r4, r3
 8005392:	f000 f8d3 	bl	800553c <__malloc_lock>
 8005396:	4a20      	ldr	r2, [pc, #128]	; (8005418 <_free_r+0x9c>)
 8005398:	9801      	ldr	r0, [sp, #4]
 800539a:	6813      	ldr	r3, [r2, #0]
 800539c:	4615      	mov	r5, r2
 800539e:	b933      	cbnz	r3, 80053ae <_free_r+0x32>
 80053a0:	6063      	str	r3, [r4, #4]
 80053a2:	6014      	str	r4, [r2, #0]
 80053a4:	b003      	add	sp, #12
 80053a6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80053aa:	f000 b8cd 	b.w	8005548 <__malloc_unlock>
 80053ae:	42a3      	cmp	r3, r4
 80053b0:	d90b      	bls.n	80053ca <_free_r+0x4e>
 80053b2:	6821      	ldr	r1, [r4, #0]
 80053b4:	1862      	adds	r2, r4, r1
 80053b6:	4293      	cmp	r3, r2
 80053b8:	bf04      	itt	eq
 80053ba:	681a      	ldreq	r2, [r3, #0]
 80053bc:	685b      	ldreq	r3, [r3, #4]
 80053be:	6063      	str	r3, [r4, #4]
 80053c0:	bf04      	itt	eq
 80053c2:	1852      	addeq	r2, r2, r1
 80053c4:	6022      	streq	r2, [r4, #0]
 80053c6:	602c      	str	r4, [r5, #0]
 80053c8:	e7ec      	b.n	80053a4 <_free_r+0x28>
 80053ca:	461a      	mov	r2, r3
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	b10b      	cbz	r3, 80053d4 <_free_r+0x58>
 80053d0:	42a3      	cmp	r3, r4
 80053d2:	d9fa      	bls.n	80053ca <_free_r+0x4e>
 80053d4:	6811      	ldr	r1, [r2, #0]
 80053d6:	1855      	adds	r5, r2, r1
 80053d8:	42a5      	cmp	r5, r4
 80053da:	d10b      	bne.n	80053f4 <_free_r+0x78>
 80053dc:	6824      	ldr	r4, [r4, #0]
 80053de:	4421      	add	r1, r4
 80053e0:	1854      	adds	r4, r2, r1
 80053e2:	42a3      	cmp	r3, r4
 80053e4:	6011      	str	r1, [r2, #0]
 80053e6:	d1dd      	bne.n	80053a4 <_free_r+0x28>
 80053e8:	681c      	ldr	r4, [r3, #0]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	6053      	str	r3, [r2, #4]
 80053ee:	4421      	add	r1, r4
 80053f0:	6011      	str	r1, [r2, #0]
 80053f2:	e7d7      	b.n	80053a4 <_free_r+0x28>
 80053f4:	d902      	bls.n	80053fc <_free_r+0x80>
 80053f6:	230c      	movs	r3, #12
 80053f8:	6003      	str	r3, [r0, #0]
 80053fa:	e7d3      	b.n	80053a4 <_free_r+0x28>
 80053fc:	6825      	ldr	r5, [r4, #0]
 80053fe:	1961      	adds	r1, r4, r5
 8005400:	428b      	cmp	r3, r1
 8005402:	bf04      	itt	eq
 8005404:	6819      	ldreq	r1, [r3, #0]
 8005406:	685b      	ldreq	r3, [r3, #4]
 8005408:	6063      	str	r3, [r4, #4]
 800540a:	bf04      	itt	eq
 800540c:	1949      	addeq	r1, r1, r5
 800540e:	6021      	streq	r1, [r4, #0]
 8005410:	6054      	str	r4, [r2, #4]
 8005412:	e7c7      	b.n	80053a4 <_free_r+0x28>
 8005414:	b003      	add	sp, #12
 8005416:	bd30      	pop	{r4, r5, pc}
 8005418:	20000094 	.word	0x20000094

0800541c <_malloc_r>:
 800541c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800541e:	1ccd      	adds	r5, r1, #3
 8005420:	f025 0503 	bic.w	r5, r5, #3
 8005424:	3508      	adds	r5, #8
 8005426:	2d0c      	cmp	r5, #12
 8005428:	bf38      	it	cc
 800542a:	250c      	movcc	r5, #12
 800542c:	2d00      	cmp	r5, #0
 800542e:	4606      	mov	r6, r0
 8005430:	db01      	blt.n	8005436 <_malloc_r+0x1a>
 8005432:	42a9      	cmp	r1, r5
 8005434:	d903      	bls.n	800543e <_malloc_r+0x22>
 8005436:	230c      	movs	r3, #12
 8005438:	6033      	str	r3, [r6, #0]
 800543a:	2000      	movs	r0, #0
 800543c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800543e:	f000 f87d 	bl	800553c <__malloc_lock>
 8005442:	4921      	ldr	r1, [pc, #132]	; (80054c8 <_malloc_r+0xac>)
 8005444:	680a      	ldr	r2, [r1, #0]
 8005446:	4614      	mov	r4, r2
 8005448:	b99c      	cbnz	r4, 8005472 <_malloc_r+0x56>
 800544a:	4f20      	ldr	r7, [pc, #128]	; (80054cc <_malloc_r+0xb0>)
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	b923      	cbnz	r3, 800545a <_malloc_r+0x3e>
 8005450:	4621      	mov	r1, r4
 8005452:	4630      	mov	r0, r6
 8005454:	f000 f862 	bl	800551c <_sbrk_r>
 8005458:	6038      	str	r0, [r7, #0]
 800545a:	4629      	mov	r1, r5
 800545c:	4630      	mov	r0, r6
 800545e:	f000 f85d 	bl	800551c <_sbrk_r>
 8005462:	1c43      	adds	r3, r0, #1
 8005464:	d123      	bne.n	80054ae <_malloc_r+0x92>
 8005466:	230c      	movs	r3, #12
 8005468:	6033      	str	r3, [r6, #0]
 800546a:	4630      	mov	r0, r6
 800546c:	f000 f86c 	bl	8005548 <__malloc_unlock>
 8005470:	e7e3      	b.n	800543a <_malloc_r+0x1e>
 8005472:	6823      	ldr	r3, [r4, #0]
 8005474:	1b5b      	subs	r3, r3, r5
 8005476:	d417      	bmi.n	80054a8 <_malloc_r+0x8c>
 8005478:	2b0b      	cmp	r3, #11
 800547a:	d903      	bls.n	8005484 <_malloc_r+0x68>
 800547c:	6023      	str	r3, [r4, #0]
 800547e:	441c      	add	r4, r3
 8005480:	6025      	str	r5, [r4, #0]
 8005482:	e004      	b.n	800548e <_malloc_r+0x72>
 8005484:	6863      	ldr	r3, [r4, #4]
 8005486:	42a2      	cmp	r2, r4
 8005488:	bf0c      	ite	eq
 800548a:	600b      	streq	r3, [r1, #0]
 800548c:	6053      	strne	r3, [r2, #4]
 800548e:	4630      	mov	r0, r6
 8005490:	f000 f85a 	bl	8005548 <__malloc_unlock>
 8005494:	f104 000b 	add.w	r0, r4, #11
 8005498:	1d23      	adds	r3, r4, #4
 800549a:	f020 0007 	bic.w	r0, r0, #7
 800549e:	1ac2      	subs	r2, r0, r3
 80054a0:	d0cc      	beq.n	800543c <_malloc_r+0x20>
 80054a2:	1a1b      	subs	r3, r3, r0
 80054a4:	50a3      	str	r3, [r4, r2]
 80054a6:	e7c9      	b.n	800543c <_malloc_r+0x20>
 80054a8:	4622      	mov	r2, r4
 80054aa:	6864      	ldr	r4, [r4, #4]
 80054ac:	e7cc      	b.n	8005448 <_malloc_r+0x2c>
 80054ae:	1cc4      	adds	r4, r0, #3
 80054b0:	f024 0403 	bic.w	r4, r4, #3
 80054b4:	42a0      	cmp	r0, r4
 80054b6:	d0e3      	beq.n	8005480 <_malloc_r+0x64>
 80054b8:	1a21      	subs	r1, r4, r0
 80054ba:	4630      	mov	r0, r6
 80054bc:	f000 f82e 	bl	800551c <_sbrk_r>
 80054c0:	3001      	adds	r0, #1
 80054c2:	d1dd      	bne.n	8005480 <_malloc_r+0x64>
 80054c4:	e7cf      	b.n	8005466 <_malloc_r+0x4a>
 80054c6:	bf00      	nop
 80054c8:	20000094 	.word	0x20000094
 80054cc:	20000098 	.word	0x20000098

080054d0 <_realloc_r>:
 80054d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054d2:	4607      	mov	r7, r0
 80054d4:	4614      	mov	r4, r2
 80054d6:	460e      	mov	r6, r1
 80054d8:	b921      	cbnz	r1, 80054e4 <_realloc_r+0x14>
 80054da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80054de:	4611      	mov	r1, r2
 80054e0:	f7ff bf9c 	b.w	800541c <_malloc_r>
 80054e4:	b922      	cbnz	r2, 80054f0 <_realloc_r+0x20>
 80054e6:	f7ff ff49 	bl	800537c <_free_r>
 80054ea:	4625      	mov	r5, r4
 80054ec:	4628      	mov	r0, r5
 80054ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054f0:	f000 f830 	bl	8005554 <_malloc_usable_size_r>
 80054f4:	42a0      	cmp	r0, r4
 80054f6:	d20f      	bcs.n	8005518 <_realloc_r+0x48>
 80054f8:	4621      	mov	r1, r4
 80054fa:	4638      	mov	r0, r7
 80054fc:	f7ff ff8e 	bl	800541c <_malloc_r>
 8005500:	4605      	mov	r5, r0
 8005502:	2800      	cmp	r0, #0
 8005504:	d0f2      	beq.n	80054ec <_realloc_r+0x1c>
 8005506:	4631      	mov	r1, r6
 8005508:	4622      	mov	r2, r4
 800550a:	f7ff ff0f 	bl	800532c <memcpy>
 800550e:	4631      	mov	r1, r6
 8005510:	4638      	mov	r0, r7
 8005512:	f7ff ff33 	bl	800537c <_free_r>
 8005516:	e7e9      	b.n	80054ec <_realloc_r+0x1c>
 8005518:	4635      	mov	r5, r6
 800551a:	e7e7      	b.n	80054ec <_realloc_r+0x1c>

0800551c <_sbrk_r>:
 800551c:	b538      	push	{r3, r4, r5, lr}
 800551e:	4d06      	ldr	r5, [pc, #24]	; (8005538 <_sbrk_r+0x1c>)
 8005520:	2300      	movs	r3, #0
 8005522:	4604      	mov	r4, r0
 8005524:	4608      	mov	r0, r1
 8005526:	602b      	str	r3, [r5, #0]
 8005528:	f7fb fde4 	bl	80010f4 <_sbrk>
 800552c:	1c43      	adds	r3, r0, #1
 800552e:	d102      	bne.n	8005536 <_sbrk_r+0x1a>
 8005530:	682b      	ldr	r3, [r5, #0]
 8005532:	b103      	cbz	r3, 8005536 <_sbrk_r+0x1a>
 8005534:	6023      	str	r3, [r4, #0]
 8005536:	bd38      	pop	{r3, r4, r5, pc}
 8005538:	200001dc 	.word	0x200001dc

0800553c <__malloc_lock>:
 800553c:	4801      	ldr	r0, [pc, #4]	; (8005544 <__malloc_lock+0x8>)
 800553e:	f000 b811 	b.w	8005564 <__retarget_lock_acquire_recursive>
 8005542:	bf00      	nop
 8005544:	200001e4 	.word	0x200001e4

08005548 <__malloc_unlock>:
 8005548:	4801      	ldr	r0, [pc, #4]	; (8005550 <__malloc_unlock+0x8>)
 800554a:	f000 b80c 	b.w	8005566 <__retarget_lock_release_recursive>
 800554e:	bf00      	nop
 8005550:	200001e4 	.word	0x200001e4

08005554 <_malloc_usable_size_r>:
 8005554:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005558:	1f18      	subs	r0, r3, #4
 800555a:	2b00      	cmp	r3, #0
 800555c:	bfbc      	itt	lt
 800555e:	580b      	ldrlt	r3, [r1, r0]
 8005560:	18c0      	addlt	r0, r0, r3
 8005562:	4770      	bx	lr

08005564 <__retarget_lock_acquire_recursive>:
 8005564:	4770      	bx	lr

08005566 <__retarget_lock_release_recursive>:
 8005566:	4770      	bx	lr

08005568 <_init>:
 8005568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800556a:	bf00      	nop
 800556c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800556e:	bc08      	pop	{r3}
 8005570:	469e      	mov	lr, r3
 8005572:	4770      	bx	lr

08005574 <_fini>:
 8005574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005576:	bf00      	nop
 8005578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800557a:	bc08      	pop	{r3}
 800557c:	469e      	mov	lr, r3
 800557e:	4770      	bx	lr
