
##############################################################################
# Library Makefile generated by Behavioral Design Workbench Makefile Generator V1.0
# Cadence Design Systems
#  Library: <./memlib>
#  Library catalogue: <./memlib/memlib.bdl>
##############################################################################

MAKE			   = make --no-print-directory $(firstword $(MAKEFILE_LIST))
PERL			   = perl
CYNTHVLG		   = ${STRATUS_HOME}/bin/stratus_vlg --output_style_starc=off

ifeq ($(BDW_DEBUG),1)
BDW_DEBUG_OPT              = -g
else
BDW_DEBUG_OPT              = 
endif

VLG_FLAGS          = -DBDW_RTL=1 
BDW_USECYNTH	   = 1
BDW_CCFLAGS        = $(BDW_DEBUG_OPT) -c -I.

BDW_CDSLIB = cds.lib
BDW_HDLVAR = hdl.var

include ${STRATUS_HOME}/share/stratus/source/bdw.mak

BDW_memlib_SRCLIB = ../../../..//memlib
BDW_memlib_C_PARTS_A = objs/libmemlib.a

#
# RTL Verilog models that must be built with stratus_vlg.
#

BDW_memlib_BUILD_RTL_V = $(addprefix ../v_rtl/, 	 \
	 mac_plm_block_out_dma32.v mac_plm_block_out_dma64.v mac_plm_block_in_dma32.v mac_plm_block_in_dma64.v)
	
#
# Objects for RTL C++ simulation.
#

BDW_memlib_RTL_O = $(addprefix objs/,  \
	 mac_plm_block_out_dma32.o mac_plm_block_out_dma64.o mac_plm_block_in_dma32.o mac_plm_block_in_dma64.o)
#
# Build RTL Verilog models with stratus_vlg
#

../v_rtl/%.v : $(BDW_memlib_SRCLIB)/c_parts/%.cc
	@mkdir -p ../v_rtl
	$(CYNTHVLG) -I. $(VLG_FLAGS) -o $@ $<


#
# The 'prep' target is used to prepare the archive library for C++ RTL simulation
# and any RTL Verilog models that are not a part of the source library.
#
prep: prep_vlog prep_c

#
# The 'prep_c' target is used to prepare the archive library for RTL
# C++ simulation.
#
prep_c: obj_dir 
	+make $(BDW_memlib_C_PARTS_A)

#
# The 'prep_vlog' target is used to prepare the archive library for RTL
# Verilog simulation.
#

prep_vlog: $(BDW_memlib_BUILD_RTL_V)
	@mkdir -p ../v_gates
	@if [ ! -h ../v_gates/mac_plm_block_out_dma32.v -a ! -f ../v_gates/mac_plm_block_out_dma32.v ] ; then ln -s ../v_rtl/mac_plm_block_out_dma32.v ../v_gates/mac_plm_block_out_dma32.v ; fi
	@if [ ! -h ../v_gates/mac_plm_block_out_dma64.v -a ! -f ../v_gates/mac_plm_block_out_dma64.v ] ; then ln -s ../v_rtl/mac_plm_block_out_dma64.v ../v_gates/mac_plm_block_out_dma64.v ; fi
	@if [ ! -h ../v_gates/mac_plm_block_in_dma32.v -a ! -f ../v_gates/mac_plm_block_in_dma32.v ] ; then ln -s ../v_rtl/mac_plm_block_in_dma32.v ../v_gates/mac_plm_block_in_dma32.v ; fi
	@if [ ! -h ../v_gates/mac_plm_block_in_dma64.v -a ! -f ../v_gates/mac_plm_block_in_dma64.v ] ; then ln -s ../v_rtl/mac_plm_block_in_dma64.v ../v_gates/mac_plm_block_in_dma64.v ; fi
	
	


	@if [ ! -h ../v_rtl ] ; then mkdir -p ../v_rtl ; fi


#
# Build archive library for BEH and RTL C++ simulation.
#
$(BDW_memlib_C_PARTS_A) : $(BDW_memlib_RTL_O)
	@rm -f $@
	$(BDW_AR) $@ $^ 


#
# Build models for RTL BEH and C++ simulation.
#

objs/%.o : $(BDW_memlib_SRCLIB)/c_parts/%.cc
	$(BDW_CC) " -I$(BDW_memlib_SRCLIB)/c_parts $(BDW_CCFLAGS) -DBDW_RT=1 -DBDW_HUB  -o $@ " $<



obj_dir:
	@echo "DEFINE memlib_worklib INCA_libs/memlib_worklib" > $(BDW_CDSLIB)
	@echo "DEFINE WORK memlib_worklib" > $(BDW_HDLVAR)
	@mkdir -p INCA_libs/memlib_worklib
	@if [ ! -d objs ] ; then mkdir objs ; fi
	
always:


