<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ncas1000_top.twx ncas1000_top.ncd -o ncas1000_top.twr
ncas1000_top.pcf

</twCmdLine><twDesign>ncas1000_top.ncd</twDesign><twDesignPath>ncas1000_top.ncd</twDesignPath><twPCF>ncas1000_top.pcf</twPCF><twPcfPath>ncas1000_top.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg676"><twDevName>xc7k160t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.09 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_27m = PERIOD TIMEGRP &quot;clk_27m&quot; 37.037 ns HIGH 50%;</twConstName><twItemCnt>1542</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>124</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRptBanner iPaths="39" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_genrst/counter_3 (SLICE_X23Y53.D2), 39 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.994</twSlack><twSrc BELType="FF">u0_genrst/counter_10</twSrc><twDest BELType="FF">u0_genrst/counter_3</twDest><twTotPathDel>1.983</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_10</twSrc><twDest BELType='FF'>u0_genrst/counter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_genrst/counter&lt;11&gt;</twComp><twBEL>u0_genrst/counter_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>u0_genrst/counter&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut&lt;1&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;4&gt;_inv1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_3_rstpot</twBEL><twBEL>u0_genrst/counter_3</twBEL></twPathDel><twLogDel>0.805</twLogDel><twRouteDel>1.178</twRouteDel><twTotDel>1.983</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.999</twSlack><twSrc BELType="FF">u0_genrst/counter_7</twSrc><twDest BELType="FF">u0_genrst/counter_3</twDest><twTotPathDel>1.978</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_7</twSrc><twDest BELType='FF'>u0_genrst/counter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut&lt;0&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;4&gt;_inv1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_3_rstpot</twBEL><twBEL>u0_genrst/counter_3</twBEL></twPathDel><twLogDel>0.797</twLogDel><twRouteDel>1.181</twRouteDel><twTotDel>1.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.005</twSlack><twSrc BELType="FF">u0_genrst/counter_5</twSrc><twDest BELType="FF">u0_genrst/counter_3</twDest><twTotPathDel>1.972</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_5</twSrc><twDest BELType='FF'>u0_genrst/counter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>u0_genrst/counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut&lt;0&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;4&gt;_inv1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_3_rstpot</twBEL><twBEL>u0_genrst/counter_3</twBEL></twPathDel><twLogDel>0.797</twLogDel><twRouteDel>1.175</twRouteDel><twTotDel>1.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="39" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_genrst/counter_5 (SLICE_X22Y54.CE), 39 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.049</twSlack><twSrc BELType="FF">u0_genrst/counter_10</twSrc><twDest BELType="FF">u0_genrst/counter_5</twDest><twTotPathDel>1.928</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_10</twSrc><twDest BELType='FF'>u0_genrst/counter_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_genrst/counter&lt;11&gt;</twComp><twBEL>u0_genrst/counter_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>u0_genrst/counter&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut&lt;1&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;4&gt;_inv1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u0_genrst/counter[27]_GND_3_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_5</twBEL></twPathDel><twLogDel>0.915</twLogDel><twRouteDel>1.013</twRouteDel><twTotDel>1.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.079</twSlack><twSrc BELType="FF">u0_genrst/counter_7</twSrc><twDest BELType="FF">u0_genrst/counter_5</twDest><twTotPathDel>1.923</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_7</twSrc><twDest BELType='FF'>u0_genrst/counter_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut&lt;0&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;4&gt;_inv1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u0_genrst/counter[27]_GND_3_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_5</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>1.016</twRouteDel><twTotDel>1.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.085</twSlack><twSrc BELType="FF">u0_genrst/counter_5</twSrc><twDest BELType="FF">u0_genrst/counter_5</twDest><twTotPathDel>1.917</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_5</twSrc><twDest BELType='FF'>u0_genrst/counter_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>u0_genrst/counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut&lt;0&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;4&gt;_inv1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u0_genrst/counter[27]_GND_3_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_5</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>1.010</twRouteDel><twTotDel>1.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="39" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_genrst/counter_6 (SLICE_X22Y54.CE), 39 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.049</twSlack><twSrc BELType="FF">u0_genrst/counter_10</twSrc><twDest BELType="FF">u0_genrst/counter_6</twDest><twTotPathDel>1.928</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_10</twSrc><twDest BELType='FF'>u0_genrst/counter_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_genrst/counter&lt;11&gt;</twComp><twBEL>u0_genrst/counter_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>u0_genrst/counter&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut&lt;1&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;4&gt;_inv1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u0_genrst/counter[27]_GND_3_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_6</twBEL></twPathDel><twLogDel>0.915</twLogDel><twRouteDel>1.013</twRouteDel><twTotDel>1.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.079</twSlack><twSrc BELType="FF">u0_genrst/counter_7</twSrc><twDest BELType="FF">u0_genrst/counter_6</twDest><twTotPathDel>1.923</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_7</twSrc><twDest BELType='FF'>u0_genrst/counter_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut&lt;0&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;4&gt;_inv1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u0_genrst/counter[27]_GND_3_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_6</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>1.016</twRouteDel><twTotDel>1.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.085</twSlack><twSrc BELType="FF">u0_genrst/counter_5</twSrc><twDest BELType="FF">u0_genrst/counter_6</twDest><twTotPathDel>1.917</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>37.037</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/counter_5</twSrc><twDest BELType='FF'>u0_genrst/counter_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk27m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>u0_genrst/counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut&lt;0&gt;</twBEL><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy&lt;4&gt;_inv1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u0_genrst/counter[27]_GND_3_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>u0_genrst/counter&lt;7&gt;</twComp><twBEL>u0_genrst/counter_6</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>1.010</twRouteDel><twTotDel>1.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_27m = PERIOD TIMEGRP &quot;clk_27m&quot; 37.037 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_genrst/counter_0 (SLICE_X23Y53.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="FF">u0_genrst/counter_0</twSrc><twDest BELType="FF">u0_genrst/counter_0</twDest><twTotPathDel>0.206</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_genrst/counter_0</twSrc><twDest BELType='FF'>u0_genrst/counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y53.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>u0_genrst/counter&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_0_rstpot</twBEL><twBEL>u0_genrst/counter_0</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.138</twRouteDel><twTotDel>0.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_genrst/counter_3 (SLICE_X23Y53.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="FF">u0_genrst/counter_3</twSrc><twDest BELType="FF">u0_genrst/counter_3</twDest><twTotPathDel>0.206</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_genrst/counter_3</twSrc><twDest BELType='FF'>u0_genrst/counter_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.139</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>u0_genrst/counter&lt;3&gt;</twComp><twBEL>u0_genrst/counter_3_rstpot</twBEL><twBEL>u0_genrst/counter_3</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.139</twRouteDel><twTotDel>0.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_genrst/counter_4 (SLICE_X23Y54.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.216</twSlack><twSrc BELType="FF">u0_genrst/counter_4</twSrc><twDest BELType="FF">u0_genrst/counter_4</twDest><twTotPathDel>0.216</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_genrst/counter_4</twSrc><twDest BELType='FF'>u0_genrst/counter_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_genrst/counter&lt;4&gt;</twComp><twBEL>u0_genrst/counter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>u0_genrst/counter&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>u0_genrst/counter&lt;4&gt;</twComp><twBEL>u0_genrst/counter_4_rstpot</twBEL><twBEL>u0_genrst/counter_4</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.037">clk27m_bufg_BUFG</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_27m = PERIOD TIMEGRP &quot;clk_27m&quot; 37.037 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="6.859" period="7.930" constraintValue="7.930" deviceLimit="1.071" freqLimit="933.707" physResource="u0_pll_27m/mmcm_adv_inst/CLKOUT1" logResource="u0_pll_27m/mmcm_adv_inst/CLKOUT1" locationPin="MMCME2_ADV_X0Y0.CLKOUT1" clockNet="u0_pll_27m/clkout1"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="8.932" period="10.003" constraintValue="10.003" deviceLimit="1.071" freqLimit="933.707" physResource="u0_pll_27m/mmcm_adv_inst/CLKOUT0" logResource="u0_pll_27m/mmcm_adv_inst/CLKOUT0" locationPin="MMCME2_ADV_X0Y0.CLKOUT0" clockNet="u0_pll_27m/clkout0"/><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_25_50" slack="27.037" period="37.037" constraintValue="18.518" deviceLimit="5.000" physResource="u0_pll_27m/mmcm_adv_inst/CLKIN1" logResource="u0_pll_27m/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="clk27m_bufg"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout1&quot; TS_clk_27m /         4.67045455 HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>601.710</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point debounce_gt_rst_r_0 (SLICE_X23Y59.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.739</twSlack><twSrc BELType="FF">u0_genrst/rst_o</twSrc><twDest BELType="FF">debounce_gt_rst_r_0</twDest><twTotPathDel>0.501</twTotPathDel><twClkSkew dest = "-2.222" src = "3.834">6.056</twClkSkew><twDelConst>0.090</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.137" fPhaseErr="0.194" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.272</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_genrst/rst_o</twSrc><twDest BELType='FF'>debounce_gt_rst_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3148.145">clk27m_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u0_genrst/rst_o</twComp><twBEL>u0_genrst/rst_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>u0_genrst/rst_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>debounce_gt_rst_r&lt;1&gt;</twComp><twBEL>rst1</twBEL><twBEL>debounce_gt_rst_r_0</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3148.235">clk_125m</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point debounce_gt_rst_r_2 (SLICE_X34Y81.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.593</twSlack><twSrc BELType="FF">debounce_gt_rst_r_1</twSrc><twDest BELType="FF">debounce_gt_rst_r_2</twDest><twTotPathDel>1.163</twTotPathDel><twClkSkew dest = "0.553" src = "0.650">0.097</twClkSkew><twDelConst>7.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.137" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.077</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>debounce_gt_rst_r_1</twSrc><twDest BELType='FF'>debounce_gt_rst_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125m</twSrcClk><twPathDel><twSite>SLICE_X23Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>debounce_gt_rst_r&lt;1&gt;</twComp><twBEL>debounce_gt_rst_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y81.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>debounce_gt_rst_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>debounce_gt_rst_r&lt;3&gt;</twComp><twBEL>debounce_gt_rst_r_2</twBEL></twPathDel><twLogDel>0.242</twLogDel><twRouteDel>0.921</twRouteDel><twTotDel>1.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.930">clk_125m</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point debounce_gt_rst_r_3 (SLICE_X34Y81.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.297</twSlack><twSrc BELType="FF">debounce_gt_rst_r_2</twSrc><twDest BELType="FF">debounce_gt_rst_r_3</twDest><twTotPathDel>0.556</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.137" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.077</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>debounce_gt_rst_r_2</twSrc><twDest BELType='FF'>debounce_gt_rst_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125m</twSrcClk><twPathDel><twSite>SLICE_X34Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>debounce_gt_rst_r&lt;3&gt;</twComp><twBEL>debounce_gt_rst_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y81.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>debounce_gt_rst_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>debounce_gt_rst_r&lt;3&gt;</twComp><twBEL>debounce_gt_rst_r_3</twBEL></twPathDel><twLogDel>0.242</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.930">clk_125m</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout1&quot; TS_clk_27m /
        4.67045455 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point debounce_gt_rst_r_1 (SLICE_X23Y59.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.177</twSlack><twSrc BELType="FF">debounce_gt_rst_r_0</twSrc><twDest BELType="FF">debounce_gt_rst_r_1</twDest><twTotPathDel>0.177</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>debounce_gt_rst_r_0</twSrc><twDest BELType='FF'>debounce_gt_rst_r_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.930">clk_125m</twSrcClk><twPathDel><twSite>SLICE_X23Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>debounce_gt_rst_r&lt;1&gt;</twComp><twBEL>debounce_gt_rst_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>debounce_gt_rst_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.038</twDelInfo><twComp>debounce_gt_rst_r&lt;1&gt;</twComp><twBEL>debounce_gt_rst_r_1</twBEL></twPathDel><twLogDel>0.062</twLogDel><twRouteDel>0.115</twRouteDel><twTotDel>0.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.930">clk_125m</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point debounce_gt_rst_r_3 (SLICE_X34Y81.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.217</twSlack><twSrc BELType="FF">debounce_gt_rst_r_2</twSrc><twDest BELType="FF">debounce_gt_rst_r_3</twDest><twTotPathDel>0.217</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>debounce_gt_rst_r_2</twSrc><twDest BELType='FF'>debounce_gt_rst_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.930">clk_125m</twSrcClk><twPathDel><twSite>SLICE_X34Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>debounce_gt_rst_r&lt;3&gt;</twComp><twBEL>debounce_gt_rst_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y81.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.160</twDelInfo><twComp>debounce_gt_rst_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.043</twDelInfo><twComp>debounce_gt_rst_r&lt;3&gt;</twComp><twBEL>debounce_gt_rst_r_3</twBEL></twPathDel><twLogDel>0.057</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>0.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.930">clk_125m</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point debounce_gt_rst_r_2 (SLICE_X34Y81.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.583</twSlack><twSrc BELType="FF">debounce_gt_rst_r_1</twSrc><twDest BELType="FF">debounce_gt_rst_r_2</twDest><twTotPathDel>0.579</twTotPathDel><twClkSkew dest = "0.322" src = "0.326">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>debounce_gt_rst_r_1</twSrc><twDest BELType='FF'>debounce_gt_rst_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.930">clk_125m</twSrcClk><twPathDel><twSite>SLICE_X23Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>debounce_gt_rst_r&lt;1&gt;</twComp><twBEL>debounce_gt_rst_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y81.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.520</twDelInfo><twComp>debounce_gt_rst_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.041</twDelInfo><twComp>debounce_gt_rst_r&lt;3&gt;</twComp><twBEL>debounce_gt_rst_r_2</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>0.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.930">clk_125m</twDestClk><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout1&quot; TS_clk_27m /
        4.67045455 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="48" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="6.521" period="7.930" constraintValue="7.930" deviceLimit="1.409" freqLimit="709.723" physResource="u0_pll_27m/clkout2_buf/I0" logResource="u0_pll_27m/clkout2_buf/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="u0_pll_27m/clkout1"/><twPinLimit anchorID="49" type="MINLOWPULSE" name="Tcl" slack="7.230" period="7.930" constraintValue="3.965" deviceLimit="0.350" physResource="debounce_gt_rst_r&lt;1&gt;/CLK" logResource="debounce_gt_rst_r_0/CK" locationPin="SLICE_X23Y59.CLK" clockNet="clk_125m"/><twPinLimit anchorID="50" type="MINHIGHPULSE" name="Tch" slack="7.230" period="7.930" constraintValue="3.965" deviceLimit="0.350" physResource="debounce_gt_rst_r&lt;1&gt;/CLK" logResource="debounce_gt_rst_r_0/CK" locationPin="SLICE_X23Y59.CLK" clockNet="clk_125m"/></twPinLimitRpt></twConst><twConst anchorID="51" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout0&quot; TS_clk_27m /         3.7027027 HIGH 50%;</twConstName><twItemCnt>588</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>210</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.651</twMinPer></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0 (SLICE_X42Y87.A4), 14 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.351</twSlack><twSrc BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_11</twSrc><twDest BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twTotPathDel>1.526</twTotPathDel><twClkSkew dest = "0.555" src = "0.601">0.046</twClkSkew><twDelConst>10.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.141" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_11</twSrc><twDest BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twSrcClk><twPathDel><twSite>SLICE_X40Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;11&gt;</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot</twBEL><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twBEL></twPathDel><twLogDel>0.324</twLogDel><twRouteDel>1.202</twRouteDel><twTotDel>1.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.002">clk_cfg</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.470</twSlack><twSrc BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_14</twSrc><twDest BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twTotPathDel>1.407</twTotPathDel><twClkSkew dest = "0.555" src = "0.601">0.046</twClkSkew><twDelConst>10.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.141" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_14</twSrc><twDest BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twSrcClk><twPathDel><twSite>SLICE_X40Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;15&gt;</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y87.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot</twBEL><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twBEL></twPathDel><twLogDel>0.324</twLogDel><twRouteDel>1.083</twRouteDel><twTotDel>1.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.002">clk_cfg</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.480</twSlack><twSrc BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_12</twSrc><twDest BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twTotPathDel>1.397</twTotPathDel><twClkSkew dest = "0.555" src = "0.601">0.046</twClkSkew><twDelConst>10.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.141" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_12</twSrc><twDest BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twSrcClk><twPathDel><twSite>SLICE_X40Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;15&gt;</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y87.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot</twBEL><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twBEL></twPathDel><twLogDel>0.324</twLogDel><twRouteDel>1.073</twRouteDel><twTotDel>1.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.002">clk_cfg</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0 (SLICE_X43Y87.A4), 14 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.444</twSlack><twSrc BELType="FF">u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_19</twSrc><twDest BELType="FF">u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twTotPathDel>1.432</twTotPathDel><twClkSkew dest = "0.555" src = "0.602">0.047</twClkSkew><twDelConst>10.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.141" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_19</twSrc><twDest BELType='FF'>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twSrcClk><twPathDel><twSite>SLICE_X41Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;19&gt;</twComp><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv1</twComp><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>N16</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot</twBEL><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.114</twRouteDel><twTotDel>1.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.002">clk_cfg</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.459</twSlack><twSrc BELType="FF">u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_15</twSrc><twDest BELType="FF">u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twTotPathDel>1.418</twTotPathDel><twClkSkew dest = "0.555" src = "0.601">0.046</twClkSkew><twDelConst>10.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.141" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_15</twSrc><twDest BELType='FF'>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twSrcClk><twPathDel><twSite>SLICE_X41Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;15&gt;</twComp><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y87.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>N16</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot</twBEL><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.100</twRouteDel><twTotDel>1.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.002">clk_cfg</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.496</twSlack><twSrc BELType="FF">u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_12</twSrc><twDest BELType="FF">u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twTotPathDel>1.381</twTotPathDel><twClkSkew dest = "0.555" src = "0.601">0.046</twClkSkew><twDelConst>10.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.141" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_12</twSrc><twDest BELType='FF'>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twSrcClk><twPathDel><twSite>SLICE_X41Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;15&gt;</twComp><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>N16</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot</twBEL><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.063</twRouteDel><twTotDel>1.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.002">clk_cfg</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0 (SLICE_X42Y87.A2), 6 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.524</twSlack><twSrc BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_14</twSrc><twDest BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twTotPathDel>1.353</twTotPathDel><twClkSkew dest = "0.555" src = "0.601">0.046</twClkSkew><twDelConst>10.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.141" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_14</twSrc><twDest BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twSrcClk><twPathDel><twSite>SLICE_X40Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;15&gt;</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv2</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_AND_111_o_norst32</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_AND_111_o_norst31</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot</twBEL><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.072</twRouteDel><twTotDel>1.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.002">clk_cfg</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.601</twSlack><twSrc BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_3</twSrc><twDest BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twTotPathDel>1.279</twTotPathDel><twClkSkew dest = "0.555" src = "0.598">0.043</twClkSkew><twDelConst>10.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.141" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_3</twSrc><twDest BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twSrcClk><twPathDel><twSite>SLICE_X40Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;3&gt;</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv2</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_AND_111_o_norst32</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_AND_111_o_norst31</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot</twBEL><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>0.998</twRouteDel><twTotDel>1.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.002">clk_cfg</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.692</twSlack><twSrc BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_19</twSrc><twDest BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twTotPathDel>1.184</twTotPathDel><twClkSkew dest = "0.555" src = "0.602">0.047</twClkSkew><twDelConst>10.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.141" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_19</twSrc><twDest BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twSrcClk><twPathDel><twSite>SLICE_X40Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;19&gt;</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/count_for_reset_r&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_LessThan_6_o_inv2</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_AND_111_o_norst32</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_21_o_count_for_reset_r[19]_AND_111_o_norst31</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0_rstpot</twBEL><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>0.903</twRouteDel><twTotDel>1.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.002">clk_cfg</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout0&quot; TS_clk_27m /
        3.7027027 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r (SLICE_X42Y85.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twSrc><twDest BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r</twDest><twTotPathDel>0.177</twTotPathDel><twClkSkew dest = "0.074" src = "0.062">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twSrc><twDest BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twSrcClk><twPathDel><twSite>SLICE_X42Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y85.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.042</twDelInfo><twComp>link_reset_gtx&lt;1&gt;</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r</twBEL></twPathDel><twLogDel>0.076</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r (SLICE_X42Y85.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.187</twSlack><twSrc BELType="FF">u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twSrc><twDest BELType="FF">u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r</twDest><twTotPathDel>0.199</twTotPathDel><twClkSkew dest = "0.074" src = "0.062">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twSrc><twDest BELType='FF'>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twSrcClk><twPathDel><twSite>SLICE_X43Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.038</twDelInfo><twComp>link_reset_gtx&lt;1&gt;</twComp><twBEL>u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r</twBEL></twPathDel><twLogDel>0.062</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3 (SLICE_X100Y154.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.237</twSlack><twSrc BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3</twSrc><twDest BELType="FF">u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3</twDest><twTotPathDel>0.237</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3</twSrc><twDest BELType='FF'>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twSrcClk><twPathDel><twSite>SLICE_X100Y154.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter&lt;3&gt;</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y154.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y154.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.006</twDelInfo><twComp>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter&lt;3&gt;</twComp><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter&lt;3&gt;_rt</twBEL><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/Mcount_reset_counter_cy&lt;3&gt;</twBEL><twBEL>u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_cfg</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout0&quot; TS_clk_27m /
        3.7027027 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="8.593" period="10.002" constraintValue="10.002" deviceLimit="1.409" freqLimit="709.723" physResource="u0_pll_27m/clkout1_buf/I0" logResource="u0_pll_27m/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="u0_pll_27m/clkout0"/><twPinLimit anchorID="78" type="MINLOWPULSE" name="Tcl" slack="9.202" period="10.002" constraintValue="5.001" deviceLimit="0.400" physResource="link_reset_gtx&lt;1&gt;/CLK" logResource="u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r/CK" locationPin="SLICE_X42Y85.CLK" clockNet="clk_cfg"/><twPinLimit anchorID="79" type="MINLOWPULSE" name="Tcl" slack="9.202" period="10.002" constraintValue="5.001" deviceLimit="0.400" physResource="link_reset_gtx&lt;1&gt;/CLK" logResource="u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r/CK" locationPin="SLICE_X42Y85.CLK" clockNet="clk_cfg"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="80"><twConstRollup name="TS_clk_27m" fullName="TS_clk_27m = PERIOD TIMEGRP &quot;clk_27m&quot; 37.037 ns HIGH 50%;" type="origin" depth="0" requirement="37.037" prefType="period" actual="10.000" actualRollup="2810.259" errors="0" errorRollup="1" items="1542" itemsRollup="592"/><twConstRollup name="TS_u0_pll_27m_clkout1" fullName="TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout1&quot; TS_clk_27m /         4.67045455 HIGH 50%;" type="child" depth="1" requirement="7.930" prefType="period" actual="601.710" actualRollup="N/A" errors="1" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_u0_pll_27m_clkout0" fullName="TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP &quot;u0_pll_27m_clkout0&quot; TS_clk_27m /         3.7027027 HIGH 50%;" type="child" depth="1" requirement="10.003" prefType="period" actual="1.651" actualRollup="N/A" errors="0" errorRollup="0" items="588" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="81">1</twUnmetConstCnt><twDataSheet anchorID="82" twNameLen="15"><twClk2SUList anchorID="83" twDestWidth="7"><twDest>clk_27m</twDest><twClk2SU><twSrc>clk_27m</twSrc><twRiseRise>6.829</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="84"><twErrCnt>1</twErrCnt><twScore>6739</twScore><twSetupScore>6739</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>2134</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>283</twConnCnt></twConstCov><twStats anchorID="85"><twMinPer>601.710</twMinPer><twFootnote number="1" /><twMaxFreq>1.662</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Jan 25 18:06:50 2016 </twTimestamp></twFoot><twClientInfo anchorID="86"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 710 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
