

================================================================
== Vitis HLS Report for 'xfUDivResize'
================================================================
* Date:           Mon Jul 15 19:04:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.071 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.680 us|  0.680 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     779|    469|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    322|    -|
|Register         |        -|    -|     132|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     911|    791|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance            |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |udiv_64ns_16ns_64_68_seq_1_U71  |udiv_64ns_16ns_64_68_seq_1  |        0|   0|  779|  469|    0|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                           |                            |        0|   0|  779|  469|    0|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  313|         69|    1|         69|
    |ap_return  |    9|          2|   64|        128|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  322|         71|   65|        197|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  68|   0|   68|          0|
    |ap_return_preg  |  64|   0|   64|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 132|   0|  132|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  xfUDivResize|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  xfUDivResize|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  xfUDivResize|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  xfUDivResize|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  xfUDivResize|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  xfUDivResize|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  xfUDivResize|  return value|
|in_n       |   in|   64|     ap_none|          in_n|        scalar|
|in_d       |   in|   16|     ap_none|          in_d|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

