// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_38 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_412_p2;
reg   [0:0] icmp_ln86_reg_1399;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1399_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1399_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1399_pp0_iter3_reg;
wire   [0:0] icmp_ln86_988_fu_418_p2;
reg   [0:0] icmp_ln86_988_reg_1410;
wire   [0:0] icmp_ln86_989_fu_424_p2;
reg   [0:0] icmp_ln86_989_reg_1415;
reg   [0:0] icmp_ln86_989_reg_1415_pp0_iter1_reg;
reg   [0:0] icmp_ln86_989_reg_1415_pp0_iter2_reg;
wire   [0:0] icmp_ln86_990_fu_430_p2;
reg   [0:0] icmp_ln86_990_reg_1421;
wire   [0:0] icmp_ln86_991_fu_436_p2;
reg   [0:0] icmp_ln86_991_reg_1427;
reg   [0:0] icmp_ln86_991_reg_1427_pp0_iter1_reg;
wire   [0:0] icmp_ln86_992_fu_442_p2;
reg   [0:0] icmp_ln86_992_reg_1433;
reg   [0:0] icmp_ln86_992_reg_1433_pp0_iter1_reg;
reg   [0:0] icmp_ln86_992_reg_1433_pp0_iter2_reg;
reg   [0:0] icmp_ln86_992_reg_1433_pp0_iter3_reg;
wire   [0:0] icmp_ln86_993_fu_448_p2;
reg   [0:0] icmp_ln86_993_reg_1439;
reg   [0:0] icmp_ln86_993_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_993_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_993_reg_1439_pp0_iter3_reg;
wire   [0:0] icmp_ln86_994_fu_454_p2;
reg   [0:0] icmp_ln86_994_reg_1446;
wire   [0:0] icmp_ln86_995_fu_460_p2;
reg   [0:0] icmp_ln86_995_reg_1452;
reg   [0:0] icmp_ln86_995_reg_1452_pp0_iter1_reg;
wire   [0:0] icmp_ln86_996_fu_466_p2;
reg   [0:0] icmp_ln86_996_reg_1458;
reg   [0:0] icmp_ln86_996_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_996_reg_1458_pp0_iter2_reg;
wire   [0:0] icmp_ln86_997_fu_472_p2;
reg   [0:0] icmp_ln86_997_reg_1464;
reg   [0:0] icmp_ln86_997_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_997_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_997_reg_1464_pp0_iter3_reg;
wire   [0:0] icmp_ln86_998_fu_478_p2;
reg   [0:0] icmp_ln86_998_reg_1470;
reg   [0:0] icmp_ln86_998_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_998_reg_1470_pp0_iter2_reg;
reg   [0:0] icmp_ln86_998_reg_1470_pp0_iter3_reg;
reg   [0:0] icmp_ln86_998_reg_1470_pp0_iter4_reg;
wire   [0:0] icmp_ln86_999_fu_484_p2;
reg   [0:0] icmp_ln86_999_reg_1476;
reg   [0:0] icmp_ln86_999_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_999_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_999_reg_1476_pp0_iter3_reg;
reg   [0:0] icmp_ln86_999_reg_1476_pp0_iter4_reg;
reg   [0:0] icmp_ln86_999_reg_1476_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1000_fu_490_p2;
reg   [0:0] icmp_ln86_1000_reg_1482;
reg   [0:0] icmp_ln86_1000_reg_1482_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1000_reg_1482_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1000_reg_1482_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1000_reg_1482_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1000_reg_1482_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1000_reg_1482_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1001_fu_496_p2;
reg   [0:0] icmp_ln86_1001_reg_1488;
reg   [0:0] icmp_ln86_1001_reg_1488_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1002_fu_502_p2;
reg   [0:0] icmp_ln86_1002_reg_1493;
wire   [0:0] icmp_ln86_1003_fu_508_p2;
reg   [0:0] icmp_ln86_1003_reg_1498;
reg   [0:0] icmp_ln86_1003_reg_1498_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1004_fu_514_p2;
reg   [0:0] icmp_ln86_1004_reg_1503;
reg   [0:0] icmp_ln86_1004_reg_1503_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1391_fu_530_p2;
reg   [0:0] icmp_ln86_1391_reg_1508;
reg   [0:0] icmp_ln86_1391_reg_1508_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1391_reg_1508_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1006_fu_536_p2;
reg   [0:0] icmp_ln86_1006_reg_1513;
reg   [0:0] icmp_ln86_1006_reg_1513_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1006_reg_1513_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1007_fu_542_p2;
reg   [0:0] icmp_ln86_1007_reg_1518;
reg   [0:0] icmp_ln86_1007_reg_1518_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1007_reg_1518_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1008_fu_548_p2;
reg   [0:0] icmp_ln86_1008_reg_1523;
reg   [0:0] icmp_ln86_1008_reg_1523_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1008_reg_1523_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1008_reg_1523_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1009_fu_554_p2;
reg   [0:0] icmp_ln86_1009_reg_1528;
reg   [0:0] icmp_ln86_1009_reg_1528_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1009_reg_1528_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1009_reg_1528_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1010_fu_560_p2;
reg   [0:0] icmp_ln86_1010_reg_1533;
reg   [0:0] icmp_ln86_1010_reg_1533_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1010_reg_1533_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1010_reg_1533_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1011_fu_566_p2;
reg   [0:0] icmp_ln86_1011_reg_1538;
reg   [0:0] icmp_ln86_1011_reg_1538_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1011_reg_1538_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1011_reg_1538_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1011_reg_1538_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1012_fu_572_p2;
reg   [0:0] icmp_ln86_1012_reg_1543;
reg   [0:0] icmp_ln86_1012_reg_1543_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1012_reg_1543_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1012_reg_1543_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1012_reg_1543_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1013_fu_578_p2;
reg   [0:0] icmp_ln86_1013_reg_1548;
reg   [0:0] icmp_ln86_1013_reg_1548_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1013_reg_1548_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1013_reg_1548_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1013_reg_1548_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1014_fu_584_p2;
reg   [0:0] icmp_ln86_1014_reg_1553;
reg   [0:0] icmp_ln86_1014_reg_1553_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1014_reg_1553_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1014_reg_1553_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1014_reg_1553_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1014_reg_1553_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1015_fu_590_p2;
reg   [0:0] icmp_ln86_1015_reg_1558;
reg   [0:0] icmp_ln86_1015_reg_1558_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1015_reg_1558_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1015_reg_1558_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1015_reg_1558_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1015_reg_1558_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1016_fu_596_p2;
reg   [0:0] icmp_ln86_1016_reg_1563;
reg   [0:0] icmp_ln86_1016_reg_1563_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1016_reg_1563_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1016_reg_1563_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1016_reg_1563_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1016_reg_1563_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1016_reg_1563_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_602_p2;
reg   [0:0] and_ln102_reg_1568;
reg   [0:0] and_ln102_reg_1568_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1568_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_613_p2;
reg   [0:0] and_ln104_reg_1578;
wire   [0:0] and_ln102_950_fu_618_p2;
reg   [0:0] and_ln102_950_reg_1584;
wire   [0:0] and_ln104_193_fu_627_p2;
reg   [0:0] and_ln104_193_reg_1591;
wire   [0:0] and_ln102_954_fu_632_p2;
reg   [0:0] and_ln102_954_reg_1596;
wire   [0:0] and_ln102_955_fu_642_p2;
reg   [0:0] and_ln102_955_reg_1602;
wire   [0:0] or_ln117_fu_658_p2;
reg   [0:0] or_ln117_reg_1608;
wire   [0:0] xor_ln104_fu_664_p2;
reg   [0:0] xor_ln104_reg_1613;
wire   [0:0] and_ln102_951_fu_669_p2;
reg   [0:0] and_ln102_951_reg_1619;
wire   [0:0] and_ln104_194_fu_678_p2;
reg   [0:0] and_ln104_194_reg_1625;
reg   [0:0] and_ln104_194_reg_1625_pp0_iter3_reg;
wire   [0:0] and_ln102_956_fu_688_p2;
reg   [0:0] and_ln102_956_reg_1631;
wire   [3:0] select_ln117_961_fu_789_p3;
reg   [3:0] select_ln117_961_reg_1636;
wire   [0:0] or_ln117_906_fu_796_p2;
reg   [0:0] or_ln117_906_reg_1641;
wire   [0:0] and_ln102_949_fu_801_p2;
reg   [0:0] and_ln102_949_reg_1647;
wire   [0:0] and_ln104_192_fu_810_p2;
reg   [0:0] and_ln104_192_reg_1653;
wire   [0:0] and_ln102_952_fu_815_p2;
reg   [0:0] and_ln102_952_reg_1659;
wire   [0:0] and_ln102_958_fu_829_p2;
reg   [0:0] and_ln102_958_reg_1665;
wire   [0:0] or_ln117_910_fu_903_p2;
reg   [0:0] or_ln117_910_reg_1671;
wire   [3:0] select_ln117_967_fu_917_p3;
reg   [3:0] select_ln117_967_reg_1676;
wire   [0:0] and_ln104_195_fu_930_p2;
reg   [0:0] and_ln104_195_reg_1681;
wire   [0:0] and_ln102_953_fu_935_p2;
reg   [0:0] and_ln102_953_reg_1686;
reg   [0:0] and_ln102_953_reg_1686_pp0_iter5_reg;
wire   [0:0] and_ln104_196_fu_944_p2;
reg   [0:0] and_ln104_196_reg_1693;
reg   [0:0] and_ln104_196_reg_1693_pp0_iter5_reg;
reg   [0:0] and_ln104_196_reg_1693_pp0_iter6_reg;
wire   [0:0] and_ln102_959_fu_954_p2;
reg   [0:0] and_ln102_959_reg_1699;
wire   [0:0] or_ln117_915_fu_1037_p2;
reg   [0:0] or_ln117_915_reg_1704;
wire   [4:0] select_ln117_973_fu_1049_p3;
reg   [4:0] select_ln117_973_reg_1709;
wire   [0:0] or_ln117_917_fu_1057_p2;
reg   [0:0] or_ln117_917_reg_1714;
wire   [0:0] or_ln117_919_fu_1063_p2;
reg   [0:0] or_ln117_919_reg_1720;
reg   [0:0] or_ln117_919_reg_1720_pp0_iter5_reg;
wire   [0:0] or_ln117_921_fu_1139_p2;
reg   [0:0] or_ln117_921_reg_1728;
wire   [4:0] select_ln117_979_fu_1152_p3;
reg   [4:0] select_ln117_979_reg_1733;
wire   [0:0] or_ln117_925_fu_1214_p2;
reg   [0:0] or_ln117_925_reg_1738;
wire   [4:0] select_ln117_983_fu_1228_p3;
reg   [4:0] select_ln117_983_reg_1743;
wire    ap_block_pp0_stage0;
wire   [16:0] tmp_fu_520_p4;
wire   [0:0] xor_ln104_474_fu_608_p2;
wire   [0:0] xor_ln104_476_fu_622_p2;
wire   [0:0] xor_ln104_480_fu_637_p2;
wire   [0:0] and_ln102_978_fu_647_p2;
wire   [0:0] and_ln102_963_fu_652_p2;
wire   [0:0] xor_ln104_477_fu_673_p2;
wire   [0:0] xor_ln104_481_fu_683_p2;
wire   [0:0] and_ln102_979_fu_701_p2;
wire   [0:0] and_ln102_962_fu_693_p2;
wire   [0:0] xor_ln117_fu_711_p2;
wire   [1:0] zext_ln117_fu_717_p1;
wire   [1:0] select_ln117_fu_721_p3;
wire   [1:0] select_ln117_956_fu_728_p3;
wire   [0:0] and_ln102_964_fu_697_p2;
wire   [2:0] zext_ln117_111_fu_735_p1;
wire   [0:0] or_ln117_902_fu_739_p2;
wire   [2:0] select_ln117_957_fu_744_p3;
wire   [0:0] or_ln117_903_fu_751_p2;
wire   [0:0] and_ln102_965_fu_706_p2;
wire   [2:0] select_ln117_958_fu_755_p3;
wire   [0:0] or_ln117_904_fu_763_p2;
wire   [2:0] select_ln117_959_fu_769_p3;
wire   [2:0] select_ln117_960_fu_777_p3;
wire   [3:0] zext_ln117_112_fu_785_p1;
wire   [0:0] xor_ln104_475_fu_805_p2;
wire   [0:0] xor_ln104_482_fu_820_p2;
wire   [0:0] and_ln102_980_fu_838_p2;
wire   [0:0] and_ln102_957_fu_825_p2;
wire   [0:0] and_ln102_966_fu_834_p2;
wire   [0:0] or_ln117_905_fu_853_p2;
wire   [0:0] and_ln102_967_fu_843_p2;
wire   [3:0] select_ln117_962_fu_858_p3;
wire   [0:0] or_ln117_907_fu_865_p2;
wire   [3:0] select_ln117_963_fu_870_p3;
wire   [0:0] or_ln117_908_fu_877_p2;
wire   [0:0] and_ln102_968_fu_848_p2;
wire   [3:0] select_ln117_964_fu_881_p3;
wire   [0:0] or_ln117_909_fu_889_p2;
wire   [3:0] select_ln117_965_fu_895_p3;
wire   [3:0] select_ln117_966_fu_909_p3;
wire   [0:0] xor_ln104_478_fu_925_p2;
wire   [0:0] xor_ln104_479_fu_939_p2;
wire   [0:0] xor_ln104_483_fu_949_p2;
wire   [0:0] and_ln102_981_fu_959_p2;
wire   [0:0] and_ln102_982_fu_973_p2;
wire   [0:0] and_ln102_969_fu_964_p2;
wire   [0:0] or_ln117_911_fu_983_p2;
wire   [3:0] select_ln117_968_fu_988_p3;
wire   [0:0] and_ln102_970_fu_969_p2;
wire   [4:0] zext_ln117_113_fu_995_p1;
wire   [0:0] or_ln117_912_fu_999_p2;
wire   [4:0] select_ln117_969_fu_1004_p3;
wire   [0:0] or_ln117_913_fu_1011_p2;
wire   [0:0] and_ln102_971_fu_978_p2;
wire   [4:0] select_ln117_970_fu_1015_p3;
wire   [0:0] or_ln117_914_fu_1023_p2;
wire   [4:0] select_ln117_971_fu_1029_p3;
wire   [4:0] select_ln117_972_fu_1041_p3;
wire   [0:0] xor_ln104_484_fu_1067_p2;
wire   [0:0] and_ln102_983_fu_1080_p2;
wire   [0:0] and_ln102_960_fu_1072_p2;
wire   [0:0] and_ln102_972_fu_1076_p2;
wire   [0:0] or_ln117_916_fu_1095_p2;
wire   [0:0] and_ln102_973_fu_1085_p2;
wire   [4:0] select_ln117_974_fu_1100_p3;
wire   [0:0] or_ln117_918_fu_1107_p2;
wire   [4:0] select_ln117_975_fu_1112_p3;
wire   [0:0] and_ln102_974_fu_1090_p2;
wire   [4:0] select_ln117_976_fu_1119_p3;
wire   [0:0] or_ln117_920_fu_1127_p2;
wire   [4:0] select_ln117_977_fu_1132_p3;
wire   [4:0] select_ln117_978_fu_1144_p3;
wire   [0:0] xor_ln104_485_fu_1160_p2;
wire   [0:0] and_ln102_984_fu_1169_p2;
wire   [0:0] and_ln102_961_fu_1165_p2;
wire   [0:0] and_ln102_975_fu_1174_p2;
wire   [0:0] or_ln117_922_fu_1184_p2;
wire   [0:0] or_ln117_923_fu_1189_p2;
wire   [0:0] and_ln102_976_fu_1179_p2;
wire   [4:0] select_ln117_980_fu_1193_p3;
wire   [0:0] or_ln117_924_fu_1200_p2;
wire   [4:0] select_ln117_981_fu_1206_p3;
wire   [4:0] select_ln117_982_fu_1220_p3;
wire   [0:0] xor_ln104_486_fu_1236_p2;
wire   [0:0] and_ln102_985_fu_1241_p2;
wire   [0:0] and_ln102_977_fu_1246_p2;
wire   [0:0] or_ln117_926_fu_1251_p2;
wire   [11:0] agg_result_fu_1263_p65;
wire   [4:0] agg_result_fu_1263_p66;
wire   [11:0] agg_result_fu_1263_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
wire   [4:0] agg_result_fu_1263_p1;
wire   [4:0] agg_result_fu_1263_p3;
wire   [4:0] agg_result_fu_1263_p5;
wire   [4:0] agg_result_fu_1263_p7;
wire   [4:0] agg_result_fu_1263_p9;
wire   [4:0] agg_result_fu_1263_p11;
wire   [4:0] agg_result_fu_1263_p13;
wire   [4:0] agg_result_fu_1263_p15;
wire   [4:0] agg_result_fu_1263_p17;
wire   [4:0] agg_result_fu_1263_p19;
wire   [4:0] agg_result_fu_1263_p21;
wire   [4:0] agg_result_fu_1263_p23;
wire   [4:0] agg_result_fu_1263_p25;
wire   [4:0] agg_result_fu_1263_p27;
wire   [4:0] agg_result_fu_1263_p29;
wire   [4:0] agg_result_fu_1263_p31;
wire  signed [4:0] agg_result_fu_1263_p33;
wire  signed [4:0] agg_result_fu_1263_p35;
wire  signed [4:0] agg_result_fu_1263_p37;
wire  signed [4:0] agg_result_fu_1263_p39;
wire  signed [4:0] agg_result_fu_1263_p41;
wire  signed [4:0] agg_result_fu_1263_p43;
wire  signed [4:0] agg_result_fu_1263_p45;
wire  signed [4:0] agg_result_fu_1263_p47;
wire  signed [4:0] agg_result_fu_1263_p49;
wire  signed [4:0] agg_result_fu_1263_p51;
wire  signed [4:0] agg_result_fu_1263_p53;
wire  signed [4:0] agg_result_fu_1263_p55;
wire  signed [4:0] agg_result_fu_1263_p57;
wire  signed [4:0] agg_result_fu_1263_p59;
wire  signed [4:0] agg_result_fu_1263_p61;
wire  signed [4:0] agg_result_fu_1263_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x26 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x26_U1518(
    .din0(12'd435),
    .din1(12'd4022),
    .din2(12'd312),
    .din3(12'd3963),
    .din4(12'd289),
    .din5(12'd3944),
    .din6(12'd3889),
    .din7(12'd3572),
    .din8(12'd3820),
    .din9(12'd1666),
    .din10(12'd3788),
    .din11(12'd788),
    .din12(12'd234),
    .din13(12'd13),
    .din14(12'd4036),
    .din15(12'd39),
    .din16(12'd272),
    .din17(12'd94),
    .din18(12'd4040),
    .din19(12'd150),
    .din20(12'd3551),
    .din21(12'd242),
    .din22(12'd524),
    .din23(12'd11),
    .din24(12'd110),
    .din25(12'd3690),
    .din26(12'd3709),
    .din27(12'd1486),
    .din28(12'd37),
    .din29(12'd4059),
    .din30(12'd4018),
    .din31(12'd146),
    .def(agg_result_fu_1263_p65),
    .sel(agg_result_fu_1263_p66),
    .dout(agg_result_fu_1263_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_949_reg_1647 <= and_ln102_949_fu_801_p2;
        and_ln102_950_reg_1584 <= and_ln102_950_fu_618_p2;
        and_ln102_951_reg_1619 <= and_ln102_951_fu_669_p2;
        and_ln102_952_reg_1659 <= and_ln102_952_fu_815_p2;
        and_ln102_953_reg_1686 <= and_ln102_953_fu_935_p2;
        and_ln102_953_reg_1686_pp0_iter5_reg <= and_ln102_953_reg_1686;
        and_ln102_954_reg_1596 <= and_ln102_954_fu_632_p2;
        and_ln102_955_reg_1602 <= and_ln102_955_fu_642_p2;
        and_ln102_956_reg_1631 <= and_ln102_956_fu_688_p2;
        and_ln102_958_reg_1665 <= and_ln102_958_fu_829_p2;
        and_ln102_959_reg_1699 <= and_ln102_959_fu_954_p2;
        and_ln102_reg_1568 <= and_ln102_fu_602_p2;
        and_ln102_reg_1568_pp0_iter1_reg <= and_ln102_reg_1568;
        and_ln102_reg_1568_pp0_iter2_reg <= and_ln102_reg_1568_pp0_iter1_reg;
        and_ln104_192_reg_1653 <= and_ln104_192_fu_810_p2;
        and_ln104_193_reg_1591 <= and_ln104_193_fu_627_p2;
        and_ln104_194_reg_1625 <= and_ln104_194_fu_678_p2;
        and_ln104_194_reg_1625_pp0_iter3_reg <= and_ln104_194_reg_1625;
        and_ln104_195_reg_1681 <= and_ln104_195_fu_930_p2;
        and_ln104_196_reg_1693 <= and_ln104_196_fu_944_p2;
        and_ln104_196_reg_1693_pp0_iter5_reg <= and_ln104_196_reg_1693;
        and_ln104_196_reg_1693_pp0_iter6_reg <= and_ln104_196_reg_1693_pp0_iter5_reg;
        and_ln104_reg_1578 <= and_ln104_fu_613_p2;
        icmp_ln86_1000_reg_1482 <= icmp_ln86_1000_fu_490_p2;
        icmp_ln86_1000_reg_1482_pp0_iter1_reg <= icmp_ln86_1000_reg_1482;
        icmp_ln86_1000_reg_1482_pp0_iter2_reg <= icmp_ln86_1000_reg_1482_pp0_iter1_reg;
        icmp_ln86_1000_reg_1482_pp0_iter3_reg <= icmp_ln86_1000_reg_1482_pp0_iter2_reg;
        icmp_ln86_1000_reg_1482_pp0_iter4_reg <= icmp_ln86_1000_reg_1482_pp0_iter3_reg;
        icmp_ln86_1000_reg_1482_pp0_iter5_reg <= icmp_ln86_1000_reg_1482_pp0_iter4_reg;
        icmp_ln86_1000_reg_1482_pp0_iter6_reg <= icmp_ln86_1000_reg_1482_pp0_iter5_reg;
        icmp_ln86_1001_reg_1488 <= icmp_ln86_1001_fu_496_p2;
        icmp_ln86_1001_reg_1488_pp0_iter1_reg <= icmp_ln86_1001_reg_1488;
        icmp_ln86_1002_reg_1493 <= icmp_ln86_1002_fu_502_p2;
        icmp_ln86_1003_reg_1498 <= icmp_ln86_1003_fu_508_p2;
        icmp_ln86_1003_reg_1498_pp0_iter1_reg <= icmp_ln86_1003_reg_1498;
        icmp_ln86_1004_reg_1503 <= icmp_ln86_1004_fu_514_p2;
        icmp_ln86_1004_reg_1503_pp0_iter1_reg <= icmp_ln86_1004_reg_1503;
        icmp_ln86_1006_reg_1513 <= icmp_ln86_1006_fu_536_p2;
        icmp_ln86_1006_reg_1513_pp0_iter1_reg <= icmp_ln86_1006_reg_1513;
        icmp_ln86_1006_reg_1513_pp0_iter2_reg <= icmp_ln86_1006_reg_1513_pp0_iter1_reg;
        icmp_ln86_1007_reg_1518 <= icmp_ln86_1007_fu_542_p2;
        icmp_ln86_1007_reg_1518_pp0_iter1_reg <= icmp_ln86_1007_reg_1518;
        icmp_ln86_1007_reg_1518_pp0_iter2_reg <= icmp_ln86_1007_reg_1518_pp0_iter1_reg;
        icmp_ln86_1008_reg_1523 <= icmp_ln86_1008_fu_548_p2;
        icmp_ln86_1008_reg_1523_pp0_iter1_reg <= icmp_ln86_1008_reg_1523;
        icmp_ln86_1008_reg_1523_pp0_iter2_reg <= icmp_ln86_1008_reg_1523_pp0_iter1_reg;
        icmp_ln86_1008_reg_1523_pp0_iter3_reg <= icmp_ln86_1008_reg_1523_pp0_iter2_reg;
        icmp_ln86_1009_reg_1528 <= icmp_ln86_1009_fu_554_p2;
        icmp_ln86_1009_reg_1528_pp0_iter1_reg <= icmp_ln86_1009_reg_1528;
        icmp_ln86_1009_reg_1528_pp0_iter2_reg <= icmp_ln86_1009_reg_1528_pp0_iter1_reg;
        icmp_ln86_1009_reg_1528_pp0_iter3_reg <= icmp_ln86_1009_reg_1528_pp0_iter2_reg;
        icmp_ln86_1010_reg_1533 <= icmp_ln86_1010_fu_560_p2;
        icmp_ln86_1010_reg_1533_pp0_iter1_reg <= icmp_ln86_1010_reg_1533;
        icmp_ln86_1010_reg_1533_pp0_iter2_reg <= icmp_ln86_1010_reg_1533_pp0_iter1_reg;
        icmp_ln86_1010_reg_1533_pp0_iter3_reg <= icmp_ln86_1010_reg_1533_pp0_iter2_reg;
        icmp_ln86_1011_reg_1538 <= icmp_ln86_1011_fu_566_p2;
        icmp_ln86_1011_reg_1538_pp0_iter1_reg <= icmp_ln86_1011_reg_1538;
        icmp_ln86_1011_reg_1538_pp0_iter2_reg <= icmp_ln86_1011_reg_1538_pp0_iter1_reg;
        icmp_ln86_1011_reg_1538_pp0_iter3_reg <= icmp_ln86_1011_reg_1538_pp0_iter2_reg;
        icmp_ln86_1011_reg_1538_pp0_iter4_reg <= icmp_ln86_1011_reg_1538_pp0_iter3_reg;
        icmp_ln86_1012_reg_1543 <= icmp_ln86_1012_fu_572_p2;
        icmp_ln86_1012_reg_1543_pp0_iter1_reg <= icmp_ln86_1012_reg_1543;
        icmp_ln86_1012_reg_1543_pp0_iter2_reg <= icmp_ln86_1012_reg_1543_pp0_iter1_reg;
        icmp_ln86_1012_reg_1543_pp0_iter3_reg <= icmp_ln86_1012_reg_1543_pp0_iter2_reg;
        icmp_ln86_1012_reg_1543_pp0_iter4_reg <= icmp_ln86_1012_reg_1543_pp0_iter3_reg;
        icmp_ln86_1013_reg_1548 <= icmp_ln86_1013_fu_578_p2;
        icmp_ln86_1013_reg_1548_pp0_iter1_reg <= icmp_ln86_1013_reg_1548;
        icmp_ln86_1013_reg_1548_pp0_iter2_reg <= icmp_ln86_1013_reg_1548_pp0_iter1_reg;
        icmp_ln86_1013_reg_1548_pp0_iter3_reg <= icmp_ln86_1013_reg_1548_pp0_iter2_reg;
        icmp_ln86_1013_reg_1548_pp0_iter4_reg <= icmp_ln86_1013_reg_1548_pp0_iter3_reg;
        icmp_ln86_1014_reg_1553 <= icmp_ln86_1014_fu_584_p2;
        icmp_ln86_1014_reg_1553_pp0_iter1_reg <= icmp_ln86_1014_reg_1553;
        icmp_ln86_1014_reg_1553_pp0_iter2_reg <= icmp_ln86_1014_reg_1553_pp0_iter1_reg;
        icmp_ln86_1014_reg_1553_pp0_iter3_reg <= icmp_ln86_1014_reg_1553_pp0_iter2_reg;
        icmp_ln86_1014_reg_1553_pp0_iter4_reg <= icmp_ln86_1014_reg_1553_pp0_iter3_reg;
        icmp_ln86_1014_reg_1553_pp0_iter5_reg <= icmp_ln86_1014_reg_1553_pp0_iter4_reg;
        icmp_ln86_1015_reg_1558 <= icmp_ln86_1015_fu_590_p2;
        icmp_ln86_1015_reg_1558_pp0_iter1_reg <= icmp_ln86_1015_reg_1558;
        icmp_ln86_1015_reg_1558_pp0_iter2_reg <= icmp_ln86_1015_reg_1558_pp0_iter1_reg;
        icmp_ln86_1015_reg_1558_pp0_iter3_reg <= icmp_ln86_1015_reg_1558_pp0_iter2_reg;
        icmp_ln86_1015_reg_1558_pp0_iter4_reg <= icmp_ln86_1015_reg_1558_pp0_iter3_reg;
        icmp_ln86_1015_reg_1558_pp0_iter5_reg <= icmp_ln86_1015_reg_1558_pp0_iter4_reg;
        icmp_ln86_1016_reg_1563 <= icmp_ln86_1016_fu_596_p2;
        icmp_ln86_1016_reg_1563_pp0_iter1_reg <= icmp_ln86_1016_reg_1563;
        icmp_ln86_1016_reg_1563_pp0_iter2_reg <= icmp_ln86_1016_reg_1563_pp0_iter1_reg;
        icmp_ln86_1016_reg_1563_pp0_iter3_reg <= icmp_ln86_1016_reg_1563_pp0_iter2_reg;
        icmp_ln86_1016_reg_1563_pp0_iter4_reg <= icmp_ln86_1016_reg_1563_pp0_iter3_reg;
        icmp_ln86_1016_reg_1563_pp0_iter5_reg <= icmp_ln86_1016_reg_1563_pp0_iter4_reg;
        icmp_ln86_1016_reg_1563_pp0_iter6_reg <= icmp_ln86_1016_reg_1563_pp0_iter5_reg;
        icmp_ln86_1391_reg_1508 <= icmp_ln86_1391_fu_530_p2;
        icmp_ln86_1391_reg_1508_pp0_iter1_reg <= icmp_ln86_1391_reg_1508;
        icmp_ln86_1391_reg_1508_pp0_iter2_reg <= icmp_ln86_1391_reg_1508_pp0_iter1_reg;
        icmp_ln86_988_reg_1410 <= icmp_ln86_988_fu_418_p2;
        icmp_ln86_989_reg_1415 <= icmp_ln86_989_fu_424_p2;
        icmp_ln86_989_reg_1415_pp0_iter1_reg <= icmp_ln86_989_reg_1415;
        icmp_ln86_989_reg_1415_pp0_iter2_reg <= icmp_ln86_989_reg_1415_pp0_iter1_reg;
        icmp_ln86_990_reg_1421 <= icmp_ln86_990_fu_430_p2;
        icmp_ln86_991_reg_1427 <= icmp_ln86_991_fu_436_p2;
        icmp_ln86_991_reg_1427_pp0_iter1_reg <= icmp_ln86_991_reg_1427;
        icmp_ln86_992_reg_1433 <= icmp_ln86_992_fu_442_p2;
        icmp_ln86_992_reg_1433_pp0_iter1_reg <= icmp_ln86_992_reg_1433;
        icmp_ln86_992_reg_1433_pp0_iter2_reg <= icmp_ln86_992_reg_1433_pp0_iter1_reg;
        icmp_ln86_992_reg_1433_pp0_iter3_reg <= icmp_ln86_992_reg_1433_pp0_iter2_reg;
        icmp_ln86_993_reg_1439 <= icmp_ln86_993_fu_448_p2;
        icmp_ln86_993_reg_1439_pp0_iter1_reg <= icmp_ln86_993_reg_1439;
        icmp_ln86_993_reg_1439_pp0_iter2_reg <= icmp_ln86_993_reg_1439_pp0_iter1_reg;
        icmp_ln86_993_reg_1439_pp0_iter3_reg <= icmp_ln86_993_reg_1439_pp0_iter2_reg;
        icmp_ln86_994_reg_1446 <= icmp_ln86_994_fu_454_p2;
        icmp_ln86_995_reg_1452 <= icmp_ln86_995_fu_460_p2;
        icmp_ln86_995_reg_1452_pp0_iter1_reg <= icmp_ln86_995_reg_1452;
        icmp_ln86_996_reg_1458 <= icmp_ln86_996_fu_466_p2;
        icmp_ln86_996_reg_1458_pp0_iter1_reg <= icmp_ln86_996_reg_1458;
        icmp_ln86_996_reg_1458_pp0_iter2_reg <= icmp_ln86_996_reg_1458_pp0_iter1_reg;
        icmp_ln86_997_reg_1464 <= icmp_ln86_997_fu_472_p2;
        icmp_ln86_997_reg_1464_pp0_iter1_reg <= icmp_ln86_997_reg_1464;
        icmp_ln86_997_reg_1464_pp0_iter2_reg <= icmp_ln86_997_reg_1464_pp0_iter1_reg;
        icmp_ln86_997_reg_1464_pp0_iter3_reg <= icmp_ln86_997_reg_1464_pp0_iter2_reg;
        icmp_ln86_998_reg_1470 <= icmp_ln86_998_fu_478_p2;
        icmp_ln86_998_reg_1470_pp0_iter1_reg <= icmp_ln86_998_reg_1470;
        icmp_ln86_998_reg_1470_pp0_iter2_reg <= icmp_ln86_998_reg_1470_pp0_iter1_reg;
        icmp_ln86_998_reg_1470_pp0_iter3_reg <= icmp_ln86_998_reg_1470_pp0_iter2_reg;
        icmp_ln86_998_reg_1470_pp0_iter4_reg <= icmp_ln86_998_reg_1470_pp0_iter3_reg;
        icmp_ln86_999_reg_1476 <= icmp_ln86_999_fu_484_p2;
        icmp_ln86_999_reg_1476_pp0_iter1_reg <= icmp_ln86_999_reg_1476;
        icmp_ln86_999_reg_1476_pp0_iter2_reg <= icmp_ln86_999_reg_1476_pp0_iter1_reg;
        icmp_ln86_999_reg_1476_pp0_iter3_reg <= icmp_ln86_999_reg_1476_pp0_iter2_reg;
        icmp_ln86_999_reg_1476_pp0_iter4_reg <= icmp_ln86_999_reg_1476_pp0_iter3_reg;
        icmp_ln86_999_reg_1476_pp0_iter5_reg <= icmp_ln86_999_reg_1476_pp0_iter4_reg;
        icmp_ln86_reg_1399 <= icmp_ln86_fu_412_p2;
        icmp_ln86_reg_1399_pp0_iter1_reg <= icmp_ln86_reg_1399;
        icmp_ln86_reg_1399_pp0_iter2_reg <= icmp_ln86_reg_1399_pp0_iter1_reg;
        icmp_ln86_reg_1399_pp0_iter3_reg <= icmp_ln86_reg_1399_pp0_iter2_reg;
        or_ln117_906_reg_1641 <= or_ln117_906_fu_796_p2;
        or_ln117_910_reg_1671 <= or_ln117_910_fu_903_p2;
        or_ln117_915_reg_1704 <= or_ln117_915_fu_1037_p2;
        or_ln117_917_reg_1714 <= or_ln117_917_fu_1057_p2;
        or_ln117_919_reg_1720 <= or_ln117_919_fu_1063_p2;
        or_ln117_919_reg_1720_pp0_iter5_reg <= or_ln117_919_reg_1720;
        or_ln117_921_reg_1728 <= or_ln117_921_fu_1139_p2;
        or_ln117_925_reg_1738 <= or_ln117_925_fu_1214_p2;
        or_ln117_reg_1608 <= or_ln117_fu_658_p2;
        select_ln117_961_reg_1636 <= select_ln117_961_fu_789_p3;
        select_ln117_967_reg_1676 <= select_ln117_967_fu_917_p3;
        select_ln117_973_reg_1709 <= select_ln117_973_fu_1049_p3;
        select_ln117_979_reg_1733 <= select_ln117_979_fu_1152_p3;
        select_ln117_983_reg_1743 <= select_ln117_983_fu_1228_p3;
        xor_ln104_reg_1613 <= xor_ln104_fu_664_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1263_p65 = 'bx;

assign agg_result_fu_1263_p66 = ((or_ln117_926_fu_1251_p2[0:0] == 1'b1) ? select_ln117_983_reg_1743 : 5'd31);

assign and_ln102_949_fu_801_p2 = (xor_ln104_reg_1613 & icmp_ln86_989_reg_1415_pp0_iter2_reg);

assign and_ln102_950_fu_618_p2 = (icmp_ln86_990_reg_1421 & and_ln102_reg_1568);

assign and_ln102_951_fu_669_p2 = (icmp_ln86_991_reg_1427_pp0_iter1_reg & and_ln104_reg_1578);

assign and_ln102_952_fu_815_p2 = (icmp_ln86_992_reg_1433_pp0_iter2_reg & and_ln102_949_fu_801_p2);

assign and_ln102_953_fu_935_p2 = (icmp_ln86_993_reg_1439_pp0_iter3_reg & and_ln104_192_reg_1653);

assign and_ln102_954_fu_632_p2 = (icmp_ln86_994_reg_1446 & and_ln102_950_fu_618_p2);

assign and_ln102_955_fu_642_p2 = (icmp_ln86_995_reg_1452 & and_ln104_193_fu_627_p2);

assign and_ln102_956_fu_688_p2 = (icmp_ln86_996_reg_1458_pp0_iter1_reg & and_ln102_951_fu_669_p2);

assign and_ln102_957_fu_825_p2 = (icmp_ln86_997_reg_1464_pp0_iter2_reg & and_ln104_194_reg_1625);

assign and_ln102_958_fu_829_p2 = (icmp_ln86_993_reg_1439_pp0_iter2_reg & and_ln102_952_fu_815_p2);

assign and_ln102_959_fu_954_p2 = (icmp_ln86_998_reg_1470_pp0_iter3_reg & and_ln104_195_fu_930_p2);

assign and_ln102_960_fu_1072_p2 = (icmp_ln86_999_reg_1476_pp0_iter4_reg & and_ln102_953_reg_1686);

assign and_ln102_961_fu_1165_p2 = (icmp_ln86_1000_reg_1482_pp0_iter5_reg & and_ln104_196_reg_1693_pp0_iter5_reg);

assign and_ln102_962_fu_693_p2 = (icmp_ln86_1001_reg_1488_pp0_iter1_reg & and_ln102_954_reg_1596);

assign and_ln102_963_fu_652_p2 = (and_ln102_978_fu_647_p2 & and_ln102_950_fu_618_p2);

assign and_ln102_964_fu_697_p2 = (icmp_ln86_1003_reg_1498_pp0_iter1_reg & and_ln102_955_reg_1602);

assign and_ln102_965_fu_706_p2 = (and_ln104_193_reg_1591 & and_ln102_979_fu_701_p2);

assign and_ln102_966_fu_834_p2 = (icmp_ln86_1391_reg_1508_pp0_iter2_reg & and_ln102_956_reg_1631);

assign and_ln102_967_fu_843_p2 = (and_ln102_980_fu_838_p2 & and_ln102_951_reg_1619);

assign and_ln102_968_fu_848_p2 = (icmp_ln86_1007_reg_1518_pp0_iter2_reg & and_ln102_957_fu_825_p2);

assign and_ln102_969_fu_964_p2 = (and_ln104_194_reg_1625_pp0_iter3_reg & and_ln102_981_fu_959_p2);

assign and_ln102_970_fu_969_p2 = (icmp_ln86_1009_reg_1528_pp0_iter3_reg & and_ln102_958_reg_1665);

assign and_ln102_971_fu_978_p2 = (and_ln102_982_fu_973_p2 & and_ln102_952_reg_1659);

assign and_ln102_972_fu_1076_p2 = (icmp_ln86_1011_reg_1538_pp0_iter4_reg & and_ln102_959_reg_1699);

assign and_ln102_973_fu_1085_p2 = (and_ln104_195_reg_1681 & and_ln102_983_fu_1080_p2);

assign and_ln102_974_fu_1090_p2 = (icmp_ln86_1013_reg_1548_pp0_iter4_reg & and_ln102_960_fu_1072_p2);

assign and_ln102_975_fu_1174_p2 = (and_ln102_984_fu_1169_p2 & and_ln102_953_reg_1686_pp0_iter5_reg);

assign and_ln102_976_fu_1179_p2 = (icmp_ln86_1015_reg_1558_pp0_iter5_reg & and_ln102_961_fu_1165_p2);

assign and_ln102_977_fu_1246_p2 = (and_ln104_196_reg_1693_pp0_iter6_reg & and_ln102_985_fu_1241_p2);

assign and_ln102_978_fu_647_p2 = (xor_ln104_480_fu_637_p2 & icmp_ln86_1002_reg_1493);

assign and_ln102_979_fu_701_p2 = (xor_ln104_481_fu_683_p2 & icmp_ln86_1004_reg_1503_pp0_iter1_reg);

assign and_ln102_980_fu_838_p2 = (xor_ln104_482_fu_820_p2 & icmp_ln86_1006_reg_1513_pp0_iter2_reg);

assign and_ln102_981_fu_959_p2 = (xor_ln104_483_fu_949_p2 & icmp_ln86_1008_reg_1523_pp0_iter3_reg);

assign and_ln102_982_fu_973_p2 = (xor_ln104_479_fu_939_p2 & icmp_ln86_1010_reg_1533_pp0_iter3_reg);

assign and_ln102_983_fu_1080_p2 = (xor_ln104_484_fu_1067_p2 & icmp_ln86_1012_reg_1543_pp0_iter4_reg);

assign and_ln102_984_fu_1169_p2 = (xor_ln104_485_fu_1160_p2 & icmp_ln86_1014_reg_1553_pp0_iter5_reg);

assign and_ln102_985_fu_1241_p2 = (xor_ln104_486_fu_1236_p2 & icmp_ln86_1016_reg_1563_pp0_iter6_reg);

assign and_ln102_fu_602_p2 = (icmp_ln86_fu_412_p2 & icmp_ln86_988_fu_418_p2);

assign and_ln104_192_fu_810_p2 = (xor_ln104_reg_1613 & xor_ln104_475_fu_805_p2);

assign and_ln104_193_fu_627_p2 = (xor_ln104_476_fu_622_p2 & and_ln102_reg_1568);

assign and_ln104_194_fu_678_p2 = (xor_ln104_477_fu_673_p2 & and_ln104_reg_1578);

assign and_ln104_195_fu_930_p2 = (xor_ln104_478_fu_925_p2 & and_ln102_949_reg_1647);

assign and_ln104_196_fu_944_p2 = (xor_ln104_479_fu_939_p2 & and_ln104_192_reg_1653);

assign and_ln104_fu_613_p2 = (xor_ln104_474_fu_608_p2 & icmp_ln86_reg_1399);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1263_p67;

assign icmp_ln86_1000_fu_490_p2 = (($signed(p_read1_int_reg) < $signed(18'd80350)) ? 1'b1 : 1'b0);

assign icmp_ln86_1001_fu_496_p2 = (($signed(p_read13_int_reg) < $signed(18'd214)) ? 1'b1 : 1'b0);

assign icmp_ln86_1002_fu_502_p2 = (($signed(p_read12_int_reg) < $signed(18'd885)) ? 1'b1 : 1'b0);

assign icmp_ln86_1003_fu_508_p2 = (($signed(p_read8_int_reg) < $signed(18'd1211)) ? 1'b1 : 1'b0);

assign icmp_ln86_1004_fu_514_p2 = (($signed(p_read10_int_reg) < $signed(18'd43)) ? 1'b1 : 1'b0);

assign icmp_ln86_1006_fu_536_p2 = (($signed(p_read8_int_reg) < $signed(18'd251626)) ? 1'b1 : 1'b0);

assign icmp_ln86_1007_fu_542_p2 = (($signed(p_read18_int_reg) < $signed(18'd34)) ? 1'b1 : 1'b0);

assign icmp_ln86_1008_fu_548_p2 = (($signed(p_read13_int_reg) < $signed(18'd479)) ? 1'b1 : 1'b0);

assign icmp_ln86_1009_fu_554_p2 = (($signed(p_read2_int_reg) < $signed(18'd262136)) ? 1'b1 : 1'b0);

assign icmp_ln86_1010_fu_560_p2 = (($signed(p_read4_int_reg) < $signed(18'd1118)) ? 1'b1 : 1'b0);

assign icmp_ln86_1011_fu_566_p2 = (($signed(p_read17_int_reg) < $signed(18'd1003)) ? 1'b1 : 1'b0);

assign icmp_ln86_1012_fu_572_p2 = (($signed(p_read11_int_reg) < $signed(18'd763)) ? 1'b1 : 1'b0);

assign icmp_ln86_1013_fu_578_p2 = (($signed(p_read21_int_reg) < $signed(18'd85155)) ? 1'b1 : 1'b0);

assign icmp_ln86_1014_fu_584_p2 = (($signed(p_read5_int_reg) < $signed(18'd757)) ? 1'b1 : 1'b0);

assign icmp_ln86_1015_fu_590_p2 = (($signed(p_read1_int_reg) < $signed(18'd216273)) ? 1'b1 : 1'b0);

assign icmp_ln86_1016_fu_596_p2 = (($signed(p_read5_int_reg) < $signed(18'd594)) ? 1'b1 : 1'b0);

assign icmp_ln86_1391_fu_530_p2 = (($signed(tmp_fu_520_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_988_fu_418_p2 = (($signed(p_read16_int_reg) < $signed(18'd1219)) ? 1'b1 : 1'b0);

assign icmp_ln86_989_fu_424_p2 = (($signed(p_read19_int_reg) < $signed(18'd84188)) ? 1'b1 : 1'b0);

assign icmp_ln86_990_fu_430_p2 = (($signed(p_read9_int_reg) < $signed(18'd84)) ? 1'b1 : 1'b0);

assign icmp_ln86_991_fu_436_p2 = (($signed(p_read22_int_reg) < $signed(18'd29185)) ? 1'b1 : 1'b0);

assign icmp_ln86_992_fu_442_p2 = (($signed(p_read8_int_reg) < $signed(18'd3962)) ? 1'b1 : 1'b0);

assign icmp_ln86_993_fu_448_p2 = (($signed(p_read6_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_994_fu_454_p2 = (($signed(p_read13_int_reg) < $signed(18'd472)) ? 1'b1 : 1'b0);

assign icmp_ln86_995_fu_460_p2 = (($signed(p_read12_int_reg) < $signed(18'd870)) ? 1'b1 : 1'b0);

assign icmp_ln86_996_fu_466_p2 = (($signed(p_read15_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_997_fu_472_p2 = (($signed(p_read3_int_reg) < $signed(18'd4515)) ? 1'b1 : 1'b0);

assign icmp_ln86_998_fu_478_p2 = (($signed(p_read7_int_reg) < $signed(18'd26)) ? 1'b1 : 1'b0);

assign icmp_ln86_999_fu_484_p2 = (($signed(p_read7_int_reg) < $signed(18'd28)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_412_p2 = (($signed(p_read20_int_reg) < $signed(18'd76961)) ? 1'b1 : 1'b0);

assign or_ln117_902_fu_739_p2 = (and_ln102_964_fu_697_p2 | and_ln102_950_reg_1584);

assign or_ln117_903_fu_751_p2 = (and_ln102_955_reg_1602 | and_ln102_950_reg_1584);

assign or_ln117_904_fu_763_p2 = (or_ln117_903_fu_751_p2 | and_ln102_965_fu_706_p2);

assign or_ln117_905_fu_853_p2 = (and_ln102_reg_1568_pp0_iter2_reg | and_ln102_966_fu_834_p2);

assign or_ln117_906_fu_796_p2 = (and_ln102_reg_1568_pp0_iter1_reg | and_ln102_956_fu_688_p2);

assign or_ln117_907_fu_865_p2 = (or_ln117_906_reg_1641 | and_ln102_967_fu_843_p2);

assign or_ln117_908_fu_877_p2 = (and_ln102_reg_1568_pp0_iter2_reg | and_ln102_951_reg_1619);

assign or_ln117_909_fu_889_p2 = (or_ln117_908_fu_877_p2 | and_ln102_968_fu_848_p2);

assign or_ln117_910_fu_903_p2 = (or_ln117_908_fu_877_p2 | and_ln102_957_fu_825_p2);

assign or_ln117_911_fu_983_p2 = (or_ln117_910_reg_1671 | and_ln102_969_fu_964_p2);

assign or_ln117_912_fu_999_p2 = (icmp_ln86_reg_1399_pp0_iter3_reg | and_ln102_970_fu_969_p2);

assign or_ln117_913_fu_1011_p2 = (icmp_ln86_reg_1399_pp0_iter3_reg | and_ln102_958_reg_1665);

assign or_ln117_914_fu_1023_p2 = (or_ln117_913_fu_1011_p2 | and_ln102_971_fu_978_p2);

assign or_ln117_915_fu_1037_p2 = (icmp_ln86_reg_1399_pp0_iter3_reg | and_ln102_952_reg_1659);

assign or_ln117_916_fu_1095_p2 = (or_ln117_915_reg_1704 | and_ln102_972_fu_1076_p2);

assign or_ln117_917_fu_1057_p2 = (or_ln117_915_fu_1037_p2 | and_ln102_959_fu_954_p2);

assign or_ln117_918_fu_1107_p2 = (or_ln117_917_reg_1714 | and_ln102_973_fu_1085_p2);

assign or_ln117_919_fu_1063_p2 = (icmp_ln86_reg_1399_pp0_iter3_reg | and_ln102_949_reg_1647);

assign or_ln117_920_fu_1127_p2 = (or_ln117_919_reg_1720 | and_ln102_974_fu_1090_p2);

assign or_ln117_921_fu_1139_p2 = (or_ln117_919_reg_1720 | and_ln102_960_fu_1072_p2);

assign or_ln117_922_fu_1184_p2 = (or_ln117_921_reg_1728 | and_ln102_975_fu_1174_p2);

assign or_ln117_923_fu_1189_p2 = (or_ln117_919_reg_1720_pp0_iter5_reg | and_ln102_953_reg_1686_pp0_iter5_reg);

assign or_ln117_924_fu_1200_p2 = (or_ln117_923_fu_1189_p2 | and_ln102_976_fu_1179_p2);

assign or_ln117_925_fu_1214_p2 = (or_ln117_923_fu_1189_p2 | and_ln102_961_fu_1165_p2);

assign or_ln117_926_fu_1251_p2 = (or_ln117_925_reg_1738 | and_ln102_977_fu_1246_p2);

assign or_ln117_fu_658_p2 = (and_ln102_963_fu_652_p2 | and_ln102_954_fu_632_p2);

assign select_ln117_956_fu_728_p3 = ((or_ln117_reg_1608[0:0] == 1'b1) ? select_ln117_fu_721_p3 : 2'd3);

assign select_ln117_957_fu_744_p3 = ((and_ln102_950_reg_1584[0:0] == 1'b1) ? zext_ln117_111_fu_735_p1 : 3'd4);

assign select_ln117_958_fu_755_p3 = ((or_ln117_902_fu_739_p2[0:0] == 1'b1) ? select_ln117_957_fu_744_p3 : 3'd5);

assign select_ln117_959_fu_769_p3 = ((or_ln117_903_fu_751_p2[0:0] == 1'b1) ? select_ln117_958_fu_755_p3 : 3'd6);

assign select_ln117_960_fu_777_p3 = ((or_ln117_904_fu_763_p2[0:0] == 1'b1) ? select_ln117_959_fu_769_p3 : 3'd7);

assign select_ln117_961_fu_789_p3 = ((and_ln102_reg_1568_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_112_fu_785_p1 : 4'd8);

assign select_ln117_962_fu_858_p3 = ((or_ln117_905_fu_853_p2[0:0] == 1'b1) ? select_ln117_961_reg_1636 : 4'd9);

assign select_ln117_963_fu_870_p3 = ((or_ln117_906_reg_1641[0:0] == 1'b1) ? select_ln117_962_fu_858_p3 : 4'd10);

assign select_ln117_964_fu_881_p3 = ((or_ln117_907_fu_865_p2[0:0] == 1'b1) ? select_ln117_963_fu_870_p3 : 4'd11);

assign select_ln117_965_fu_895_p3 = ((or_ln117_908_fu_877_p2[0:0] == 1'b1) ? select_ln117_964_fu_881_p3 : 4'd12);

assign select_ln117_966_fu_909_p3 = ((or_ln117_909_fu_889_p2[0:0] == 1'b1) ? select_ln117_965_fu_895_p3 : 4'd13);

assign select_ln117_967_fu_917_p3 = ((or_ln117_910_fu_903_p2[0:0] == 1'b1) ? select_ln117_966_fu_909_p3 : 4'd14);

assign select_ln117_968_fu_988_p3 = ((or_ln117_911_fu_983_p2[0:0] == 1'b1) ? select_ln117_967_reg_1676 : 4'd15);

assign select_ln117_969_fu_1004_p3 = ((icmp_ln86_reg_1399_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_113_fu_995_p1 : 5'd16);

assign select_ln117_970_fu_1015_p3 = ((or_ln117_912_fu_999_p2[0:0] == 1'b1) ? select_ln117_969_fu_1004_p3 : 5'd17);

assign select_ln117_971_fu_1029_p3 = ((or_ln117_913_fu_1011_p2[0:0] == 1'b1) ? select_ln117_970_fu_1015_p3 : 5'd18);

assign select_ln117_972_fu_1041_p3 = ((or_ln117_914_fu_1023_p2[0:0] == 1'b1) ? select_ln117_971_fu_1029_p3 : 5'd19);

assign select_ln117_973_fu_1049_p3 = ((or_ln117_915_fu_1037_p2[0:0] == 1'b1) ? select_ln117_972_fu_1041_p3 : 5'd20);

assign select_ln117_974_fu_1100_p3 = ((or_ln117_916_fu_1095_p2[0:0] == 1'b1) ? select_ln117_973_reg_1709 : 5'd21);

assign select_ln117_975_fu_1112_p3 = ((or_ln117_917_reg_1714[0:0] == 1'b1) ? select_ln117_974_fu_1100_p3 : 5'd22);

assign select_ln117_976_fu_1119_p3 = ((or_ln117_918_fu_1107_p2[0:0] == 1'b1) ? select_ln117_975_fu_1112_p3 : 5'd23);

assign select_ln117_977_fu_1132_p3 = ((or_ln117_919_reg_1720[0:0] == 1'b1) ? select_ln117_976_fu_1119_p3 : 5'd24);

assign select_ln117_978_fu_1144_p3 = ((or_ln117_920_fu_1127_p2[0:0] == 1'b1) ? select_ln117_977_fu_1132_p3 : 5'd25);

assign select_ln117_979_fu_1152_p3 = ((or_ln117_921_fu_1139_p2[0:0] == 1'b1) ? select_ln117_978_fu_1144_p3 : 5'd26);

assign select_ln117_980_fu_1193_p3 = ((or_ln117_922_fu_1184_p2[0:0] == 1'b1) ? select_ln117_979_reg_1733 : 5'd27);

assign select_ln117_981_fu_1206_p3 = ((or_ln117_923_fu_1189_p2[0:0] == 1'b1) ? select_ln117_980_fu_1193_p3 : 5'd28);

assign select_ln117_982_fu_1220_p3 = ((or_ln117_924_fu_1200_p2[0:0] == 1'b1) ? select_ln117_981_fu_1206_p3 : 5'd29);

assign select_ln117_983_fu_1228_p3 = ((or_ln117_925_fu_1214_p2[0:0] == 1'b1) ? select_ln117_982_fu_1220_p3 : 5'd30);

assign select_ln117_fu_721_p3 = ((and_ln102_954_reg_1596[0:0] == 1'b1) ? zext_ln117_fu_717_p1 : 2'd2);

assign tmp_fu_520_p4 = {{p_read14_int_reg[17:1]}};

assign xor_ln104_474_fu_608_p2 = (icmp_ln86_988_reg_1410 ^ 1'd1);

assign xor_ln104_475_fu_805_p2 = (icmp_ln86_989_reg_1415_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_476_fu_622_p2 = (icmp_ln86_990_reg_1421 ^ 1'd1);

assign xor_ln104_477_fu_673_p2 = (icmp_ln86_991_reg_1427_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_478_fu_925_p2 = (icmp_ln86_992_reg_1433_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_479_fu_939_p2 = (icmp_ln86_993_reg_1439_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_480_fu_637_p2 = (icmp_ln86_994_reg_1446 ^ 1'd1);

assign xor_ln104_481_fu_683_p2 = (icmp_ln86_995_reg_1452_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_482_fu_820_p2 = (icmp_ln86_996_reg_1458_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_483_fu_949_p2 = (icmp_ln86_997_reg_1464_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_484_fu_1067_p2 = (icmp_ln86_998_reg_1470_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_485_fu_1160_p2 = (icmp_ln86_999_reg_1476_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_486_fu_1236_p2 = (icmp_ln86_1000_reg_1482_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_664_p2 = (icmp_ln86_reg_1399_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_711_p2 = (1'd1 ^ and_ln102_962_fu_693_p2);

assign zext_ln117_111_fu_735_p1 = select_ln117_956_fu_728_p3;

assign zext_ln117_112_fu_785_p1 = select_ln117_960_fu_777_p3;

assign zext_ln117_113_fu_995_p1 = select_ln117_968_fu_988_p3;

assign zext_ln117_fu_717_p1 = xor_ln117_fu_711_p2;

endmodule //conifer_jettag_accelerator_decision_function_38
