{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707167706265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707167706265 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707167706280 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707167706398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707167706398 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707167706670 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707167706726 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707167707505 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707167707505 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707167707505 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707167707505 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707167707573 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707167707573 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707167707573 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707167707573 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707167707596 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1707167708703 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707167708703 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1707167708704 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1707167708704 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1707167708705 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1707167708705 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1707167708705 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707167708734 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707167708735 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707167708735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707167708735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707167708736 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707167708736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707167708736 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707167708737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707167708737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1707167708737 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707167708737 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LRCLK " "Node \"LRCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MCLK " "Node \"MCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCLK " "Node \"SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_1 " "Node \"audio_signal_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_10 " "Node \"audio_signal_10\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_11 " "Node \"audio_signal_11\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_12 " "Node \"audio_signal_12\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_13 " "Node \"audio_signal_13\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_14 " "Node \"audio_signal_14\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_15 " "Node \"audio_signal_15\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_16 " "Node \"audio_signal_16\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_17 " "Node \"audio_signal_17\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_18 " "Node \"audio_signal_18\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_19 " "Node \"audio_signal_19\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_2 " "Node \"audio_signal_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_20 " "Node \"audio_signal_20\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_21 " "Node \"audio_signal_21\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_22 " "Node \"audio_signal_22\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_23 " "Node \"audio_signal_23\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_24 " "Node \"audio_signal_24\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_25 " "Node \"audio_signal_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_26 " "Node \"audio_signal_26\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_27 " "Node \"audio_signal_27\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_28 " "Node \"audio_signal_28\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_29 " "Node \"audio_signal_29\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_3 " "Node \"audio_signal_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_30 " "Node \"audio_signal_30\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_31 " "Node \"audio_signal_31\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_32 " "Node \"audio_signal_32\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_4 " "Node \"audio_signal_4\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_5 " "Node \"audio_signal_5\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_6 " "Node \"audio_signal_6\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_7 " "Node \"audio_signal_7\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_8 " "Node \"audio_signal_8\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "audio_signal_9 " "Node \"audio_signal_9\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "audio_signal_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[0\] " "Node \"vga_out_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[1\] " "Node \"vga_out_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[2\] " "Node \"vga_out_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[3\] " "Node \"vga_out_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[4\] " "Node \"vga_out_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[0\] " "Node \"vga_out_g\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[1\] " "Node \"vga_out_g\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[2\] " "Node \"vga_out_g\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[3\] " "Node \"vga_out_g\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[4\] " "Node \"vga_out_g\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[5\] " "Node \"vga_out_g\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_hs " "Node \"vga_out_hs\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_hs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[0\] " "Node \"vga_out_r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[1\] " "Node \"vga_out_r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[2\] " "Node \"vga_out_r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[3\] " "Node \"vga_out_r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[4\] " "Node \"vga_out_r\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_vs " "Node \"vga_out_vs\" is assigned to location or region, but does not exist in design" {  } { { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_out_vs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707167708791 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1707167708791 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707167708792 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1707167708855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707167709333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707167709382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707167709387 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707167709420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707167709420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707167709594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707167709817 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707167709817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707167709836 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1707167709836 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707167709836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707167709838 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707167709919 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707167709924 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707167710128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707167710129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707167710310 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707167710579 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1707167710869 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "39 Cyclone IV E " "39 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key4 3.3-V LVTTL E16 " "Pin key4 uses I/O standard 3.3-V LVTTL at E16" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { key4 } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key4" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_MISO 3.3-V LVTTL E15 " "Pin SD_MISO uses I/O standard 3.3-V LVTTL at E15" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { SD_MISO } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_MISO" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_vsync 3.3-V LVTTL F2 " "Pin cmos_vsync uses I/O standard 3.3-V LVTTL at F2" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_vsync } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_vsync" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_href 3.3-V LVTTL K1 " "Pin cmos_href uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_href } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_href" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_pclk 3.3-V LVTTL G1 " "Pin cmos_pclk uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_pclk } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_pclk" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[0\] 3.3-V LVTTL L2 " "Pin cmos_db\[0\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[0] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[0\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[1\] 3.3-V LVTTL M6 " "Pin cmos_db\[1\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[1] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[1\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[2\] 3.3-V LVTTL G2 " "Pin cmos_db\[2\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[2] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[2\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[3\] 3.3-V LVTTL M1 " "Pin cmos_db\[3\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[3] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[3\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[4\] 3.3-V LVTTL L1 " "Pin cmos_db\[4\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[4] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[4\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[5\] 3.3-V LVTTL N5 " "Pin cmos_db\[5\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[5] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[5\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[6\] 3.3-V LVTTL J1 " "Pin cmos_db\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[6] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[6\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[7\] 3.3-V LVTTL J2 " "Pin cmos_db\[7\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_db[7] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_db\[7\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL N13 " "Pin rst_n uses I/O standard 3.3-V LVTTL at N13" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { rst_n } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_rx 3.3-V LVTTL M2 " "Pin uart_rx uses I/O standard 3.3-V LVTTL at M2" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { uart_rx } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key3 3.3-V LVTTL M16 " "Pin key3 uses I/O standard 3.3-V LVTTL at M16" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { key3 } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key3" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key2 3.3-V LVTTL M15 " "Pin key2 uses I/O standard 3.3-V LVTTL at M15" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { key2 } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key2" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rtc_data 3.3-V LVTTL M8 " "Pin rtc_data uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { rtc_data } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rtc_data" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_sda 3.3-V LVTTL E6 " "Pin i2c_sda uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { i2c_sda } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_scl 3.3-V LVTTL D1 " "Pin i2c_scl uses I/O standard 3.3-V LVTTL at D1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { i2c_scl } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_scl 3.3-V LVTTL F1 " "Pin cmos_scl uses I/O standard 3.3-V LVTTL at F1" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_scl } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_scl" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_sda 3.3-V LVTTL F3 " "Pin cmos_sda uses I/O standard 3.3-V LVTTL at F3" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_sda } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_sda" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVTTL P14 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[0] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVTTL M12 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVTTL at M12" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[1] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVTTL N14 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[2] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVTTL L12 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[3] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVTTL L13 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[4] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVTTL L14 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[5] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVTTL L11 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVTTL at L11" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[6] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVTTL K12 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[7] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVTTL G16 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[8] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVTTL J11 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVTTL at J11" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[9] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVTTL J16 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[10] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVTTL J15 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[11] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVTTL K16 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[12] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVTTL K15 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[13] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVTTL L16 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[14] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVTTL L15 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[15] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707167710873 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1707167710873 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "21 " "Following 21 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "rtc_data a permanently disabled " "Pin rtc_data has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { rtc_data } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rtc_data" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "i2c_sda a permanently disabled " "Pin i2c_sda has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { i2c_sda } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "i2c_scl a permanently disabled " "Pin i2c_scl has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { i2c_scl } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cmos_scl a permanently disabled " "Pin cmos_scl has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_scl } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_scl" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cmos_sda a permanently disabled " "Pin cmos_sda has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { cmos_sda } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_sda" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[0\] a permanently disabled " "Pin sdram_dq\[0\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[0] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[1\] a permanently disabled " "Pin sdram_dq\[1\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[1] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[2\] a permanently disabled " "Pin sdram_dq\[2\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[2] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[3\] a permanently disabled " "Pin sdram_dq\[3\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[3] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[4\] a permanently disabled " "Pin sdram_dq\[4\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[4] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[5\] a permanently disabled " "Pin sdram_dq\[5\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[5] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[6\] a permanently disabled " "Pin sdram_dq\[6\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[6] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[7\] a permanently disabled " "Pin sdram_dq\[7\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[7] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[8\] a permanently disabled " "Pin sdram_dq\[8\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[8] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[9\] a permanently disabled " "Pin sdram_dq\[9\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[9] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[10\] a permanently disabled " "Pin sdram_dq\[10\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[10] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[11\] a permanently disabled " "Pin sdram_dq\[11\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[11] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[12\] a permanently disabled " "Pin sdram_dq\[12\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[12] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[13\] a permanently disabled " "Pin sdram_dq\[13\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[13] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[14\] a permanently disabled " "Pin sdram_dq\[14\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[14] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[15\] a permanently disabled " "Pin sdram_dq\[15\] has a permanently disabled output enable" {  } { { "/home/vincent/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vincent/quartus/linux64/pin_planner.ppl" { sdram_dq[15] } } } { "/home/vincent/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vincent/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "top.sv" "" { Text "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707167710873 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1707167710873 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/output_files/top.fit.smsg " "Generated suppressed messages file /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707167710928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 62 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1947 " "Peak virtual memory: 1947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707167711079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 18:15:11 2024 " "Processing ended: Mon Feb  5 18:15:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707167711079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707167711079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707167711079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707167711079 ""}
