#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun 19 01:21:08 2021
# Process ID: 1935
# Current directory: /home/peter/Documents/PYNQ/LABS/lab3/lab3
# Command line: vivado
# Log file: /home/peter/Documents/PYNQ/LABS/lab3/lab3/vivado.log
# Journal file: /home/peter/Documents/PYNQ/LABS/lab3/lab3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/peter/Documents/PYNQ/LABS/lab3/lab3/lab3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/peter/Documents/PYNQ/LABS/lab3/led_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 6181.848 ; gain = 129.793 ; free physical = 1159 ; free virtual = 4561
update_compile_order -fileset sources_1
save_project_as lab4 /home/peter/Documents/PYNQ/LABS/lab4 -force
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_auto_pc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_auto_pc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_gpio_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_gpio_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_led_ip_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_led_ip_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_rst_ps7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_rst_ps7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
open_bd_design {/home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding cell -- user.org:user:led_ip:1.0 - led_ip_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file </home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6448.492 ; gain = 0.000 ; free physical = 143 ; free virtual = 3785
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 8K ]>
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
INFO: [Device 21-403] Loading part xc7z020clg400-1
create_bd_cell: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 6577.145 ; gain = 25.391 ; free physical = 135 ; free virtual = 3715
apply_bd_automation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 6577.145 ; gain = 25.391 ; free physical = 135 ; free virtual = 3715
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-1771] Block interface /buttons/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'btns_4bits'. This interface is connected to an external interface /buttons, whose name 'buttons' does not match with the board interface name 'btns_4bits'.
This is a visual-only issue - this interface /buttons/GPIO will be connected to board interface 'btns_4bits'. If desired, please change the name of this port /buttons manually.
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-1771] Block interface /buttons/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'btns_4bits'. This interface is connected to an external interface /buttons, whose name 'buttons' does not match with the board interface name 'btns_4bits'.
This is a visual-only issue - this interface /buttons/GPIO will be connected to board interface 'btns_4bits'. If desired, please change the name of this port /buttons manually.
generate_target all [get_files  /home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /buttons/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'btns_4bits'. This interface is connected to an external interface /buttons, whose name 'buttons' does not match with the board interface name 'btns_4bits'.
This is a visual-only issue - this interface /buttons/GPIO will be connected to board interface 'btns_4bits'. If desired, please change the name of this port /buttons manually.
Wrote  : </home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buttons .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_led_ip_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_bram_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_3] }
export_ip_user_files -of_objects [get_files /home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 {system_xbar_0_synth_1 system_led_ip_0_0_synth_1 system_axi_bram_ctrl_0_0_synth_1 system_axi_bram_ctrl_0_bram_0_synth_1 system_auto_pc_2_synth_1 system_auto_pc_1_synth_1 system_auto_pc_0_synth_1 system_auto_pc_3_synth_1}
[Sat Jun 19 02:21:39 2021] Launched system_xbar_0_synth_1, system_led_ip_0_0_synth_1, system_axi_bram_ctrl_0_0_synth_1, system_axi_bram_ctrl_0_bram_0_synth_1, system_auto_pc_2_synth_1, system_auto_pc_1_synth_1, system_auto_pc_0_synth_1, system_auto_pc_3_synth_1...
Run output will be captured here:
system_xbar_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_xbar_0_synth_1/runme.log
system_led_ip_0_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_led_ip_0_0_synth_1/runme.log
system_axi_bram_ctrl_0_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_axi_bram_ctrl_0_0_synth_1/runme.log
system_axi_bram_ctrl_0_bram_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_axi_bram_ctrl_0_bram_0_synth_1/runme.log
system_auto_pc_2_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_auto_pc_2_synth_1/runme.log
system_auto_pc_1_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_auto_pc_1_synth_1/runme.log
system_auto_pc_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_3_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_auto_pc_3_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6841.727 ; gain = 0.000 ; free physical = 181 ; free virtual = 3724
export_simulation -of_objects [get_files /home/peter/Documents/PYNQ/LABS/lab4/lab4.srcs/sources_1/bd/system/system.bd] -directory /home/peter/Documents/PYNQ/LABS/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir /home/peter/Documents/PYNQ/LABS/lab4/lab4.ip_user_files -ipstatic_source_dir /home/peter/Documents/PYNQ/LABS/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/peter/Documents/PYNQ/LABS/lab4/lab4.cache/compile_simlib/modelsim} {questa=/home/peter/Documents/PYNQ/LABS/lab4/lab4.cache/compile_simlib/questa} {ies=/home/peter/Documents/PYNQ/LABS/lab4/lab4.cache/compile_simlib/ies} {xcelium=/home/peter/Documents/PYNQ/LABS/lab4/lab4.cache/compile_simlib/xcelium} {vcs=/home/peter/Documents/PYNQ/LABS/lab4/lab4.cache/compile_simlib/vcs} {riviera=/home/peter/Documents/PYNQ/LABS/lab4/lab4.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Jun 19 02:22:23 2021] Launched system_xbar_0_synth_1, system_led_ip_0_0_synth_1, system_axi_bram_ctrl_0_0_synth_1, system_axi_bram_ctrl_0_bram_0_synth_1, system_auto_pc_2_synth_1, system_auto_pc_1_synth_1, system_auto_pc_0_synth_1, system_auto_pc_3_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_xbar_0_synth_1/runme.log
system_led_ip_0_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_led_ip_0_0_synth_1/runme.log
system_axi_bram_ctrl_0_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_axi_bram_ctrl_0_0_synth_1/runme.log
system_axi_bram_ctrl_0_bram_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_axi_bram_ctrl_0_bram_0_synth_1/runme.log
system_auto_pc_2_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_auto_pc_2_synth_1/runme.log
system_auto_pc_1_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_auto_pc_1_synth_1/runme.log
system_auto_pc_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_3_synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/system_auto_pc_3_synth_1/runme.log
synth_1: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/synth_1/runme.log
[Sat Jun 19 02:22:24 2021] Launched impl_1...
Run output will be captured here: /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6957.203 ; gain = 0.000 ; free physical = 833 ; free virtual = 4128
open_run impl_1
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.50 . Memory (MB): peak = 7237.137 ; gain = 0.000 ; free physical = 800 ; free virtual = 2945
Restored from archive | CPU: 0.530000 secs | Memory: 5.240547 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.50 . Memory (MB): peak = 7237.137 ; gain = 0.000 ; free physical = 800 ; free virtual = 2945
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 7450.680 ; gain = 493.477 ; free physical = 656 ; free virtual = 2875
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
file copy -force /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/impl_1/system_wrapper.sysdef /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk/system_wrapper.hdf

launch_sdk -workspace /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk
file copy -force /home/peter/Documents/PYNQ/LABS/lab4/lab4.runs/impl_1/system_wrapper.sysdef /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk/system_wrapper.hdf

launch_sdk -workspace /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 19 03:31:20 2021...
