# SPDX-FileCopyrightText: Â© 2024 Tenstorrent AI ULC

# SPDX-License-Identifier: Apache-2.0
import unittest
from dbd import tt_debuda_init
from dbd import tt_debuda_lib as lib

from dbd.tt_coordinate import OnChipCoordinate
from dbd.tt_debuda_context import Context
from dbd.tt_debug_risc import RiscLoader, RiscDebug, RiscLoc, get_register_index

class TestDebugging(unittest.TestCase):
	def setUp(self):
		self.context = tt_debuda_init.init_debuda()
		self.assertIsNotNone(self.context)
		self.assertIsInstance(self.context, Context)

	def test_reset_all_functional_workers(self):
		"""Reset all functional workers."""
		for device in self.context.devices.values():
			device.all_riscs_assert_soft_reset()
			for rdbg in device.debuggable_cores:
				self.assertTrue(rdbg.is_in_reset())

	def test_minimal_run_generated_code(self):
		"""Test running 20 bytes of generated code that just write data on memory and does infinite loop. All that is done on brisc."""
		core_loc = "0,0"
		addr = 0x10000

		loc = OnChipCoordinate.create(core_loc, device=self.context.devices[0])
		rloc = RiscLoc(loc, 0, 0)
		rdbg = RiscDebug(rloc, self.context.server_ifc)

		# Stop risc with reset
		rdbg.set_reset_signal(True)
		self.assertTrue(rdbg.is_in_reset())

		# Write our data to memory
		lib.write_words_to_device(core_loc, addr, 0x12345678, context=self.context)
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		self.assertEqual(ret[0], 0x12345678)

		# Write code for brisc core at address 0
		# C++:
		#   int* a = (int*)0x10000;
		#   *a = 0x87654000;
		#   while (true);

		# Load Immediate Address 0x10000 into x10 (lui x10, 0x10)
		lib.write_words_to_device(core_loc, 0, 0x00010537, context=self.context)
		# Load Immediate Value 0x87654000 into x11 (lui x11, 0x87654)
		lib.write_words_to_device(core_loc, 4, 0x876545B7, context=self.context)
		# Store the word value from register x11 to address from register x10 (sw x11, 0(x10))
		lib.write_words_to_device(core_loc, 8, 0x00B52023, context=self.context)
		# Infinite loop (jal 0)
		lib.write_words_to_device(core_loc, 12, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)

		# Take risc out of reset
		rdbg.set_reset_signal(False)
		self.assertFalse(rdbg.is_in_reset())

		# Verify value at address
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		self.assertEqual(ret[0], 0x87654000)

		# Stop risc with reset
		rdbg.set_reset_signal(True)
		self.assertTrue(rdbg.is_in_reset())

	def test_ebreak(self):
		"""Test running 20 bytes of generated code that just write data on memory and does infinite loop. All that is done on brisc."""
		core_loc = "0,0"
		addr = 0x10000

		loc = OnChipCoordinate.create(core_loc, device=self.context.devices[0])
		rloc = RiscLoc(loc, 0, 0)
		rdbg = RiscDebug(rloc, self.context.server_ifc)
		pc_register_index = get_register_index("pc")

		# Stop risc with reset
		rdbg.set_reset_signal(True)

		# Write our data to memory
		lib.write_words_to_device(core_loc, addr, 0x12345678, context=self.context)
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		self.assertEqual(ret[0], 0x12345678)

		# Write code for brisc core at address 0
		# C++:
		#   asm volatile ("ebreak");
		#   int* a = (int*)0x10000;
		#   *a = 0x87654000;
		#   while (true);

		# ebreak
		lib.write_words_to_device(core_loc, 0, 0x00100073, context=self.context)
		# Load Immediate Address 0x10000 into x10 (lui x10, 0x10)
		lib.write_words_to_device(core_loc, 4, 0x00010537, context=self.context)
		# Load Immediate Value 0x87654000 into x11 (lui x11, 0x87654)
		lib.write_words_to_device(core_loc, 8, 0x876545B7, context=self.context)
		# Store the word value from register x11 to address from register x10 (sw x11, 0(x10))
		lib.write_words_to_device(core_loc, 12, 0x00B52023, context=self.context)
		# Infinite loop (jal 0)
		lib.write_words_to_device(core_loc, 16, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)

		# Take risc out of reset
		rdbg.set_reset_signal(False)

		# Verify value at address
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		# Value should not be changed and should stay the same since core is in halt
		self.assertEqual(ret[0], 0x12345678)
		self.assertEqual(rdbg.read_gpr(pc_register_index), 4, "PC should be 4.")

		# Stop risc with reset
		rdbg.set_reset_signal(True)

	def test_ebreak_and_step(self):
		"""Test running 20 bytes of generated code that just write data on memory and does infinite loop. All that is done on brisc."""
		core_loc = "0,0"
		addr = 0x10000

		loc = OnChipCoordinate.create(core_loc, device=self.context.devices[0])
		rloc = RiscLoc(loc, 0, 0)
		rdbg = RiscDebug(rloc, self.context.server_ifc)
		pc_register_index = get_register_index("pc")

		# Stop risc with reset
		rdbg.set_reset_signal(True)

		# Write our data to memory
		lib.write_words_to_device(core_loc, addr, 0x12345678, context=self.context)
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		self.assertEqual(ret[0], 0x12345678)

		# Write code for brisc core at address 0
		# C++:
		#   asm volatile ("ebreak");
		#   int* a = (int*)0x10000;
		#   *a = 0x87654000;
		#   while (true);

		# ebreak
		lib.write_words_to_device(core_loc, 0, 0x00100073, context=self.context)
		# Load Immediate Address 0x10000 into x10 (lui x10, 0x10)
		lib.write_words_to_device(core_loc, 4, 0x00010537, context=self.context)
		# Load Immediate Value 0x87654000 into x11 (lui x11, 0x87654)
		lib.write_words_to_device(core_loc, 8, 0x876545B7, context=self.context)
		# Store the word value from register x11 to address from register x10 (sw x11, 0(x10))
		lib.write_words_to_device(core_loc, 12, 0x00B52023, context=self.context)
		# Infinite loop (jal 0)
		lib.write_words_to_device(core_loc, 16, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)

		# Take risc out of reset
		rdbg.set_reset_signal(False)

		# Verify value at address
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		# Value should not be changed and should stay the same since core is in halt
		self.assertEqual(ret[0], 0x12345678)
		self.assertEqual(rdbg.read_gpr(pc_register_index), 4, "PC should be 4.")

		# Step and verify that pc is 8 and value is not changed
		rdbg.step()
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		self.assertEqual(ret[0], 0x12345678)
		self.assertEqual(rdbg.read_gpr(pc_register_index), 8, "PC should be 8.")

		# Step and verify that pc is 12 and value has changed
		rdbg.step()
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		self.assertEqual(ret[0], 0x87654000)
		self.assertEqual(rdbg.read_gpr(pc_register_index), 12, "PC should be 12.")

		# Since we are on endless loop, we should never go past 16
		for i in range(10):
			# Step and verify that pc is 16 and value has changed
			rdbg.step()
			self.assertEqual(rdbg.read_gpr(pc_register_index), 16, "PC should be 16.")

		# Stop risc with reset
		rdbg.set_reset_signal(True)

	def test_continue(self):
		"""Test running 20 bytes of generated code that just write data on memory and does infinite loop. All that is done on brisc."""
		core_loc = "0,0"
		addr = 0x10000

		loc = OnChipCoordinate.create(core_loc, device=self.context.devices[0])
		rloc = RiscLoc(loc, 0, 0)
		rdbg = RiscDebug(rloc, self.context.server_ifc)

		# Stop risc with reset
		rdbg.set_reset_signal(True)

		# Write our data to memory
		lib.write_words_to_device(core_loc, addr, 0x12345678, context=self.context)
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		self.assertEqual(ret[0], 0x12345678)

		# Write code for brisc core at address 0
		# C++:
		#   asm volatile ("ebreak");
		#   int* a = (int*)0x10000;
		#   *a = 0x87654000;
		#   while (true);

		# ebreak
		lib.write_words_to_device(core_loc, 0, 0x00100073, context=self.context)
		# Load Immediate Address 0x10000 into x10 (lui x10, 0x10)
		lib.write_words_to_device(core_loc, 4, 0x00010537, context=self.context)
		# Load Immediate Value 0x87654000 into x11 (lui x11, 0x87654)
		lib.write_words_to_device(core_loc, 8, 0x876545B7, context=self.context)
		# Store the word value from register x11 to address from register x10 (sw x11, 0(x10))
		lib.write_words_to_device(core_loc, 12, 0x00B52023, context=self.context)
		# Infinite loop (jal 0)
		lib.write_words_to_device(core_loc, 16, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)

		# Take risc out of reset
		rdbg.set_reset_signal(False)

		# Continue
		rdbg.enable_debug()
		rdbg.cont()

		# Verify value at address
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		# Value should not be changed and should stay the same since core is in halt
		self.assertEqual(ret[0], 0x87654000)

		# Stop risc with reset
		rdbg.set_reset_signal(True)

	def test_halt_continue(self):
		"""Test running 28 bytes of generated code that just write data on memory and does infinite loop. All that is done on brisc."""
		core_loc = "0,0"
		addr = 0x10000

		loc = OnChipCoordinate.create(core_loc, device=self.context.devices[0])
		rloc = RiscLoc(loc, 0, 0)
		rdbg = RiscDebug(rloc, self.context.server_ifc)

		# Stop risc with reset
		rdbg.set_reset_signal(True)

		# Write our data to memory
		lib.write_words_to_device(core_loc, addr, 0x12345678, context=self.context)
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		self.assertEqual(ret[0], 0x12345678)

		# Write code for brisc core at address 0
		# C++:
		#   asm volatile ("ebreak");
		#   int* a = (int*)0x10000;
		#   *a = 0x87654000;
		#   while (true)
		#     *a++;

		# ebreak
		lib.write_words_to_device(core_loc, 0, 0x00100073, context=self.context)
		# Load Immediate Address 0x10000 into x10 (lui x10, 0x10)
		lib.write_words_to_device(core_loc, 4, 0x00010537, context=self.context)
		# Load Immediate Value 0x87654000 into x11 (lui x11, 0x87654)
		lib.write_words_to_device(core_loc, 8, 0x876545B7, context=self.context)
		# Store the word value from register x11 to address from register x10 (sw x11, 0(x10))
		lib.write_words_to_device(core_loc, 12, 0x00B52023, context=self.context)
		# Increment x11 by 1 (addi x11, x11, 1)
		lib.write_words_to_device(core_loc, 16, 0x00158593, context=self.context)
		# Store the word value from register x11 to address from register x10 (sw x11, 0(x10))
		lib.write_words_to_device(core_loc, 20, 0x00B52023, context=self.context)
		# Infinite loop (jal -8)
		lib.write_words_to_device(core_loc, 24, RiscLoader.get_jump_to_offset_instruction(-8), context=self.context)

		# Take risc out of reset
		rdbg.set_reset_signal(False)

		# Verify that value didn't change cause of ebreak
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		self.assertEqual(ret[0], 0x12345678)

		# Continue
		rdbg.enable_debug()
		rdbg.cont()

		# Verify that value changed cause of continue
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		self.assertGreaterEqual(ret[0], 0x87654000)
		previous_value = ret[0]

		# Loop halt and continue
		for i in range(10):
			# Halt
			rdbg.halt()

			# Read value
			ret = lib.read_words_from_device(core_loc, addr, context=self.context)
			self.assertGreater(ret[0], previous_value)
			previous_value = ret[0]

			# Second read should have the same value if core is halted
			ret = lib.read_words_from_device(core_loc, addr, context=self.context)
			self.assertEqual(ret[0], previous_value)

			# Continue
			rdbg.cont()

		# Stop risc with reset
		rdbg.set_reset_signal(True)

	def test_halt_status(self):
		"""Test running 20 bytes of generated code that just write data on memory and does infinite loop. All that is done on brisc."""
		core_loc = "0,0"
		addr = 0x10000

		loc = OnChipCoordinate.create(core_loc, device=self.context.devices[0])
		rloc = RiscLoc(loc, 0, 0)
		rdbg = RiscDebug(rloc, self.context.server_ifc)

		# Stop risc with reset
		rdbg.set_reset_signal(True)

		# Write our data to memory
		lib.write_words_to_device(core_loc, addr, 0x12345678, context=self.context)
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		self.assertEqual(ret[0], 0x12345678)

		# Write code for brisc core at address 0
		# C++:
		#   asm volatile ("ebreak");
		#   int* a = (int*)0x10000;
		#   *a = 0x87654000;
		#   while (true);

		# ebreak
		lib.write_words_to_device(core_loc, 0, 0x00100073, context=self.context)
		# Load Immediate Address 0x10000 into x10 (lui x10, 0x10)
		lib.write_words_to_device(core_loc, 4, 0x00010537, context=self.context)
		# Load Immediate Value 0x87654000 into x11 (lui x11, 0x87654)
		lib.write_words_to_device(core_loc, 8, 0x876545B7, context=self.context)
		# Store the word value from register x11 to address from register x10 (sw x11, 0(x10))
		lib.write_words_to_device(core_loc, 12, 0x00B52023, context=self.context)
		# Infinite loop (jal 0)
		lib.write_words_to_device(core_loc, 16, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)

		# Take risc out of reset
		rdbg.set_reset_signal(False)

		# Verify value at address
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		# Value should not be changed and should stay the same since core is in halt
		self.assertEqual(ret[0], 0x12345678)
		self.assertTrue(rdbg.read_status().is_halted, "Core should be halted.")
		self.assertTrue(rdbg.read_status().is_ebreak_hit, "ebreak should be the cause.")

		# Continue
		rdbg.enable_debug()
		rdbg.cont()

		# Verify value at address
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		# Value should not be changed and should stay the same since core is in halt
		self.assertEqual(ret[0], 0x87654000)
		self.assertFalse(rdbg.read_status().is_halted, "Core should not be halted.")

		# Halt and test status
		rdbg.halt()
		self.assertTrue(rdbg.read_status().is_halted, "Core should be halted.")
		self.assertFalse(rdbg.read_status().is_ebreak_hit, "ebreak should not be the cause.")

		# Stop risc with reset
		rdbg.set_reset_signal(True)

	@unittest.skip("Invalidate cache is not reliable on wormhole and not working on blackhole at all...")
	def test_invalidate_cache(self):
		"""Test running 16 bytes of generated code that just write data on memory and does infinite loop. All that is done on brisc."""
		core_loc = "0,0"
		addr = 0x10000

		loc = OnChipCoordinate.create(core_loc, device=self.context.devices[0])
		rloc = RiscLoc(loc, 0, 0)
		rdbg = RiscDebug(rloc, self.context.server_ifc)
		pc_register_index = get_register_index("pc")

		# Stop risc with reset
		rdbg.set_reset_signal(True)

		# Write our data to memory
		lib.write_words_to_device(core_loc, addr, 0x12345678, context=self.context)
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		self.assertEqual(ret[0], 0x12345678)

		# Write endless loop for brisc core at address 0
		# C++:
		#   while (true);
		#   while (true);
		#   while (true);
		#   while (true);
		lib.write_words_to_device(core_loc, 0, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)
		lib.write_words_to_device(core_loc, 4, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)
		lib.write_words_to_device(core_loc, 8, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)
		lib.write_words_to_device(core_loc, 12, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)

		# Take risc out of reset
		rdbg.set_reset_signal(False)

		# Halt core
		rdbg.enable_debug()
		rdbg.halt()

		# Value should not be changed and should stay the same since core is in halt
		self.assertEqual(ret[0], 0x12345678)
		self.assertTrue(rdbg.read_status().is_halted, "Core should be halted.")
		self.assertEqual(rdbg.read_gpr(pc_register_index), 0, "PC should be 0.")

		# Write new code for brisc core at address 0
		# C++:
		#   int* a = (int*)0x10000;
		#   *a = 0x87654000;
		#   while (true);

		# Load Immediate Address 0x10000 into x10 (lui x10, 0x10)
		lib.write_words_to_device(core_loc, 0, 0x00010537, context=self.context)
		# Load Immediate Value 0x87654000 into x11 (lui x11, 0x87654)
		lib.write_words_to_device(core_loc, 4, 0x876545B7, context=self.context)
		# Store the word value from register x11 to address from register x10 (sw x11, 0(x10))
		lib.write_words_to_device(core_loc, 8, 0x00B52023, context=self.context)
		# Infinite loop (jal 0)
		lib.write_words_to_device(core_loc, 12, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)

		# Invalidate instruction cache
		rdbg.invalidate_instruction_cache()

		# Continue
		rdbg.cont()
		self.assertFalse(rdbg.read_status().is_halted, "Core should not be halted.")

		# Halt to verify PC
		rdbg.halt()
		self.assertTrue(rdbg.read_status().is_halted, "Core should not be halted.")
		self.assertEqual(rdbg.read_gpr(pc_register_index), 12, "PC should be 12.")

		# Verify value at address
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		# Value should be changed
		self.assertEqual(ret[0], 0x87654000)

		# Stop risc with reset
		rdbg.set_reset_signal(True)

	def test_invalidate_cache_with_reset(self):
		"""Test running 16 bytes of generated code that just write data on memory and does infinite loop. All that is done on brisc."""
		core_loc = "0,0"
		addr = 0x10000

		loc = OnChipCoordinate.create(core_loc, device=self.context.devices[0])
		rloc = RiscLoc(loc, 0, 0)
		rdbg = RiscDebug(rloc, self.context.server_ifc)
		pc_register_index = get_register_index("pc")

		# Stop risc with reset
		rdbg.set_reset_signal(True)

		# Write our data to memory
		lib.write_words_to_device(core_loc, addr, 0x12345678, context=self.context)
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		self.assertEqual(ret[0], 0x12345678)

		# Write endless loop for brisc core at address 0
		# C++:
		#   while (true);
		#   while (true);
		#   while (true);
		#   while (true);
		lib.write_words_to_device(core_loc, 0, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)
		lib.write_words_to_device(core_loc, 4, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)
		lib.write_words_to_device(core_loc, 8, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)
		lib.write_words_to_device(core_loc, 12, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)

		# Take risc out of reset
		rdbg.set_reset_signal(False)

		# Halt core
		rdbg.enable_debug()
		rdbg.halt()

		# Value should not be changed and should stay the same since core is in halt
		self.assertEqual(ret[0], 0x12345678)
		self.assertTrue(rdbg.read_status().is_halted, "Core should be halted.")
		self.assertEqual(rdbg.read_gpr(pc_register_index), 0, "PC should be 0.")

		# Write new code for brisc core at address 0
		# C++:
		#   int* a = (int*)0x10000;
		#   *a = 0x87654000;
		#   while (true);

		# Load Immediate Address 0x10000 into x10 (lui x10, 0x10)
		lib.write_words_to_device(core_loc, 0, 0x00010537, context=self.context)
		# Load Immediate Value 0x87654000 into x11 (lui x11, 0x87654)
		lib.write_words_to_device(core_loc, 4, 0x876545B7, context=self.context)
		# Store the word value from register x11 to address from register x10 (sw x11, 0(x10))
		lib.write_words_to_device(core_loc, 8, 0x00B52023, context=self.context)
		# Infinite loop (jal 0)
		lib.write_words_to_device(core_loc, 12, RiscLoader.get_jump_to_offset_instruction(0), context=self.context)

		# Invalidate instruction cache with reset
		rdbg.set_reset_signal(True)
		rdbg.set_reset_signal(False)
		self.assertFalse(rdbg.read_status().is_halted, "Core should not be halted.")

		# Halt to verify PC
		rdbg.halt()
		self.assertTrue(rdbg.read_status().is_halted, "Core should not be halted.")
		self.assertEqual(rdbg.read_gpr(pc_register_index), 12, "PC should be 12.")

		# Verify value at address
		ret = lib.read_words_from_device(core_loc, addr, context=self.context)
		# Value should be changed
		self.assertEqual(ret[0], 0x87654000)

		# Stop risc with reset
		rdbg.set_reset_signal(True)
