.include "macros.inc"

.section .text, "ax"

glabel usr_put_initialize
/* 8016F96C 0016AE8C  4E 80 00 20 */	blr

glabel usr_puts_serial
/* 8016F970 0016AE90  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8016F974 0016AE94  7C 08 02 A6 */	mflr r0
/* 8016F978 0016AE98  90 01 00 24 */	stw r0, 0x24(r1)
/* 8016F97C 0016AE9C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 8016F980 0016AEA0  3B E0 00 00 */	li r31, 0
/* 8016F984 0016AEA4  93 C1 00 18 */	stw r30, 0x18(r1)
/* 8016F988 0016AEA8  93 A1 00 14 */	stw r29, 0x14(r1)
/* 8016F98C 0016AEAC  7C 7D 1B 78 */	mr r29, r3
/* 8016F990 0016AEB0  38 60 00 00 */	li r3, 0
/* 8016F994 0016AEB4  48 00 00 30 */	b .L_8016F9C4
.L_8016F998:
/* 8016F998 0016AEB8  48 00 12 75 */	bl GetTRKConnected
/* 8016F99C 0016AEBC  9B C1 00 08 */	stb r30, 8(r1)
/* 8016F9A0 0016AEC0  7C 7E 1B 78 */	mr r30, r3
/* 8016F9A4 0016AEC4  38 60 00 00 */	li r3, 0
/* 8016F9A8 0016AEC8  9B E1 00 09 */	stb r31, 9(r1)
/* 8016F9AC 0016AECC  48 00 12 55 */	bl SetTRKConnected
/* 8016F9B0 0016AED0  38 61 00 08 */	addi r3, r1, 8
/* 8016F9B4 0016AED4  4B F2 1E F9 */	bl OSReport
/* 8016F9B8 0016AED8  7F C3 F3 78 */	mr r3, r30
/* 8016F9BC 0016AEDC  48 00 12 45 */	bl SetTRKConnected
/* 8016F9C0 0016AEE0  38 60 00 00 */	li r3, 0
.L_8016F9C4:
/* 8016F9C4 0016AEE4  2C 03 00 00 */	cmpwi r3, 0
/* 8016F9C8 0016AEE8  40 82 00 14 */	bne .L_8016F9DC
/* 8016F9CC 0016AEEC  88 1D 00 00 */	lbz r0, 0(r29)
/* 8016F9D0 0016AEF0  3B BD 00 01 */	addi r29, r29, 1
/* 8016F9D4 0016AEF4  7C 1E 07 75 */	extsb. r30, r0
/* 8016F9D8 0016AEF8  40 82 FF C0 */	bne .L_8016F998
.L_8016F9DC:
/* 8016F9DC 0016AEFC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8016F9E0 0016AF00  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 8016F9E4 0016AF04  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 8016F9E8 0016AF08  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 8016F9EC 0016AF0C  7C 08 03 A6 */	mtlr r0
/* 8016F9F0 0016AF10  38 21 00 20 */	addi r1, r1, 0x20
/* 8016F9F4 0016AF14  4E 80 00 20 */	blr
