The Smart Counter is an advanced digital counter that goes beyond simple counting.
It can include features like:

Up/Down counting

Loadable initial value

Enable/pause counting

Overflow / underflow detection

Reset to default value

Smart counters are widely used in:

Digital timers

Event counting

Frequency measurement

Programmable digital systems and FPGAs

This repository contains:

RTL design files (Verilog/SystemVerilog)

Testbench files for verification

Instructions to run and view simulations

