// Seed: 3508110764
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input wor id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5
);
  uwire id_7 = id_3;
  wire  id_8;
  wire  id_9;
  wire  id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    inout uwire id_6,
    input tri1 id_7,
    input tri0 id_8
);
  wire id_10;
  module_0(
      id_6, id_5, id_4, id_8, id_5, id_0
  ); id_11 :
  assert property (@(posedge 1) id_11)
  else $display;
endmodule
