
---------- Begin Simulation Statistics ----------
host_inst_rate                                 214206                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380380                       # Number of bytes of host memory used
host_seconds                                    93.37                       # Real time elapsed on the host
host_tick_rate                              244240827                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022804                       # Number of seconds simulated
sim_ticks                                 22804395000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4694516                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 31928.487261                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 27714.571389                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4268494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    13602238000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.090749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               426022                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            290502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3755851000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028868                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135519                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 63059.138713                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 64263.912327                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2086806                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   12664292946                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.087790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              200832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           128632                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4639854470                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72200                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 32742.586198                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.013604                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           94115                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3081568500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6982154                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 41902.150973                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 40418.572543                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6355300                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     26266530946                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.089779                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                626854                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             419134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   8395705470                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029750                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207719                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996654                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.573682                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6982154                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 41902.150973                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 40418.572543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6355300                       # number of overall hits
system.cpu.dcache.overall_miss_latency    26266530946                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.089779                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               626854                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            419134                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   8395705470                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029750                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207719                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167826                       # number of replacements
system.cpu.dcache.sampled_refs                 168850                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.573682                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6418597                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525079014000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72161                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13355930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 66984.693878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 65610.869565                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13355636                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       19693500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  294                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                63                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15090500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        67000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               57816.606061                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       335000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13355930                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 66984.693878                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 65610.869565                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13355636                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        19693500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   294                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 63                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15090500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207055                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.012058                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13355930                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 66984.693878                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 65610.869565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13355636                       # number of overall hits
system.cpu.icache.overall_miss_latency       19693500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  294                       # number of overall misses
system.cpu.icache.overall_mshr_hits                63                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15090500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.012058                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13355636                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 42363.451221                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1223244654                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 28875                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33330                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70476.459987                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 58827.579028                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1703                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2228959000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.948905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      31627                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2808                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1695352000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.864656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 28819                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135751                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       70801.545699                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  58855.574274                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          98551                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             2633817500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.274031                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        37200                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      3364                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1991319500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.249236                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   33834                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38870                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59261.100875                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43370.542835                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2303478991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38870                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1685813000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38870                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72161                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72161                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.449056                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169081                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        70652.164122                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   58842.697078                       # average overall mshr miss latency
system.l2.demand_hits                          100254                       # number of demand (read+write) hits
system.l2.demand_miss_latency              4862776500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.407065                       # miss rate for demand accesses
system.l2.demand_misses                         68827                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       6172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         3686671500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.370550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    62653                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.157844                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.326105                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   2586.117911                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5342.905151                       # Average occupied blocks per context
system.l2.overall_accesses                     169081                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       70652.164122                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  53643.870226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         100254                       # number of overall hits
system.l2.overall_miss_latency             4862776500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.407065                       # miss rate for overall accesses
system.l2.overall_misses                        68827                       # number of overall misses
system.l2.overall_mshr_hits                      6172                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        4909916154                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.541326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   91528                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.497905                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         14377                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        14266                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        80586                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            29224                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        37096                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          79747                       # number of replacements
system.l2.sampled_refs                          89510                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7929.023062                       # Cycle average of tags in use
system.l2.total_refs                           129705                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            43128                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31441020                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1811820                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1894320                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51019                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1901220                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1916766                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7546                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       222957                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12587203                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.797479                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.828391                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9665031     76.78%     76.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       737283      5.86%     82.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       571313      4.54%     87.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       483964      3.84%     91.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       392373      3.12%     94.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        84380      0.67%     94.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78139      0.62%     95.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       351763      2.79%     98.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       222957      1.77%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12587203                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50912                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7363169                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.416777                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.416777                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1078675                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7591                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     23031837                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7529850                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3921753                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1310099                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        56924                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4873994                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4685032                       # DTB hits
system.switch_cpus_1.dtb.data_misses           188962                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3674176                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3487792                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186384                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199818                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197240                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2578                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1916766                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3351390                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8045445                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        43054                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             28689030                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        816832                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.135291                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3351538                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1819366                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.024950                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     13897302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.064360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.202042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9203274     66.22%     66.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         580865      4.18%     70.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          48190      0.35%     70.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37565      0.27%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         518938      3.73%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43282      0.31%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         582201      4.19%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         950174      6.84%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1932813     13.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     13897302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                270467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1029804                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73136                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.130260                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6162134                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336662                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7697723                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14628920                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812989                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6258162                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.032549                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14831282                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62250                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        405308                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5050734                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       107247                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1856212                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17539960                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4825472                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       299912                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     16013256                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          754                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1310099                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         9970                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1155880                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1583                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64724                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2106841                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       559825                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64724                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4735                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57515                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.705828                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.705828                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8167065     50.06%     50.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4020      0.02%     50.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     50.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       866746      5.31%     55.40% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3374      0.02%     55.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     55.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1019558      6.25%     61.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          671      0.00%     61.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4900570     30.04%     91.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1351085      8.28%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16313170                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        56061                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003437                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          769      1.37%      1.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          446      0.80%      2.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42758     76.27%     78.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv           10      0.02%     78.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     78.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        11281     20.12%     98.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          797      1.42%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     13897302                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.173837                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.828178                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      8433071     60.68%     60.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1616696     11.63%     72.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       722066      5.20%     77.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1176139      8.46%     85.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       906260      6.52%     92.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       257315      1.85%     94.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       695725      5.01%     99.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        82280      0.59%     99.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7750      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     13897302                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.151428                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17466824                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16313170                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7390770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10117                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3529718                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3351420                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3351390                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985120                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       998542                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5050734                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1856212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14167769                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       815849                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21415                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7623554                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       243128                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         4311                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     31991128                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     22543069                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15641834                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3883809                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1310099                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       263990                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8602371                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       441045                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  5603                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
