// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xFResizeAreaDownScal (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        stream_in_V_V_dout,
        stream_in_V_V_empty_n,
        stream_in_V_V_read,
        resize_out_V_V_din,
        resize_out_V_V_full_n,
        resize_out_V_V_write,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 72'd1;
parameter    ap_ST_fsm_state2 = 72'd2;
parameter    ap_ST_fsm_state3 = 72'd4;
parameter    ap_ST_fsm_state4 = 72'd8;
parameter    ap_ST_fsm_state5 = 72'd16;
parameter    ap_ST_fsm_state6 = 72'd32;
parameter    ap_ST_fsm_state7 = 72'd64;
parameter    ap_ST_fsm_state8 = 72'd128;
parameter    ap_ST_fsm_state9 = 72'd256;
parameter    ap_ST_fsm_state10 = 72'd512;
parameter    ap_ST_fsm_state11 = 72'd1024;
parameter    ap_ST_fsm_state12 = 72'd2048;
parameter    ap_ST_fsm_state13 = 72'd4096;
parameter    ap_ST_fsm_state14 = 72'd8192;
parameter    ap_ST_fsm_state15 = 72'd16384;
parameter    ap_ST_fsm_state16 = 72'd32768;
parameter    ap_ST_fsm_state17 = 72'd65536;
parameter    ap_ST_fsm_state18 = 72'd131072;
parameter    ap_ST_fsm_state19 = 72'd262144;
parameter    ap_ST_fsm_state20 = 72'd524288;
parameter    ap_ST_fsm_state21 = 72'd1048576;
parameter    ap_ST_fsm_state22 = 72'd2097152;
parameter    ap_ST_fsm_state23 = 72'd4194304;
parameter    ap_ST_fsm_state24 = 72'd8388608;
parameter    ap_ST_fsm_state25 = 72'd16777216;
parameter    ap_ST_fsm_pp0_stage0 = 72'd33554432;
parameter    ap_ST_fsm_state28 = 72'd67108864;
parameter    ap_ST_fsm_state29 = 72'd134217728;
parameter    ap_ST_fsm_state30 = 72'd268435456;
parameter    ap_ST_fsm_state31 = 72'd536870912;
parameter    ap_ST_fsm_state32 = 72'd1073741824;
parameter    ap_ST_fsm_pp1_stage0 = 72'd2147483648;
parameter    ap_ST_fsm_pp1_stage1 = 72'd4294967296;
parameter    ap_ST_fsm_state81 = 72'd8589934592;
parameter    ap_ST_fsm_state82 = 72'd17179869184;
parameter    ap_ST_fsm_state83 = 72'd34359738368;
parameter    ap_ST_fsm_state84 = 72'd68719476736;
parameter    ap_ST_fsm_state85 = 72'd137438953472;
parameter    ap_ST_fsm_state86 = 72'd274877906944;
parameter    ap_ST_fsm_state87 = 72'd549755813888;
parameter    ap_ST_fsm_state88 = 72'd1099511627776;
parameter    ap_ST_fsm_state89 = 72'd2199023255552;
parameter    ap_ST_fsm_state90 = 72'd4398046511104;
parameter    ap_ST_fsm_state91 = 72'd8796093022208;
parameter    ap_ST_fsm_state92 = 72'd17592186044416;
parameter    ap_ST_fsm_state93 = 72'd35184372088832;
parameter    ap_ST_fsm_state94 = 72'd70368744177664;
parameter    ap_ST_fsm_state95 = 72'd140737488355328;
parameter    ap_ST_fsm_state96 = 72'd281474976710656;
parameter    ap_ST_fsm_state97 = 72'd562949953421312;
parameter    ap_ST_fsm_state98 = 72'd1125899906842624;
parameter    ap_ST_fsm_state99 = 72'd2251799813685248;
parameter    ap_ST_fsm_state100 = 72'd4503599627370496;
parameter    ap_ST_fsm_state101 = 72'd9007199254740992;
parameter    ap_ST_fsm_state102 = 72'd18014398509481984;
parameter    ap_ST_fsm_state103 = 72'd36028797018963968;
parameter    ap_ST_fsm_state104 = 72'd72057594037927936;
parameter    ap_ST_fsm_state105 = 72'd144115188075855872;
parameter    ap_ST_fsm_state106 = 72'd288230376151711744;
parameter    ap_ST_fsm_state107 = 72'd576460752303423488;
parameter    ap_ST_fsm_state108 = 72'd1152921504606846976;
parameter    ap_ST_fsm_state109 = 72'd2305843009213693952;
parameter    ap_ST_fsm_state110 = 72'd4611686018427387904;
parameter    ap_ST_fsm_state111 = 72'd9223372036854775808;
parameter    ap_ST_fsm_state112 = 72'd18446744073709551616;
parameter    ap_ST_fsm_state113 = 72'd36893488147419103232;
parameter    ap_ST_fsm_state114 = 72'd73786976294838206464;
parameter    ap_ST_fsm_state115 = 72'd147573952589676412928;
parameter    ap_ST_fsm_state116 = 72'd295147905179352825856;
parameter    ap_ST_fsm_state117 = 72'd590295810358705651712;
parameter    ap_ST_fsm_state118 = 72'd1180591620717411303424;
parameter    ap_ST_fsm_state119 = 72'd2361183241434822606848;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] stream_in_V_V_dout;
input   stream_in_V_V_empty_n;
output   stream_in_V_V_read;
output  [23:0] resize_out_V_V_din;
input   resize_out_V_V_full_n;
output   resize_out_V_V_write;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stream_in_V_V_read;
reg resize_out_V_V_write;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [71:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    stream_in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond2_reg_5902;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] exitcond_reg_6075;
reg   [0:0] not_s_reg_6045;
reg   [0:0] brmerge_reg_6104;
reg    resize_out_V_V_blk_n;
reg    ap_enable_reg_pp1_iter5;
reg   [0:0] exitcond_reg_6075_pp1_iter5_reg;
reg   [0:0] or_cond_reg_6232;
reg   [0:0] or_cond_reg_6232_pp1_iter4_reg;
reg   [0:0] tmp_107_reg_6236;
reg   [0:0] tmp_107_reg_6236_pp1_iter4_reg;
reg   [9:0] t_V_6_reg_1559;
reg   [9:0] r_V_reg_1629;
reg   [12:0] tmp_97_reg_1641;
reg   [23:0] reg_2358;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_state33_pp1_stage0_iter0;
wire    ap_block_state35_pp1_stage0_iter1;
wire    ap_block_state37_pp1_stage0_iter2;
wire    ap_block_state39_pp1_stage0_iter3;
wire    ap_block_state41_pp1_stage0_iter4;
wire    ap_block_state43_pp1_stage0_iter5;
wire    ap_block_state45_pp1_stage0_iter6;
wire    ap_block_state47_pp1_stage0_iter7;
wire    ap_block_state49_pp1_stage0_iter8;
wire    ap_block_state51_pp1_stage0_iter9;
wire    ap_block_state53_pp1_stage0_iter10;
wire    ap_block_state55_pp1_stage0_iter11;
wire    ap_block_state57_pp1_stage0_iter12;
wire    ap_block_state59_pp1_stage0_iter13;
wire    ap_block_state61_pp1_stage0_iter14;
wire    ap_block_state63_pp1_stage0_iter15;
wire    ap_block_state65_pp1_stage0_iter16;
wire    ap_block_state67_pp1_stage0_iter17;
wire    ap_block_state69_pp1_stage0_iter18;
wire    ap_block_state71_pp1_stage0_iter19;
wire    ap_block_state73_pp1_stage0_iter20;
wire    ap_block_state75_pp1_stage0_iter21;
wire    ap_block_state77_pp1_stage0_iter22;
wire    ap_block_state79_pp1_stage0_iter23;
wire    ap_block_pp1_stage0_11001;
reg    ap_predicate_op655_read_state34;
reg    ap_block_state34_pp1_stage1_iter0;
wire    ap_block_state36_pp1_stage1_iter1;
wire    ap_block_state38_pp1_stage1_iter2;
wire    ap_block_state40_pp1_stage1_iter3;
wire    ap_block_state42_pp1_stage1_iter4;
reg    ap_predicate_op1142_write_state44;
reg    ap_block_state44_pp1_stage1_iter5;
wire    ap_block_state46_pp1_stage1_iter6;
wire    ap_block_state48_pp1_stage1_iter7;
wire    ap_block_state50_pp1_stage1_iter8;
wire    ap_block_state52_pp1_stage1_iter9;
wire    ap_block_state54_pp1_stage1_iter10;
wire    ap_block_state56_pp1_stage1_iter11;
wire    ap_block_state58_pp1_stage1_iter12;
wire    ap_block_state60_pp1_stage1_iter13;
wire    ap_block_state62_pp1_stage1_iter14;
wire    ap_block_state64_pp1_stage1_iter15;
wire    ap_block_state66_pp1_stage1_iter16;
wire    ap_block_state68_pp1_stage1_iter17;
wire    ap_block_state70_pp1_stage1_iter18;
wire    ap_block_state72_pp1_stage1_iter19;
wire    ap_block_state74_pp1_stage1_iter20;
wire    ap_block_state76_pp1_stage1_iter21;
wire    ap_block_state78_pp1_stage1_iter22;
wire    ap_block_state80_pp1_stage1_iter23;
reg    ap_block_pp1_stage1_11001;
reg   [0:0] exitcond_reg_6075_pp1_iter1_reg;
reg   [23:0] reg_2363;
reg   [23:0] reg_2368;
reg   [23:0] reg_2373;
reg   [23:0] reg_2378;
reg   [23:0] reg_2383;
reg   [23:0] reg_2388;
reg   [23:0] reg_2393;
reg   [23:0] reg_2398;
reg   [23:0] reg_2403;
reg   [23:0] reg_2408;
reg   [23:0] reg_2413;
reg   [23:0] reg_2418;
reg   [23:0] reg_2423;
reg   [23:0] reg_2428;
reg   [23:0] reg_2433;
reg   [23:0] reg_2438;
reg   [23:0] reg_2443;
reg   [23:0] reg_2448;
reg   [23:0] reg_2453;
wire   [8:0] x_V_fu_2464_p2;
reg   [8:0] x_V_reg_5107;
wire    ap_CS_fsm_state2;
wire   [25:0] tmp_fu_2470_p3;
reg   [25:0] tmp_reg_5112;
wire   [0:0] exitcond5_fu_2458_p2;
wire   [26:0] Xtemp0_cast1_cast_fu_2478_p1;
reg   [26:0] Xtemp0_cast1_cast_reg_5117;
wire   [15:0] tmp_6_fu_2504_p3;
reg   [15:0] tmp_6_reg_5122;
wire   [26:0] Xtemp1_fu_2512_p2;
reg   [26:0] Xtemp1_reg_5127;
wire    ap_CS_fsm_state4;
wire    grp_Inverse_fu_1782_ap_ready;
wire    grp_Inverse_fu_1782_ap_done;
wire   [31:0] grp_Inverse_fu_1782_ap_return_0;
wire   [7:0] grp_Inverse_fu_1782_ap_return_1;
reg   [31:0] call_ret1_reg_5132_0;
reg  signed [7:0] N_2_reg_5137;
wire   [9:0] tmp_5_fu_2517_p3;
reg   [9:0] tmp_5_reg_5143;
wire   [11:0] tmp_6_cast_fu_2525_p1;
reg   [11:0] tmp_6_cast_reg_5148;
wire   [11:0] offset_temp1_fu_2549_p3;
reg   [11:0] offset_temp1_reg_5154;
wire   [0:0] tmp_12_fu_2557_p2;
reg   [0:0] tmp_12_reg_5163;
wire   [31:0] Xtemp1_cast_fu_2566_p1;
reg   [31:0] Xtemp1_cast_reg_5168;
wire    ap_CS_fsm_state5;
wire  signed [31:0] inv_cellWidth_fu_2585_p2;
reg  signed [31:0] inv_cellWidth_reg_5173;
wire   [12:0] offset_temp0_fu_2591_p1;
reg   [12:0] offset_temp0_reg_5180;
wire   [12:0] offset_temp1_cast_fu_2594_p1;
reg   [12:0] offset_temp1_cast_reg_5185;
wire   [14:0] offset_temp1_4_cast1_fu_2597_p1;
reg   [14:0] offset_temp1_4_cast1_reg_5192;
wire   [12:0] i_V_fu_2605_p1;
reg   [12:0] i_V_reg_5197;
wire   [31:0] offset_temp1_fixed_fu_2628_p1;
reg   [31:0] offset_temp1_fixed_reg_5204;
wire  signed [31:0] tmp_16_fu_2632_p2;
reg  signed [31:0] tmp_16_reg_5209;
wire   [0:0] tmp_17_fu_2638_p2;
reg   [0:0] tmp_17_reg_5214;
reg   [15:0] tmp_18_reg_5218;
wire    ap_CS_fsm_state6;
wire   [15:0] tmp_20_fu_2663_p2;
wire    ap_CS_fsm_state7;
wire   [12:0] tmp_21_fu_2669_p2;
wire   [15:0] tmp_24_fu_2708_p2;
reg   [15:0] tmp_24_reg_5233;
wire   [2:0] tmp_25_fu_2714_p1;
reg   [2:0] tmp_25_reg_5238;
wire   [31:0] wind_cast_fu_2718_p1;
wire    ap_CS_fsm_state8;
wire   [15:0] count_2_fu_2722_p2;
reg   [15:0] count_2_reg_5248;
wire   [2:0] tmp_26_fu_2727_p1;
reg   [2:0] tmp_26_reg_5254;
wire   [15:0] tmp_27_fu_2731_p1;
reg   [15:0] tmp_27_reg_5259;
wire   [63:0] tmp_28_fu_2734_p1;
reg   [63:0] tmp_28_reg_5268;
reg   [9:0] Hweight_0_addr_2_reg_5273;
reg   [9:0] Hweight_1_addr_reg_5278;
reg   [9:0] Hweight_2_addr_reg_5283;
reg   [9:0] Hweight_3_addr_reg_5288;
reg   [9:0] Hweight_4_addr_reg_5293;
wire   [31:0] tmp_70_fu_2752_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] tmp_46_fu_2743_p2;
wire   [12:0] i_V_1_fu_2758_p2;
wire   [16:0] overlaptemp_fu_2794_p3;
reg   [16:0] overlaptemp_reg_5317;
wire   [0:0] tmp_60_fu_2772_p2;
wire   [2:0] wind_2_t_fu_2802_p2;
reg   [2:0] wind_2_t_reg_5322;
reg   [15:0] tmp_64_reg_5326;
wire    ap_CS_fsm_state10;
wire   [15:0] count_7_fu_2824_p2;
wire    ap_CS_fsm_state11;
wire   [7:0] x_V_1_fu_2866_p2;
reg   [7:0] x_V_1_reg_5346;
wire    ap_CS_fsm_state14;
wire   [24:0] tmp_29_fu_2872_p3;
reg   [24:0] tmp_29_reg_5351;
wire   [0:0] exitcond3_fu_2860_p2;
wire   [25:0] Ytemp0_cast6_cast_fu_2880_p1;
reg   [25:0] Ytemp0_cast6_cast_reg_5356;
wire   [15:0] tmp_33_fu_2906_p3;
reg   [15:0] tmp_33_reg_5361;
wire   [25:0] Ytemp1_fu_2914_p2;
reg   [25:0] Ytemp1_reg_5366;
wire    ap_CS_fsm_state16;
reg   [31:0] call_ret_reg_5371_0;
reg  signed [7:0] N_3_reg_5376;
wire   [8:0] tmp_36_fu_2919_p3;
reg   [8:0] tmp_36_reg_5382;
wire   [10:0] tmp_37_cast_fu_2927_p1;
reg   [10:0] tmp_37_cast_reg_5387;
wire   [10:0] offset_temp1_1_fu_2951_p3;
reg   [10:0] offset_temp1_1_reg_5393;
wire   [0:0] tmp_41_fu_2959_p2;
reg   [0:0] tmp_41_reg_5402;
wire   [31:0] Ytemp1_cast_fu_2968_p1;
reg   [31:0] Ytemp1_cast_reg_5407;
wire    ap_CS_fsm_state17;
wire  signed [31:0] inv_cellWidth_1_fu_2987_p2;
reg  signed [31:0] inv_cellWidth_1_reg_5412;
wire   [12:0] tmp_37_fu_2993_p1;
reg   [12:0] tmp_37_reg_5419;
wire   [12:0] offset_temp1_1_cast_fu_2996_p1;
reg   [12:0] offset_temp1_1_cast_reg_5424;
wire   [14:0] offset_temp1_5_cast1_fu_2999_p1;
reg   [14:0] offset_temp1_5_cast1_reg_5431;
wire   [10:0] offset_temp0_2_fu_3002_p3;
reg   [10:0] offset_temp0_2_reg_5436;
wire   [11:0] offset_temp0_2_cast_fu_3007_p1;
reg   [11:0] offset_temp0_2_cast_reg_5441;
wire   [31:0] offset_temp1_fixed_1_fu_3030_p1;
reg   [31:0] offset_temp1_fixed_1_reg_5447;
wire  signed [31:0] tmp_44_fu_3034_p2;
reg  signed [31:0] tmp_44_reg_5452;
wire   [0:0] tmp_45_fu_3040_p2;
reg   [0:0] tmp_45_reg_5457;
reg   [15:0] tmp_47_reg_5461;
wire    ap_CS_fsm_state18;
wire   [12:0] tmp_49_fu_3065_p2;
wire    ap_CS_fsm_state19;
wire   [11:0] tmp_50_fu_3071_p2;
wire   [12:0] p_v_fu_3080_p3;
reg   [12:0] p_v_reg_5476;
wire   [12:0] i_V_2_fu_3090_p1;
wire    ap_CS_fsm_state20;
wire   [15:0] count_5_fu_3120_p2;
reg   [15:0] count_5_reg_5488;
wire   [12:0] k_V_fu_3130_p2;
reg   [12:0] k_V_reg_5494;
wire   [15:0] tmp_55_fu_3136_p1;
reg   [15:0] tmp_55_reg_5501;
wire   [12:0] k_V_1_fu_3149_p2;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_61_fu_3139_p2;
wire   [12:0] i_V_3_fu_3155_p2;
wire   [16:0] overlaptemp_1_fu_3191_p3;
reg   [16:0] overlaptemp_1_reg_5522;
wire   [0:0] tmp_69_fu_3169_p2;
reg   [15:0] tmp_84_reg_5527;
wire    ap_CS_fsm_state22;
wire   [12:0] k_V_2_fu_3221_p2;
wire    ap_CS_fsm_state23;
wire   [15:0] count_8_fu_3226_p2;
wire   [0:0] exitcond4_fu_3242_p2;
wire    ap_CS_fsm_state25;
wire   [2:0] p_1_fu_3248_p2;
reg   [2:0] p_1_reg_5546;
wire   [0:0] exitcond2_fu_3289_p2;
wire    ap_block_state26_pp0_stage0_iter0;
reg    ap_block_state27_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] x_V_2_fu_3295_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] tmp_81_fu_3301_p1;
reg   [63:0] tmp_81_reg_5911;
reg   [9:0] lbuf_in_1_V_addr_reg_5917;
reg   [9:0] lbuf_in_2_V_addr_reg_5923;
reg   [9:0] lbuf_in_3_V_addr_reg_5929;
reg   [9:0] lbuf_in_4_V_addr_reg_5935;
wire   [8:0] j_V_fu_3315_p2;
reg   [8:0] j_V_reg_5944;
wire    ap_CS_fsm_state29;
wire   [0:0] exitcond1_fu_3309_p2;
wire   [0:0] tmp_79_fu_3326_p2;
reg   [0:0] tmp_79_reg_5954;
reg   [31:0] m0_load_reg_5959;
wire   [0:0] tmp_71_fu_3332_p2;
wire   [16:0] lhs_V_fu_3350_p1;
reg   [16:0] lhs_V_reg_5981;
wire    ap_CS_fsm_state30;
wire   [15:0] Vweight_q0;
reg   [15:0] Vweight_load_reg_5987;
wire    ap_CS_fsm_state31;
reg   [15:0] Vweight_load_1_reg_6012;
wire   [15:0] Vweight_q1;
reg   [15:0] Vweight_load_2_reg_6017;
wire   [15:0] Vreq_q0;
reg   [15:0] ylimit_reg_6032;
wire    ap_CS_fsm_state32;
wire   [0:0] p_s_fu_3458_p2;
reg   [0:0] p_s_reg_6037;
wire   [0:0] not_s_fu_3464_p2;
wire   [15:0] Wy_0_fu_3476_p3;
reg   [15:0] Wy_0_reg_6050;
wire   [15:0] Wy_1_fu_3499_p3;
reg   [15:0] Wy_1_reg_6055;
wire   [15:0] Wy_2_fu_3512_p3;
reg   [15:0] Wy_2_reg_6060;
wire   [15:0] Wy_3_fu_3535_p3;
reg   [15:0] Wy_3_reg_6065;
wire   [15:0] Wy_4_fu_3549_p3;
reg   [15:0] Wy_4_reg_6070;
wire   [0:0] exitcond_fu_3557_p2;
reg   [0:0] exitcond_reg_6075_pp1_iter2_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter3_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter4_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter6_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter7_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter8_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter9_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter10_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter11_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter12_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter13_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter14_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter15_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter16_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter17_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter18_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter19_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter20_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter21_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter22_reg;
reg   [0:0] exitcond_reg_6075_pp1_iter23_reg;
wire   [63:0] tmp_100_fu_3563_p1;
reg   [63:0] tmp_100_reg_6079;
wire   [0:0] brmerge_fu_3577_p2;
wire   [63:0] tmp_102_fu_3582_p1;
reg   [63:0] tmp_102_reg_6108;
reg   [9:0] lbuf_in_1_V_addr_1_reg_6114;
reg   [9:0] lbuf_in_2_V_addr_1_reg_6120;
reg   [9:0] lbuf_in_3_V_addr_1_reg_6126;
reg   [9:0] lbuf_in_4_V_addr_1_reg_6132;
wire   [0:0] grp_fu_2030_p2;
reg   [0:0] tmp_101_reg_6138;
wire   [63:0] tmp_103_fu_3590_p1;
reg   [63:0] tmp_103_reg_6142;
reg   [9:0] lbuf_in_1_V_addr_3_reg_6147;
reg   [9:0] lbuf_in_2_V_addr_2_reg_6153;
reg   [9:0] lbuf_in_3_V_addr_2_reg_6159;
reg   [9:0] lbuf_in_4_V_addr_2_reg_6165;
wire   [63:0] tmp_105_fu_3599_p1;
reg   [63:0] tmp_105_reg_6176;
reg   [63:0] tmp_105_reg_6176_pp1_iter1_reg;
wire   [9:0] i_V_4_fu_3604_p2;
reg   [9:0] i_V_4_reg_6190;
reg   [0:0] tmp_99_reg_6195;
wire   [23:0] buf_read_area_win_V_s_fu_3610_p3;
reg   [23:0] buf_read_area_win_V_s_reg_6199;
wire   [23:0] buf_read_area_win_1_3_fu_3618_p3;
reg   [23:0] buf_read_area_win_1_3_reg_6205;
wire   [23:0] buf_read_area_win_V_1_fu_3626_p3;
reg   [23:0] buf_read_area_win_V_1_reg_6211;
wire   [23:0] buf_read_area_win_3_3_fu_3634_p3;
reg   [23:0] buf_read_area_win_3_3_reg_6217;
reg   [0:0] tmp_104_reg_6223;
wire   [0:0] or_cond_fu_3662_p2;
reg   [0:0] or_cond_reg_6232_pp1_iter1_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter2_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter3_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter5_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter6_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter7_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter8_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter9_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter10_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter11_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter12_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter13_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter14_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter15_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter16_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter17_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter18_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter19_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter20_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter21_reg;
reg   [0:0] or_cond_reg_6232_pp1_iter22_reg;
wire   [0:0] tmp_107_fu_3685_p2;
reg   [0:0] tmp_107_reg_6236_pp1_iter1_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter2_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter3_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter5_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter6_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter7_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter8_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter9_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter10_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter11_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter12_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter13_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter14_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter15_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter16_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter17_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter18_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter19_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter20_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter21_reg;
reg   [0:0] tmp_107_reg_6236_pp1_iter22_reg;
wire   [0:0] tmp_108_fu_3691_p2;
reg   [0:0] tmp_108_reg_6240;
wire   [0:0] tmp_207_1_fu_3703_p2;
reg   [0:0] tmp_207_1_reg_6249;
wire   [0:0] tmp_207_2_fu_3715_p2;
reg   [0:0] tmp_207_2_reg_6258;
wire   [0:0] tmp_207_3_fu_3727_p2;
reg   [0:0] tmp_207_3_reg_6267;
wire   [0:0] tmp_207_4_fu_3733_p2;
reg   [0:0] tmp_207_4_reg_6276;
wire   [12:0] out_i_V_fu_3793_p2;
reg   [23:0] D1_3_V_reg_6370;
reg   [23:0] D2_3_V_reg_6376;
reg   [23:0] D3_3_V_reg_6381;
reg   [23:0] buf_read_area_win_4_6_reg_6386;
wire   [23:0] buf_read_area_win_0_4_fu_3844_p3;
wire   [23:0] buf_read_area_win_1_4_fu_3851_p3;
wire   [23:0] buf_read_area_win_2_4_fu_3858_p3;
wire   [23:0] buf_read_area_win_3_4_fu_3865_p3;
wire   [23:0] storemerge_fu_3872_p3;
wire   [23:0] buf_read_area_win_V_13_fu_4098_p3;
reg   [23:0] buf_read_area_win_V_13_reg_6421;
wire   [23:0] D4_2_V_fu_4105_p3;
reg   [23:0] D4_2_V_reg_6426;
reg   [23:0] line2_i_0_ret2_reg_6431;
reg   [23:0] line2_i_1_ret2_reg_6436;
reg   [23:0] line2_i_2_ret2_reg_6441;
reg   [23:0] line2_i_3_ret2_reg_6446;
reg   [23:0] line2_i_4_ret2_reg_6451;
wire   [15:0] index_offset_0_i_fu_4174_p3;
reg   [15:0] index_offset_0_i_reg_6456;
wire   [15:0] tmp_13_fu_4186_p10;
reg   [15:0] tmp_13_reg_6462;
reg   [23:0] data0_0_V_reg_6468;
reg   [23:0] data0_1_V_reg_6473;
reg   [23:0] data0_2_V_reg_6478;
reg   [23:0] data0_3_V_reg_6483;
reg   [23:0] data0_4_V_reg_6488;
wire   [0:0] tmp_112_fu_4336_p2;
reg   [0:0] tmp_112_reg_6493;
wire   [0:0] icmp4_fu_4350_p2;
reg   [0:0] icmp4_reg_6508;
wire   [0:0] tmp_219_2_fu_4356_p2;
reg   [0:0] tmp_219_2_reg_6523;
wire   [0:0] icmp5_fu_4372_p2;
reg   [0:0] icmp5_reg_6538;
wire   [0:0] tmp_219_4_fu_4378_p2;
reg   [0:0] tmp_219_4_reg_6553;
wire   [23:0] data4_V_fu_4566_p3;
reg   [23:0] data4_V_reg_6568;
wire   [23:0] data3_V_fu_4573_p3;
reg   [23:0] data3_V_reg_6573;
wire   [23:0] data2_V_fu_4580_p3;
reg   [23:0] data2_V_reg_6578;
wire   [23:0] data1_V_fu_4587_p3;
reg   [23:0] data1_V_reg_6583;
wire   [23:0] data0_V_fu_4594_p3;
reg   [23:0] data0_V_reg_6588;
wire   [15:0] Wx_0_fu_4600_p3;
reg   [15:0] Wx_0_reg_6593;
wire   [23:0] data4_V_1_fu_4607_p3;
reg   [23:0] data4_V_1_reg_6598;
wire   [23:0] data3_V_1_fu_4614_p3;
reg   [23:0] data3_V_1_reg_6603;
wire   [23:0] data2_V_1_fu_4621_p3;
reg   [23:0] data2_V_1_reg_6608;
wire   [23:0] data1_V_1_fu_4628_p3;
reg   [23:0] data1_V_1_reg_6613;
wire   [23:0] data0_V_1_fu_4635_p3;
reg   [23:0] data0_V_1_reg_6618;
wire   [15:0] Wx_1_fu_4641_p3;
reg   [15:0] Wx_1_reg_6623;
wire   [23:0] data4_V_2_fu_4648_p3;
reg   [23:0] data4_V_2_reg_6628;
wire   [23:0] data3_V_2_fu_4655_p3;
reg   [23:0] data3_V_2_reg_6633;
wire   [23:0] data2_V_2_fu_4662_p3;
reg   [23:0] data2_V_2_reg_6638;
wire   [23:0] data1_V_2_fu_4669_p3;
reg   [23:0] data1_V_2_reg_6643;
wire   [23:0] data0_V_2_fu_4676_p3;
reg   [23:0] data0_V_2_reg_6648;
wire   [15:0] Wx_2_fu_4682_p3;
reg   [15:0] Wx_2_reg_6653;
wire   [23:0] data4_V_3_fu_4689_p3;
reg   [23:0] data4_V_3_reg_6658;
wire   [23:0] data3_V_3_fu_4696_p3;
reg   [23:0] data3_V_3_reg_6663;
wire   [23:0] data2_V_3_fu_4703_p3;
reg   [23:0] data2_V_3_reg_6668;
wire   [23:0] data1_V_3_fu_4710_p3;
reg   [23:0] data1_V_3_reg_6673;
wire   [23:0] data0_V_3_fu_4717_p3;
reg   [23:0] data0_V_3_reg_6678;
wire   [15:0] Wx_3_fu_4723_p3;
reg   [15:0] Wx_3_reg_6683;
wire   [23:0] data4_V_4_fu_4730_p3;
reg   [23:0] data4_V_4_reg_6688;
wire   [23:0] data3_V_4_fu_4737_p3;
reg   [23:0] data3_V_4_reg_6693;
wire   [23:0] data2_V_4_fu_4744_p3;
reg   [23:0] data2_V_4_reg_6698;
wire   [23:0] data1_V_4_fu_4751_p3;
reg   [23:0] data1_V_4_reg_6703;
wire   [23:0] data0_V_4_fu_4758_p3;
reg   [23:0] data0_V_4_reg_6708;
wire   [15:0] Wx_4_fu_4764_p3;
reg   [15:0] Wx_4_reg_6713;
wire  signed [31:0] countpx_1_fu_4774_p2;
reg  signed [31:0] countpx_1_reg_6718;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter6_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter7_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter8_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter9_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter10_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter11_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter12_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter13_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter14_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter15_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter16_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter17_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter18_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter19_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter20_reg;
reg  signed [31:0] countpx_1_reg_6718_pp1_iter21_reg;
wire   [0:0] tmp_115_fu_4808_p2;
reg   [0:0] tmp_115_reg_6725;
reg   [0:0] tmp_115_reg_6725_pp1_iter6_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter7_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter8_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter9_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter10_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter11_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter12_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter13_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter14_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter15_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter16_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter17_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter18_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter19_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter20_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter21_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter22_reg;
reg   [0:0] tmp_115_reg_6725_pp1_iter23_reg;
wire   [64:0] mul_fu_4837_p2;
reg   [64:0] mul_reg_6729;
reg   [0:0] tmp_128_reg_6734;
reg   [23:0] tmp_130_reg_6740;
wire  signed [31:0] row_fu_4895_p3;
reg  signed [31:0] row_reg_6745;
wire  signed [31:0] grp_fu_4814_p2;
reg  signed [31:0] col_reg_6753;
wire  signed [19:0] tmp_131_fu_4902_p1;
reg  signed [19:0] tmp_131_reg_6759;
wire   [31:0] tmp_120_fu_4906_p2;
reg   [31:0] tmp_120_reg_6765;
wire   [31:0] tmp_119_fu_4920_p2;
reg   [31:0] tmp_119_reg_6770;
wire   [19:0] tmp_121_fu_4929_p2;
reg   [19:0] tmp_121_reg_6775;
wire   [12:0] p_01080_3_fu_4994_p3;
wire    ap_CS_fsm_state81;
wire   [12:0] out_j_V_1_fu_5001_p3;
wire   [15:0] weight_index_1_fu_5008_p3;
wire   [15:0] p_s_25_fu_5021_p3;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state83;
wire  signed [31:0] grp_fu_3338_p2;
reg  signed [31:0] centercol_reg_6815;
wire    ap_CS_fsm_state116;
wire  signed [31:0] grp_fu_3344_p2;
reg  signed [31:0] centerrow_reg_6823;
wire   [31:0] tmp_88_fu_5043_p2;
reg   [31:0] tmp_88_reg_6831;
wire    ap_CS_fsm_state117;
wire   [31:0] grp_fu_5028_p2;
reg   [31:0] tmp_89_reg_6836;
wire   [31:0] tmp_90_fu_5047_p2;
reg   [31:0] tmp_90_reg_6841;
wire   [31:0] grp_fu_5033_p2;
reg   [31:0] tmp_91_reg_6846;
wire   [31:0] tmp_92_fu_5051_p2;
reg   [31:0] tmp_92_reg_6851;
wire   [31:0] tmp_110_fu_5060_p2;
wire    ap_CS_fsm_state118;
wire   [31:0] tmp_96_fu_5075_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state26;
reg    ap_block_pp1_stage1_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_condition_pp1_exit_iter1_state35;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter13;
reg    ap_enable_reg_pp1_iter14;
reg    ap_enable_reg_pp1_iter15;
reg    ap_enable_reg_pp1_iter16;
reg    ap_enable_reg_pp1_iter17;
reg    ap_enable_reg_pp1_iter18;
reg    ap_enable_reg_pp1_iter19;
reg    ap_enable_reg_pp1_iter20;
reg    ap_enable_reg_pp1_iter21;
reg    ap_enable_reg_pp1_iter22;
reg    ap_enable_reg_pp1_iter23;
reg   [9:0] lbuf_in_0_V_address0;
reg    lbuf_in_0_V_ce0;
reg    lbuf_in_0_V_we0;
wire   [23:0] lbuf_in_0_V_q0;
reg   [9:0] lbuf_in_1_V_address0;
reg    lbuf_in_1_V_ce0;
wire   [23:0] lbuf_in_1_V_q0;
reg   [9:0] lbuf_in_1_V_address1;
reg    lbuf_in_1_V_ce1;
reg    lbuf_in_1_V_we1;
reg   [9:0] lbuf_in_2_V_address0;
reg    lbuf_in_2_V_ce0;
wire   [23:0] lbuf_in_2_V_q0;
reg   [9:0] lbuf_in_2_V_address1;
reg    lbuf_in_2_V_ce1;
reg    lbuf_in_2_V_we1;
reg   [9:0] lbuf_in_3_V_address0;
reg    lbuf_in_3_V_ce0;
wire   [23:0] lbuf_in_3_V_q0;
reg   [9:0] lbuf_in_3_V_address1;
reg    lbuf_in_3_V_ce1;
reg    lbuf_in_3_V_we1;
reg   [9:0] lbuf_in_4_V_address0;
reg    lbuf_in_4_V_ce0;
wire   [23:0] lbuf_in_4_V_q0;
reg   [9:0] lbuf_in_4_V_address1;
reg    lbuf_in_4_V_ce1;
reg    lbuf_in_4_V_we1;
reg   [23:0] lbuf_in_4_V_d1;
wire   [23:0] lbuf_in_4_V_q1;
reg   [9:0] lbuf_in_5_V_address0;
reg    lbuf_in_5_V_ce0;
reg    lbuf_in_5_V_we0;
wire   [23:0] lbuf_in_5_V_q0;
reg   [9:0] Hweight_0_address0;
reg    Hweight_0_ce0;
reg    Hweight_0_we0;
reg   [15:0] Hweight_0_d0;
wire   [15:0] Hweight_0_q0;
reg   [9:0] Hweight_1_address0;
reg    Hweight_1_ce0;
reg    Hweight_1_we0;
reg   [15:0] Hweight_1_d0;
wire   [15:0] Hweight_1_q0;
reg   [9:0] Hweight_2_address0;
reg    Hweight_2_ce0;
reg    Hweight_2_we0;
reg   [15:0] Hweight_2_d0;
wire   [15:0] Hweight_2_q0;
reg   [9:0] Hweight_3_address0;
reg    Hweight_3_ce0;
reg    Hweight_3_we0;
reg   [15:0] Hweight_3_d0;
wire   [15:0] Hweight_3_q0;
reg   [9:0] Hweight_4_address0;
reg    Hweight_4_ce0;
reg    Hweight_4_we0;
reg   [15:0] Hweight_4_d0;
wire   [15:0] Hweight_4_q0;
reg   [9:0] Vweight_address0;
reg    Vweight_ce0;
reg    Vweight_we0;
reg   [15:0] Vweight_d0;
reg   [9:0] Vweight_address1;
reg    Vweight_ce1;
reg   [9:0] Hstart_address0;
reg    Hstart_ce0;
reg    Hstart_we0;
reg   [13:0] Hstart_d0;
wire   [13:0] Hstart_q0;
reg   [8:0] Vstart_address0;
reg    Vstart_ce0;
reg    Vstart_we0;
reg   [12:0] Vstart_d0;
wire   [12:0] Vstart_q0;
reg   [6:0] Hreq_0_address0;
reg    Hreq_0_ce0;
reg    Hreq_0_we0;
wire   [15:0] Hreq_0_q0;
wire   [6:0] Hreq_0_address1;
reg    Hreq_0_ce1;
wire   [15:0] Hreq_0_q1;
reg   [6:0] Hreq_1_address0;
reg    Hreq_1_ce0;
reg    Hreq_1_we0;
wire   [15:0] Hreq_1_q0;
wire   [6:0] Hreq_1_address1;
reg    Hreq_1_ce1;
wire   [15:0] Hreq_1_q1;
reg   [6:0] Hreq_2_address0;
reg    Hreq_2_ce0;
reg    Hreq_2_we0;
wire   [15:0] Hreq_2_q0;
wire   [6:0] Hreq_2_address1;
reg    Hreq_2_ce1;
wire   [15:0] Hreq_2_q1;
reg   [6:0] Hreq_3_address0;
reg    Hreq_3_ce0;
reg    Hreq_3_we0;
wire   [15:0] Hreq_3_q0;
wire   [6:0] Hreq_3_address1;
reg    Hreq_3_ce1;
wire   [15:0] Hreq_3_q1;
reg   [6:0] Hreq_4_address0;
reg    Hreq_4_ce0;
reg    Hreq_4_we0;
wire   [15:0] Hreq_4_q0;
wire   [6:0] Hreq_4_address1;
reg    Hreq_4_ce1;
wire   [15:0] Hreq_4_q1;
reg   [6:0] Hreq_5_address0;
reg    Hreq_5_ce0;
reg    Hreq_5_we0;
wire   [15:0] Hreq_5_q0;
wire   [6:0] Hreq_5_address1;
reg    Hreq_5_ce1;
wire   [15:0] Hreq_5_q1;
reg   [6:0] Hreq_6_address0;
reg    Hreq_6_ce0;
reg    Hreq_6_we0;
wire   [15:0] Hreq_6_q0;
wire   [6:0] Hreq_6_address1;
reg    Hreq_6_ce1;
wire   [15:0] Hreq_6_q1;
reg   [6:0] Hreq_7_address0;
reg    Hreq_7_ce0;
reg    Hreq_7_we0;
wire   [15:0] Hreq_7_q0;
wire   [6:0] Hreq_7_address1;
reg    Hreq_7_ce1;
wire   [15:0] Hreq_7_q1;
reg   [8:0] Vreq_address0;
reg    Vreq_ce0;
reg    Vreq_we0;
wire    grp_Inverse_fu_1782_ap_start;
wire    grp_Inverse_fu_1782_ap_idle;
reg   [15:0] grp_Inverse_fu_1782_x;
reg   [7:0] grp_Inverse_fu_1782_N_read;
wire    grp_CoreProcessDownArea_fu_1808_ap_start;
wire    grp_CoreProcessDownArea_fu_1808_ap_done;
wire    grp_CoreProcessDownArea_fu_1808_ap_idle;
wire    grp_CoreProcessDownArea_fu_1808_ap_ready;
reg    grp_CoreProcessDownArea_fu_1808_ap_ce;
wire   [23:0] grp_CoreProcessDownArea_fu_1808_ap_return;
reg    ap_predicate_op1123_call_state38;
reg    ap_block_state34_pp1_stage1_iter0_ignore_call313;
wire    ap_block_state36_pp1_stage1_iter1_ignore_call313;
wire    ap_block_state38_pp1_stage1_iter2_ignore_call313;
wire    ap_block_state40_pp1_stage1_iter3_ignore_call313;
wire    ap_block_state42_pp1_stage1_iter4_ignore_call313;
reg    ap_block_state44_pp1_stage1_iter5_ignore_call313;
wire    ap_block_state46_pp1_stage1_iter6_ignore_call313;
wire    ap_block_state48_pp1_stage1_iter7_ignore_call313;
wire    ap_block_state50_pp1_stage1_iter8_ignore_call313;
wire    ap_block_state52_pp1_stage1_iter9_ignore_call313;
wire    ap_block_state54_pp1_stage1_iter10_ignore_call313;
wire    ap_block_state56_pp1_stage1_iter11_ignore_call313;
wire    ap_block_state58_pp1_stage1_iter12_ignore_call313;
wire    ap_block_state60_pp1_stage1_iter13_ignore_call313;
wire    ap_block_state62_pp1_stage1_iter14_ignore_call313;
wire    ap_block_state64_pp1_stage1_iter15_ignore_call313;
wire    ap_block_state66_pp1_stage1_iter16_ignore_call313;
wire    ap_block_state68_pp1_stage1_iter17_ignore_call313;
wire    ap_block_state70_pp1_stage1_iter18_ignore_call313;
wire    ap_block_state72_pp1_stage1_iter19_ignore_call313;
wire    ap_block_state74_pp1_stage1_iter20_ignore_call313;
wire    ap_block_state76_pp1_stage1_iter21_ignore_call313;
wire    ap_block_state78_pp1_stage1_iter22_ignore_call313;
wire    ap_block_state80_pp1_stage1_iter23_ignore_call313;
reg    ap_block_pp1_stage1_11001_ignoreCallOp1123;
wire    ap_block_state33_pp1_stage0_iter0_ignore_call313;
wire    ap_block_state35_pp1_stage0_iter1_ignore_call313;
wire    ap_block_state37_pp1_stage0_iter2_ignore_call313;
wire    ap_block_state39_pp1_stage0_iter3_ignore_call313;
wire    ap_block_state41_pp1_stage0_iter4_ignore_call313;
wire    ap_block_state43_pp1_stage0_iter5_ignore_call313;
wire    ap_block_state45_pp1_stage0_iter6_ignore_call313;
wire    ap_block_state47_pp1_stage0_iter7_ignore_call313;
wire    ap_block_state49_pp1_stage0_iter8_ignore_call313;
wire    ap_block_state51_pp1_stage0_iter9_ignore_call313;
wire    ap_block_state53_pp1_stage0_iter10_ignore_call313;
wire    ap_block_state55_pp1_stage0_iter11_ignore_call313;
wire    ap_block_state57_pp1_stage0_iter12_ignore_call313;
wire    ap_block_state59_pp1_stage0_iter13_ignore_call313;
wire    ap_block_state61_pp1_stage0_iter14_ignore_call313;
wire    ap_block_state63_pp1_stage0_iter15_ignore_call313;
wire    ap_block_state65_pp1_stage0_iter16_ignore_call313;
wire    ap_block_state67_pp1_stage0_iter17_ignore_call313;
wire    ap_block_state69_pp1_stage0_iter18_ignore_call313;
wire    ap_block_state71_pp1_stage0_iter19_ignore_call313;
wire    ap_block_state73_pp1_stage0_iter20_ignore_call313;
wire    ap_block_state75_pp1_stage0_iter21_ignore_call313;
wire    ap_block_state77_pp1_stage0_iter22_ignore_call313;
wire    ap_block_state79_pp1_stage0_iter23_ignore_call313;
wire    ap_block_pp1_stage0_11001_ignoreCallOp1124;
wire    grp_xfExtractPixels_fu_1849_ap_ready;
reg   [23:0] grp_xfExtractPixels_fu_1849_tmp_buf_0_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1849_tmp_buf_1_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1849_tmp_buf_2_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1849_tmp_buf_3_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1849_tmp_buf_4_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1849_val1_V_read;
reg   [3:0] grp_xfExtractPixels_fu_1849_pos_r;
wire   [23:0] grp_xfExtractPixels_fu_1849_ap_return_0;
wire   [23:0] grp_xfExtractPixels_fu_1849_ap_return_1;
wire   [23:0] grp_xfExtractPixels_fu_1849_ap_return_2;
wire   [23:0] grp_xfExtractPixels_fu_1849_ap_return_3;
wire   [23:0] grp_xfExtractPixels_fu_1849_ap_return_4;
wire    grp_xfExtractPixels_fu_1861_ap_ready;
reg   [23:0] grp_xfExtractPixels_fu_1861_tmp_buf_0_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1861_tmp_buf_1_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1861_tmp_buf_2_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1861_tmp_buf_3_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1861_tmp_buf_4_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1861_val1_V_read;
reg   [3:0] grp_xfExtractPixels_fu_1861_pos_r;
wire   [23:0] grp_xfExtractPixels_fu_1861_ap_return_0;
wire   [23:0] grp_xfExtractPixels_fu_1861_ap_return_1;
wire   [23:0] grp_xfExtractPixels_fu_1861_ap_return_2;
wire   [23:0] grp_xfExtractPixels_fu_1861_ap_return_3;
wire   [23:0] grp_xfExtractPixels_fu_1861_ap_return_4;
wire    grp_xfExtractPixels_fu_1873_ap_ready;
reg   [23:0] grp_xfExtractPixels_fu_1873_tmp_buf_0_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1873_tmp_buf_1_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1873_tmp_buf_2_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1873_tmp_buf_3_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1873_tmp_buf_4_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1873_val1_V_read;
reg   [3:0] grp_xfExtractPixels_fu_1873_pos_r;
wire   [23:0] grp_xfExtractPixels_fu_1873_ap_return_0;
wire   [23:0] grp_xfExtractPixels_fu_1873_ap_return_1;
wire   [23:0] grp_xfExtractPixels_fu_1873_ap_return_2;
wire   [23:0] grp_xfExtractPixels_fu_1873_ap_return_3;
wire   [23:0] grp_xfExtractPixels_fu_1873_ap_return_4;
wire    grp_xfExtractPixels_fu_1885_ap_ready;
reg   [23:0] grp_xfExtractPixels_fu_1885_tmp_buf_0_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1885_tmp_buf_1_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1885_tmp_buf_2_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1885_tmp_buf_3_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1885_tmp_buf_4_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1885_val1_V_read;
reg   [3:0] grp_xfExtractPixels_fu_1885_pos_r;
wire   [23:0] grp_xfExtractPixels_fu_1885_ap_return_0;
wire   [23:0] grp_xfExtractPixels_fu_1885_ap_return_1;
wire   [23:0] grp_xfExtractPixels_fu_1885_ap_return_2;
wire   [23:0] grp_xfExtractPixels_fu_1885_ap_return_3;
wire   [23:0] grp_xfExtractPixels_fu_1885_ap_return_4;
wire    grp_xfExtractPixels_fu_1897_ap_ready;
reg   [23:0] grp_xfExtractPixels_fu_1897_tmp_buf_0_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1897_tmp_buf_1_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1897_tmp_buf_2_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1897_tmp_buf_3_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1897_tmp_buf_4_V_read;
reg   [23:0] grp_xfExtractPixels_fu_1897_val1_V_read;
reg   [3:0] grp_xfExtractPixels_fu_1897_pos_r;
wire   [23:0] grp_xfExtractPixels_fu_1897_ap_return_0;
wire   [23:0] grp_xfExtractPixels_fu_1897_ap_return_1;
wire   [23:0] grp_xfExtractPixels_fu_1897_ap_return_2;
wire   [23:0] grp_xfExtractPixels_fu_1897_ap_return_3;
wire   [23:0] grp_xfExtractPixels_fu_1897_ap_return_4;
wire    grp_xfExtractPixels_fu_1909_ap_ready;
reg   [23:0] grp_xfExtractPixels_fu_1909_val1_V_read;
reg   [3:0] grp_xfExtractPixels_fu_1909_pos_r;
wire   [23:0] grp_xfExtractPixels_fu_1909_ap_return_0;
wire   [23:0] grp_xfExtractPixels_fu_1909_ap_return_1;
wire   [23:0] grp_xfExtractPixels_fu_1909_ap_return_2;
wire   [23:0] grp_xfExtractPixels_fu_1909_ap_return_3;
wire   [23:0] grp_xfExtractPixels_fu_1909_ap_return_4;
wire    grp_xfExtractPixels_fu_1921_ap_ready;
reg   [23:0] grp_xfExtractPixels_fu_1921_val1_V_read;
reg   [3:0] grp_xfExtractPixels_fu_1921_pos_r;
wire   [23:0] grp_xfExtractPixels_fu_1921_ap_return_0;
wire   [23:0] grp_xfExtractPixels_fu_1921_ap_return_1;
wire   [23:0] grp_xfExtractPixels_fu_1921_ap_return_2;
wire   [23:0] grp_xfExtractPixels_fu_1921_ap_return_3;
wire   [23:0] grp_xfExtractPixels_fu_1921_ap_return_4;
wire    grp_xfExtractPixels_fu_1933_ap_ready;
reg   [23:0] grp_xfExtractPixels_fu_1933_val1_V_read;
reg   [3:0] grp_xfExtractPixels_fu_1933_pos_r;
wire   [23:0] grp_xfExtractPixels_fu_1933_ap_return_0;
wire   [23:0] grp_xfExtractPixels_fu_1933_ap_return_1;
wire   [23:0] grp_xfExtractPixels_fu_1933_ap_return_2;
wire   [23:0] grp_xfExtractPixels_fu_1933_ap_return_3;
wire   [23:0] grp_xfExtractPixels_fu_1933_ap_return_4;
wire    grp_xfExtractPixels_fu_1945_ap_ready;
reg   [23:0] grp_xfExtractPixels_fu_1945_val1_V_read;
reg   [3:0] grp_xfExtractPixels_fu_1945_pos_r;
wire   [23:0] grp_xfExtractPixels_fu_1945_ap_return_0;
wire   [23:0] grp_xfExtractPixels_fu_1945_ap_return_1;
wire   [23:0] grp_xfExtractPixels_fu_1945_ap_return_2;
wire   [23:0] grp_xfExtractPixels_fu_1945_ap_return_3;
wire   [23:0] grp_xfExtractPixels_fu_1945_ap_return_4;
wire    grp_xfExtractPixels_fu_1957_ap_ready;
reg   [23:0] grp_xfExtractPixels_fu_1957_val1_V_read;
reg   [3:0] grp_xfExtractPixels_fu_1957_pos_r;
wire   [23:0] grp_xfExtractPixels_fu_1957_ap_return_0;
wire   [23:0] grp_xfExtractPixels_fu_1957_ap_return_1;
wire   [23:0] grp_xfExtractPixels_fu_1957_ap_return_2;
wire   [23:0] grp_xfExtractPixels_fu_1957_ap_return_3;
wire   [23:0] grp_xfExtractPixels_fu_1957_ap_return_4;
wire    grp_xfExtractPixels_fu_1969_ap_ready;
reg   [23:0] grp_xfExtractPixels_fu_1969_val1_V_read;
reg   [3:0] grp_xfExtractPixels_fu_1969_pos_r;
wire   [23:0] grp_xfExtractPixels_fu_1969_ap_return_0;
wire   [23:0] grp_xfExtractPixels_fu_1969_ap_return_1;
wire   [23:0] grp_xfExtractPixels_fu_1969_ap_return_2;
wire   [23:0] grp_xfExtractPixels_fu_1969_ap_return_3;
wire   [23:0] grp_xfExtractPixels_fu_1969_ap_return_4;
wire    grp_xfExtractPixels_fu_1981_ap_ready;
reg   [23:0] grp_xfExtractPixels_fu_1981_val1_V_read;
reg   [3:0] grp_xfExtractPixels_fu_1981_pos_r;
wire   [23:0] grp_xfExtractPixels_fu_1981_ap_return_0;
wire   [23:0] grp_xfExtractPixels_fu_1981_ap_return_1;
wire   [23:0] grp_xfExtractPixels_fu_1981_ap_return_2;
wire   [23:0] grp_xfExtractPixels_fu_1981_ap_return_3;
wire   [23:0] grp_xfExtractPixels_fu_1981_ap_return_4;
wire    call_ret14_xfExtractPixels_fu_1993_ap_ready;
wire   [23:0] call_ret14_xfExtractPixels_fu_1993_val1_V_read;
wire   [23:0] call_ret14_xfExtractPixels_fu_1993_ap_return_0;
wire   [23:0] call_ret14_xfExtractPixels_fu_1993_ap_return_1;
wire   [23:0] call_ret14_xfExtractPixels_fu_1993_ap_return_2;
wire   [23:0] call_ret14_xfExtractPixels_fu_1993_ap_return_3;
wire   [23:0] call_ret14_xfExtractPixels_fu_1993_ap_return_4;
reg   [7:0] N_reg_1333;
wire    ap_CS_fsm_state13;
reg   [8:0] t_V_2_reg_1345;
reg   [15:0] count_reg_1357;
reg   [15:0] count_3_reg_1420;
reg   [0:0] wind_reg_1369;
reg   [12:0] start_index_reg_1382;
reg   [15:0] count_1_reg_1392;
reg   [12:0] t_V_reg_1402;
reg   [31:0] wind_1_reg_1411;
reg   [7:0] N_1_reg_1439;
wire    ap_CS_fsm_state24;
reg   [7:0] t_V_5_reg_1450;
reg   [12:0] t_V_1_reg_1462;
reg   [12:0] p_0834_5_reg_1474;
reg   [11:0] start_index_1_reg_1485;
reg   [0:0] count_4_reg_1495;
reg   [12:0] t_V_4_reg_1508;
reg   [12:0] t_V_3_reg_1517;
reg   [12:0] p_0834_7_reg_1527;
reg   [15:0] count_6_reg_1538;
reg   [2:0] p_reg_1548;
wire    ap_CS_fsm_state28;
reg   [8:0] t_V_8_reg_1570;
reg   [12:0] p_2_reg_1581;
reg   [12:0] t_V_7_reg_1593;
reg   [15:0] op2_assign_reg_1605;
reg   [15:0] i_op_assign_reg_1617;
reg   [9:0] ap_phi_mux_r_V_phi_fu_1633_p4;
wire    ap_block_pp1_stage0;
reg   [12:0] ap_phi_mux_tmp_97_phi_fu_1644_p4;
reg   [12:0] ap_phi_mux_p_01080_2_phi_fu_1656_p6;
wire   [12:0] ap_phi_reg_pp1_iter0_p_01080_2_reg_1652;
reg   [12:0] ap_phi_reg_pp1_iter1_p_01080_2_reg_1652;
reg   [23:0] ap_phi_mux_D3_4_V_phi_fu_1670_p6;
wire   [23:0] ap_phi_reg_pp1_iter0_D3_4_V_reg_1667;
reg   [23:0] ap_phi_reg_pp1_iter1_D3_4_V_reg_1667;
reg   [23:0] ap_phi_mux_D2_4_V_phi_fu_1681_p6;
wire   [23:0] ap_phi_reg_pp1_iter0_D2_4_V_reg_1678;
reg   [23:0] ap_phi_reg_pp1_iter1_D2_4_V_reg_1678;
reg   [23:0] ap_phi_mux_D1_4_V_phi_fu_1692_p6;
wire   [23:0] ap_phi_reg_pp1_iter0_D1_4_V_reg_1689;
reg   [23:0] ap_phi_reg_pp1_iter1_D1_4_V_reg_1689;
reg   [23:0] ap_phi_mux_D0_4_V_phi_fu_1703_p6;
wire   [23:0] ap_phi_reg_pp1_iter0_D0_4_V_reg_1700;
reg   [23:0] ap_phi_reg_pp1_iter1_D0_4_V_reg_1700;
reg   [23:0] ap_phi_mux_buf_read_area_win_4_7_phi_fu_1715_p6;
wire   [23:0] ap_phi_reg_pp1_iter0_buf_read_area_win_4_7_reg_1711;
reg   [23:0] ap_phi_reg_pp1_iter1_buf_read_area_win_4_7_reg_1711;
wire   [0:0] ap_phi_reg_pp1_iter0_tmp_V_3_reg_1725;
reg   [0:0] ap_phi_reg_pp1_iter1_tmp_V_3_reg_1725;
reg   [0:0] ap_phi_reg_pp1_iter2_tmp_V_3_reg_1725;
reg   [0:0] ap_phi_reg_pp1_iter3_tmp_V_3_reg_1725;
reg   [0:0] ap_phi_reg_pp1_iter4_tmp_V_3_reg_1725;
reg   [0:0] ap_phi_reg_pp1_iter5_tmp_V_3_reg_1725;
reg   [31:0] yc_out_write_assign_reg_1738;
reg   [31:0] xc_out_write_assign_reg_1749;
reg   [31:0] angleycomp_write_ass_reg_1760;
reg   [31:0] anglexcomp_write_ass_reg_1771;
reg    grp_Inverse_fu_1782_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state15;
reg    grp_CoreProcessDownArea_fu_1808_ap_start_reg;
reg    ap_predicate_op1123_call_state38_state37;
wire   [23:0] buf_read_area_win_V_5_fu_4018_p3;
wire   [23:0] buf_read_area_win_V_4_fu_4010_p3;
wire   [23:0] buf_read_area_win_V_3_fu_4002_p3;
wire   [23:0] buf_read_area_win_V_16_fu_4270_p3;
wire   [23:0] buf_read_area_win_V_2_fu_3994_p3;
wire   [23:0] buf_read_area_win_V_15_fu_4263_p3;
wire   [23:0] D4_0_V_fu_4026_p3;
wire   [23:0] buf_read_area_win_V_14_fu_4256_p3;
wire   [23:0] buf_read_area_win_V_8_fu_4050_p3;
wire   [23:0] buf_read_area_win_V_17_fu_4278_p3;
wire   [23:0] buf_read_area_win_V_7_fu_4042_p3;
wire   [23:0] D4_3_V_fu_4285_p3;
wire   [23:0] buf_read_area_win_V_6_fu_4034_p3;
wire   [23:0] buf_read_area_win_V_20_fu_4308_p3;
wire   [23:0] buf_read_area_win_V_9_fu_4058_p3;
wire   [23:0] buf_read_area_win_V_19_fu_4300_p3;
wire   [23:0] D4_1_V_fu_4066_p3;
wire   [23:0] buf_read_area_win_V_18_fu_4292_p3;
wire   [23:0] buf_read_area_win_V_12_fu_4090_p3;
wire   [23:0] buf_read_area_win_V_21_fu_4316_p3;
wire   [23:0] buf_read_area_win_V_11_fu_4082_p3;
wire   [23:0] D4_4_V_fu_4324_p3;
wire   [63:0] tmp_19_fu_2658_p1;
wire   [63:0] newIndex1_fu_2843_p1;
wire    ap_CS_fsm_state12;
wire   [63:0] tmp_48_fu_3060_p1;
wire   [63:0] tmp_66_fu_3144_p1;
wire   [63:0] tmp_85_fu_3217_p1;
wire   [63:0] tmp_86_fu_3231_p1;
wire   [63:0] tmp_78_fu_3321_p1;
wire   [63:0] tmp_183_1_fu_3360_p1;
wire   [63:0] tmp_183_2_fu_3371_p1;
wire   [63:0] tmp_74_fu_3376_p1;
wire   [63:0] tmp_183_3_fu_3387_p1;
wire   [63:0] tmp_183_4_fu_3397_p1;
wire   [63:0] newIndex3_fu_3759_p1;
wire   [63:0] newIndex5_fu_3781_p1;
reg    ap_block_pp1_stage1_01001;
reg   [31:0] countpx_fu_380;
reg   [31:0] m0_fu_384;
wire   [31:0] m0_1_fu_4948_p2;
reg   [31:0] m1_fu_388;
wire   [31:0] m1_1_fu_4910_p2;
reg   [31:0] m2_fu_392;
wire   [31:0] m2_1_fu_4915_p2;
reg   [31:0] m3_fu_396;
wire   [31:0] m3_1_fu_4954_p2;
reg   [31:0] m4_fu_400;
wire   [31:0] m4_1_fu_4924_p2;
reg   [31:0] m5_fu_404;
wire   [31:0] m5_1_fu_4962_p2;
reg   [23:0] col_buf_0_V_2_fu_408;
reg   [23:0] col_buf_1_V_2_fu_412;
reg   [23:0] col_buf_2_V_2_fu_416;
reg   [23:0] col_buf_3_V_2_fu_420;
reg   [23:0] tmp_V_fu_424;
reg   [23:0] data0_0_V_1_fu_428;
reg   [23:0] data0_1_V_1_fu_432;
reg   [23:0] data0_2_V_1_fu_436;
reg   [23:0] data0_3_V_1_fu_440;
reg   [23:0] data0_4_V_1_fu_444;
reg   [23:0] data1_0_V_1_fu_448;
reg   [23:0] data1_1_V_1_fu_452;
reg   [23:0] data1_2_V_1_fu_456;
reg   [23:0] data1_3_V_1_fu_460;
reg   [23:0] data1_4_V_1_fu_464;
reg   [23:0] data2_0_V_1_fu_468;
reg   [23:0] data2_1_V_1_fu_472;
reg   [23:0] data2_2_V_1_fu_476;
reg   [23:0] data2_3_V_1_fu_480;
reg   [23:0] data2_4_V_1_fu_484;
reg   [23:0] data3_0_V_1_fu_488;
reg   [23:0] data3_1_V_1_fu_492;
reg   [23:0] data3_2_V_1_fu_496;
reg   [23:0] data3_3_V_1_fu_500;
reg   [23:0] data3_4_V_1_fu_504;
reg   [23:0] data4_0_V_1_fu_508;
reg   [23:0] data4_1_V_1_fu_512;
reg   [23:0] data4_2_V_1_fu_516;
reg   [23:0] data4_3_V_1_fu_520;
reg   [23:0] data4_4_V_1_fu_524;
reg   [23:0] buf_read_area_win_1_fu_528;
reg   [23:0] buf_read_area_win_1_1_fu_532;
reg   [23:0] D1_0_V_fu_536;
reg   [23:0] buf_read_area_win_0_fu_540;
reg   [23:0] buf_read_area_win_0_1_fu_544;
reg   [23:0] buf_read_area_win_0_2_fu_548;
reg   [23:0] D0_0_V_fu_552;
reg   [23:0] buf_read_area_win_1_2_fu_556;
reg   [23:0] D2_0_V_fu_560;
reg   [23:0] buf_read_area_win_2_fu_564;
reg   [23:0] buf_read_area_win_2_1_fu_568;
reg   [23:0] buf_read_area_win_2_2_fu_572;
reg   [23:0] D3_0_V_fu_576;
reg   [23:0] buf_read_area_win_3_fu_580;
reg   [23:0] buf_read_area_win_3_1_fu_584;
reg   [23:0] buf_read_area_win_3_2_fu_588;
reg   [23:0] buf_read_area_win_4_fu_592;
reg   [23:0] buf_read_area_win_4_1_fu_596;
reg   [23:0] buf_read_area_win_4_2_fu_600;
reg   [23:0] buf_read_area_win_4_3_fu_604;
wire   [2:0] tmp_57_fu_2748_p1;
wire  signed [13:0] start_index_cast_cas_fu_2855_p1;
wire  signed [12:0] start_index_1_cast_c_fu_3237_p1;
wire   [2:0] tmp_113_fu_2829_p1;
reg   [9:0] grp_fu_2030_p0;
wire   [26:0] tmp_s_fu_2482_p2;
wire   [0:0] tmp_1_fu_2488_p2;
wire   [15:0] tmp_2_fu_2494_p4;
wire   [10:0] tmp_7_fu_2529_p4;
wire   [11:0] tmp_8_fu_2539_p1;
wire   [0:0] tmp_9_fu_2543_p2;
wire  signed [8:0] tmp_52_cast_fu_2572_p1;
wire   [8:0] tmp_4_fu_2575_p2;
wire  signed [31:0] tmp_53_cast_fu_2581_p1;
wire   [11:0] offset_temp0_1_fu_2600_p3;
wire   [27:0] tmp_14_fu_2609_p3;
wire   [27:0] tmp_15_fu_2621_p3;
wire   [31:0] offset_temp0_fixed_fu_2617_p1;
wire   [31:0] Xtemp0_cast3_fu_2563_p1;
wire  signed [28:0] temp_fu_2644_p1;
wire   [31:0] temp_fu_2644_p2;
wire   [0:0] tmp_22_fu_2674_p2;
wire   [12:0] p_v1_fu_2678_p3;
wire   [0:0] tmp_23_fu_2692_p2;
wire   [14:0] tmp_74_cast1_fu_2684_p1;
wire   [14:0] smax2_fu_2697_p3;
wire   [15:0] smax2_cast_fu_2704_p1;
wire   [15:0] tmp_74_cast_fu_2688_p1;
wire   [31:0] tmp_58_fu_2764_p2;
wire   [15:0] tmp_62_fu_2778_p4;
wire   [0:0] icmp_fu_2788_p2;
wire   [16:0] tmp_59_fu_2768_p1;
wire   [16:0] tmp_63_fu_2809_p1;
wire   [31:0] tmp_63_fu_2809_p2;
wire   [5:0] newIndex_fu_2833_p4;
wire   [25:0] tmp_30_fu_2884_p2;
wire   [0:0] tmp_31_fu_2890_p2;
wire   [15:0] tmp_32_fu_2896_p4;
wire   [9:0] tmp_38_fu_2931_p4;
wire   [10:0] tmp_39_fu_2941_p1;
wire   [0:0] tmp_40_fu_2945_p2;
wire  signed [8:0] tmp_92_cast_fu_2974_p1;
wire   [8:0] tmp_35_fu_2977_p2;
wire  signed [31:0] tmp_93_cast_fu_2983_p1;
wire   [26:0] tmp_42_fu_3011_p3;
wire   [26:0] tmp_43_fu_3023_p3;
wire   [31:0] offset_temp0_fixed_1_fu_3019_p1;
wire   [31:0] Ytemp0_cast4_fu_2965_p1;
wire  signed [27:0] temp_1_fu_3046_p1;
wire   [31:0] temp_1_fu_3046_p2;
wire   [0:0] tmp_51_fu_3076_p2;
wire   [0:0] tmp_52_fu_3099_p2;
wire   [14:0] tmp_120_cast1_fu_3093_p1;
wire   [14:0] smax3_fu_3103_p3;
wire   [15:0] smax3_cast_fu_3110_p1;
wire   [15:0] tmp_120_cast_fu_3096_p1;
wire   [15:0] tmp_53_fu_3114_p2;
wire   [15:0] count_4_cast_fu_3086_p1;
wire   [12:0] tmp_54_fu_3126_p1;
wire   [31:0] tmp_67_fu_3161_p2;
wire   [15:0] tmp_94_fu_3175_p4;
wire   [0:0] icmp3_fu_3185_p2;
wire   [16:0] tmp_68_fu_3165_p1;
wire   [16:0] tmp_83_fu_3202_p1;
wire   [31:0] tmp_83_fu_3202_p2;
wire   [16:0] ret_V_1_1_fu_3354_p2;
wire   [16:0] ret_V_1_2_fu_3365_p2;
wire   [16:0] ret_V_1_3_fu_3382_p2;
wire   [16:0] ret_V_1_4_fu_3392_p2;
wire  signed [12:0] extLd_fu_3408_p0;
wire  signed [12:0] Yoffset_V_fu_3412_p0;
wire   [0:0] tmp_73_fu_3402_p2;
wire  signed [13:0] Yoffset_V_fu_3412_p1;
wire  signed [13:0] p_3_fu_3416_p3;
wire  signed [16:0] tmp_168_cast_fu_3428_p1;
wire   [16:0] tmp_169_cast_fu_3432_p1;
wire   [16:0] p_4_fu_3442_p2;
wire  signed [17:0] tmp_168_cast1_fu_3424_p1;
wire   [17:0] p_4_cast_fu_3448_p1;
wire   [0:0] tmp_75_fu_3436_p2;
wire   [0:0] tmp_76_fu_3452_p2;
wire  signed [15:0] extLd_fu_3408_p1;
wire   [0:0] tmp_77_fu_3470_p2;
wire   [14:0] tmp_82_fu_3483_p4;
wire   [0:0] icmp1_fu_3493_p2;
wire   [0:0] tmp_179_2_fu_3506_p2;
wire   [13:0] tmp_93_fu_3519_p4;
wire   [0:0] icmp2_fu_3529_p2;
wire   [0:0] tmp_179_4_fu_3543_p2;
wire   [0:0] p_not_fu_3571_p2;
wire   [0:0] tmp_106_fu_3656_p2;
wire   [12:0] block_start_V_fu_3652_p1;
wire   [13:0] lhs_V_1_fu_3667_p1;
wire   [13:0] ret_V_fu_3671_p2;
wire   [14:0] ret_V_cast_fu_3677_p1;
wire   [14:0] tmp_188_cast_fu_3681_p1;
wire   [13:0] ret_V_3_1_fu_3697_p2;
wire   [13:0] ret_V_3_2_fu_3709_p2;
wire   [13:0] ret_V_3_3_fu_3721_p2;
wire   [12:0] ret_V_1_fu_3739_p2;
wire   [9:0] tmp_10_fu_3745_p4;
wire  signed [29:0] tmp_11_fu_3755_p1;
wire   [9:0] newIndex4_fu_3771_p4;
wire   [2:0] tmp_123_fu_4138_p1;
wire   [2:0] arrayNo_trunc1_fu_4142_p2;
wire   [32:0] index_offset_fu_4152_p9;
wire   [0:0] tmp_109_fu_4132_p2;
wire   [15:0] index_offset_fu_4152_p10;
wire   [12:0] tmp_13_fu_4186_p9;
wire   [15:0] tmp_111_fu_4332_p2;
wire   [14:0] tmp_124_fu_4340_p4;
wire   [13:0] tmp_125_fu_4362_p4;
wire   [0:0] tmp_126_fu_4780_p3;
wire   [0:0] tmp_127_fu_4788_p3;
wire   [23:0] tmp_114_fu_4796_p5;
wire  signed [31:0] grp_fu_4814_p0;
wire   [9:0] grp_fu_4814_p1;
wire  signed [31:0] mul_fu_4837_p1;
wire   [64:0] neg_mul_fu_4860_p2;
wire   [23:0] tmp_129_fu_4865_p4;
wire  signed [31:0] tmp_116_fu_4875_p1;
wire  signed [31:0] tmp_117_fu_4879_p1;
wire   [31:0] tmp_118_fu_4882_p3;
wire   [31:0] neg_ti_fu_4889_p2;
wire  signed [25:0] tmp_120_fu_4906_p0;
wire  signed [25:0] tmp_120_fu_4906_p1;
wire  signed [25:0] tmp_119_fu_4920_p0;
wire  signed [9:0] tmp_119_fu_4920_p1;
wire  signed [31:0] tmp_198_cast_fu_4959_p1;
wire   [12:0] out_j_V_fu_4988_p2;
wire   [15:0] weight_index_fu_4983_p2;
wire   [15:0] start_index_in_buffe_fu_5015_p2;
wire   [31:0] grp_fu_5038_p2;
wire   [31:0] mu11_fu_5055_p2;
wire   [31:0] mu20_fu_5066_p2;
wire   [31:0] tmp_95_fu_5070_p2;
wire    ap_CS_fsm_state119;
reg    grp_fu_3338_ap_start;
wire    grp_fu_3338_ap_done;
reg    grp_fu_3344_ap_start;
wire    grp_fu_3344_ap_done;
reg    grp_fu_4814_ce;
reg    grp_fu_5028_ap_start;
wire    grp_fu_5028_ap_done;
reg    grp_fu_5033_ap_start;
wire    grp_fu_5033_ap_done;
reg    grp_fu_5038_ap_start;
wire    grp_fu_5038_ap_done;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [71:0] ap_NS_fsm;
wire    ap_block_pp1_stage0_subdone;
reg    ap_block_pp0;
reg    ap_block_pp1;
reg    ap_predicate_op609_load_state33;
reg    ap_enable_operation_609;
reg    ap_enable_state33_pp1_iter0_stage0;
reg    ap_predicate_op646_load_state34;
reg    ap_enable_operation_646;
reg    ap_enable_state34_pp1_iter0_stage1;
reg    ap_predicate_op660_store_state34;
reg    ap_enable_operation_660;
reg    ap_predicate_op676_store_state34;
reg    ap_enable_operation_676;
reg    ap_predicate_op611_load_state33;
reg    ap_enable_operation_611;
reg    ap_predicate_op647_load_state34;
reg    ap_enable_operation_647;
reg    ap_predicate_op662_store_state34;
reg    ap_enable_operation_662;
reg    ap_predicate_op678_store_state34;
reg    ap_enable_operation_678;
reg    ap_predicate_op613_load_state33;
reg    ap_enable_operation_613;
reg    ap_predicate_op650_load_state34;
reg    ap_enable_operation_650;
reg    ap_predicate_op664_store_state34;
reg    ap_enable_operation_664;
reg    ap_predicate_op680_store_state34;
reg    ap_enable_operation_680;
reg    ap_predicate_op615_load_state33;
reg    ap_enable_operation_615;
reg    ap_predicate_op651_load_state34;
reg    ap_enable_operation_651;
reg    ap_predicate_op666_store_state34;
reg    ap_enable_operation_666;
reg    ap_predicate_op682_store_state34;
reg    ap_enable_operation_682;
reg    ap_predicate_op657_store_state34;
reg    ap_enable_operation_657;
reg    ap_predicate_op640_load_state33;
reg    ap_enable_operation_640;
reg    ap_predicate_op683_load_state34;
reg    ap_enable_operation_683;
reg    ap_predicate_op621_load_state33;
reg    ap_enable_operation_621;
reg    ap_predicate_op658_load_state34;
reg    ap_enable_operation_658;
reg    ap_predicate_op623_load_state33;
reg    ap_enable_operation_623;
reg    ap_predicate_op661_load_state34;
reg    ap_enable_operation_661;
reg    ap_predicate_op632_load_state33;
reg    ap_enable_operation_632;
reg    ap_predicate_op674_load_state34;
reg    ap_enable_operation_674;
reg    ap_predicate_op625_load_state33;
reg    ap_enable_operation_625;
reg    ap_predicate_op663_load_state34;
reg    ap_enable_operation_663;
reg    ap_predicate_op634_load_state33;
reg    ap_enable_operation_634;
reg    ap_predicate_op677_load_state34;
reg    ap_enable_operation_677;
reg    ap_predicate_op627_load_state33;
reg    ap_enable_operation_627;
reg    ap_predicate_op665_load_state34;
reg    ap_enable_operation_665;
reg    ap_predicate_op667_store_state34;
reg    ap_enable_operation_667;
reg    ap_predicate_op684_store_state34;
reg    ap_enable_operation_684;
reg    ap_predicate_op636_load_state33;
reg    ap_enable_operation_636;
reg    ap_predicate_op679_load_state34;
reg    ap_enable_operation_679;
reg    ap_predicate_op638_load_state33;
reg    ap_enable_operation_638;
reg    ap_predicate_op681_load_state34;
reg    ap_enable_operation_681;
reg    ap_predicate_op763_load_state35;
reg    ap_enable_operation_763;
reg    ap_enable_state35_pp1_iter1_stage0;
reg    ap_predicate_op937_load_state36;
reg    ap_enable_operation_937;
reg    ap_enable_state36_pp1_iter1_stage1;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [31:0] tmp_63_fu_2809_p10;
wire   [31:0] tmp_83_fu_3202_p10;
reg    ap_condition_875;
reg    ap_condition_783;
reg    ap_condition_5069;
reg    ap_condition_5073;
reg    ap_condition_5067;
reg    ap_condition_821;

// power-on initialization
initial begin
#0 ap_CS_fsm = 72'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp1_iter16 = 1'b0;
#0 ap_enable_reg_pp1_iter17 = 1'b0;
#0 ap_enable_reg_pp1_iter18 = 1'b0;
#0 ap_enable_reg_pp1_iter19 = 1'b0;
#0 ap_enable_reg_pp1_iter20 = 1'b0;
#0 ap_enable_reg_pp1_iter21 = 1'b0;
#0 ap_enable_reg_pp1_iter22 = 1'b0;
#0 ap_enable_reg_pp1_iter23 = 1'b0;
#0 grp_Inverse_fu_1782_ap_start_reg = 1'b0;
#0 grp_CoreProcessDownArea_fu_1808_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

xFResizeAreaDownSibs #(
    .DataWidth( 24 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
lbuf_in_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in_0_V_address0),
    .ce0(lbuf_in_0_V_ce0),
    .we0(lbuf_in_0_V_we0),
    .d0(lbuf_in_1_V_q0),
    .q0(lbuf_in_0_V_q0)
);

xFResizeAreaDownSjbC #(
    .DataWidth( 24 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
lbuf_in_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in_1_V_address0),
    .ce0(lbuf_in_1_V_ce0),
    .q0(lbuf_in_1_V_q0),
    .address1(lbuf_in_1_V_address1),
    .ce1(lbuf_in_1_V_ce1),
    .we1(lbuf_in_1_V_we1),
    .d1(lbuf_in_2_V_q0)
);

xFResizeAreaDownSjbC #(
    .DataWidth( 24 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
lbuf_in_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in_2_V_address0),
    .ce0(lbuf_in_2_V_ce0),
    .q0(lbuf_in_2_V_q0),
    .address1(lbuf_in_2_V_address1),
    .ce1(lbuf_in_2_V_ce1),
    .we1(lbuf_in_2_V_we1),
    .d1(lbuf_in_3_V_q0)
);

xFResizeAreaDownSjbC #(
    .DataWidth( 24 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
lbuf_in_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in_3_V_address0),
    .ce0(lbuf_in_3_V_ce0),
    .q0(lbuf_in_3_V_q0),
    .address1(lbuf_in_3_V_address1),
    .ce1(lbuf_in_3_V_ce1),
    .we1(lbuf_in_3_V_we1),
    .d1(lbuf_in_4_V_q0)
);

xFResizeAreaDownSmb6 #(
    .DataWidth( 24 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
lbuf_in_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in_4_V_address0),
    .ce0(lbuf_in_4_V_ce0),
    .q0(lbuf_in_4_V_q0),
    .address1(lbuf_in_4_V_address1),
    .ce1(lbuf_in_4_V_ce1),
    .we1(lbuf_in_4_V_we1),
    .d1(lbuf_in_4_V_d1),
    .q1(lbuf_in_4_V_q1)
);

xFResizeAreaDownSibs #(
    .DataWidth( 24 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
lbuf_in_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in_5_V_address0),
    .ce0(lbuf_in_5_V_ce0),
    .we0(lbuf_in_5_V_we0),
    .d0(stream_in_V_V_dout),
    .q0(lbuf_in_5_V_q0)
);

xFResizeAreaDownSocq #(
    .DataWidth( 16 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
Hweight_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hweight_0_address0),
    .ce0(Hweight_0_ce0),
    .we0(Hweight_0_we0),
    .d0(Hweight_0_d0),
    .q0(Hweight_0_q0)
);

xFResizeAreaDownSocq #(
    .DataWidth( 16 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
Hweight_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hweight_1_address0),
    .ce0(Hweight_1_ce0),
    .we0(Hweight_1_we0),
    .d0(Hweight_1_d0),
    .q0(Hweight_1_q0)
);

xFResizeAreaDownSocq #(
    .DataWidth( 16 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
Hweight_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hweight_2_address0),
    .ce0(Hweight_2_ce0),
    .we0(Hweight_2_we0),
    .d0(Hweight_2_d0),
    .q0(Hweight_2_q0)
);

xFResizeAreaDownSocq #(
    .DataWidth( 16 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
Hweight_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hweight_3_address0),
    .ce0(Hweight_3_ce0),
    .we0(Hweight_3_we0),
    .d0(Hweight_3_d0),
    .q0(Hweight_3_q0)
);

xFResizeAreaDownSocq #(
    .DataWidth( 16 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
Hweight_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hweight_4_address0),
    .ce0(Hweight_4_ce0),
    .we0(Hweight_4_we0),
    .d0(Hweight_4_d0),
    .q0(Hweight_4_q0)
);

xFResizeAreaDownStde #(
    .DataWidth( 16 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
Vweight_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Vweight_address0),
    .ce0(Vweight_ce0),
    .we0(Vweight_we0),
    .d0(Vweight_d0),
    .q0(Vweight_q0),
    .address1(Vweight_address1),
    .ce1(Vweight_ce1),
    .q1(Vweight_q1)
);

xFResizeAreaDownSudo #(
    .DataWidth( 14 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
Hstart_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hstart_address0),
    .ce0(Hstart_ce0),
    .we0(Hstart_we0),
    .d0(Hstart_d0),
    .q0(Hstart_q0)
);

xFResizeAreaDownSvdy #(
    .DataWidth( 13 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
Vstart_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Vstart_address0),
    .ce0(Vstart_ce0),
    .we0(Vstart_we0),
    .d0(Vstart_d0),
    .q0(Vstart_q0)
);

xFResizeAreaDownSwdI #(
    .DataWidth( 16 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
Hreq_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_0_address0),
    .ce0(Hreq_0_ce0),
    .we0(Hreq_0_we0),
    .d0(count_3_reg_1420),
    .q0(Hreq_0_q0),
    .address1(Hreq_0_address1),
    .ce1(Hreq_0_ce1),
    .q1(Hreq_0_q1)
);

xFResizeAreaDownSwdI #(
    .DataWidth( 16 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
Hreq_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_1_address0),
    .ce0(Hreq_1_ce0),
    .we0(Hreq_1_we0),
    .d0(count_3_reg_1420),
    .q0(Hreq_1_q0),
    .address1(Hreq_1_address1),
    .ce1(Hreq_1_ce1),
    .q1(Hreq_1_q1)
);

xFResizeAreaDownSwdI #(
    .DataWidth( 16 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
Hreq_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_2_address0),
    .ce0(Hreq_2_ce0),
    .we0(Hreq_2_we0),
    .d0(count_3_reg_1420),
    .q0(Hreq_2_q0),
    .address1(Hreq_2_address1),
    .ce1(Hreq_2_ce1),
    .q1(Hreq_2_q1)
);

xFResizeAreaDownSwdI #(
    .DataWidth( 16 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
Hreq_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_3_address0),
    .ce0(Hreq_3_ce0),
    .we0(Hreq_3_we0),
    .d0(count_3_reg_1420),
    .q0(Hreq_3_q0),
    .address1(Hreq_3_address1),
    .ce1(Hreq_3_ce1),
    .q1(Hreq_3_q1)
);

xFResizeAreaDownSwdI #(
    .DataWidth( 16 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
Hreq_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_4_address0),
    .ce0(Hreq_4_ce0),
    .we0(Hreq_4_we0),
    .d0(count_3_reg_1420),
    .q0(Hreq_4_q0),
    .address1(Hreq_4_address1),
    .ce1(Hreq_4_ce1),
    .q1(Hreq_4_q1)
);

xFResizeAreaDownSwdI #(
    .DataWidth( 16 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
Hreq_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_5_address0),
    .ce0(Hreq_5_ce0),
    .we0(Hreq_5_we0),
    .d0(count_3_reg_1420),
    .q0(Hreq_5_q0),
    .address1(Hreq_5_address1),
    .ce1(Hreq_5_ce1),
    .q1(Hreq_5_q1)
);

xFResizeAreaDownSwdI #(
    .DataWidth( 16 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
Hreq_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_6_address0),
    .ce0(Hreq_6_ce0),
    .we0(Hreq_6_we0),
    .d0(count_3_reg_1420),
    .q0(Hreq_6_q0),
    .address1(Hreq_6_address1),
    .ce1(Hreq_6_ce1),
    .q1(Hreq_6_q1)
);

xFResizeAreaDownSwdI #(
    .DataWidth( 16 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
Hreq_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hreq_7_address0),
    .ce0(Hreq_7_ce0),
    .we0(Hreq_7_we0),
    .d0(count_3_reg_1420),
    .q0(Hreq_7_q0),
    .address1(Hreq_7_address1),
    .ce1(Hreq_7_ce1),
    .q1(Hreq_7_q1)
);

xFResizeAreaDownSEe0 #(
    .DataWidth( 16 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
Vreq_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Vreq_address0),
    .ce0(Vreq_ce0),
    .we0(Vreq_we0),
    .d0(count_6_reg_1538),
    .q0(Vreq_q0)
);

Inverse grp_Inverse_fu_1782(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Inverse_fu_1782_ap_start),
    .ap_done(grp_Inverse_fu_1782_ap_done),
    .ap_idle(grp_Inverse_fu_1782_ap_idle),
    .ap_ready(grp_Inverse_fu_1782_ap_ready),
    .x(grp_Inverse_fu_1782_x),
    .N_read(grp_Inverse_fu_1782_N_read),
    .ap_return_0(grp_Inverse_fu_1782_ap_return_0),
    .ap_return_1(grp_Inverse_fu_1782_ap_return_1)
);

CoreProcessDownArea grp_CoreProcessDownArea_fu_1808(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CoreProcessDownArea_fu_1808_ap_start),
    .ap_done(grp_CoreProcessDownArea_fu_1808_ap_done),
    .ap_idle(grp_CoreProcessDownArea_fu_1808_ap_idle),
    .ap_ready(grp_CoreProcessDownArea_fu_1808_ap_ready),
    .ap_ce(grp_CoreProcessDownArea_fu_1808_ap_ce),
    .data0_0_V_read(data0_V_reg_6588),
    .data0_1_V_read(data0_V_1_reg_6618),
    .data0_2_V_read(data0_V_2_reg_6648),
    .data0_3_V_read(data0_V_3_reg_6678),
    .data0_4_V_read(data0_V_4_reg_6708),
    .data1_0_V_read(data1_V_reg_6583),
    .data1_1_V_read(data1_V_1_reg_6613),
    .data1_2_V_read(data1_V_2_reg_6643),
    .data1_3_V_read(data1_V_3_reg_6673),
    .data1_4_V_read(data1_V_4_reg_6703),
    .data2_0_V_read(data2_V_reg_6578),
    .data2_1_V_read(data2_V_1_reg_6608),
    .data2_2_V_read(data2_V_2_reg_6638),
    .data2_3_V_read(data2_V_3_reg_6668),
    .data2_4_V_read(data2_V_4_reg_6698),
    .data3_0_V_read(data3_V_reg_6573),
    .data3_1_V_read(data3_V_1_reg_6603),
    .data3_2_V_read(data3_V_2_reg_6633),
    .data3_3_V_read(data3_V_3_reg_6663),
    .data3_4_V_read(data3_V_4_reg_6693),
    .data4_0_V_read(data4_V_reg_6568),
    .data4_1_V_read(data4_V_1_reg_6598),
    .data4_2_V_read(data4_V_2_reg_6628),
    .data4_3_V_read(data4_V_3_reg_6658),
    .data4_4_V_read(data4_V_4_reg_6688),
    .Wx_0_read(Wx_0_reg_6593),
    .Wx_1_read(Wx_1_reg_6623),
    .Wx_2_read(Wx_2_reg_6653),
    .Wx_3_read(Wx_3_reg_6683),
    .Wx_4_read(Wx_4_reg_6713),
    .Wy_0_read(Wy_0_reg_6050),
    .Wy_1_read(Wy_1_reg_6055),
    .Wy_2_read(Wy_2_reg_6060),
    .Wy_3_read(Wy_3_reg_6065),
    .Wy_4_read(Wy_4_reg_6070),
    .ap_return(grp_CoreProcessDownArea_fu_1808_ap_return)
);

xfExtractPixels grp_xfExtractPixels_fu_1849(
    .ap_ready(grp_xfExtractPixels_fu_1849_ap_ready),
    .tmp_buf_0_V_read(grp_xfExtractPixels_fu_1849_tmp_buf_0_V_read),
    .tmp_buf_1_V_read(grp_xfExtractPixels_fu_1849_tmp_buf_1_V_read),
    .tmp_buf_2_V_read(grp_xfExtractPixels_fu_1849_tmp_buf_2_V_read),
    .tmp_buf_3_V_read(grp_xfExtractPixels_fu_1849_tmp_buf_3_V_read),
    .tmp_buf_4_V_read(grp_xfExtractPixels_fu_1849_tmp_buf_4_V_read),
    .val1_V_read(grp_xfExtractPixels_fu_1849_val1_V_read),
    .pos_r(grp_xfExtractPixels_fu_1849_pos_r),
    .ap_return_0(grp_xfExtractPixels_fu_1849_ap_return_0),
    .ap_return_1(grp_xfExtractPixels_fu_1849_ap_return_1),
    .ap_return_2(grp_xfExtractPixels_fu_1849_ap_return_2),
    .ap_return_3(grp_xfExtractPixels_fu_1849_ap_return_3),
    .ap_return_4(grp_xfExtractPixels_fu_1849_ap_return_4)
);

xfExtractPixels grp_xfExtractPixels_fu_1861(
    .ap_ready(grp_xfExtractPixels_fu_1861_ap_ready),
    .tmp_buf_0_V_read(grp_xfExtractPixels_fu_1861_tmp_buf_0_V_read),
    .tmp_buf_1_V_read(grp_xfExtractPixels_fu_1861_tmp_buf_1_V_read),
    .tmp_buf_2_V_read(grp_xfExtractPixels_fu_1861_tmp_buf_2_V_read),
    .tmp_buf_3_V_read(grp_xfExtractPixels_fu_1861_tmp_buf_3_V_read),
    .tmp_buf_4_V_read(grp_xfExtractPixels_fu_1861_tmp_buf_4_V_read),
    .val1_V_read(grp_xfExtractPixels_fu_1861_val1_V_read),
    .pos_r(grp_xfExtractPixels_fu_1861_pos_r),
    .ap_return_0(grp_xfExtractPixels_fu_1861_ap_return_0),
    .ap_return_1(grp_xfExtractPixels_fu_1861_ap_return_1),
    .ap_return_2(grp_xfExtractPixels_fu_1861_ap_return_2),
    .ap_return_3(grp_xfExtractPixels_fu_1861_ap_return_3),
    .ap_return_4(grp_xfExtractPixels_fu_1861_ap_return_4)
);

xfExtractPixels grp_xfExtractPixels_fu_1873(
    .ap_ready(grp_xfExtractPixels_fu_1873_ap_ready),
    .tmp_buf_0_V_read(grp_xfExtractPixels_fu_1873_tmp_buf_0_V_read),
    .tmp_buf_1_V_read(grp_xfExtractPixels_fu_1873_tmp_buf_1_V_read),
    .tmp_buf_2_V_read(grp_xfExtractPixels_fu_1873_tmp_buf_2_V_read),
    .tmp_buf_3_V_read(grp_xfExtractPixels_fu_1873_tmp_buf_3_V_read),
    .tmp_buf_4_V_read(grp_xfExtractPixels_fu_1873_tmp_buf_4_V_read),
    .val1_V_read(grp_xfExtractPixels_fu_1873_val1_V_read),
    .pos_r(grp_xfExtractPixels_fu_1873_pos_r),
    .ap_return_0(grp_xfExtractPixels_fu_1873_ap_return_0),
    .ap_return_1(grp_xfExtractPixels_fu_1873_ap_return_1),
    .ap_return_2(grp_xfExtractPixels_fu_1873_ap_return_2),
    .ap_return_3(grp_xfExtractPixels_fu_1873_ap_return_3),
    .ap_return_4(grp_xfExtractPixels_fu_1873_ap_return_4)
);

xfExtractPixels grp_xfExtractPixels_fu_1885(
    .ap_ready(grp_xfExtractPixels_fu_1885_ap_ready),
    .tmp_buf_0_V_read(grp_xfExtractPixels_fu_1885_tmp_buf_0_V_read),
    .tmp_buf_1_V_read(grp_xfExtractPixels_fu_1885_tmp_buf_1_V_read),
    .tmp_buf_2_V_read(grp_xfExtractPixels_fu_1885_tmp_buf_2_V_read),
    .tmp_buf_3_V_read(grp_xfExtractPixels_fu_1885_tmp_buf_3_V_read),
    .tmp_buf_4_V_read(grp_xfExtractPixels_fu_1885_tmp_buf_4_V_read),
    .val1_V_read(grp_xfExtractPixels_fu_1885_val1_V_read),
    .pos_r(grp_xfExtractPixels_fu_1885_pos_r),
    .ap_return_0(grp_xfExtractPixels_fu_1885_ap_return_0),
    .ap_return_1(grp_xfExtractPixels_fu_1885_ap_return_1),
    .ap_return_2(grp_xfExtractPixels_fu_1885_ap_return_2),
    .ap_return_3(grp_xfExtractPixels_fu_1885_ap_return_3),
    .ap_return_4(grp_xfExtractPixels_fu_1885_ap_return_4)
);

xfExtractPixels grp_xfExtractPixels_fu_1897(
    .ap_ready(grp_xfExtractPixels_fu_1897_ap_ready),
    .tmp_buf_0_V_read(grp_xfExtractPixels_fu_1897_tmp_buf_0_V_read),
    .tmp_buf_1_V_read(grp_xfExtractPixels_fu_1897_tmp_buf_1_V_read),
    .tmp_buf_2_V_read(grp_xfExtractPixels_fu_1897_tmp_buf_2_V_read),
    .tmp_buf_3_V_read(grp_xfExtractPixels_fu_1897_tmp_buf_3_V_read),
    .tmp_buf_4_V_read(grp_xfExtractPixels_fu_1897_tmp_buf_4_V_read),
    .val1_V_read(grp_xfExtractPixels_fu_1897_val1_V_read),
    .pos_r(grp_xfExtractPixels_fu_1897_pos_r),
    .ap_return_0(grp_xfExtractPixels_fu_1897_ap_return_0),
    .ap_return_1(grp_xfExtractPixels_fu_1897_ap_return_1),
    .ap_return_2(grp_xfExtractPixels_fu_1897_ap_return_2),
    .ap_return_3(grp_xfExtractPixels_fu_1897_ap_return_3),
    .ap_return_4(grp_xfExtractPixels_fu_1897_ap_return_4)
);

xfExtractPixels grp_xfExtractPixels_fu_1909(
    .ap_ready(grp_xfExtractPixels_fu_1909_ap_ready),
    .tmp_buf_0_V_read(grp_xfExtractPixels_fu_1849_ap_return_0),
    .tmp_buf_1_V_read(grp_xfExtractPixels_fu_1849_ap_return_1),
    .tmp_buf_2_V_read(grp_xfExtractPixels_fu_1849_ap_return_2),
    .tmp_buf_3_V_read(grp_xfExtractPixels_fu_1849_ap_return_3),
    .tmp_buf_4_V_read(grp_xfExtractPixels_fu_1849_ap_return_4),
    .val1_V_read(grp_xfExtractPixels_fu_1909_val1_V_read),
    .pos_r(grp_xfExtractPixels_fu_1909_pos_r),
    .ap_return_0(grp_xfExtractPixels_fu_1909_ap_return_0),
    .ap_return_1(grp_xfExtractPixels_fu_1909_ap_return_1),
    .ap_return_2(grp_xfExtractPixels_fu_1909_ap_return_2),
    .ap_return_3(grp_xfExtractPixels_fu_1909_ap_return_3),
    .ap_return_4(grp_xfExtractPixels_fu_1909_ap_return_4)
);

xfExtractPixels grp_xfExtractPixels_fu_1921(
    .ap_ready(grp_xfExtractPixels_fu_1921_ap_ready),
    .tmp_buf_0_V_read(grp_xfExtractPixels_fu_1861_ap_return_0),
    .tmp_buf_1_V_read(grp_xfExtractPixels_fu_1861_ap_return_1),
    .tmp_buf_2_V_read(grp_xfExtractPixels_fu_1861_ap_return_2),
    .tmp_buf_3_V_read(grp_xfExtractPixels_fu_1861_ap_return_3),
    .tmp_buf_4_V_read(grp_xfExtractPixels_fu_1861_ap_return_4),
    .val1_V_read(grp_xfExtractPixels_fu_1921_val1_V_read),
    .pos_r(grp_xfExtractPixels_fu_1921_pos_r),
    .ap_return_0(grp_xfExtractPixels_fu_1921_ap_return_0),
    .ap_return_1(grp_xfExtractPixels_fu_1921_ap_return_1),
    .ap_return_2(grp_xfExtractPixels_fu_1921_ap_return_2),
    .ap_return_3(grp_xfExtractPixels_fu_1921_ap_return_3),
    .ap_return_4(grp_xfExtractPixels_fu_1921_ap_return_4)
);

xfExtractPixels grp_xfExtractPixels_fu_1933(
    .ap_ready(grp_xfExtractPixels_fu_1933_ap_ready),
    .tmp_buf_0_V_read(grp_xfExtractPixels_fu_1873_ap_return_0),
    .tmp_buf_1_V_read(grp_xfExtractPixels_fu_1873_ap_return_1),
    .tmp_buf_2_V_read(grp_xfExtractPixels_fu_1873_ap_return_2),
    .tmp_buf_3_V_read(grp_xfExtractPixels_fu_1873_ap_return_3),
    .tmp_buf_4_V_read(grp_xfExtractPixels_fu_1873_ap_return_4),
    .val1_V_read(grp_xfExtractPixels_fu_1933_val1_V_read),
    .pos_r(grp_xfExtractPixels_fu_1933_pos_r),
    .ap_return_0(grp_xfExtractPixels_fu_1933_ap_return_0),
    .ap_return_1(grp_xfExtractPixels_fu_1933_ap_return_1),
    .ap_return_2(grp_xfExtractPixels_fu_1933_ap_return_2),
    .ap_return_3(grp_xfExtractPixels_fu_1933_ap_return_3),
    .ap_return_4(grp_xfExtractPixels_fu_1933_ap_return_4)
);

xfExtractPixels grp_xfExtractPixels_fu_1945(
    .ap_ready(grp_xfExtractPixels_fu_1945_ap_ready),
    .tmp_buf_0_V_read(grp_xfExtractPixels_fu_1885_ap_return_0),
    .tmp_buf_1_V_read(grp_xfExtractPixels_fu_1885_ap_return_1),
    .tmp_buf_2_V_read(grp_xfExtractPixels_fu_1885_ap_return_2),
    .tmp_buf_3_V_read(grp_xfExtractPixels_fu_1885_ap_return_3),
    .tmp_buf_4_V_read(grp_xfExtractPixels_fu_1885_ap_return_4),
    .val1_V_read(grp_xfExtractPixels_fu_1945_val1_V_read),
    .pos_r(grp_xfExtractPixels_fu_1945_pos_r),
    .ap_return_0(grp_xfExtractPixels_fu_1945_ap_return_0),
    .ap_return_1(grp_xfExtractPixels_fu_1945_ap_return_1),
    .ap_return_2(grp_xfExtractPixels_fu_1945_ap_return_2),
    .ap_return_3(grp_xfExtractPixels_fu_1945_ap_return_3),
    .ap_return_4(grp_xfExtractPixels_fu_1945_ap_return_4)
);

xfExtractPixels grp_xfExtractPixels_fu_1957(
    .ap_ready(grp_xfExtractPixels_fu_1957_ap_ready),
    .tmp_buf_0_V_read(grp_xfExtractPixels_fu_1897_ap_return_0),
    .tmp_buf_1_V_read(grp_xfExtractPixels_fu_1897_ap_return_1),
    .tmp_buf_2_V_read(grp_xfExtractPixels_fu_1897_ap_return_2),
    .tmp_buf_3_V_read(grp_xfExtractPixels_fu_1897_ap_return_3),
    .tmp_buf_4_V_read(grp_xfExtractPixels_fu_1897_ap_return_4),
    .val1_V_read(grp_xfExtractPixels_fu_1957_val1_V_read),
    .pos_r(grp_xfExtractPixels_fu_1957_pos_r),
    .ap_return_0(grp_xfExtractPixels_fu_1957_ap_return_0),
    .ap_return_1(grp_xfExtractPixels_fu_1957_ap_return_1),
    .ap_return_2(grp_xfExtractPixels_fu_1957_ap_return_2),
    .ap_return_3(grp_xfExtractPixels_fu_1957_ap_return_3),
    .ap_return_4(grp_xfExtractPixels_fu_1957_ap_return_4)
);

xfExtractPixels grp_xfExtractPixels_fu_1969(
    .ap_ready(grp_xfExtractPixels_fu_1969_ap_ready),
    .tmp_buf_0_V_read(grp_xfExtractPixels_fu_1909_ap_return_0),
    .tmp_buf_1_V_read(grp_xfExtractPixels_fu_1909_ap_return_1),
    .tmp_buf_2_V_read(grp_xfExtractPixels_fu_1909_ap_return_2),
    .tmp_buf_3_V_read(grp_xfExtractPixels_fu_1909_ap_return_3),
    .tmp_buf_4_V_read(grp_xfExtractPixels_fu_1909_ap_return_4),
    .val1_V_read(grp_xfExtractPixels_fu_1969_val1_V_read),
    .pos_r(grp_xfExtractPixels_fu_1969_pos_r),
    .ap_return_0(grp_xfExtractPixels_fu_1969_ap_return_0),
    .ap_return_1(grp_xfExtractPixels_fu_1969_ap_return_1),
    .ap_return_2(grp_xfExtractPixels_fu_1969_ap_return_2),
    .ap_return_3(grp_xfExtractPixels_fu_1969_ap_return_3),
    .ap_return_4(grp_xfExtractPixels_fu_1969_ap_return_4)
);

xfExtractPixels grp_xfExtractPixels_fu_1981(
    .ap_ready(grp_xfExtractPixels_fu_1981_ap_ready),
    .tmp_buf_0_V_read(grp_xfExtractPixels_fu_1921_ap_return_0),
    .tmp_buf_1_V_read(grp_xfExtractPixels_fu_1921_ap_return_1),
    .tmp_buf_2_V_read(grp_xfExtractPixels_fu_1921_ap_return_2),
    .tmp_buf_3_V_read(grp_xfExtractPixels_fu_1921_ap_return_3),
    .tmp_buf_4_V_read(grp_xfExtractPixels_fu_1921_ap_return_4),
    .val1_V_read(grp_xfExtractPixels_fu_1981_val1_V_read),
    .pos_r(grp_xfExtractPixels_fu_1981_pos_r),
    .ap_return_0(grp_xfExtractPixels_fu_1981_ap_return_0),
    .ap_return_1(grp_xfExtractPixels_fu_1981_ap_return_1),
    .ap_return_2(grp_xfExtractPixels_fu_1981_ap_return_2),
    .ap_return_3(grp_xfExtractPixels_fu_1981_ap_return_3),
    .ap_return_4(grp_xfExtractPixels_fu_1981_ap_return_4)
);

xfExtractPixels call_ret14_xfExtractPixels_fu_1993(
    .ap_ready(call_ret14_xfExtractPixels_fu_1993_ap_ready),
    .tmp_buf_0_V_read(grp_xfExtractPixels_fu_1933_ap_return_0),
    .tmp_buf_1_V_read(grp_xfExtractPixels_fu_1933_ap_return_1),
    .tmp_buf_2_V_read(grp_xfExtractPixels_fu_1933_ap_return_2),
    .tmp_buf_3_V_read(grp_xfExtractPixels_fu_1933_ap_return_3),
    .tmp_buf_4_V_read(grp_xfExtractPixels_fu_1933_ap_return_4),
    .val1_V_read(call_ret14_xfExtractPixels_fu_1993_val1_V_read),
    .pos_r(4'd2),
    .ap_return_0(call_ret14_xfExtractPixels_fu_1993_ap_return_0),
    .ap_return_1(call_ret14_xfExtractPixels_fu_1993_ap_return_1),
    .ap_return_2(call_ret14_xfExtractPixels_fu_1993_ap_return_2),
    .ap_return_3(call_ret14_xfExtractPixels_fu_1993_ap_return_3),
    .ap_return_4(call_ret14_xfExtractPixels_fu_1993_ap_return_4)
);

resize_accel_sdivFfa #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resize_accel_sdivFfa_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_3338_ap_start),
    .done(grp_fu_3338_ap_done),
    .din0(m2_fu_392),
    .din1(m0_fu_384),
    .ce(1'b1),
    .dout(grp_fu_3338_p2)
);

resize_accel_sdivFfa #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resize_accel_sdivFfa_U152(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_3344_ap_start),
    .done(grp_fu_3344_ap_done),
    .din0(m1_fu_388),
    .din1(m0_fu_384),
    .ce(1'b1),
    .dout(grp_fu_3344_p2)
);

resize_accel_mux_Gfk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 33 ),
    .dout_WIDTH( 16 ))
resize_accel_mux_Gfk_U153(
    .din0(Hreq_0_q0),
    .din1(Hreq_1_q0),
    .din2(Hreq_2_q0),
    .din3(Hreq_3_q0),
    .din4(Hreq_4_q0),
    .din5(Hreq_5_q0),
    .din6(Hreq_6_q0),
    .din7(Hreq_7_q0),
    .din8(index_offset_fu_4152_p9),
    .dout(index_offset_fu_4152_p10)
);

resize_accel_mux_Hfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
resize_accel_mux_Hfu_U154(
    .din0(Hreq_0_q1),
    .din1(Hreq_1_q1),
    .din2(Hreq_2_q1),
    .din3(Hreq_3_q1),
    .din4(Hreq_4_q1),
    .din5(Hreq_5_q1),
    .din6(Hreq_6_q1),
    .din7(Hreq_7_q1),
    .din8(tmp_13_fu_4186_p9),
    .dout(tmp_13_fu_4186_p10)
);

resize_accel_sremIfE #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 32 ))
resize_accel_sremIfE_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4814_p0),
    .din1(grp_fu_4814_p1),
    .ce(grp_fu_4814_ce),
    .dout(grp_fu_4814_p2)
);

resize_accel_sdivFfa #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resize_accel_sdivFfa_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_5028_ap_start),
    .done(grp_fu_5028_ap_done),
    .din0(m4_fu_400),
    .din1(m0_load_reg_5959),
    .ce(1'b1),
    .dout(grp_fu_5028_p2)
);

resize_accel_sdivFfa #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resize_accel_sdivFfa_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_5033_ap_start),
    .done(grp_fu_5033_ap_done),
    .din0(m5_fu_404),
    .din1(m0_load_reg_5959),
    .ce(1'b1),
    .dout(grp_fu_5033_p2)
);

resize_accel_sdivFfa #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resize_accel_sdivFfa_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_5038_ap_start),
    .done(grp_fu_5038_ap_done),
    .din0(m3_fu_396),
    .din1(m0_load_reg_5959),
    .ce(1'b1),
    .dout(grp_fu_5038_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state26) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state26);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond_reg_6075 == 1'd1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter18 <= ap_enable_reg_pp1_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter19 <= ap_enable_reg_pp1_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            if ((1'b1 == ap_condition_pp1_exit_iter1_state35)) begin
                ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter20 <= ap_enable_reg_pp1_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter21 <= ap_enable_reg_pp1_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter22 <= ap_enable_reg_pp1_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter23 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter23 <= ap_enable_reg_pp1_iter22;
        end else if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_enable_reg_pp1_iter23 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state119)) begin
            ap_return_0_preg <= xc_out_write_assign_reg_1749;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state119)) begin
            ap_return_1_preg <= yc_out_write_assign_reg_1738;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state119)) begin
            ap_return_2_preg <= anglexcomp_write_ass_reg_1771;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_3_preg[1] <= 1'b0;
        ap_return_3_preg[2] <= 1'b0;
        ap_return_3_preg[3] <= 1'b0;
        ap_return_3_preg[4] <= 1'b0;
        ap_return_3_preg[5] <= 1'b0;
        ap_return_3_preg[6] <= 1'b0;
        ap_return_3_preg[7] <= 1'b0;
        ap_return_3_preg[8] <= 1'b0;
        ap_return_3_preg[9] <= 1'b0;
        ap_return_3_preg[10] <= 1'b0;
        ap_return_3_preg[11] <= 1'b0;
        ap_return_3_preg[12] <= 1'b0;
        ap_return_3_preg[13] <= 1'b0;
        ap_return_3_preg[14] <= 1'b0;
        ap_return_3_preg[15] <= 1'b0;
        ap_return_3_preg[16] <= 1'b0;
        ap_return_3_preg[17] <= 1'b0;
        ap_return_3_preg[18] <= 1'b0;
        ap_return_3_preg[19] <= 1'b0;
        ap_return_3_preg[20] <= 1'b0;
        ap_return_3_preg[21] <= 1'b0;
        ap_return_3_preg[22] <= 1'b0;
        ap_return_3_preg[23] <= 1'b0;
        ap_return_3_preg[24] <= 1'b0;
        ap_return_3_preg[25] <= 1'b0;
        ap_return_3_preg[26] <= 1'b0;
        ap_return_3_preg[27] <= 1'b0;
        ap_return_3_preg[28] <= 1'b0;
        ap_return_3_preg[29] <= 1'b0;
        ap_return_3_preg[30] <= 1'b0;
        ap_return_3_preg[31] <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state119)) begin
                        ap_return_3_preg[31 : 1] <= angleycomp_write_ass_reg_1760[31 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CoreProcessDownArea_fu_1808_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_op1123_call_state38_state37 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
            grp_CoreProcessDownArea_fu_1808_ap_start_reg <= 1'b1;
        end else if ((grp_CoreProcessDownArea_fu_1808_ap_ready == 1'b1)) begin
            grp_CoreProcessDownArea_fu_1808_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Inverse_fu_1782_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state3))) begin
            grp_Inverse_fu_1782_ap_start_reg <= 1'b1;
        end else if ((grp_Inverse_fu_1782_ap_ready == 1'b1)) begin
            grp_Inverse_fu_1782_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        N_1_reg_1439 <= N_3_reg_5376;
    end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_2458_p2 == 1'd1))) begin
        N_1_reg_1439 <= N_reg_1333;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (exitcond1_fu_3309_p2 == 1'd1) & (tmp_71_fu_3332_p2 == 1'd0))) begin
        anglexcomp_write_ass_reg_1771 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        anglexcomp_write_ass_reg_1771 <= tmp_96_fu_5075_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (exitcond1_fu_3309_p2 == 1'd1) & (tmp_71_fu_3332_p2 == 1'd0))) begin
                angleycomp_write_ass_reg_1760[1] <= 1'b0;
        angleycomp_write_ass_reg_1760[2] <= 1'b0;
        angleycomp_write_ass_reg_1760[3] <= 1'b0;
        angleycomp_write_ass_reg_1760[4] <= 1'b0;
        angleycomp_write_ass_reg_1760[5] <= 1'b0;
        angleycomp_write_ass_reg_1760[6] <= 1'b0;
        angleycomp_write_ass_reg_1760[7] <= 1'b0;
        angleycomp_write_ass_reg_1760[8] <= 1'b0;
        angleycomp_write_ass_reg_1760[9] <= 1'b0;
        angleycomp_write_ass_reg_1760[10] <= 1'b0;
        angleycomp_write_ass_reg_1760[11] <= 1'b0;
        angleycomp_write_ass_reg_1760[12] <= 1'b0;
        angleycomp_write_ass_reg_1760[13] <= 1'b0;
        angleycomp_write_ass_reg_1760[14] <= 1'b0;
        angleycomp_write_ass_reg_1760[15] <= 1'b0;
        angleycomp_write_ass_reg_1760[16] <= 1'b0;
        angleycomp_write_ass_reg_1760[17] <= 1'b0;
        angleycomp_write_ass_reg_1760[18] <= 1'b0;
        angleycomp_write_ass_reg_1760[19] <= 1'b0;
        angleycomp_write_ass_reg_1760[20] <= 1'b0;
        angleycomp_write_ass_reg_1760[21] <= 1'b0;
        angleycomp_write_ass_reg_1760[22] <= 1'b0;
        angleycomp_write_ass_reg_1760[23] <= 1'b0;
        angleycomp_write_ass_reg_1760[24] <= 1'b0;
        angleycomp_write_ass_reg_1760[25] <= 1'b0;
        angleycomp_write_ass_reg_1760[26] <= 1'b0;
        angleycomp_write_ass_reg_1760[27] <= 1'b0;
        angleycomp_write_ass_reg_1760[28] <= 1'b0;
        angleycomp_write_ass_reg_1760[29] <= 1'b0;
        angleycomp_write_ass_reg_1760[30] <= 1'b0;
        angleycomp_write_ass_reg_1760[31] <= 1'b0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
                angleycomp_write_ass_reg_1760[31 : 1] <= tmp_110_fu_5060_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (grp_fu_2030_p2 == 1'd0) & (not_s_reg_6045 == 1'd0) & (exitcond_reg_6075 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_D0_4_V_reg_1700 <= buf_read_area_win_V_s_fu_3610_p3;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_D0_4_V_reg_1700 <= buf_read_area_win_0_4_fu_3844_p3;
    end else if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter1_D0_4_V_reg_1700 <= ap_phi_reg_pp1_iter0_D0_4_V_reg_1700;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (grp_fu_2030_p2 == 1'd0) & (not_s_reg_6045 == 1'd0) & (exitcond_reg_6075 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_D1_4_V_reg_1689 <= buf_read_area_win_1_3_fu_3618_p3;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_D1_4_V_reg_1689 <= buf_read_area_win_1_4_fu_3851_p3;
    end else if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter1_D1_4_V_reg_1689 <= ap_phi_reg_pp1_iter0_D1_4_V_reg_1689;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (grp_fu_2030_p2 == 1'd0) & (not_s_reg_6045 == 1'd0) & (exitcond_reg_6075 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_D2_4_V_reg_1678 <= buf_read_area_win_V_1_fu_3626_p3;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_D2_4_V_reg_1678 <= buf_read_area_win_2_4_fu_3858_p3;
    end else if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter1_D2_4_V_reg_1678 <= ap_phi_reg_pp1_iter0_D2_4_V_reg_1678;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (grp_fu_2030_p2 == 1'd0) & (not_s_reg_6045 == 1'd0) & (exitcond_reg_6075 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_D3_4_V_reg_1667 <= buf_read_area_win_3_3_fu_3634_p3;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_D3_4_V_reg_1667 <= buf_read_area_win_3_4_fu_3865_p3;
    end else if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter1_D3_4_V_reg_1667 <= ap_phi_reg_pp1_iter0_D3_4_V_reg_1667;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (grp_fu_2030_p2 == 1'd0) & (not_s_reg_6045 == 1'd0) & (exitcond_reg_6075 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_buf_read_area_win_4_7_reg_1711 <= 24'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0))) begin
        ap_phi_reg_pp1_iter1_buf_read_area_win_4_7_reg_1711 <= storemerge_fu_3872_p3;
    end else if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter1_buf_read_area_win_4_7_reg_1711 <= ap_phi_reg_pp1_iter0_buf_read_area_win_4_7_reg_1711;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_783)) begin
        if (((or_cond_fu_3662_p2 == 1'd0) & (exitcond_reg_6075 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_01080_2_reg_1652 <= tmp_97_reg_1641;
        end else if ((1'b1 == ap_condition_875)) begin
            ap_phi_reg_pp1_iter1_p_01080_2_reg_1652 <= out_i_V_fu_3793_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_p_01080_2_reg_1652 <= ap_phi_reg_pp1_iter0_p_01080_2_reg_1652;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (tmp_107_reg_6236_pp1_iter4_reg == 1'd1) & (or_cond_reg_6232_pp1_iter4_reg == 1'd1) & (tmp_115_fu_4808_p2 == 1'd1) & (exitcond_reg_6075_pp1_iter4_reg == 1'd0))) begin
        ap_phi_reg_pp1_iter5_tmp_V_3_reg_1725 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (tmp_107_reg_6236_pp1_iter4_reg == 1'd1) & (or_cond_reg_6232_pp1_iter4_reg == 1'd1) & (exitcond_reg_6075_pp1_iter4_reg == 1'd0) & (tmp_115_fu_4808_p2 == 1'd0))) begin
        ap_phi_reg_pp1_iter5_tmp_V_3_reg_1725 <= 1'd1;
    end else if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_reg_pp1_iter5_tmp_V_3_reg_1725 <= ap_phi_reg_pp1_iter4_tmp_V_3_reg_1725;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (tmp_17_fu_2638_p2 == 1'd0))) begin
        count_1_reg_1392 <= count_reg_1357;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_17_reg_5214 == 1'd1))) begin
        count_1_reg_1392 <= tmp_20_fu_2663_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (tmp_60_fu_2772_p2 == 1'd0) & (tmp_46_fu_2743_p2 == 1'd0))) begin
        count_3_reg_1420 <= count_2_reg_5248;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        count_3_reg_1420 <= count_7_fu_2824_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (tmp_45_fu_3040_p2 == 1'd0))) begin
        count_4_reg_1495 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state19) & (tmp_45_reg_5457 == 1'd1))) begin
        count_4_reg_1495 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_69_fu_3169_p2 == 1'd0) & (tmp_61_fu_3139_p2 == 1'd0))) begin
        count_6_reg_1538 <= count_5_reg_5488;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        count_6_reg_1538 <= count_8_fu_3226_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        count_reg_1357 <= count_3_reg_1420;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        count_reg_1357 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (tmp_107_reg_6236_pp1_iter4_reg == 1'd1) & (or_cond_reg_6232_pp1_iter4_reg == 1'd1) & (exitcond_reg_6075_pp1_iter4_reg == 1'd0))) begin
        countpx_fu_380 <= countpx_1_fu_4774_p2;
    end else if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd1))) begin
        countpx_fu_380 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd1))) begin
        i_op_assign_reg_1617 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        i_op_assign_reg_1617 <= weight_index_1_fu_5008_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter23 == 1'b1) & (tmp_107_reg_6236_pp1_iter22_reg == 1'd1) & (or_cond_reg_6232_pp1_iter22_reg == 1'd1) & (exitcond_reg_6075_pp1_iter23_reg == 1'd0) & (tmp_115_reg_6725_pp1_iter23_reg == 1'd0))) begin
        m0_fu_384 <= m0_1_fu_4948_p2;
    end else if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd1))) begin
        m0_fu_384 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter23 == 1'b1) & (tmp_107_reg_6236_pp1_iter22_reg == 1'd1) & (or_cond_reg_6232_pp1_iter22_reg == 1'd1) & (exitcond_reg_6075_pp1_iter22_reg == 1'd0) & (tmp_115_reg_6725_pp1_iter22_reg == 1'd0))) begin
        m1_fu_388 <= m1_1_fu_4910_p2;
    end else if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd1))) begin
        m1_fu_388 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter23 == 1'b1) & (tmp_107_reg_6236_pp1_iter22_reg == 1'd1) & (or_cond_reg_6232_pp1_iter22_reg == 1'd1) & (exitcond_reg_6075_pp1_iter22_reg == 1'd0) & (tmp_115_reg_6725_pp1_iter22_reg == 1'd0))) begin
        m2_fu_392 <= m2_1_fu_4915_p2;
    end else if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd1))) begin
        m2_fu_392 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter23 == 1'b1) & (tmp_107_reg_6236_pp1_iter22_reg == 1'd1) & (or_cond_reg_6232_pp1_iter22_reg == 1'd1) & (exitcond_reg_6075_pp1_iter23_reg == 1'd0) & (tmp_115_reg_6725_pp1_iter23_reg == 1'd0))) begin
        m3_fu_396 <= m3_1_fu_4954_p2;
    end else if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd1))) begin
        m3_fu_396 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter23 == 1'b1) & (tmp_107_reg_6236_pp1_iter22_reg == 1'd1) & (or_cond_reg_6232_pp1_iter22_reg == 1'd1) & (exitcond_reg_6075_pp1_iter22_reg == 1'd0) & (tmp_115_reg_6725_pp1_iter22_reg == 1'd0))) begin
        m4_fu_400 <= m4_1_fu_4924_p2;
    end else if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd1))) begin
        m4_fu_400 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter23 == 1'b1) & (tmp_107_reg_6236_pp1_iter22_reg == 1'd1) & (or_cond_reg_6232_pp1_iter22_reg == 1'd1) & (exitcond_reg_6075_pp1_iter23_reg == 1'd0) & (tmp_115_reg_6725_pp1_iter23_reg == 1'd0))) begin
        m5_fu_404 <= m5_1_fu_4962_p2;
    end else if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd1))) begin
        m5_fu_404 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd1))) begin
        op2_assign_reg_1605 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        op2_assign_reg_1605 <= p_s_25_fu_5021_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (tmp_45_fu_3040_p2 == 1'd0))) begin
        p_0834_5_reg_1474 <= t_V_1_reg_1462;
    end else if (((1'b1 == ap_CS_fsm_state19) & (tmp_45_reg_5457 == 1'd1))) begin
        p_0834_5_reg_1474 <= tmp_49_fu_3065_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_69_fu_3169_p2 == 1'd0) & (tmp_61_fu_3139_p2 == 1'd0))) begin
        p_0834_7_reg_1527 <= k_V_reg_5494;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        p_0834_7_reg_1527 <= k_V_2_fu_3221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd1))) begin
        p_2_reg_1581 <= 13'd0;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        p_2_reg_1581 <= p_01080_3_fu_4994_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (exitcond3_fu_2860_p2 == 1'd1))) begin
        p_reg_1548 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        p_reg_1548 <= p_1_reg_5546;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond_reg_6075 == 1'd0))) begin
        r_V_reg_1629 <= i_V_4_reg_6190;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        r_V_reg_1629 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (tmp_45_fu_3040_p2 == 1'd0))) begin
        start_index_1_reg_1485 <= offset_temp0_2_cast_fu_3007_p1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (tmp_45_reg_5457 == 1'd1))) begin
        start_index_1_reg_1485 <= tmp_50_fu_3071_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (tmp_17_fu_2638_p2 == 1'd0))) begin
        start_index_reg_1382 <= i_V_fu_2605_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_17_reg_5214 == 1'd1))) begin
        start_index_reg_1382 <= tmp_21_fu_2669_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        t_V_1_reg_1462 <= p_0834_7_reg_1527;
    end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_2458_p2 == 1'd1))) begin
        t_V_1_reg_1462 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        t_V_2_reg_1345 <= x_V_reg_5107;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_2_reg_1345 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_61_fu_3139_p2 == 1'd1))) begin
        t_V_3_reg_1517 <= k_V_1_fu_3149_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        t_V_3_reg_1517 <= p_0834_5_reg_1474;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_61_fu_3139_p2 == 1'd1))) begin
        t_V_4_reg_1508 <= i_V_3_fu_3155_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        t_V_4_reg_1508 <= i_V_2_fu_3090_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        t_V_5_reg_1450 <= x_V_1_reg_5346;
    end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_2458_p2 == 1'd1))) begin
        t_V_5_reg_1450 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd0))) begin
        t_V_6_reg_1559 <= 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_fu_3289_p2 == 1'd0))) begin
        t_V_6_reg_1559 <= x_V_2_fu_3295_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd1))) begin
        t_V_7_reg_1593 <= 13'd0;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        t_V_7_reg_1593 <= out_j_V_1_fu_5001_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd1))) begin
        t_V_8_reg_1570 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        t_V_8_reg_1570 <= j_V_reg_5944;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (tmp_46_fu_2743_p2 == 1'd1))) begin
        t_V_reg_1402 <= i_V_1_fu_2758_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        t_V_reg_1402 <= i_V_reg_5197;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond_reg_6075 == 1'd0))) begin
        tmp_97_reg_1641 <= ap_phi_mux_p_01080_2_phi_fu_1656_p6;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        tmp_97_reg_1641 <= p_2_reg_1581;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_821)) begin
        if (((tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1))) begin
            tmp_V_fu_424 <= lbuf_in_5_V_q0;
        end else if ((brmerge_reg_6104 == 1'd0)) begin
            tmp_V_fu_424 <= stream_in_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (tmp_46_fu_2743_p2 == 1'd1))) begin
        wind_1_reg_1411 <= tmp_70_fu_2752_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        wind_1_reg_1411 <= wind_cast_fu_2718_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (tmp_17_fu_2638_p2 == 1'd0))) begin
        wind_reg_1369 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_17_reg_5214 == 1'd1))) begin
        wind_reg_1369 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (exitcond1_fu_3309_p2 == 1'd1) & (tmp_71_fu_3332_p2 == 1'd0))) begin
        xc_out_write_assign_reg_1749 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        xc_out_write_assign_reg_1749 <= centercol_reg_6815;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (exitcond1_fu_3309_p2 == 1'd1) & (tmp_71_fu_3332_p2 == 1'd0))) begin
        yc_out_write_assign_reg_1738 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        yc_out_write_assign_reg_1738 <= centerrow_reg_6823;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond_reg_6075_pp1_iter1_reg == 1'd0))) begin
        D0_0_V_fu_552 <= buf_read_area_win_0_2_fu_548;
        D1_0_V_fu_536 <= buf_read_area_win_1_1_fu_532;
        buf_read_area_win_0_1_fu_544 <= buf_read_area_win_0_fu_540;
        buf_read_area_win_0_2_fu_548 <= buf_read_area_win_0_1_fu_544;
        buf_read_area_win_0_fu_540 <= ap_phi_mux_D0_4_V_phi_fu_1703_p6;
        buf_read_area_win_1_1_fu_532 <= buf_read_area_win_1_fu_528;
        buf_read_area_win_1_2_fu_556 <= ap_phi_mux_D1_4_V_phi_fu_1692_p6;
        buf_read_area_win_1_fu_528 <= D1_3_V_reg_6370;
        buf_read_area_win_2_2_fu_572 <= ap_phi_mux_D2_4_V_phi_fu_1681_p6;
        buf_read_area_win_3_2_fu_588 <= ap_phi_mux_D3_4_V_phi_fu_1670_p6;
        buf_read_area_win_4_3_fu_604 <= ap_phi_mux_buf_read_area_win_4_7_phi_fu_1715_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        D1_3_V_reg_6370 <= buf_read_area_win_1_2_fu_556;
        D2_3_V_reg_6376 <= buf_read_area_win_2_2_fu_572;
        D3_3_V_reg_6381 <= buf_read_area_win_3_2_fu_588;
        buf_read_area_win_4_6_reg_6386 <= buf_read_area_win_4_3_fu_604;
        countpx_1_reg_6718_pp1_iter10_reg <= countpx_1_reg_6718_pp1_iter9_reg;
        countpx_1_reg_6718_pp1_iter11_reg <= countpx_1_reg_6718_pp1_iter10_reg;
        countpx_1_reg_6718_pp1_iter12_reg <= countpx_1_reg_6718_pp1_iter11_reg;
        countpx_1_reg_6718_pp1_iter13_reg <= countpx_1_reg_6718_pp1_iter12_reg;
        countpx_1_reg_6718_pp1_iter14_reg <= countpx_1_reg_6718_pp1_iter13_reg;
        countpx_1_reg_6718_pp1_iter15_reg <= countpx_1_reg_6718_pp1_iter14_reg;
        countpx_1_reg_6718_pp1_iter16_reg <= countpx_1_reg_6718_pp1_iter15_reg;
        countpx_1_reg_6718_pp1_iter17_reg <= countpx_1_reg_6718_pp1_iter16_reg;
        countpx_1_reg_6718_pp1_iter18_reg <= countpx_1_reg_6718_pp1_iter17_reg;
        countpx_1_reg_6718_pp1_iter19_reg <= countpx_1_reg_6718_pp1_iter18_reg;
        countpx_1_reg_6718_pp1_iter20_reg <= countpx_1_reg_6718_pp1_iter19_reg;
        countpx_1_reg_6718_pp1_iter21_reg <= countpx_1_reg_6718_pp1_iter20_reg;
        countpx_1_reg_6718_pp1_iter6_reg <= countpx_1_reg_6718;
        countpx_1_reg_6718_pp1_iter7_reg <= countpx_1_reg_6718_pp1_iter6_reg;
        countpx_1_reg_6718_pp1_iter8_reg <= countpx_1_reg_6718_pp1_iter7_reg;
        countpx_1_reg_6718_pp1_iter9_reg <= countpx_1_reg_6718_pp1_iter8_reg;
        exitcond_reg_6075 <= exitcond_fu_3557_p2;
        exitcond_reg_6075_pp1_iter10_reg <= exitcond_reg_6075_pp1_iter9_reg;
        exitcond_reg_6075_pp1_iter11_reg <= exitcond_reg_6075_pp1_iter10_reg;
        exitcond_reg_6075_pp1_iter12_reg <= exitcond_reg_6075_pp1_iter11_reg;
        exitcond_reg_6075_pp1_iter13_reg <= exitcond_reg_6075_pp1_iter12_reg;
        exitcond_reg_6075_pp1_iter14_reg <= exitcond_reg_6075_pp1_iter13_reg;
        exitcond_reg_6075_pp1_iter15_reg <= exitcond_reg_6075_pp1_iter14_reg;
        exitcond_reg_6075_pp1_iter16_reg <= exitcond_reg_6075_pp1_iter15_reg;
        exitcond_reg_6075_pp1_iter17_reg <= exitcond_reg_6075_pp1_iter16_reg;
        exitcond_reg_6075_pp1_iter18_reg <= exitcond_reg_6075_pp1_iter17_reg;
        exitcond_reg_6075_pp1_iter19_reg <= exitcond_reg_6075_pp1_iter18_reg;
        exitcond_reg_6075_pp1_iter1_reg <= exitcond_reg_6075;
        exitcond_reg_6075_pp1_iter20_reg <= exitcond_reg_6075_pp1_iter19_reg;
        exitcond_reg_6075_pp1_iter21_reg <= exitcond_reg_6075_pp1_iter20_reg;
        exitcond_reg_6075_pp1_iter22_reg <= exitcond_reg_6075_pp1_iter21_reg;
        exitcond_reg_6075_pp1_iter23_reg <= exitcond_reg_6075_pp1_iter22_reg;
        exitcond_reg_6075_pp1_iter2_reg <= exitcond_reg_6075_pp1_iter1_reg;
        exitcond_reg_6075_pp1_iter3_reg <= exitcond_reg_6075_pp1_iter2_reg;
        exitcond_reg_6075_pp1_iter4_reg <= exitcond_reg_6075_pp1_iter3_reg;
        exitcond_reg_6075_pp1_iter5_reg <= exitcond_reg_6075_pp1_iter4_reg;
        exitcond_reg_6075_pp1_iter6_reg <= exitcond_reg_6075_pp1_iter5_reg;
        exitcond_reg_6075_pp1_iter7_reg <= exitcond_reg_6075_pp1_iter6_reg;
        exitcond_reg_6075_pp1_iter8_reg <= exitcond_reg_6075_pp1_iter7_reg;
        exitcond_reg_6075_pp1_iter9_reg <= exitcond_reg_6075_pp1_iter8_reg;
        tmp_105_reg_6176_pp1_iter1_reg[12 : 0] <= tmp_105_reg_6176[12 : 0];
        tmp_115_reg_6725_pp1_iter10_reg <= tmp_115_reg_6725_pp1_iter9_reg;
        tmp_115_reg_6725_pp1_iter11_reg <= tmp_115_reg_6725_pp1_iter10_reg;
        tmp_115_reg_6725_pp1_iter12_reg <= tmp_115_reg_6725_pp1_iter11_reg;
        tmp_115_reg_6725_pp1_iter13_reg <= tmp_115_reg_6725_pp1_iter12_reg;
        tmp_115_reg_6725_pp1_iter14_reg <= tmp_115_reg_6725_pp1_iter13_reg;
        tmp_115_reg_6725_pp1_iter15_reg <= tmp_115_reg_6725_pp1_iter14_reg;
        tmp_115_reg_6725_pp1_iter16_reg <= tmp_115_reg_6725_pp1_iter15_reg;
        tmp_115_reg_6725_pp1_iter17_reg <= tmp_115_reg_6725_pp1_iter16_reg;
        tmp_115_reg_6725_pp1_iter18_reg <= tmp_115_reg_6725_pp1_iter17_reg;
        tmp_115_reg_6725_pp1_iter19_reg <= tmp_115_reg_6725_pp1_iter18_reg;
        tmp_115_reg_6725_pp1_iter20_reg <= tmp_115_reg_6725_pp1_iter19_reg;
        tmp_115_reg_6725_pp1_iter21_reg <= tmp_115_reg_6725_pp1_iter20_reg;
        tmp_115_reg_6725_pp1_iter22_reg <= tmp_115_reg_6725_pp1_iter21_reg;
        tmp_115_reg_6725_pp1_iter23_reg <= tmp_115_reg_6725_pp1_iter22_reg;
        tmp_115_reg_6725_pp1_iter6_reg <= tmp_115_reg_6725;
        tmp_115_reg_6725_pp1_iter7_reg <= tmp_115_reg_6725_pp1_iter6_reg;
        tmp_115_reg_6725_pp1_iter8_reg <= tmp_115_reg_6725_pp1_iter7_reg;
        tmp_115_reg_6725_pp1_iter9_reg <= tmp_115_reg_6725_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond_reg_6075 == 1'd0))) begin
        D2_0_V_fu_560 <= buf_read_area_win_2_fu_564;
        D3_0_V_fu_576 <= buf_read_area_win_3_fu_580;
        buf_read_area_win_2_1_fu_568 <= buf_read_area_win_2_2_fu_572;
        buf_read_area_win_2_fu_564 <= buf_read_area_win_2_1_fu_568;
        buf_read_area_win_3_1_fu_584 <= buf_read_area_win_3_2_fu_588;
        buf_read_area_win_3_fu_580 <= buf_read_area_win_3_1_fu_584;
        buf_read_area_win_4_1_fu_596 <= buf_read_area_win_4_2_fu_600;
        buf_read_area_win_4_2_fu_600 <= buf_read_area_win_4_3_fu_604;
        buf_read_area_win_4_fu_592 <= buf_read_area_win_4_1_fu_596;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_107_reg_6236 == 1'd1) & (or_cond_reg_6232 == 1'd1) & (exitcond_reg_6075 == 1'd0))) begin
        D4_2_V_reg_6426 <= D4_2_V_fu_4105_p3;
        buf_read_area_win_V_13_reg_6421 <= buf_read_area_win_V_13_fu_4098_p3;
        index_offset_0_i_reg_6456 <= index_offset_0_i_fu_4174_p3;
        line2_i_0_ret2_reg_6431 <= call_ret14_xfExtractPixels_fu_1993_ap_return_0;
        line2_i_1_ret2_reg_6436 <= call_ret14_xfExtractPixels_fu_1993_ap_return_1;
        line2_i_2_ret2_reg_6441 <= call_ret14_xfExtractPixels_fu_1993_ap_return_2;
        line2_i_3_ret2_reg_6446 <= call_ret14_xfExtractPixels_fu_1993_ap_return_3;
        line2_i_4_ret2_reg_6451 <= call_ret14_xfExtractPixels_fu_1993_ap_return_4;
        tmp_13_reg_6462 <= tmp_13_fu_4186_p10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Hweight_0_addr_2_reg_5273[8 : 0] <= tmp_28_fu_2734_p1[8 : 0];
        Hweight_1_addr_reg_5278[8 : 0] <= tmp_28_fu_2734_p1[8 : 0];
        Hweight_2_addr_reg_5283[8 : 0] <= tmp_28_fu_2734_p1[8 : 0];
        Hweight_3_addr_reg_5288[8 : 0] <= tmp_28_fu_2734_p1[8 : 0];
        Hweight_4_addr_reg_5293[8 : 0] <= tmp_28_fu_2734_p1[8 : 0];
        count_2_reg_5248 <= count_2_fu_2722_p2;
        tmp_26_reg_5254[0] <= tmp_26_fu_2727_p1[0];
        tmp_27_reg_5259 <= tmp_27_fu_2731_p1;
        tmp_28_reg_5268[8 : 0] <= tmp_28_fu_2734_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Inverse_fu_1782_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        N_2_reg_5137 <= grp_Inverse_fu_1782_ap_return_1;
        Xtemp1_reg_5127[26 : 17] <= Xtemp1_fu_2512_p2[26 : 17];
        call_ret1_reg_5132_0 <= grp_Inverse_fu_1782_ap_return_0;
        offset_temp1_reg_5154[10 : 0] <= offset_temp1_fu_2549_p3[10 : 0];
        tmp_12_reg_5163 <= tmp_12_fu_2557_p2;
        tmp_5_reg_5143[9 : 1] <= tmp_5_fu_2517_p3[9 : 1];
        tmp_6_cast_reg_5148[9 : 1] <= tmp_6_cast_fu_2525_p1[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Inverse_fu_1782_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        N_3_reg_5376 <= grp_Inverse_fu_1782_ap_return_1;
        Ytemp1_reg_5366[25 : 17] <= Ytemp1_fu_2914_p2[25 : 17];
        call_ret_reg_5371_0 <= grp_Inverse_fu_1782_ap_return_0;
        offset_temp1_1_reg_5393[9 : 0] <= offset_temp1_1_fu_2951_p3[9 : 0];
        tmp_36_reg_5382[8 : 1] <= tmp_36_fu_2919_p3[8 : 1];
        tmp_37_cast_reg_5387[8 : 1] <= tmp_37_cast_fu_2927_p1[8 : 1];
        tmp_41_reg_5402 <= tmp_41_fu_2959_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        N_reg_1333 <= N_2_reg_5137;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        Vweight_load_1_reg_6012 <= Vweight_q0;
        Vweight_load_2_reg_6017 <= Vweight_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        Vweight_load_reg_5987 <= Vweight_q0;
        lhs_V_reg_5981[15 : 0] <= lhs_V_fu_3350_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_107_reg_6236_pp1_iter1_reg == 1'd1) & (or_cond_reg_6232_pp1_iter1_reg == 1'd1) & (exitcond_reg_6075_pp1_iter1_reg == 1'd0))) begin
        Wx_0_reg_6593 <= Wx_0_fu_4600_p3;
        Wx_1_reg_6623 <= Wx_1_fu_4641_p3;
        Wx_2_reg_6653 <= Wx_2_fu_4682_p3;
        Wx_3_reg_6683 <= Wx_3_fu_4723_p3;
        Wx_4_reg_6713 <= Wx_4_fu_4764_p3;
        data0_V_1_reg_6618 <= data0_V_1_fu_4635_p3;
        data0_V_2_reg_6648 <= data0_V_2_fu_4676_p3;
        data0_V_3_reg_6678 <= data0_V_3_fu_4717_p3;
        data0_V_4_reg_6708 <= data0_V_4_fu_4758_p3;
        data0_V_reg_6588 <= data0_V_fu_4594_p3;
        data1_V_1_reg_6613 <= data1_V_1_fu_4628_p3;
        data1_V_2_reg_6643 <= data1_V_2_fu_4669_p3;
        data1_V_3_reg_6673 <= data1_V_3_fu_4710_p3;
        data1_V_4_reg_6703 <= data1_V_4_fu_4751_p3;
        data1_V_reg_6583 <= data1_V_fu_4587_p3;
        data2_V_1_reg_6608 <= data2_V_1_fu_4621_p3;
        data2_V_2_reg_6638 <= data2_V_2_fu_4662_p3;
        data2_V_3_reg_6668 <= data2_V_3_fu_4703_p3;
        data2_V_4_reg_6698 <= data2_V_4_fu_4744_p3;
        data2_V_reg_6578 <= data2_V_fu_4580_p3;
        data3_V_1_reg_6603 <= data3_V_1_fu_4614_p3;
        data3_V_2_reg_6633 <= data3_V_2_fu_4655_p3;
        data3_V_3_reg_6663 <= data3_V_3_fu_4696_p3;
        data3_V_4_reg_6693 <= data3_V_4_fu_4737_p3;
        data3_V_reg_6573 <= data3_V_fu_4573_p3;
        data4_V_1_reg_6598 <= data4_V_1_fu_4607_p3;
        data4_V_2_reg_6628 <= data4_V_2_fu_4648_p3;
        data4_V_3_reg_6658 <= data4_V_3_fu_4689_p3;
        data4_V_4_reg_6688 <= data4_V_4_fu_4730_p3;
        data4_V_reg_6568 <= data4_V_fu_4566_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        Wy_0_reg_6050 <= Wy_0_fu_3476_p3;
        Wy_1_reg_6055 <= Wy_1_fu_3499_p3;
        Wy_2_reg_6060 <= Wy_2_fu_3512_p3;
        Wy_3_reg_6065 <= Wy_3_fu_3535_p3;
        Wy_4_reg_6070 <= Wy_4_fu_3549_p3;
        not_s_reg_6045 <= not_s_fu_3464_p2;
        p_s_reg_6037 <= p_s_fu_3458_p2;
        ylimit_reg_6032 <= Vreq_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_2458_p2 == 1'd0))) begin
        Xtemp0_cast1_cast_reg_5117[25 : 17] <= Xtemp0_cast1_cast_fu_2478_p1[25 : 17];
        tmp_6_reg_5122[15 : 13] <= tmp_6_fu_2504_p3[15 : 13];
        tmp_reg_5112[25 : 17] <= tmp_fu_2470_p3[25 : 17];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Xtemp1_cast_reg_5168[26 : 17] <= Xtemp1_cast_fu_2566_p1[26 : 17];
        i_V_reg_5197[10 : 0] <= i_V_fu_2605_p1[10 : 0];
        inv_cellWidth_reg_5173 <= inv_cellWidth_fu_2585_p2;
        offset_temp0_reg_5180[9 : 1] <= offset_temp0_fu_2591_p1[9 : 1];
        offset_temp1_4_cast1_reg_5192[10 : 0] <= offset_temp1_4_cast1_fu_2597_p1[10 : 0];
        offset_temp1_cast_reg_5185[10 : 0] <= offset_temp1_cast_fu_2594_p1[10 : 0];
        offset_temp1_fixed_reg_5204[26 : 16] <= offset_temp1_fixed_fu_2628_p1[26 : 16];
        tmp_16_reg_5209[31 : 16] <= tmp_16_fu_2632_p2[31 : 16];
        tmp_17_reg_5214 <= tmp_17_fu_2638_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (exitcond3_fu_2860_p2 == 1'd0))) begin
        Ytemp0_cast6_cast_reg_5356[24 : 17] <= Ytemp0_cast6_cast_fu_2880_p1[24 : 17];
        tmp_29_reg_5351[24 : 17] <= tmp_29_fu_2872_p3[24 : 17];
        tmp_33_reg_5361[15 : 13] <= tmp_33_fu_2906_p3[15 : 13];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        Ytemp1_cast_reg_5407[25 : 17] <= Ytemp1_cast_fu_2968_p1[25 : 17];
        inv_cellWidth_1_reg_5412 <= inv_cellWidth_1_fu_2987_p2;
        offset_temp0_2_cast_reg_5441[9 : 0] <= offset_temp0_2_cast_fu_3007_p1[9 : 0];
        offset_temp0_2_reg_5436[9 : 0] <= offset_temp0_2_fu_3002_p3[9 : 0];
        offset_temp1_1_cast_reg_5424[9 : 0] <= offset_temp1_1_cast_fu_2996_p1[9 : 0];
        offset_temp1_5_cast1_reg_5431[9 : 0] <= offset_temp1_5_cast1_fu_2999_p1[9 : 0];
        offset_temp1_fixed_1_reg_5447[25 : 16] <= offset_temp1_fixed_1_fu_3030_p1[25 : 16];
        tmp_37_reg_5419[8 : 1] <= tmp_37_fu_2993_p1[8 : 1];
        tmp_44_reg_5452[31 : 16] <= tmp_44_fu_3034_p2[31 : 16];
        tmp_45_reg_5457 <= tmp_45_fu_3040_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter1_tmp_V_3_reg_1725 <= ap_phi_reg_pp1_iter0_tmp_V_3_reg_1725;
        i_V_4_reg_6190 <= i_V_4_fu_3604_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter2_tmp_V_3_reg_1725 <= ap_phi_reg_pp1_iter1_tmp_V_3_reg_1725;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_reg_pp1_iter3_tmp_V_3_reg_1725 <= ap_phi_reg_pp1_iter2_tmp_V_3_reg_1725;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_phi_reg_pp1_iter4_tmp_V_3_reg_1725 <= ap_phi_reg_pp1_iter3_tmp_V_3_reg_1725;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0))) begin
        brmerge_reg_6104 <= brmerge_fu_3577_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd0) & (exitcond_reg_6075 == 1'd0))) begin
        buf_read_area_win_1_3_reg_6205 <= buf_read_area_win_1_3_fu_3618_p3;
        buf_read_area_win_3_3_reg_6217 <= buf_read_area_win_3_3_fu_3634_p3;
        buf_read_area_win_V_1_reg_6211 <= buf_read_area_win_V_1_fu_3626_p3;
        buf_read_area_win_V_s_reg_6199 <= buf_read_area_win_V_s_fu_3610_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state116)) begin
        centercol_reg_6815 <= grp_fu_3338_p2;
        centerrow_reg_6823 <= grp_fu_3344_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0)))) begin
        col_buf_0_V_2_fu_408 <= lbuf_in_1_V_q0;
        col_buf_1_V_2_fu_412 <= lbuf_in_2_V_q0;
        col_buf_2_V_2_fu_416 <= lbuf_in_3_V_q0;
        col_buf_3_V_2_fu_420 <= lbuf_in_4_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_107_reg_6236_pp1_iter21_reg == 1'd1) & (or_cond_reg_6232_pp1_iter21_reg == 1'd1) & (exitcond_reg_6075_pp1_iter22_reg == 1'd0) & (tmp_115_reg_6725_pp1_iter22_reg == 1'd0))) begin
        col_reg_6753 <= grp_fu_4814_p2;
        tmp_120_reg_6765 <= tmp_120_fu_4906_p2;
        tmp_131_reg_6759 <= tmp_131_fu_4902_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        count_5_reg_5488 <= count_5_fu_3120_p2;
        k_V_reg_5494 <= k_V_fu_3130_p2;
        tmp_55_reg_5501 <= tmp_55_fu_3136_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_107_reg_6236_pp1_iter4_reg == 1'd1) & (or_cond_reg_6232_pp1_iter4_reg == 1'd1) & (exitcond_reg_6075_pp1_iter4_reg == 1'd0))) begin
        countpx_1_reg_6718 <= countpx_1_fu_4774_p2;
        tmp_115_reg_6725 <= tmp_115_fu_4808_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_107_reg_6236 == 1'd1) & (or_cond_reg_6232 == 1'd1) & (exitcond_reg_6075_pp1_iter1_reg == 1'd0))) begin
        data0_0_V_1_fu_428 <= grp_xfExtractPixels_fu_1933_ap_return_0;
        data0_0_V_reg_6468 <= grp_xfExtractPixels_fu_1933_ap_return_0;
        data0_1_V_1_fu_432 <= grp_xfExtractPixels_fu_1933_ap_return_1;
        data0_1_V_reg_6473 <= grp_xfExtractPixels_fu_1933_ap_return_1;
        data0_2_V_1_fu_436 <= grp_xfExtractPixels_fu_1933_ap_return_2;
        data0_2_V_reg_6478 <= grp_xfExtractPixels_fu_1933_ap_return_2;
        data0_3_V_1_fu_440 <= grp_xfExtractPixels_fu_1933_ap_return_3;
        data0_3_V_reg_6483 <= grp_xfExtractPixels_fu_1933_ap_return_3;
        data0_4_V_1_fu_444 <= grp_xfExtractPixels_fu_1933_ap_return_4;
        data0_4_V_reg_6488 <= grp_xfExtractPixels_fu_1933_ap_return_4;
        data1_0_V_1_fu_448 <= grp_xfExtractPixels_fu_1945_ap_return_0;
        data1_1_V_1_fu_452 <= grp_xfExtractPixels_fu_1945_ap_return_1;
        data1_2_V_1_fu_456 <= grp_xfExtractPixels_fu_1945_ap_return_2;
        data1_3_V_1_fu_460 <= grp_xfExtractPixels_fu_1945_ap_return_3;
        data1_4_V_1_fu_464 <= grp_xfExtractPixels_fu_1945_ap_return_4;
        data2_0_V_1_fu_468 <= grp_xfExtractPixels_fu_1957_ap_return_0;
        data2_1_V_1_fu_472 <= grp_xfExtractPixels_fu_1957_ap_return_1;
        data2_2_V_1_fu_476 <= grp_xfExtractPixels_fu_1957_ap_return_2;
        data2_3_V_1_fu_480 <= grp_xfExtractPixels_fu_1957_ap_return_3;
        data2_4_V_1_fu_484 <= grp_xfExtractPixels_fu_1957_ap_return_4;
        data3_0_V_1_fu_488 <= grp_xfExtractPixels_fu_1969_ap_return_0;
        data3_1_V_1_fu_492 <= grp_xfExtractPixels_fu_1969_ap_return_1;
        data3_2_V_1_fu_496 <= grp_xfExtractPixels_fu_1969_ap_return_2;
        data3_3_V_1_fu_500 <= grp_xfExtractPixels_fu_1969_ap_return_3;
        data3_4_V_1_fu_504 <= grp_xfExtractPixels_fu_1969_ap_return_4;
        data4_0_V_1_fu_508 <= grp_xfExtractPixels_fu_1981_ap_return_0;
        data4_1_V_1_fu_512 <= grp_xfExtractPixels_fu_1981_ap_return_1;
        data4_2_V_1_fu_516 <= grp_xfExtractPixels_fu_1981_ap_return_2;
        data4_3_V_1_fu_520 <= grp_xfExtractPixels_fu_1981_ap_return_3;
        data4_4_V_1_fu_524 <= grp_xfExtractPixels_fu_1981_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond2_reg_5902 <= exitcond2_fu_3289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_107_reg_6236 == 1'd1) & (or_cond_reg_6232 == 1'd1) & (exitcond_reg_6075_pp1_iter1_reg == 1'd0))) begin
        icmp4_reg_6508 <= icmp4_fu_4350_p2;
        icmp5_reg_6538 <= icmp5_fu_4372_p2;
        tmp_112_reg_6493 <= tmp_112_fu_4336_p2;
        tmp_219_2_reg_6523 <= tmp_219_2_fu_4356_p2;
        tmp_219_4_reg_6553 <= tmp_219_4_fu_4378_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        j_V_reg_5944 <= j_V_fu_3315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (not_s_reg_6045 == 1'd1) & (brmerge_fu_3577_p2 == 1'd0) & (exitcond_fu_3557_p2 == 1'd0))) begin
        lbuf_in_1_V_addr_1_reg_6114 <= tmp_102_fu_3582_p1;
        lbuf_in_2_V_addr_1_reg_6120 <= tmp_102_fu_3582_p1;
        lbuf_in_3_V_addr_1_reg_6126 <= tmp_102_fu_3582_p1;
        lbuf_in_4_V_addr_1_reg_6132 <= tmp_102_fu_3582_p1;
        tmp_102_reg_6108[9 : 0] <= tmp_102_fu_3582_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (grp_fu_2030_p2 == 1'd1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0))) begin
        lbuf_in_1_V_addr_3_reg_6147 <= tmp_103_fu_3590_p1;
        lbuf_in_2_V_addr_2_reg_6153 <= tmp_103_fu_3590_p1;
        lbuf_in_3_V_addr_2_reg_6159 <= tmp_103_fu_3590_p1;
        lbuf_in_4_V_addr_2_reg_6165 <= tmp_103_fu_3590_p1;
        tmp_103_reg_6142[9 : 0] <= tmp_103_fu_3590_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_fu_3289_p2 == 1'd0))) begin
        lbuf_in_1_V_addr_reg_5917 <= tmp_81_fu_3301_p1;
        lbuf_in_2_V_addr_reg_5923 <= tmp_81_fu_3301_p1;
        lbuf_in_3_V_addr_reg_5929 <= tmp_81_fu_3301_p1;
        lbuf_in_4_V_addr_reg_5935 <= tmp_81_fu_3301_p1;
        tmp_81_reg_5911[9 : 0] <= tmp_81_fu_3301_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (exitcond1_fu_3309_p2 == 1'd1))) begin
        m0_load_reg_5959 <= m0_fu_384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_107_reg_6236_pp1_iter20_reg == 1'd1) & (or_cond_reg_6232_pp1_iter20_reg == 1'd1) & (exitcond_reg_6075_pp1_iter21_reg == 1'd0) & (tmp_115_reg_6725_pp1_iter21_reg == 1'd0))) begin
        mul_reg_6729 <= mul_fu_4837_p2;
        tmp_128_reg_6734 <= countpx_1_reg_6718_pp1_iter21_reg[32'd31];
        tmp_130_reg_6740 <= {{mul_fu_4837_p2[64:41]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond_reg_6075 == 1'd0))) begin
        or_cond_reg_6232 <= or_cond_fu_3662_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        or_cond_reg_6232_pp1_iter10_reg <= or_cond_reg_6232_pp1_iter9_reg;
        or_cond_reg_6232_pp1_iter11_reg <= or_cond_reg_6232_pp1_iter10_reg;
        or_cond_reg_6232_pp1_iter12_reg <= or_cond_reg_6232_pp1_iter11_reg;
        or_cond_reg_6232_pp1_iter13_reg <= or_cond_reg_6232_pp1_iter12_reg;
        or_cond_reg_6232_pp1_iter14_reg <= or_cond_reg_6232_pp1_iter13_reg;
        or_cond_reg_6232_pp1_iter15_reg <= or_cond_reg_6232_pp1_iter14_reg;
        or_cond_reg_6232_pp1_iter16_reg <= or_cond_reg_6232_pp1_iter15_reg;
        or_cond_reg_6232_pp1_iter17_reg <= or_cond_reg_6232_pp1_iter16_reg;
        or_cond_reg_6232_pp1_iter18_reg <= or_cond_reg_6232_pp1_iter17_reg;
        or_cond_reg_6232_pp1_iter19_reg <= or_cond_reg_6232_pp1_iter18_reg;
        or_cond_reg_6232_pp1_iter1_reg <= or_cond_reg_6232;
        or_cond_reg_6232_pp1_iter20_reg <= or_cond_reg_6232_pp1_iter19_reg;
        or_cond_reg_6232_pp1_iter21_reg <= or_cond_reg_6232_pp1_iter20_reg;
        or_cond_reg_6232_pp1_iter22_reg <= or_cond_reg_6232_pp1_iter21_reg;
        or_cond_reg_6232_pp1_iter2_reg <= or_cond_reg_6232_pp1_iter1_reg;
        or_cond_reg_6232_pp1_iter3_reg <= or_cond_reg_6232_pp1_iter2_reg;
        or_cond_reg_6232_pp1_iter4_reg <= or_cond_reg_6232_pp1_iter3_reg;
        or_cond_reg_6232_pp1_iter5_reg <= or_cond_reg_6232_pp1_iter4_reg;
        or_cond_reg_6232_pp1_iter6_reg <= or_cond_reg_6232_pp1_iter5_reg;
        or_cond_reg_6232_pp1_iter7_reg <= or_cond_reg_6232_pp1_iter6_reg;
        or_cond_reg_6232_pp1_iter8_reg <= or_cond_reg_6232_pp1_iter7_reg;
        or_cond_reg_6232_pp1_iter9_reg <= or_cond_reg_6232_pp1_iter8_reg;
        tmp_107_reg_6236_pp1_iter10_reg <= tmp_107_reg_6236_pp1_iter9_reg;
        tmp_107_reg_6236_pp1_iter11_reg <= tmp_107_reg_6236_pp1_iter10_reg;
        tmp_107_reg_6236_pp1_iter12_reg <= tmp_107_reg_6236_pp1_iter11_reg;
        tmp_107_reg_6236_pp1_iter13_reg <= tmp_107_reg_6236_pp1_iter12_reg;
        tmp_107_reg_6236_pp1_iter14_reg <= tmp_107_reg_6236_pp1_iter13_reg;
        tmp_107_reg_6236_pp1_iter15_reg <= tmp_107_reg_6236_pp1_iter14_reg;
        tmp_107_reg_6236_pp1_iter16_reg <= tmp_107_reg_6236_pp1_iter15_reg;
        tmp_107_reg_6236_pp1_iter17_reg <= tmp_107_reg_6236_pp1_iter16_reg;
        tmp_107_reg_6236_pp1_iter18_reg <= tmp_107_reg_6236_pp1_iter17_reg;
        tmp_107_reg_6236_pp1_iter19_reg <= tmp_107_reg_6236_pp1_iter18_reg;
        tmp_107_reg_6236_pp1_iter1_reg <= tmp_107_reg_6236;
        tmp_107_reg_6236_pp1_iter20_reg <= tmp_107_reg_6236_pp1_iter19_reg;
        tmp_107_reg_6236_pp1_iter21_reg <= tmp_107_reg_6236_pp1_iter20_reg;
        tmp_107_reg_6236_pp1_iter22_reg <= tmp_107_reg_6236_pp1_iter21_reg;
        tmp_107_reg_6236_pp1_iter2_reg <= tmp_107_reg_6236_pp1_iter1_reg;
        tmp_107_reg_6236_pp1_iter3_reg <= tmp_107_reg_6236_pp1_iter2_reg;
        tmp_107_reg_6236_pp1_iter4_reg <= tmp_107_reg_6236_pp1_iter3_reg;
        tmp_107_reg_6236_pp1_iter5_reg <= tmp_107_reg_6236_pp1_iter4_reg;
        tmp_107_reg_6236_pp1_iter6_reg <= tmp_107_reg_6236_pp1_iter5_reg;
        tmp_107_reg_6236_pp1_iter7_reg <= tmp_107_reg_6236_pp1_iter6_reg;
        tmp_107_reg_6236_pp1_iter8_reg <= tmp_107_reg_6236_pp1_iter7_reg;
        tmp_107_reg_6236_pp1_iter9_reg <= tmp_107_reg_6236_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_69_fu_3169_p2 == 1'd1) & (tmp_61_fu_3139_p2 == 1'd0))) begin
        overlaptemp_1_reg_5522[16] <= overlaptemp_1_fu_3191_p3[16];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (tmp_60_fu_2772_p2 == 1'd1) & (tmp_46_fu_2743_p2 == 1'd0))) begin
        overlaptemp_reg_5317[16] <= overlaptemp_fu_2794_p3[16];
        wind_2_t_reg_5322 <= wind_2_t_fu_2802_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        p_1_reg_5546 <= p_1_fu_3248_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_v_reg_5476[9 : 0] <= p_v_fu_3080_p3[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_107_reg_6236 == 1'd1) & (or_cond_reg_6232 == 1'd1) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_107_reg_6236 == 1'd1) & (or_cond_reg_6232 == 1'd1) & (exitcond_reg_6075_pp1_iter1_reg == 1'd0)))) begin
        reg_2358 <= grp_xfExtractPixels_fu_1945_ap_return_0;
        reg_2363 <= grp_xfExtractPixels_fu_1945_ap_return_1;
        reg_2368 <= grp_xfExtractPixels_fu_1945_ap_return_2;
        reg_2373 <= grp_xfExtractPixels_fu_1945_ap_return_3;
        reg_2378 <= grp_xfExtractPixels_fu_1945_ap_return_4;
        reg_2383 <= grp_xfExtractPixels_fu_1957_ap_return_0;
        reg_2388 <= grp_xfExtractPixels_fu_1957_ap_return_1;
        reg_2393 <= grp_xfExtractPixels_fu_1957_ap_return_2;
        reg_2398 <= grp_xfExtractPixels_fu_1957_ap_return_3;
        reg_2403 <= grp_xfExtractPixels_fu_1957_ap_return_4;
        reg_2408 <= grp_xfExtractPixels_fu_1969_ap_return_0;
        reg_2413 <= grp_xfExtractPixels_fu_1969_ap_return_1;
        reg_2418 <= grp_xfExtractPixels_fu_1969_ap_return_2;
        reg_2423 <= grp_xfExtractPixels_fu_1969_ap_return_3;
        reg_2428 <= grp_xfExtractPixels_fu_1969_ap_return_4;
        reg_2433 <= grp_xfExtractPixels_fu_1981_ap_return_0;
        reg_2438 <= grp_xfExtractPixels_fu_1981_ap_return_1;
        reg_2443 <= grp_xfExtractPixels_fu_1981_ap_return_2;
        reg_2448 <= grp_xfExtractPixels_fu_1981_ap_return_3;
        reg_2453 <= grp_xfExtractPixels_fu_1981_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_107_reg_6236_pp1_iter21_reg == 1'd1) & (or_cond_reg_6232_pp1_iter21_reg == 1'd1) & (exitcond_reg_6075_pp1_iter21_reg == 1'd0) & (tmp_115_reg_6725_pp1_iter21_reg == 1'd0))) begin
        row_reg_6745 <= row_fu_4895_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond_fu_3557_p2 == 1'd0) & (not_s_reg_6045 == 1'd0))) begin
        tmp_100_reg_6079[9 : 0] <= tmp_100_fu_3563_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0))) begin
        tmp_101_reg_6138 <= grp_fu_2030_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0))) begin
        tmp_104_reg_6223 <= grp_fu_2030_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond_fu_3557_p2 == 1'd0))) begin
        tmp_105_reg_6176[12 : 0] <= tmp_105_fu_3599_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (or_cond_fu_3662_p2 == 1'd1) & (exitcond_reg_6075 == 1'd0))) begin
        tmp_107_reg_6236 <= tmp_107_fu_3685_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_107_fu_3685_p2 == 1'd1) & (or_cond_fu_3662_p2 == 1'd1) & (exitcond_reg_6075 == 1'd0))) begin
        tmp_108_reg_6240 <= tmp_108_fu_3691_p2;
        tmp_207_1_reg_6249 <= tmp_207_1_fu_3703_p2;
        tmp_207_2_reg_6258 <= tmp_207_2_fu_3715_p2;
        tmp_207_3_reg_6267 <= tmp_207_3_fu_3727_p2;
        tmp_207_4_reg_6276 <= tmp_207_4_fu_3733_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_107_reg_6236_pp1_iter22_reg == 1'd1) & (or_cond_reg_6232_pp1_iter22_reg == 1'd1) & (exitcond_reg_6075_pp1_iter22_reg == 1'd0) & (tmp_115_reg_6725_pp1_iter22_reg == 1'd0))) begin
        tmp_119_reg_6770 <= tmp_119_fu_4920_p2;
        tmp_121_reg_6775 <= tmp_121_fu_4929_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_18_reg_5218 <= {{temp_fu_2644_p2[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_24_reg_5233 <= tmp_24_fu_2708_p2;
        tmp_25_reg_5238 <= tmp_25_fu_2714_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        tmp_47_reg_5461 <= {{temp_1_fu_3046_p2[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_64_reg_5326 <= {{tmp_63_fu_2809_p2[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (exitcond1_fu_3309_p2 == 1'd0))) begin
        tmp_79_reg_5954 <= tmp_79_fu_3326_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_84_reg_5527 <= {{tmp_83_fu_3202_p2[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state117)) begin
        tmp_88_reg_6831 <= tmp_88_fu_5043_p2;
        tmp_89_reg_6836 <= grp_fu_5028_p2;
        tmp_90_reg_6841 <= tmp_90_fu_5047_p2;
        tmp_91_reg_6846 <= grp_fu_5033_p2;
        tmp_92_reg_6851 <= tmp_92_fu_5051_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd0) & (exitcond_reg_6075 == 1'd0))) begin
        tmp_99_reg_6195 <= grp_fu_2030_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        x_V_1_reg_5346 <= x_V_1_fu_2866_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_V_reg_5107 <= x_V_fu_2464_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Hreq_0_address0 = newIndex3_fu_3759_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Hreq_0_address0 = newIndex1_fu_2843_p1;
    end else begin
        Hreq_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        Hreq_0_ce0 = 1'b1;
    end else begin
        Hreq_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Hreq_0_ce1 = 1'b1;
    end else begin
        Hreq_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_113_fu_2829_p1 == 3'd0))) begin
        Hreq_0_we0 = 1'b1;
    end else begin
        Hreq_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Hreq_1_address0 = newIndex3_fu_3759_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Hreq_1_address0 = newIndex1_fu_2843_p1;
    end else begin
        Hreq_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        Hreq_1_ce0 = 1'b1;
    end else begin
        Hreq_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Hreq_1_ce1 = 1'b1;
    end else begin
        Hreq_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_113_fu_2829_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        Hreq_1_we0 = 1'b1;
    end else begin
        Hreq_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Hreq_2_address0 = newIndex3_fu_3759_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Hreq_2_address0 = newIndex1_fu_2843_p1;
    end else begin
        Hreq_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        Hreq_2_ce0 = 1'b1;
    end else begin
        Hreq_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Hreq_2_ce1 = 1'b1;
    end else begin
        Hreq_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_113_fu_2829_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state12))) begin
        Hreq_2_we0 = 1'b1;
    end else begin
        Hreq_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Hreq_3_address0 = newIndex3_fu_3759_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Hreq_3_address0 = newIndex1_fu_2843_p1;
    end else begin
        Hreq_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        Hreq_3_ce0 = 1'b1;
    end else begin
        Hreq_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Hreq_3_ce1 = 1'b1;
    end else begin
        Hreq_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_113_fu_2829_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state12))) begin
        Hreq_3_we0 = 1'b1;
    end else begin
        Hreq_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Hreq_4_address0 = newIndex3_fu_3759_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Hreq_4_address0 = newIndex1_fu_2843_p1;
    end else begin
        Hreq_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        Hreq_4_ce0 = 1'b1;
    end else begin
        Hreq_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Hreq_4_ce1 = 1'b1;
    end else begin
        Hreq_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_113_fu_2829_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state12))) begin
        Hreq_4_we0 = 1'b1;
    end else begin
        Hreq_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Hreq_5_address0 = newIndex3_fu_3759_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Hreq_5_address0 = newIndex1_fu_2843_p1;
    end else begin
        Hreq_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        Hreq_5_ce0 = 1'b1;
    end else begin
        Hreq_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Hreq_5_ce1 = 1'b1;
    end else begin
        Hreq_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_113_fu_2829_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state12))) begin
        Hreq_5_we0 = 1'b1;
    end else begin
        Hreq_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Hreq_6_address0 = newIndex3_fu_3759_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Hreq_6_address0 = newIndex1_fu_2843_p1;
    end else begin
        Hreq_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        Hreq_6_ce0 = 1'b1;
    end else begin
        Hreq_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Hreq_6_ce1 = 1'b1;
    end else begin
        Hreq_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_113_fu_2829_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state12))) begin
        Hreq_6_we0 = 1'b1;
    end else begin
        Hreq_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Hreq_7_address0 = newIndex3_fu_3759_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Hreq_7_address0 = newIndex1_fu_2843_p1;
    end else begin
        Hreq_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        Hreq_7_ce0 = 1'b1;
    end else begin
        Hreq_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Hreq_7_ce1 = 1'b1;
    end else begin
        Hreq_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_113_fu_2829_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state12))) begin
        Hreq_7_we0 = 1'b1;
    end else begin
        Hreq_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        Hstart_address0 = tmp_105_fu_3599_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        Hstart_address0 = tmp_28_reg_5268;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        Hstart_address0 = 64'd0;
    end else begin
        Hstart_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        Hstart_ce0 = 1'b1;
    end else begin
        Hstart_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        Hstart_d0 = start_index_cast_cas_fu_2855_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        Hstart_d0 = 14'd0;
    end else begin
        Hstart_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        Hstart_we0 = 1'b1;
    end else begin
        Hstart_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Hweight_0_address0 = tmp_105_reg_6176_pp1_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9))) begin
        Hweight_0_address0 = Hweight_0_addr_2_reg_5273;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        Hweight_0_address0 = tmp_19_fu_2658_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        Hweight_0_address0 = 64'd0;
    end else begin
        Hweight_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        Hweight_0_ce0 = 1'b1;
    end else begin
        Hweight_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Hweight_0_d0 = tmp_64_reg_5326;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        Hweight_0_d0 = tmp_27_reg_5259;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        Hweight_0_d0 = tmp_18_reg_5218;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        Hweight_0_d0 = 16'd0;
    end else begin
        Hweight_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((wind_2_t_reg_5322 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == ap_CS_fsm_state9) & (tmp_57_fu_2748_p1 == 3'd0) & (tmp_46_fu_2743_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state7) & (tmp_17_reg_5214 == 1'd1)))) begin
        Hweight_0_we0 = 1'b1;
    end else begin
        Hweight_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Hweight_1_address0 = tmp_105_reg_6176_pp1_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9))) begin
        Hweight_1_address0 = Hweight_1_addr_reg_5278;
    end else begin
        Hweight_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        Hweight_1_ce0 = 1'b1;
    end else begin
        Hweight_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Hweight_1_d0 = tmp_64_reg_5326;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        Hweight_1_d0 = tmp_27_reg_5259;
    end else begin
        Hweight_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((wind_2_t_reg_5322 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_57_fu_2748_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state9) & (tmp_46_fu_2743_p2 == 1'd1)))) begin
        Hweight_1_we0 = 1'b1;
    end else begin
        Hweight_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Hweight_2_address0 = tmp_105_reg_6176_pp1_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9))) begin
        Hweight_2_address0 = Hweight_2_addr_reg_5283;
    end else begin
        Hweight_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        Hweight_2_ce0 = 1'b1;
    end else begin
        Hweight_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Hweight_2_d0 = tmp_64_reg_5326;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        Hweight_2_d0 = tmp_27_reg_5259;
    end else begin
        Hweight_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((wind_2_t_reg_5322 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_57_fu_2748_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state9) & (tmp_46_fu_2743_p2 == 1'd1)))) begin
        Hweight_2_we0 = 1'b1;
    end else begin
        Hweight_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Hweight_3_address0 = tmp_105_reg_6176_pp1_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9))) begin
        Hweight_3_address0 = Hweight_3_addr_reg_5288;
    end else begin
        Hweight_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        Hweight_3_ce0 = 1'b1;
    end else begin
        Hweight_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Hweight_3_d0 = tmp_64_reg_5326;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        Hweight_3_d0 = tmp_27_reg_5259;
    end else begin
        Hweight_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((wind_2_t_reg_5322 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_57_fu_2748_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state9) & (tmp_46_fu_2743_p2 == 1'd1)))) begin
        Hweight_3_we0 = 1'b1;
    end else begin
        Hweight_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Hweight_4_address0 = tmp_105_reg_6176_pp1_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9))) begin
        Hweight_4_address0 = Hweight_4_addr_reg_5293;
    end else begin
        Hweight_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        Hweight_4_ce0 = 1'b1;
    end else begin
        Hweight_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Hweight_4_d0 = tmp_64_reg_5326;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        Hweight_4_d0 = tmp_27_reg_5259;
    end else begin
        Hweight_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(wind_2_t_reg_5322 == 3'd1) & ~(wind_2_t_reg_5322 == 3'd2) & ~(wind_2_t_reg_5322 == 3'd3) & ~(wind_2_t_reg_5322 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | (~(tmp_57_fu_2748_p1 == 3'd1) & ~(tmp_57_fu_2748_p1 == 3'd2) & ~(tmp_57_fu_2748_p1 == 3'd3) & ~(tmp_57_fu_2748_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9) & (tmp_46_fu_2743_p2 == 1'd1)))) begin
        Hweight_4_we0 = 1'b1;
    end else begin
        Hweight_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        Vreq_address0 = tmp_74_fu_3376_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        Vreq_address0 = tmp_86_fu_3231_p1;
    end else begin
        Vreq_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state24))) begin
        Vreq_ce0 = 1'b1;
    end else begin
        Vreq_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        Vreq_we0 = 1'b1;
    end else begin
        Vreq_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        Vstart_address0 = tmp_74_fu_3376_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        Vstart_address0 = tmp_86_fu_3231_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        Vstart_address0 = 64'd0;
    end else begin
        Vstart_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state24))) begin
        Vstart_ce0 = 1'b1;
    end else begin
        Vstart_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        Vstart_d0 = start_index_1_cast_c_fu_3237_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        Vstart_d0 = 13'd0;
    end else begin
        Vstart_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_2458_p2 == 1'd1)))) begin
        Vstart_we0 = 1'b1;
    end else begin
        Vstart_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        Vweight_address0 = tmp_183_4_fu_3397_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        Vweight_address0 = tmp_183_1_fu_3360_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        Vweight_address0 = tmp_78_fu_3321_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        Vweight_address0 = tmp_85_fu_3217_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        Vweight_address0 = tmp_66_fu_3144_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        Vweight_address0 = tmp_48_fu_3060_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        Vweight_address0 = 64'd0;
    end else begin
        Vweight_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        Vweight_address1 = tmp_183_3_fu_3387_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        Vweight_address1 = tmp_183_2_fu_3371_p1;
    end else begin
        Vweight_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        Vweight_ce0 = 1'b1;
    end else begin
        Vweight_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30))) begin
        Vweight_ce1 = 1'b1;
    end else begin
        Vweight_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        Vweight_d0 = tmp_84_reg_5527;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        Vweight_d0 = tmp_55_reg_5501;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        Vweight_d0 = tmp_47_reg_5461;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        Vweight_d0 = 16'd0;
    end else begin
        Vweight_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state21) & (tmp_61_fu_3139_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state19) & (tmp_45_reg_5457 == 1'd1)))) begin
        Vweight_we0 = 1'b1;
    end else begin
        Vweight_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_3289_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state26 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state26 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_condition_pp1_exit_iter1_state35 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter1_state35 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter23 == 1'b0) & (ap_enable_reg_pp1_iter22 == 1'b0) & (ap_enable_reg_pp1_iter21 == 1'b0) & (ap_enable_reg_pp1_iter20 == 1'b0) & (ap_enable_reg_pp1_iter19 == 1'b0) & (ap_enable_reg_pp1_iter18 == 1'b0) & (ap_enable_reg_pp1_iter17 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_99_reg_6195 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (exitcond_reg_6075_pp1_iter1_reg == 1'd0) & (not_s_reg_6045 == 1'd0))) begin
        ap_phi_mux_D0_4_V_phi_fu_1703_p6 = buf_read_area_win_V_s_reg_6199;
    end else begin
        ap_phi_mux_D0_4_V_phi_fu_1703_p6 = ap_phi_reg_pp1_iter1_D0_4_V_reg_1700;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_99_reg_6195 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (exitcond_reg_6075_pp1_iter1_reg == 1'd0) & (not_s_reg_6045 == 1'd0))) begin
        ap_phi_mux_D1_4_V_phi_fu_1692_p6 = buf_read_area_win_1_3_reg_6205;
    end else begin
        ap_phi_mux_D1_4_V_phi_fu_1692_p6 = ap_phi_reg_pp1_iter1_D1_4_V_reg_1689;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_99_reg_6195 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (exitcond_reg_6075_pp1_iter1_reg == 1'd0) & (not_s_reg_6045 == 1'd0))) begin
        ap_phi_mux_D2_4_V_phi_fu_1681_p6 = buf_read_area_win_V_1_reg_6211;
    end else begin
        ap_phi_mux_D2_4_V_phi_fu_1681_p6 = ap_phi_reg_pp1_iter1_D2_4_V_reg_1678;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_99_reg_6195 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (exitcond_reg_6075_pp1_iter1_reg == 1'd0) & (not_s_reg_6045 == 1'd0))) begin
        ap_phi_mux_D3_4_V_phi_fu_1670_p6 = buf_read_area_win_3_3_reg_6217;
    end else begin
        ap_phi_mux_D3_4_V_phi_fu_1670_p6 = ap_phi_reg_pp1_iter1_D3_4_V_reg_1667;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_99_reg_6195 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (exitcond_reg_6075_pp1_iter1_reg == 1'd0) & (not_s_reg_6045 == 1'd0))) begin
        ap_phi_mux_buf_read_area_win_4_7_phi_fu_1715_p6 = lbuf_in_4_V_q1;
    end else begin
        ap_phi_mux_buf_read_area_win_4_7_phi_fu_1715_p6 = ap_phi_reg_pp1_iter1_buf_read_area_win_4_7_reg_1711;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (or_cond_reg_6232 == 1'd1) & (tmp_107_reg_6236 == 1'd0) & (exitcond_reg_6075 == 1'd0))) begin
        ap_phi_mux_p_01080_2_phi_fu_1656_p6 = tmp_97_reg_1641;
    end else begin
        ap_phi_mux_p_01080_2_phi_fu_1656_p6 = ap_phi_reg_pp1_iter1_p_01080_2_reg_1652;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (exitcond_reg_6075 == 1'd0))) begin
        ap_phi_mux_r_V_phi_fu_1633_p4 = i_V_4_reg_6190;
    end else begin
        ap_phi_mux_r_V_phi_fu_1633_p4 = r_V_reg_1629;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (exitcond_reg_6075 == 1'd0))) begin
        ap_phi_mux_tmp_97_phi_fu_1644_p4 = ap_phi_mux_p_01080_2_phi_fu_1656_p6;
    end else begin
        ap_phi_mux_tmp_97_phi_fu_1644_p4 = tmp_97_reg_1641;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        ap_return_0 = xc_out_write_assign_reg_1749;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        ap_return_1 = yc_out_write_assign_reg_1738;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        ap_return_2 = anglexcomp_write_ass_reg_1771;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        ap_return_3 = angleycomp_write_ass_reg_1760;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp1124)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001_ignoreCallOp1123)))) begin
        grp_CoreProcessDownArea_fu_1808_ap_ce = 1'b1;
    end else begin
        grp_CoreProcessDownArea_fu_1808_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_Inverse_fu_1782_N_read = N_1_reg_1439;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_Inverse_fu_1782_N_read = N_reg_1333;
    end else begin
        grp_Inverse_fu_1782_N_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_Inverse_fu_1782_x = tmp_33_reg_5361;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_Inverse_fu_1782_x = tmp_6_reg_5122;
    end else begin
        grp_Inverse_fu_1782_x = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (not_s_reg_6045 == 1'd0) & (exitcond_reg_6075 == 1'd0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (exitcond_reg_6075 == 1'd0)))) begin
        grp_fu_2030_p0 = r_V_reg_1629;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_fu_2030_p0 = ap_phi_mux_r_V_phi_fu_1633_p4;
    end else begin
        grp_fu_2030_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (tmp_71_fu_3332_p2 == 1'd1) & (exitcond1_fu_3309_p2 == 1'd1))) begin
        grp_fu_3338_ap_start = 1'b1;
    end else begin
        grp_fu_3338_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (tmp_71_fu_3332_p2 == 1'd1) & (exitcond1_fu_3309_p2 == 1'd1))) begin
        grp_fu_3344_ap_start = 1'b1;
    end else begin
        grp_fu_3344_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_4814_ce = 1'b1;
    end else begin
        grp_fu_4814_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        grp_fu_5028_ap_start = 1'b1;
    end else begin
        grp_fu_5028_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        grp_fu_5033_ap_start = 1'b1;
    end else begin
        grp_fu_5033_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        grp_fu_5038_ap_start = 1'b1;
    end else begin
        grp_fu_5038_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1849_pos_r = 4'd2;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1849_pos_r = 4'd0;
        end else begin
            grp_xfExtractPixels_fu_1849_pos_r = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1849_pos_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1849_tmp_buf_0_V_read = reg_2358;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1849_tmp_buf_0_V_read = data0_0_V_1_fu_428;
        end else begin
            grp_xfExtractPixels_fu_1849_tmp_buf_0_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1849_tmp_buf_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1849_tmp_buf_1_V_read = reg_2363;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1849_tmp_buf_1_V_read = data0_1_V_1_fu_432;
        end else begin
            grp_xfExtractPixels_fu_1849_tmp_buf_1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1849_tmp_buf_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1849_tmp_buf_2_V_read = reg_2368;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1849_tmp_buf_2_V_read = data0_2_V_1_fu_436;
        end else begin
            grp_xfExtractPixels_fu_1849_tmp_buf_2_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1849_tmp_buf_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1849_tmp_buf_3_V_read = reg_2373;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1849_tmp_buf_3_V_read = data0_3_V_1_fu_440;
        end else begin
            grp_xfExtractPixels_fu_1849_tmp_buf_3_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1849_tmp_buf_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1849_tmp_buf_4_V_read = reg_2378;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1849_tmp_buf_4_V_read = data0_4_V_1_fu_444;
        end else begin
            grp_xfExtractPixels_fu_1849_tmp_buf_4_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1849_tmp_buf_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1849_val1_V_read = buf_read_area_win_V_13_reg_6421;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1849_val1_V_read = buf_read_area_win_V_5_fu_4018_p3;
        end else begin
            grp_xfExtractPixels_fu_1849_val1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1849_val1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1861_pos_r = 4'd2;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1861_pos_r = 4'd0;
        end else begin
            grp_xfExtractPixels_fu_1861_pos_r = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1861_pos_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1861_tmp_buf_0_V_read = reg_2383;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1861_tmp_buf_0_V_read = data1_0_V_1_fu_448;
        end else begin
            grp_xfExtractPixels_fu_1861_tmp_buf_0_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1861_tmp_buf_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1861_tmp_buf_1_V_read = reg_2388;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1861_tmp_buf_1_V_read = data1_1_V_1_fu_452;
        end else begin
            grp_xfExtractPixels_fu_1861_tmp_buf_1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1861_tmp_buf_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1861_tmp_buf_2_V_read = reg_2393;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1861_tmp_buf_2_V_read = data1_2_V_1_fu_456;
        end else begin
            grp_xfExtractPixels_fu_1861_tmp_buf_2_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1861_tmp_buf_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1861_tmp_buf_3_V_read = reg_2398;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1861_tmp_buf_3_V_read = data1_3_V_1_fu_460;
        end else begin
            grp_xfExtractPixels_fu_1861_tmp_buf_3_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1861_tmp_buf_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1861_tmp_buf_4_V_read = reg_2403;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1861_tmp_buf_4_V_read = data1_4_V_1_fu_464;
        end else begin
            grp_xfExtractPixels_fu_1861_tmp_buf_4_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1861_tmp_buf_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1861_val1_V_read = D4_2_V_reg_6426;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1861_val1_V_read = buf_read_area_win_V_4_fu_4010_p3;
        end else begin
            grp_xfExtractPixels_fu_1861_val1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1861_val1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1873_pos_r = 4'd3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1873_pos_r = 4'd0;
        end else begin
            grp_xfExtractPixels_fu_1873_pos_r = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1873_pos_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1873_tmp_buf_0_V_read = reg_2408;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1873_tmp_buf_0_V_read = data2_0_V_1_fu_468;
        end else begin
            grp_xfExtractPixels_fu_1873_tmp_buf_0_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1873_tmp_buf_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1873_tmp_buf_1_V_read = reg_2413;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1873_tmp_buf_1_V_read = data2_1_V_1_fu_472;
        end else begin
            grp_xfExtractPixels_fu_1873_tmp_buf_1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1873_tmp_buf_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1873_tmp_buf_2_V_read = reg_2418;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1873_tmp_buf_2_V_read = data2_2_V_1_fu_476;
        end else begin
            grp_xfExtractPixels_fu_1873_tmp_buf_2_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1873_tmp_buf_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1873_tmp_buf_3_V_read = reg_2423;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1873_tmp_buf_3_V_read = data2_3_V_1_fu_480;
        end else begin
            grp_xfExtractPixels_fu_1873_tmp_buf_3_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1873_tmp_buf_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1873_tmp_buf_4_V_read = reg_2428;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1873_tmp_buf_4_V_read = data2_4_V_1_fu_484;
        end else begin
            grp_xfExtractPixels_fu_1873_tmp_buf_4_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1873_tmp_buf_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1873_val1_V_read = buf_read_area_win_V_16_fu_4270_p3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1873_val1_V_read = buf_read_area_win_V_3_fu_4002_p3;
        end else begin
            grp_xfExtractPixels_fu_1873_val1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1873_val1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1885_pos_r = 4'd3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1885_pos_r = 4'd0;
        end else begin
            grp_xfExtractPixels_fu_1885_pos_r = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1885_pos_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1885_tmp_buf_0_V_read = reg_2433;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1885_tmp_buf_0_V_read = data3_0_V_1_fu_488;
        end else begin
            grp_xfExtractPixels_fu_1885_tmp_buf_0_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1885_tmp_buf_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1885_tmp_buf_1_V_read = reg_2438;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1885_tmp_buf_1_V_read = data3_1_V_1_fu_492;
        end else begin
            grp_xfExtractPixels_fu_1885_tmp_buf_1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1885_tmp_buf_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1885_tmp_buf_2_V_read = reg_2443;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1885_tmp_buf_2_V_read = data3_2_V_1_fu_496;
        end else begin
            grp_xfExtractPixels_fu_1885_tmp_buf_2_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1885_tmp_buf_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1885_tmp_buf_3_V_read = reg_2448;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1885_tmp_buf_3_V_read = data3_3_V_1_fu_500;
        end else begin
            grp_xfExtractPixels_fu_1885_tmp_buf_3_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1885_tmp_buf_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1885_tmp_buf_4_V_read = reg_2453;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1885_tmp_buf_4_V_read = data3_4_V_1_fu_504;
        end else begin
            grp_xfExtractPixels_fu_1885_tmp_buf_4_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1885_tmp_buf_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1885_val1_V_read = buf_read_area_win_V_15_fu_4263_p3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1885_val1_V_read = buf_read_area_win_V_2_fu_3994_p3;
        end else begin
            grp_xfExtractPixels_fu_1885_val1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1885_val1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1897_pos_r = 4'd3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1897_pos_r = 4'd0;
        end else begin
            grp_xfExtractPixels_fu_1897_pos_r = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1897_pos_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1897_tmp_buf_0_V_read = line2_i_0_ret2_reg_6431;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1897_tmp_buf_0_V_read = data4_0_V_1_fu_508;
        end else begin
            grp_xfExtractPixels_fu_1897_tmp_buf_0_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1897_tmp_buf_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1897_tmp_buf_1_V_read = line2_i_1_ret2_reg_6436;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1897_tmp_buf_1_V_read = data4_1_V_1_fu_512;
        end else begin
            grp_xfExtractPixels_fu_1897_tmp_buf_1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1897_tmp_buf_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1897_tmp_buf_2_V_read = line2_i_2_ret2_reg_6441;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1897_tmp_buf_2_V_read = data4_2_V_1_fu_516;
        end else begin
            grp_xfExtractPixels_fu_1897_tmp_buf_2_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1897_tmp_buf_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1897_tmp_buf_3_V_read = line2_i_3_ret2_reg_6446;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1897_tmp_buf_3_V_read = data4_3_V_1_fu_520;
        end else begin
            grp_xfExtractPixels_fu_1897_tmp_buf_3_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1897_tmp_buf_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1897_tmp_buf_4_V_read = line2_i_4_ret2_reg_6451;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1897_tmp_buf_4_V_read = data4_4_V_1_fu_524;
        end else begin
            grp_xfExtractPixels_fu_1897_tmp_buf_4_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1897_tmp_buf_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1897_val1_V_read = buf_read_area_win_V_14_fu_4256_p3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1897_val1_V_read = D4_0_V_fu_4026_p3;
        end else begin
            grp_xfExtractPixels_fu_1897_val1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1897_val1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1909_pos_r = 4'd3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1909_pos_r = 4'd1;
        end else begin
            grp_xfExtractPixels_fu_1909_pos_r = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1909_pos_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1909_val1_V_read = buf_read_area_win_V_17_fu_4278_p3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1909_val1_V_read = buf_read_area_win_V_8_fu_4050_p3;
        end else begin
            grp_xfExtractPixels_fu_1909_val1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1909_val1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1921_pos_r = 4'd3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1921_pos_r = 4'd1;
        end else begin
            grp_xfExtractPixels_fu_1921_pos_r = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1921_pos_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1921_val1_V_read = D4_3_V_fu_4285_p3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1921_val1_V_read = buf_read_area_win_V_7_fu_4042_p3;
        end else begin
            grp_xfExtractPixels_fu_1921_val1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1921_val1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1933_pos_r = 4'd4;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1933_pos_r = 4'd1;
        end else begin
            grp_xfExtractPixels_fu_1933_pos_r = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1933_pos_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1933_val1_V_read = buf_read_area_win_V_20_fu_4308_p3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1933_val1_V_read = buf_read_area_win_V_6_fu_4034_p3;
        end else begin
            grp_xfExtractPixels_fu_1933_val1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1933_val1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1945_pos_r = 4'd4;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1945_pos_r = 4'd1;
        end else begin
            grp_xfExtractPixels_fu_1945_pos_r = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1945_pos_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1945_val1_V_read = buf_read_area_win_V_19_fu_4300_p3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1945_val1_V_read = buf_read_area_win_V_9_fu_4058_p3;
        end else begin
            grp_xfExtractPixels_fu_1945_val1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1945_val1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1957_pos_r = 4'd4;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1957_pos_r = 4'd1;
        end else begin
            grp_xfExtractPixels_fu_1957_pos_r = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1957_pos_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1957_val1_V_read = buf_read_area_win_V_18_fu_4292_p3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1957_val1_V_read = D4_1_V_fu_4066_p3;
        end else begin
            grp_xfExtractPixels_fu_1957_val1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1957_val1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1969_pos_r = 4'd4;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1969_pos_r = 4'd2;
        end else begin
            grp_xfExtractPixels_fu_1969_pos_r = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1969_pos_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1969_val1_V_read = buf_read_area_win_V_21_fu_4316_p3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1969_val1_V_read = buf_read_area_win_V_12_fu_4090_p3;
        end else begin
            grp_xfExtractPixels_fu_1969_val1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1969_val1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1981_pos_r = 4'd4;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1981_pos_r = 4'd2;
        end else begin
            grp_xfExtractPixels_fu_1981_pos_r = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1981_pos_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5067)) begin
        if ((1'b1 == ap_condition_5073)) begin
            grp_xfExtractPixels_fu_1981_val1_V_read = D4_4_V_fu_4324_p3;
        end else if ((1'b1 == ap_condition_5069)) begin
            grp_xfExtractPixels_fu_1981_val1_V_read = buf_read_area_win_V_11_fu_4082_p3;
        end else begin
            grp_xfExtractPixels_fu_1981_val1_V_read = 'bx;
        end
    end else begin
        grp_xfExtractPixels_fu_1981_val1_V_read = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (exitcond_reg_6075 == 1'd0))) begin
        lbuf_in_0_V_address0 = tmp_103_reg_6142;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0))) begin
        lbuf_in_0_V_address0 = tmp_102_reg_6108;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        lbuf_in_0_V_address0 = tmp_100_fu_3563_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        lbuf_in_0_V_address0 = tmp_81_reg_5911;
    end else begin
        lbuf_in_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_0_V_ce0 = 1'b1;
    end else begin
        lbuf_in_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_reg_5902 == 1'd0)))) begin
        lbuf_in_0_V_we0 = 1'b1;
    end else begin
        lbuf_in_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (grp_fu_2030_p2 == 1'd1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0))) begin
        lbuf_in_1_V_address0 = tmp_103_fu_3590_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (not_s_reg_6045 == 1'd1) & (brmerge_fu_3577_p2 == 1'd0) & (exitcond_fu_3557_p2 == 1'd0))) begin
        lbuf_in_1_V_address0 = tmp_102_fu_3582_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (exitcond_fu_3557_p2 == 1'd0) & (not_s_reg_6045 == 1'd0))) begin
        lbuf_in_1_V_address0 = tmp_100_fu_3563_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        lbuf_in_1_V_address0 = tmp_81_fu_3301_p1;
    end else begin
        lbuf_in_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (exitcond_reg_6075 == 1'd0))) begin
        lbuf_in_1_V_address1 = lbuf_in_1_V_addr_3_reg_6147;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0))) begin
        lbuf_in_1_V_address1 = lbuf_in_1_V_addr_1_reg_6114;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        lbuf_in_1_V_address1 = lbuf_in_1_V_addr_reg_5917;
    end else begin
        lbuf_in_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond_fu_3557_p2 == 1'd0) & (not_s_reg_6045 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (grp_fu_2030_p2 == 1'd1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (not_s_reg_6045 == 1'd1) & (brmerge_fu_3577_p2 == 1'd0) & (exitcond_fu_3557_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_1_V_ce0 = 1'b1;
    end else begin
        lbuf_in_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_1_V_ce1 = 1'b1;
    end else begin
        lbuf_in_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_reg_5902 == 1'd0)))) begin
        lbuf_in_1_V_we1 = 1'b1;
    end else begin
        lbuf_in_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (grp_fu_2030_p2 == 1'd1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0))) begin
        lbuf_in_2_V_address0 = tmp_103_fu_3590_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (not_s_reg_6045 == 1'd1) & (brmerge_fu_3577_p2 == 1'd0) & (exitcond_fu_3557_p2 == 1'd0))) begin
        lbuf_in_2_V_address0 = tmp_102_fu_3582_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (exitcond_fu_3557_p2 == 1'd0) & (not_s_reg_6045 == 1'd0))) begin
        lbuf_in_2_V_address0 = tmp_100_fu_3563_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        lbuf_in_2_V_address0 = tmp_81_fu_3301_p1;
    end else begin
        lbuf_in_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (exitcond_reg_6075 == 1'd0))) begin
        lbuf_in_2_V_address1 = lbuf_in_2_V_addr_2_reg_6153;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0))) begin
        lbuf_in_2_V_address1 = lbuf_in_2_V_addr_1_reg_6120;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        lbuf_in_2_V_address1 = lbuf_in_2_V_addr_reg_5923;
    end else begin
        lbuf_in_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond_fu_3557_p2 == 1'd0) & (not_s_reg_6045 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (grp_fu_2030_p2 == 1'd1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (not_s_reg_6045 == 1'd1) & (brmerge_fu_3577_p2 == 1'd0) & (exitcond_fu_3557_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_2_V_ce0 = 1'b1;
    end else begin
        lbuf_in_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_2_V_ce1 = 1'b1;
    end else begin
        lbuf_in_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_reg_5902 == 1'd0)))) begin
        lbuf_in_2_V_we1 = 1'b1;
    end else begin
        lbuf_in_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (grp_fu_2030_p2 == 1'd1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0))) begin
        lbuf_in_3_V_address0 = tmp_103_fu_3590_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (not_s_reg_6045 == 1'd1) & (brmerge_fu_3577_p2 == 1'd0) & (exitcond_fu_3557_p2 == 1'd0))) begin
        lbuf_in_3_V_address0 = tmp_102_fu_3582_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (exitcond_fu_3557_p2 == 1'd0) & (not_s_reg_6045 == 1'd0))) begin
        lbuf_in_3_V_address0 = tmp_100_fu_3563_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        lbuf_in_3_V_address0 = tmp_81_fu_3301_p1;
    end else begin
        lbuf_in_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (exitcond_reg_6075 == 1'd0))) begin
        lbuf_in_3_V_address1 = lbuf_in_3_V_addr_2_reg_6159;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0))) begin
        lbuf_in_3_V_address1 = lbuf_in_3_V_addr_1_reg_6126;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        lbuf_in_3_V_address1 = lbuf_in_3_V_addr_reg_5929;
    end else begin
        lbuf_in_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond_fu_3557_p2 == 1'd0) & (not_s_reg_6045 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (grp_fu_2030_p2 == 1'd1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (not_s_reg_6045 == 1'd1) & (brmerge_fu_3577_p2 == 1'd0) & (exitcond_fu_3557_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_3_V_ce0 = 1'b1;
    end else begin
        lbuf_in_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_3_V_ce1 = 1'b1;
    end else begin
        lbuf_in_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_reg_5902 == 1'd0)))) begin
        lbuf_in_3_V_we1 = 1'b1;
    end else begin
        lbuf_in_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (grp_fu_2030_p2 == 1'd1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0))) begin
        lbuf_in_4_V_address0 = tmp_103_fu_3590_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (not_s_reg_6045 == 1'd1) & (brmerge_fu_3577_p2 == 1'd0) & (exitcond_fu_3557_p2 == 1'd0))) begin
        lbuf_in_4_V_address0 = tmp_102_fu_3582_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        lbuf_in_4_V_address0 = tmp_81_fu_3301_p1;
    end else begin
        lbuf_in_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        lbuf_in_4_V_address1 = tmp_100_reg_6079;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (exitcond_reg_6075 == 1'd0))) begin
        lbuf_in_4_V_address1 = lbuf_in_4_V_addr_2_reg_6165;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0))) begin
        lbuf_in_4_V_address1 = lbuf_in_4_V_addr_1_reg_6132;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        lbuf_in_4_V_address1 = lbuf_in_4_V_addr_reg_5935;
    end else begin
        lbuf_in_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (grp_fu_2030_p2 == 1'd1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (not_s_reg_6045 == 1'd1) & (brmerge_fu_3577_p2 == 1'd0) & (exitcond_fu_3557_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_4_V_ce0 = 1'b1;
    end else begin
        lbuf_in_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_4_V_ce1 = 1'b1;
    end else begin
        lbuf_in_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (exitcond_reg_6075 == 1'd0))) begin
        lbuf_in_4_V_d1 = lbuf_in_5_V_q0;
    end else if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        lbuf_in_4_V_d1 = stream_in_V_V_dout;
    end else begin
        lbuf_in_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_reg_5902 == 1'd0)))) begin
        lbuf_in_4_V_we1 = 1'b1;
    end else begin
        lbuf_in_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        lbuf_in_5_V_address0 = tmp_102_reg_6108;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        lbuf_in_5_V_address0 = tmp_103_fu_3590_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        lbuf_in_5_V_address0 = tmp_81_reg_5911;
    end else begin
        lbuf_in_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_in_5_V_ce0 = 1'b1;
    end else begin
        lbuf_in_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_reg_5902 == 1'd0)))) begin
        lbuf_in_5_V_we0 = 1'b1;
    end else begin
        lbuf_in_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_107_reg_6236_pp1_iter4_reg == 1'd1) & (or_cond_reg_6232_pp1_iter4_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (exitcond_reg_6075_pp1_iter5_reg == 1'd0))) begin
        resize_out_V_V_blk_n = resize_out_V_V_full_n;
    end else begin
        resize_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op1142_write_state44 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        resize_out_V_V_write = 1'b1;
    end else begin
        resize_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_reg_5902 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        stream_in_V_V_blk_n = stream_in_V_V_empty_n;
    end else begin
        stream_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op655_read_state34 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_reg_5902 == 1'd0)))) begin
        stream_in_V_V_read = 1'b1;
    end else begin
        stream_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_2458_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_Inverse_fu_1782_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (tmp_17_fu_2638_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (tmp_60_fu_2772_p2 == 1'd0) & (tmp_46_fu_2743_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((1'b1 == ap_CS_fsm_state9) & (tmp_60_fu_2772_p2 == 1'd1) & (tmp_46_fu_2743_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (exitcond3_fu_2860_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_Inverse_fu_1782_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (tmp_45_fu_3040_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (tmp_69_fu_3169_p2 == 1'd0) & (tmp_61_fu_3139_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((1'b1 == ap_CS_fsm_state21) & (tmp_69_fu_3169_p2 == 1'd1) & (tmp_61_fu_3139_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & (exitcond4_fu_3242_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond2_fu_3289_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond2_fu_3289_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (exitcond1_fu_3309_p2 == 1'd1) & (tmp_71_fu_3332_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state119;
            end else if (((1'b1 == ap_CS_fsm_state29) & (tmp_71_fu_3332_p2 == 1'd1) & (exitcond1_fu_3309_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((~((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter23 == 1'b1) & (ap_enable_reg_pp1_iter22 == 1'b0) & (1'b0 == ap_block_pp1_stage1_subdone)) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter23 == 1'b1) & (ap_enable_reg_pp1_iter22 == 1'b0) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign D4_0_V_fu_4026_p3 = ((tmp_108_reg_6240[0:0] === 1'b1) ? buf_read_area_win_4_fu_592 : 24'd0);

assign D4_1_V_fu_4066_p3 = ((tmp_207_1_reg_6249[0:0] === 1'b1) ? buf_read_area_win_4_1_fu_596 : 24'd0);

assign D4_2_V_fu_4105_p3 = ((tmp_207_2_reg_6258[0:0] === 1'b1) ? buf_read_area_win_4_2_fu_600 : 24'd0);

assign D4_3_V_fu_4285_p3 = ((tmp_207_3_reg_6267[0:0] === 1'b1) ? buf_read_area_win_4_6_reg_6386 : 24'd0);

assign D4_4_V_fu_4324_p3 = ((tmp_207_4_reg_6276[0:0] === 1'b1) ? ap_phi_mux_buf_read_area_win_4_7_phi_fu_1715_p6 : 24'd0);

assign Hreq_0_address1 = newIndex5_fu_3781_p1;

assign Hreq_1_address1 = newIndex5_fu_3781_p1;

assign Hreq_2_address1 = newIndex5_fu_3781_p1;

assign Hreq_3_address1 = newIndex5_fu_3781_p1;

assign Hreq_4_address1 = newIndex5_fu_3781_p1;

assign Hreq_5_address1 = newIndex5_fu_3781_p1;

assign Hreq_6_address1 = newIndex5_fu_3781_p1;

assign Hreq_7_address1 = newIndex5_fu_3781_p1;

assign Wx_0_fu_4600_p3 = ((tmp_112_reg_6493[0:0] === 1'b1) ? 16'd0 : Hweight_0_q0);

assign Wx_1_fu_4641_p3 = ((icmp4_reg_6508[0:0] === 1'b1) ? Hweight_1_q0 : 16'd0);

assign Wx_2_fu_4682_p3 = ((tmp_219_2_reg_6523[0:0] === 1'b1) ? Hweight_2_q0 : 16'd0);

assign Wx_3_fu_4723_p3 = ((icmp5_reg_6538[0:0] === 1'b1) ? Hweight_3_q0 : 16'd0);

assign Wx_4_fu_4764_p3 = ((tmp_219_4_reg_6553[0:0] === 1'b1) ? Hweight_4_q0 : 16'd0);

assign Wy_0_fu_3476_p3 = ((tmp_77_fu_3470_p2[0:0] === 1'b1) ? 16'd0 : Vweight_load_reg_5987);

assign Wy_1_fu_3499_p3 = ((icmp1_fu_3493_p2[0:0] === 1'b1) ? Vweight_load_1_reg_6012 : 16'd0);

assign Wy_2_fu_3512_p3 = ((tmp_179_2_fu_3506_p2[0:0] === 1'b1) ? Vweight_load_2_reg_6017 : 16'd0);

assign Wy_3_fu_3535_p3 = ((icmp2_fu_3529_p2[0:0] === 1'b1) ? Vweight_q1 : 16'd0);

assign Wy_4_fu_3549_p3 = ((tmp_179_4_fu_3543_p2[0:0] === 1'b1) ? Vweight_q0 : 16'd0);

assign Xtemp0_cast1_cast_fu_2478_p1 = tmp_fu_2470_p3;

assign Xtemp0_cast3_fu_2563_p1 = tmp_reg_5112;

assign Xtemp1_cast_fu_2566_p1 = Xtemp1_reg_5127;

assign Xtemp1_fu_2512_p2 = (Xtemp0_cast1_cast_reg_5117 + 27'd131072);

assign Yoffset_V_fu_3412_p0 = Vstart_q0;

assign Yoffset_V_fu_3412_p1 = Yoffset_V_fu_3412_p0;

assign Ytemp0_cast4_fu_2965_p1 = tmp_29_reg_5351;

assign Ytemp0_cast6_cast_fu_2880_p1 = tmp_29_fu_2872_p3;

assign Ytemp1_cast_fu_2968_p1 = Ytemp1_reg_5366;

assign Ytemp1_fu_2914_p2 = (Ytemp0_cast6_cast_reg_5356 + 26'd131072);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_pp0 = ((1'b1 == ap_block_pp0_stage0_subdone) & (ap_ST_fsm_pp0_stage0 == ap_CS_fsm));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((stream_in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond2_reg_5902 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((stream_in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond2_reg_5902 == 1'd0));
end

always @ (*) begin
    ap_block_pp1 = (((1'b1 == ap_block_pp1_stage0_subdone) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((1'b1 == ap_block_pp1_stage1_subdone) & (ap_ST_fsm_pp1_stage1 == ap_CS_fsm)));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001_ignoreCallOp1124 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = (((ap_predicate_op1142_write_state44 == 1'b1) & (resize_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b1)) | ((ap_predicate_op655_read_state34 == 1'b1) & (stream_in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = (((ap_predicate_op1142_write_state44 == 1'b1) & (resize_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b1)) | ((ap_predicate_op655_read_state34 == 1'b1) & (stream_in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001_ignoreCallOp1123 = (((ap_predicate_op1142_write_state44 == 1'b1) & (resize_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b1)) | ((ap_predicate_op655_read_state34 == 1'b1) & (stream_in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = (((ap_predicate_op1142_write_state44 == 1'b1) & (resize_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b1)) | ((ap_predicate_op655_read_state34 == 1'b1) & (stream_in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

assign ap_block_state26_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state27_pp0_stage0_iter1 = ((stream_in_V_V_empty_n == 1'b0) & (exitcond2_reg_5902 == 1'd0));
end

assign ap_block_state33_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter0_ignore_call313 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state34_pp1_stage1_iter0 = ((ap_predicate_op655_read_state34 == 1'b1) & (stream_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state34_pp1_stage1_iter0_ignore_call313 = ((ap_predicate_op655_read_state34 == 1'b1) & (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state35_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage0_iter1_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage1_iter1_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter2_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage1_iter2_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage0_iter3_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage1_iter3_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage0_iter4_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage1_iter4_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage0_iter5_ignore_call313 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state44_pp1_stage1_iter5 = ((ap_predicate_op1142_write_state44 == 1'b1) & (resize_out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state44_pp1_stage1_iter5_ignore_call313 = ((ap_predicate_op1142_write_state44 == 1'b1) & (resize_out_V_V_full_n == 1'b0));
end

assign ap_block_state45_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp1_stage0_iter6_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage1_iter6_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage0_iter7_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp1_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp1_stage1_iter7_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp1_stage0_iter8_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp1_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp1_stage1_iter8_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp1_stage0_iter9_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp1_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp1_stage1_iter9_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp1_stage0_iter10_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp1_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp1_stage1_iter10_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp1_stage0_iter11_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp1_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp1_stage1_iter11_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp1_stage0_iter12_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp1_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp1_stage1_iter12_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp1_stage0_iter13_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp1_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp1_stage1_iter13_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp1_stage0_iter14_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp1_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp1_stage1_iter14_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp1_stage0_iter15_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp1_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp1_stage1_iter15_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp1_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp1_stage0_iter16_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp1_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp1_stage1_iter16_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp1_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp1_stage0_iter17_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp1_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp1_stage1_iter17_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp1_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp1_stage0_iter18_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp1_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp1_stage1_iter18_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp1_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp1_stage0_iter19_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp1_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp1_stage1_iter19_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp1_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp1_stage0_iter20_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp1_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp1_stage1_iter20_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp1_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp1_stage0_iter21_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp1_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp1_stage1_iter21_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp1_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp1_stage0_iter22_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp1_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp1_stage1_iter22_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp1_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp1_stage0_iter23_ignore_call313 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp1_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp1_stage1_iter23_ignore_call313 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_5067 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_107_reg_6236 == 1'd1) & (or_cond_reg_6232 == 1'd1));
end

always @ (*) begin
    ap_condition_5069 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_condition_5073 = ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1) & (exitcond_reg_6075_pp1_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_783 = ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_condition_821 = ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_condition_875 = ((tmp_107_fu_3685_p2 == 1'd1) & (or_cond_fu_3662_p2 == 1'd1) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_enable_operation_609 = (ap_predicate_op609_load_state33 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_611 = (ap_predicate_op611_load_state33 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_613 = (ap_predicate_op613_load_state33 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_615 = (ap_predicate_op615_load_state33 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_621 = (ap_predicate_op621_load_state33 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_623 = (ap_predicate_op623_load_state33 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_625 = (ap_predicate_op625_load_state33 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_627 = (ap_predicate_op627_load_state33 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_632 = (ap_predicate_op632_load_state33 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_634 = (ap_predicate_op634_load_state33 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_636 = (ap_predicate_op636_load_state33 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_638 = (ap_predicate_op638_load_state33 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_640 = (ap_predicate_op640_load_state33 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_646 = (ap_predicate_op646_load_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_647 = (ap_predicate_op647_load_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_650 = (ap_predicate_op650_load_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_651 = (ap_predicate_op651_load_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_657 = (ap_predicate_op657_store_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_658 = (ap_predicate_op658_load_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_660 = (ap_predicate_op660_store_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_661 = (ap_predicate_op661_load_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_662 = (ap_predicate_op662_store_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_663 = (ap_predicate_op663_load_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_664 = (ap_predicate_op664_store_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_665 = (ap_predicate_op665_load_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_666 = (ap_predicate_op666_store_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_667 = (ap_predicate_op667_store_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_674 = (ap_predicate_op674_load_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_676 = (ap_predicate_op676_store_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_677 = (ap_predicate_op677_load_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_678 = (ap_predicate_op678_store_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_679 = (ap_predicate_op679_load_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_680 = (ap_predicate_op680_store_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_681 = (ap_predicate_op681_load_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_682 = (ap_predicate_op682_store_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_683 = (ap_predicate_op683_load_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_684 = (ap_predicate_op684_store_state34 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_763 = (ap_predicate_op763_load_state35 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_937 = (ap_predicate_op937_load_state36 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_enable_state33_pp1_iter0_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_state34_pp1_iter0_stage1 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_enable_state35_pp1_iter1_stage0 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_enable_state36_pp1_iter1_stage1 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

assign ap_phi_reg_pp1_iter0_D0_4_V_reg_1700 = 'bx;

assign ap_phi_reg_pp1_iter0_D1_4_V_reg_1689 = 'bx;

assign ap_phi_reg_pp1_iter0_D2_4_V_reg_1678 = 'bx;

assign ap_phi_reg_pp1_iter0_D3_4_V_reg_1667 = 'bx;

assign ap_phi_reg_pp1_iter0_buf_read_area_win_4_7_reg_1711 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01080_2_reg_1652 = 'bx;

assign ap_phi_reg_pp1_iter0_tmp_V_3_reg_1725 = 'bx;

always @ (*) begin
    ap_predicate_op1123_call_state38 = ((tmp_107_reg_6236_pp1_iter1_reg == 1'd1) & (or_cond_reg_6232_pp1_iter1_reg == 1'd1) & (exitcond_reg_6075_pp1_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1123_call_state38_state37 = ((tmp_107_reg_6236_pp1_iter1_reg == 1'd1) & (or_cond_reg_6232_pp1_iter1_reg == 1'd1) & (exitcond_reg_6075_pp1_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1142_write_state44 = ((tmp_107_reg_6236_pp1_iter4_reg == 1'd1) & (or_cond_reg_6232_pp1_iter4_reg == 1'd1) & (exitcond_reg_6075_pp1_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op609_load_state33 = ((exitcond_fu_3557_p2 == 1'd0) & (not_s_reg_6045 == 1'd0));
end

always @ (*) begin
    ap_predicate_op611_load_state33 = ((exitcond_fu_3557_p2 == 1'd0) & (not_s_reg_6045 == 1'd0));
end

always @ (*) begin
    ap_predicate_op613_load_state33 = ((exitcond_fu_3557_p2 == 1'd0) & (not_s_reg_6045 == 1'd0));
end

always @ (*) begin
    ap_predicate_op615_load_state33 = ((exitcond_fu_3557_p2 == 1'd0) & (not_s_reg_6045 == 1'd0));
end

always @ (*) begin
    ap_predicate_op621_load_state33 = ((not_s_reg_6045 == 1'd1) & (brmerge_fu_3577_p2 == 1'd0) & (exitcond_fu_3557_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op623_load_state33 = ((not_s_reg_6045 == 1'd1) & (brmerge_fu_3577_p2 == 1'd0) & (exitcond_fu_3557_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op625_load_state33 = ((not_s_reg_6045 == 1'd1) & (brmerge_fu_3577_p2 == 1'd0) & (exitcond_fu_3557_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op627_load_state33 = ((not_s_reg_6045 == 1'd1) & (brmerge_fu_3577_p2 == 1'd0) & (exitcond_fu_3557_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op632_load_state33 = ((grp_fu_2030_p2 == 1'd1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op634_load_state33 = ((grp_fu_2030_p2 == 1'd1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op636_load_state33 = ((grp_fu_2030_p2 == 1'd1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op638_load_state33 = ((grp_fu_2030_p2 == 1'd1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op640_load_state33 = ((grp_fu_2030_p2 == 1'd1) & (brmerge_fu_3577_p2 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_fu_3557_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op646_load_state34 = ((not_s_reg_6045 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op647_load_state34 = ((not_s_reg_6045 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op650_load_state34 = ((not_s_reg_6045 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op651_load_state34 = ((not_s_reg_6045 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op655_read_state34 = ((not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op657_store_state34 = ((not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op658_load_state34 = ((not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op660_store_state34 = ((not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op661_load_state34 = ((not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op662_store_state34 = ((not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op663_load_state34 = ((not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op664_store_state34 = ((not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op665_load_state34 = ((not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op666_store_state34 = ((not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op667_store_state34 = ((not_s_reg_6045 == 1'd1) & (brmerge_reg_6104 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op674_load_state34 = ((tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op676_store_state34 = ((tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op677_load_state34 = ((tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op678_store_state34 = ((tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op679_load_state34 = ((tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op680_store_state34 = ((tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op681_load_state34 = ((tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op682_store_state34 = ((tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op683_load_state34 = ((tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op684_store_state34 = ((tmp_101_reg_6138 == 1'd1) & (brmerge_reg_6104 == 1'd1) & (not_s_reg_6045 == 1'd1) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op763_load_state35 = ((tmp_99_reg_6195 == 1'd1) & (not_s_reg_6045 == 1'd0) & (exitcond_reg_6075 == 1'd0));
end

always @ (*) begin
    ap_predicate_op937_load_state36 = ((tmp_99_reg_6195 == 1'd1) & (exitcond_reg_6075_pp1_iter1_reg == 1'd0) & (not_s_reg_6045 == 1'd0));
end

assign arrayNo_trunc1_fu_4142_p2 = ($signed(3'd7) + $signed(tmp_123_fu_4138_p1));

assign block_start_V_fu_3652_p1 = Hstart_q0[12:0];

assign brmerge_fu_3577_p2 = (tmp_79_reg_5954 | p_not_fu_3571_p2);

assign buf_read_area_win_0_4_fu_3844_p3 = ((tmp_104_reg_6223[0:0] === 1'b1) ? col_buf_0_V_2_fu_408 : 24'd0);

assign buf_read_area_win_1_3_fu_3618_p3 = ((grp_fu_2030_p2[0:0] === 1'b1) ? lbuf_in_1_V_q0 : 24'd0);

assign buf_read_area_win_1_4_fu_3851_p3 = ((tmp_104_reg_6223[0:0] === 1'b1) ? col_buf_1_V_2_fu_412 : 24'd0);

assign buf_read_area_win_2_4_fu_3858_p3 = ((tmp_104_reg_6223[0:0] === 1'b1) ? col_buf_2_V_2_fu_416 : 24'd0);

assign buf_read_area_win_3_3_fu_3634_p3 = ((grp_fu_2030_p2[0:0] === 1'b1) ? lbuf_in_3_V_q0 : 24'd0);

assign buf_read_area_win_3_4_fu_3865_p3 = ((tmp_104_reg_6223[0:0] === 1'b1) ? col_buf_3_V_2_fu_420 : 24'd0);

assign buf_read_area_win_V_11_fu_4082_p3 = ((tmp_207_2_reg_6258[0:0] === 1'b1) ? buf_read_area_win_1_fu_528 : 24'd0);

assign buf_read_area_win_V_12_fu_4090_p3 = ((tmp_207_2_reg_6258[0:0] === 1'b1) ? buf_read_area_win_0_1_fu_544 : 24'd0);

assign buf_read_area_win_V_13_fu_4098_p3 = ((tmp_207_2_reg_6258[0:0] === 1'b1) ? buf_read_area_win_3_1_fu_584 : 24'd0);

assign buf_read_area_win_V_14_fu_4256_p3 = ((tmp_207_3_reg_6267[0:0] === 1'b1) ? D2_3_V_reg_6376 : 24'd0);

assign buf_read_area_win_V_15_fu_4263_p3 = ((tmp_207_3_reg_6267[0:0] === 1'b1) ? D1_3_V_reg_6370 : 24'd0);

assign buf_read_area_win_V_16_fu_4270_p3 = ((tmp_207_3_reg_6267[0:0] === 1'b1) ? buf_read_area_win_0_fu_540 : 24'd0);

assign buf_read_area_win_V_17_fu_4278_p3 = ((tmp_207_3_reg_6267[0:0] === 1'b1) ? D3_3_V_reg_6381 : 24'd0);

assign buf_read_area_win_V_18_fu_4292_p3 = ((tmp_207_4_reg_6276[0:0] === 1'b1) ? ap_phi_mux_D2_4_V_phi_fu_1681_p6 : 24'd0);

assign buf_read_area_win_V_19_fu_4300_p3 = ((tmp_207_4_reg_6276[0:0] === 1'b1) ? ap_phi_mux_D1_4_V_phi_fu_1692_p6 : 24'd0);

assign buf_read_area_win_V_1_fu_3626_p3 = ((grp_fu_2030_p2[0:0] === 1'b1) ? lbuf_in_2_V_q0 : 24'd0);

assign buf_read_area_win_V_20_fu_4308_p3 = ((tmp_207_4_reg_6276[0:0] === 1'b1) ? ap_phi_mux_D0_4_V_phi_fu_1703_p6 : 24'd0);

assign buf_read_area_win_V_21_fu_4316_p3 = ((tmp_207_4_reg_6276[0:0] === 1'b1) ? ap_phi_mux_D3_4_V_phi_fu_1670_p6 : 24'd0);

assign buf_read_area_win_V_2_fu_3994_p3 = ((tmp_108_reg_6240[0:0] === 1'b1) ? D3_0_V_fu_576 : 24'd0);

assign buf_read_area_win_V_3_fu_4002_p3 = ((tmp_108_reg_6240[0:0] === 1'b1) ? D2_0_V_fu_560 : 24'd0);

assign buf_read_area_win_V_4_fu_4010_p3 = ((tmp_108_reg_6240[0:0] === 1'b1) ? D1_0_V_fu_536 : 24'd0);

assign buf_read_area_win_V_5_fu_4018_p3 = ((tmp_108_reg_6240[0:0] === 1'b1) ? D0_0_V_fu_552 : 24'd0);

assign buf_read_area_win_V_6_fu_4034_p3 = ((tmp_207_1_reg_6249[0:0] === 1'b1) ? buf_read_area_win_2_fu_564 : 24'd0);

assign buf_read_area_win_V_7_fu_4042_p3 = ((tmp_207_1_reg_6249[0:0] === 1'b1) ? buf_read_area_win_1_1_fu_532 : 24'd0);

assign buf_read_area_win_V_8_fu_4050_p3 = ((tmp_207_1_reg_6249[0:0] === 1'b1) ? buf_read_area_win_0_2_fu_548 : 24'd0);

assign buf_read_area_win_V_9_fu_4058_p3 = ((tmp_207_1_reg_6249[0:0] === 1'b1) ? buf_read_area_win_3_fu_580 : 24'd0);

assign buf_read_area_win_V_s_fu_3610_p3 = ((grp_fu_2030_p2[0:0] === 1'b1) ? lbuf_in_0_V_q0 : 24'd0);

assign call_ret14_xfExtractPixels_fu_1993_val1_V_read = ((tmp_207_2_reg_6258[0:0] === 1'b1) ? buf_read_area_win_2_1_fu_568 : 24'd0);

assign count_2_fu_2722_p2 = (tmp_24_reg_5233 + count_1_reg_1392);

assign count_4_cast_fu_3086_p1 = count_4_reg_1495;

assign count_5_fu_3120_p2 = (tmp_53_fu_3114_p2 + count_4_cast_fu_3086_p1);

assign count_7_fu_2824_p2 = (count_2_reg_5248 + 16'd1);

assign count_8_fu_3226_p2 = (count_5_reg_5488 + 16'd1);

assign countpx_1_fu_4774_p2 = (32'd1 + countpx_fu_380);

assign data0_V_1_fu_4635_p3 = ((icmp4_reg_6508[0:0] === 1'b1) ? data0_1_V_reg_6473 : 24'd0);

assign data0_V_2_fu_4676_p3 = ((tmp_219_2_reg_6523[0:0] === 1'b1) ? data0_2_V_reg_6478 : 24'd0);

assign data0_V_3_fu_4717_p3 = ((icmp5_reg_6538[0:0] === 1'b1) ? data0_3_V_reg_6483 : 24'd0);

assign data0_V_4_fu_4758_p3 = ((tmp_219_4_reg_6553[0:0] === 1'b1) ? data0_4_V_reg_6488 : 24'd0);

assign data0_V_fu_4594_p3 = ((tmp_112_reg_6493[0:0] === 1'b1) ? 24'd0 : data0_0_V_reg_6468);

assign data1_V_1_fu_4628_p3 = ((icmp4_reg_6508[0:0] === 1'b1) ? reg_2363 : 24'd0);

assign data1_V_2_fu_4669_p3 = ((tmp_219_2_reg_6523[0:0] === 1'b1) ? reg_2368 : 24'd0);

assign data1_V_3_fu_4710_p3 = ((icmp5_reg_6538[0:0] === 1'b1) ? reg_2373 : 24'd0);

assign data1_V_4_fu_4751_p3 = ((tmp_219_4_reg_6553[0:0] === 1'b1) ? reg_2378 : 24'd0);

assign data1_V_fu_4587_p3 = ((tmp_112_reg_6493[0:0] === 1'b1) ? 24'd0 : reg_2358);

assign data2_V_1_fu_4621_p3 = ((icmp4_reg_6508[0:0] === 1'b1) ? reg_2388 : 24'd0);

assign data2_V_2_fu_4662_p3 = ((tmp_219_2_reg_6523[0:0] === 1'b1) ? reg_2393 : 24'd0);

assign data2_V_3_fu_4703_p3 = ((icmp5_reg_6538[0:0] === 1'b1) ? reg_2398 : 24'd0);

assign data2_V_4_fu_4744_p3 = ((tmp_219_4_reg_6553[0:0] === 1'b1) ? reg_2403 : 24'd0);

assign data2_V_fu_4580_p3 = ((tmp_112_reg_6493[0:0] === 1'b1) ? 24'd0 : reg_2383);

assign data3_V_1_fu_4614_p3 = ((icmp4_reg_6508[0:0] === 1'b1) ? reg_2413 : 24'd0);

assign data3_V_2_fu_4655_p3 = ((tmp_219_2_reg_6523[0:0] === 1'b1) ? reg_2418 : 24'd0);

assign data3_V_3_fu_4696_p3 = ((icmp5_reg_6538[0:0] === 1'b1) ? reg_2423 : 24'd0);

assign data3_V_4_fu_4737_p3 = ((tmp_219_4_reg_6553[0:0] === 1'b1) ? reg_2428 : 24'd0);

assign data3_V_fu_4573_p3 = ((tmp_112_reg_6493[0:0] === 1'b1) ? 24'd0 : reg_2408);

assign data4_V_1_fu_4607_p3 = ((icmp4_reg_6508[0:0] === 1'b1) ? reg_2438 : 24'd0);

assign data4_V_2_fu_4648_p3 = ((tmp_219_2_reg_6523[0:0] === 1'b1) ? reg_2443 : 24'd0);

assign data4_V_3_fu_4689_p3 = ((icmp5_reg_6538[0:0] === 1'b1) ? reg_2448 : 24'd0);

assign data4_V_4_fu_4730_p3 = ((tmp_219_4_reg_6553[0:0] === 1'b1) ? reg_2453 : 24'd0);

assign data4_V_fu_4566_p3 = ((tmp_112_reg_6493[0:0] === 1'b1) ? 24'd0 : reg_2433);

assign exitcond1_fu_3309_p2 = ((t_V_8_reg_1570 == 9'd360) ? 1'b1 : 1'b0);

assign exitcond2_fu_3289_p2 = ((t_V_6_reg_1559 == 10'd640) ? 1'b1 : 1'b0);

assign exitcond3_fu_2860_p2 = ((t_V_5_reg_1450 == 8'd180) ? 1'b1 : 1'b0);

assign exitcond4_fu_3242_p2 = ((p_reg_1548 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond5_fu_2458_p2 = ((t_V_2_reg_1345 == 9'd320) ? 1'b1 : 1'b0);

assign exitcond_fu_3557_p2 = ((ap_phi_mux_r_V_phi_fu_1633_p4 == 10'd645) ? 1'b1 : 1'b0);

assign extLd_fu_3408_p0 = Vstart_q0;

assign extLd_fu_3408_p1 = extLd_fu_3408_p0;

assign grp_CoreProcessDownArea_fu_1808_ap_start = grp_CoreProcessDownArea_fu_1808_ap_start_reg;

assign grp_Inverse_fu_1782_ap_start = grp_Inverse_fu_1782_ap_start_reg;

assign grp_fu_2030_p2 = ((grp_fu_2030_p0 < 10'd640) ? 1'b1 : 1'b0);

assign grp_fu_4814_p0 = (32'd1 + countpx_fu_380);

assign grp_fu_4814_p1 = 32'd320;

assign i_V_1_fu_2758_p2 = (t_V_reg_1402 + 13'd1);

assign i_V_2_fu_3090_p1 = offset_temp0_2_reg_5436;

assign i_V_3_fu_3155_p2 = (t_V_4_reg_1508 + 13'd1);

assign i_V_4_fu_3604_p2 = (r_V_reg_1629 + 10'd1);

assign i_V_fu_2605_p1 = offset_temp0_1_fu_2600_p3;

assign icmp1_fu_3493_p2 = ((tmp_82_fu_3483_p4 != 15'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_3529_p2 = ((tmp_93_fu_3519_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_3185_p2 = ((tmp_94_fu_3175_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_4350_p2 = ((tmp_124_fu_4340_p4 != 15'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_4372_p2 = ((tmp_125_fu_4362_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_fu_2788_p2 = ((tmp_62_fu_2778_p4 == 16'd0) ? 1'b1 : 1'b0);

assign index_offset_0_i_fu_4174_p3 = ((tmp_109_fu_4132_p2[0:0] === 1'b1) ? 16'd0 : index_offset_fu_4152_p10);

assign index_offset_fu_4152_p9 = arrayNo_trunc1_fu_4142_p2;

assign inv_cellWidth_1_fu_2987_p2 = call_ret_reg_5371_0 >> tmp_93_cast_fu_2983_p1;

assign inv_cellWidth_fu_2585_p2 = call_ret1_reg_5132_0 >> tmp_53_cast_fu_2581_p1;

assign j_V_fu_3315_p2 = (t_V_8_reg_1570 + 9'd1);

assign k_V_1_fu_3149_p2 = (t_V_3_reg_1517 + 13'd1);

assign k_V_2_fu_3221_p2 = (k_V_reg_5494 + 13'd1);

assign k_V_fu_3130_p2 = (tmp_54_fu_3126_p1 + p_0834_5_reg_1474);

assign lhs_V_1_fu_3667_p1 = block_start_V_fu_3652_p1;

assign lhs_V_fu_3350_p1 = i_op_assign_reg_1617;

assign m0_1_fu_4948_p2 = (32'd1 + m0_fu_384);

assign m1_1_fu_4910_p2 = ($signed(m1_fu_388) + $signed(row_reg_6745));

assign m2_1_fu_4915_p2 = ($signed(m2_fu_392) + $signed(col_reg_6753));

assign m3_1_fu_4954_p2 = (m3_fu_396 + tmp_119_reg_6770);

assign m4_1_fu_4924_p2 = (m4_fu_400 + tmp_120_reg_6765);

assign m5_1_fu_4962_p2 = ($signed(tmp_198_cast_fu_4959_p1) + $signed(m5_fu_404));

assign mu11_fu_5055_p2 = (grp_fu_5038_p2 - tmp_88_reg_6831);

assign mu20_fu_5066_p2 = (tmp_90_reg_6841 - tmp_92_reg_6851);

assign mul_fu_4837_p1 = countpx_1_reg_6718_pp1_iter21_reg;

assign mul_fu_4837_p2 = ($signed({{1'b0}, {65'd6871947674}}) * $signed(mul_fu_4837_p1));

assign neg_mul_fu_4860_p2 = (65'd0 - mul_reg_6729);

assign neg_ti_fu_4889_p2 = (32'd0 - tmp_118_fu_4882_p3);

assign newIndex1_fu_2843_p1 = newIndex_fu_2833_p4;

assign newIndex3_fu_3759_p1 = $unsigned(tmp_11_fu_3755_p1);

assign newIndex4_fu_3771_p4 = {{tmp_97_reg_1641[12:3]}};

assign newIndex5_fu_3781_p1 = newIndex4_fu_3771_p4;

assign newIndex_fu_2833_p4 = {{t_V_2_reg_1345[8:3]}};

assign not_s_fu_3464_p2 = ((extLd_fu_3408_p1 != op2_assign_reg_1605) ? 1'b1 : 1'b0);

assign offset_temp0_1_fu_2600_p3 = ((tmp_12_reg_5163[0:0] === 1'b1) ? tmp_6_cast_reg_5148 : offset_temp1_reg_5154);

assign offset_temp0_2_cast_fu_3007_p1 = offset_temp0_2_fu_3002_p3;

assign offset_temp0_2_fu_3002_p3 = ((tmp_41_reg_5402[0:0] === 1'b1) ? tmp_37_cast_reg_5387 : offset_temp1_1_reg_5393);

assign offset_temp0_fixed_1_fu_3019_p1 = tmp_42_fu_3011_p3;

assign offset_temp0_fixed_fu_2617_p1 = tmp_14_fu_2609_p3;

assign offset_temp0_fu_2591_p1 = tmp_5_reg_5143;

assign offset_temp1_1_cast_fu_2996_p1 = offset_temp1_1_reg_5393;

assign offset_temp1_1_fu_2951_p3 = ((tmp_40_fu_2945_p2[0:0] === 1'b1) ? tmp_39_fu_2941_p1 : 11'd359);

assign offset_temp1_4_cast1_fu_2597_p1 = offset_temp1_reg_5154;

assign offset_temp1_5_cast1_fu_2999_p1 = offset_temp1_1_reg_5393;

assign offset_temp1_cast_fu_2594_p1 = offset_temp1_reg_5154;

assign offset_temp1_fixed_1_fu_3030_p1 = tmp_43_fu_3023_p3;

assign offset_temp1_fixed_fu_2628_p1 = tmp_15_fu_2621_p3;

assign offset_temp1_fu_2549_p3 = ((tmp_9_fu_2543_p2[0:0] === 1'b1) ? tmp_8_fu_2539_p1 : 12'd639);

assign or_cond_fu_3662_p2 = (tmp_106_fu_3656_p2 & p_s_reg_6037);

assign out_i_V_fu_3793_p2 = (13'd1 + tmp_97_reg_1641);

assign out_j_V_1_fu_5001_p3 = ((p_s_reg_6037[0:0] === 1'b1) ? out_j_V_fu_4988_p2 : t_V_7_reg_1593);

assign out_j_V_fu_4988_p2 = (t_V_7_reg_1593 + 13'd1);

assign overlaptemp_1_fu_3191_p3 = ((icmp3_fu_3185_p2[0:0] === 1'b1) ? tmp_68_fu_3165_p1 : 17'd65536);

assign overlaptemp_fu_2794_p3 = ((icmp_fu_2788_p2[0:0] === 1'b1) ? tmp_59_fu_2768_p1 : 17'd65536);

assign p_01080_3_fu_4994_p3 = ((p_s_reg_6037[0:0] === 1'b1) ? 13'd0 : tmp_97_reg_1641);

assign p_1_fu_3248_p2 = (p_reg_1548 + 3'd1);

assign p_3_fu_3416_p3 = ((tmp_73_fu_3402_p2[0:0] === 1'b1) ? Yoffset_V_fu_3412_p1 : 14'd16383);

assign p_4_cast_fu_3448_p1 = p_4_fu_3442_p2;

assign p_4_fu_3442_p2 = (tmp_169_cast_fu_3432_p1 + 17'd1);

assign p_not_fu_3571_p2 = ((ap_phi_mux_r_V_phi_fu_1633_p4 > 10'd639) ? 1'b1 : 1'b0);

assign p_s_25_fu_5021_p3 = ((not_s_reg_6045[0:0] === 1'b1) ? start_index_in_buffe_fu_5015_p2 : op2_assign_reg_1605);

assign p_s_fu_3458_p2 = (tmp_76_fu_3452_p2 | tmp_75_fu_3436_p2);

assign p_v1_fu_2678_p3 = ((tmp_22_fu_2674_p2[0:0] === 1'b1) ? offset_temp1_cast_reg_5185 : offset_temp0_reg_5180);

assign p_v_fu_3080_p3 = ((tmp_51_fu_3076_p2[0:0] === 1'b1) ? offset_temp1_1_cast_reg_5424 : tmp_37_reg_5419);

assign resize_out_V_V_din = ((ap_phi_reg_pp1_iter5_tmp_V_3_reg_1725[0:0] === 1'b1) ? 24'd16777215 : 24'd0);

assign ret_V_1_1_fu_3354_p2 = (lhs_V_fu_3350_p1 + 17'd1);

assign ret_V_1_2_fu_3365_p2 = (lhs_V_fu_3350_p1 + 17'd2);

assign ret_V_1_3_fu_3382_p2 = (lhs_V_reg_5981 + 17'd3);

assign ret_V_1_4_fu_3392_p2 = (lhs_V_reg_5981 + 17'd4);

assign ret_V_1_fu_3739_p2 = ($signed(13'd8191) + $signed(tmp_97_reg_1641));

assign ret_V_3_1_fu_3697_p2 = (14'd1 + lhs_V_1_fu_3667_p1);

assign ret_V_3_2_fu_3709_p2 = (14'd2 + lhs_V_1_fu_3667_p1);

assign ret_V_3_3_fu_3721_p2 = (14'd3 + lhs_V_1_fu_3667_p1);

assign ret_V_cast_fu_3677_p1 = ret_V_fu_3671_p2;

assign ret_V_fu_3671_p2 = (lhs_V_1_fu_3667_p1 + 14'd4);

assign row_fu_4895_p3 = ((tmp_128_reg_6734[0:0] === 1'b1) ? neg_ti_fu_4889_p2 : tmp_117_fu_4879_p1);

assign smax2_cast_fu_2704_p1 = smax2_fu_2697_p3;

assign smax2_fu_2697_p3 = ((tmp_23_fu_2692_p2[0:0] === 1'b1) ? offset_temp1_4_cast1_reg_5192 : tmp_74_cast1_fu_2684_p1);

assign smax3_cast_fu_3110_p1 = smax3_fu_3103_p3;

assign smax3_fu_3103_p3 = ((tmp_52_fu_3099_p2[0:0] === 1'b1) ? offset_temp1_5_cast1_reg_5431 : tmp_120_cast1_fu_3093_p1);

assign start_index_1_cast_c_fu_3237_p1 = $signed(start_index_1_reg_1485);

assign start_index_cast_cas_fu_2855_p1 = $signed(start_index_reg_1382);

assign start_index_in_buffe_fu_5015_p2 = (op2_assign_reg_1605 + 16'd1);

assign storemerge_fu_3872_p3 = ((tmp_104_reg_6223[0:0] === 1'b1) ? tmp_V_fu_424 : 24'd0);

assign temp_1_fu_3046_p1 = tmp_44_reg_5452;

assign temp_1_fu_3046_p2 = ($signed(inv_cellWidth_1_reg_5412) * $signed(temp_1_fu_3046_p1));

assign temp_fu_2644_p1 = tmp_16_reg_5209;

assign temp_fu_2644_p2 = ($signed(inv_cellWidth_reg_5173) * $signed(temp_fu_2644_p1));

assign tmp_100_fu_3563_p1 = ap_phi_mux_r_V_phi_fu_1633_p4;

assign tmp_102_fu_3582_p1 = ap_phi_mux_r_V_phi_fu_1633_p4;

assign tmp_103_fu_3590_p1 = ap_phi_mux_r_V_phi_fu_1633_p4;

assign tmp_105_fu_3599_p1 = ap_phi_mux_tmp_97_phi_fu_1644_p4;

assign tmp_106_fu_3656_p2 = ((tmp_97_reg_1641 < 13'd320) ? 1'b1 : 1'b0);

assign tmp_107_fu_3685_p2 = ((ret_V_cast_fu_3677_p1 == tmp_188_cast_fu_3681_p1) ? 1'b1 : 1'b0);

assign tmp_108_fu_3691_p2 = ((block_start_V_fu_3652_p1 < 13'd640) ? 1'b1 : 1'b0);

assign tmp_109_fu_4132_p2 = ((tmp_97_reg_1641 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_10_fu_3745_p4 = {{ret_V_1_fu_3739_p2[12:3]}};

assign tmp_110_fu_5060_p2 = mu11_fu_5055_p2 << 32'd1;

assign tmp_111_fu_4332_p2 = (tmp_13_reg_6462 - index_offset_0_i_reg_6456);

assign tmp_112_fu_4336_p2 = ((tmp_13_reg_6462 == index_offset_0_i_reg_6456) ? 1'b1 : 1'b0);

assign tmp_113_fu_2829_p1 = t_V_2_reg_1345[2:0];

assign tmp_114_fu_4796_p5 = {{{{tmp_126_fu_4780_p3}, {7'd0}}, {tmp_127_fu_4788_p3}}, {15'd0}};

assign tmp_115_fu_4808_p2 = ((tmp_114_fu_4796_p5 == 24'd0) ? 1'b1 : 1'b0);

assign tmp_116_fu_4875_p1 = $signed(tmp_129_fu_4865_p4);

assign tmp_117_fu_4879_p1 = $signed(tmp_130_reg_6740);

assign tmp_118_fu_4882_p3 = ((tmp_128_reg_6734[0:0] === 1'b1) ? tmp_116_fu_4875_p1 : tmp_117_fu_4879_p1);

assign tmp_119_fu_4920_p0 = row_reg_6745;

assign tmp_119_fu_4920_p1 = col_reg_6753;

assign tmp_119_fu_4920_p2 = ($signed(tmp_119_fu_4920_p0) * $signed(tmp_119_fu_4920_p1));

assign tmp_11_fu_3755_p1 = $signed(tmp_10_fu_3745_p4);

assign tmp_120_cast1_fu_3093_p1 = p_v_reg_5476;

assign tmp_120_cast_fu_3096_p1 = p_v_reg_5476;

assign tmp_120_fu_4906_p0 = row_reg_6745;

assign tmp_120_fu_4906_p1 = row_reg_6745;

assign tmp_120_fu_4906_p2 = ($signed(tmp_120_fu_4906_p0) * $signed(tmp_120_fu_4906_p1));

assign tmp_121_fu_4929_p2 = ($signed(tmp_131_reg_6759) * $signed(tmp_131_reg_6759));

assign tmp_123_fu_4138_p1 = tmp_97_reg_1641[2:0];

assign tmp_124_fu_4340_p4 = {{tmp_111_fu_4332_p2[15:1]}};

assign tmp_125_fu_4362_p4 = {{tmp_111_fu_4332_p2[15:2]}};

assign tmp_126_fu_4780_p3 = grp_CoreProcessDownArea_fu_1808_ap_return[32'd23];

assign tmp_127_fu_4788_p3 = grp_CoreProcessDownArea_fu_1808_ap_return[32'd15];

assign tmp_129_fu_4865_p4 = {{neg_mul_fu_4860_p2[64:41]}};

assign tmp_12_fu_2557_p2 = ((tmp_6_cast_fu_2525_p1 < offset_temp1_fu_2549_p3) ? 1'b1 : 1'b0);

assign tmp_131_fu_4902_p1 = grp_fu_4814_p2[19:0];

assign tmp_13_fu_4186_p9 = tmp_123_fu_4138_p1;

assign tmp_14_fu_2609_p3 = {{offset_temp0_1_fu_2600_p3}, {16'd0}};

assign tmp_15_fu_2621_p3 = {{offset_temp1_reg_5154}, {16'd0}};

assign tmp_168_cast1_fu_3424_p1 = p_3_fu_3416_p3;

assign tmp_168_cast_fu_3428_p1 = p_3_fu_3416_p3;

assign tmp_169_cast_fu_3432_p1 = op2_assign_reg_1605;

assign tmp_16_fu_2632_p2 = (offset_temp0_fixed_fu_2617_p1 - Xtemp0_cast3_fu_2563_p1);

assign tmp_179_2_fu_3506_p2 = ((Vreq_q0 > 16'd2) ? 1'b1 : 1'b0);

assign tmp_179_4_fu_3543_p2 = ((Vreq_q0 > 16'd4) ? 1'b1 : 1'b0);

assign tmp_17_fu_2638_p2 = ((tmp_16_fu_2632_p2 > 32'd65) ? 1'b1 : 1'b0);

assign tmp_183_1_fu_3360_p1 = ret_V_1_1_fu_3354_p2;

assign tmp_183_2_fu_3371_p1 = ret_V_1_2_fu_3365_p2;

assign tmp_183_3_fu_3387_p1 = ret_V_1_3_fu_3382_p2;

assign tmp_183_4_fu_3397_p1 = ret_V_1_4_fu_3392_p2;

assign tmp_188_cast_fu_3681_p1 = r_V_reg_1629;

assign tmp_198_cast_fu_4959_p1 = $signed(tmp_121_reg_6775);

assign tmp_19_fu_2658_p1 = t_V_2_reg_1345;

assign tmp_1_fu_2488_p2 = ((tmp_s_fu_2482_p2 > 27'd131072) ? 1'b1 : 1'b0);

assign tmp_207_1_fu_3703_p2 = ((ret_V_3_1_fu_3697_p2 < 14'd640) ? 1'b1 : 1'b0);

assign tmp_207_2_fu_3715_p2 = ((ret_V_3_2_fu_3709_p2 < 14'd640) ? 1'b1 : 1'b0);

assign tmp_207_3_fu_3727_p2 = ((ret_V_3_3_fu_3721_p2 < 14'd640) ? 1'b1 : 1'b0);

assign tmp_207_4_fu_3733_p2 = ((ret_V_fu_3671_p2 < 14'd640) ? 1'b1 : 1'b0);

assign tmp_20_fu_2663_p2 = (count_reg_1357 + 16'd1);

assign tmp_219_2_fu_4356_p2 = ((tmp_111_fu_4332_p2 > 16'd2) ? 1'b1 : 1'b0);

assign tmp_219_4_fu_4378_p2 = ((tmp_111_fu_4332_p2 > 16'd4) ? 1'b1 : 1'b0);

assign tmp_21_fu_2669_p2 = ($signed(i_V_reg_5197) + $signed(13'd8191));

assign tmp_22_fu_2674_p2 = ((tmp_6_cast_reg_5148 > offset_temp1_reg_5154) ? 1'b1 : 1'b0);

assign tmp_23_fu_2692_p2 = ((offset_temp1_cast_reg_5185 > p_v1_fu_2678_p3) ? 1'b1 : 1'b0);

assign tmp_24_fu_2708_p2 = (smax2_cast_fu_2704_p1 - tmp_74_cast_fu_2688_p1);

assign tmp_25_fu_2714_p1 = tmp_24_fu_2708_p2[2:0];

assign tmp_26_fu_2727_p1 = wind_reg_1369;

assign tmp_27_fu_2731_p1 = inv_cellWidth_reg_5173[15:0];

assign tmp_28_fu_2734_p1 = t_V_2_reg_1345;

assign tmp_29_fu_2872_p3 = {{t_V_5_reg_1450}, {17'd0}};

assign tmp_2_fu_2494_p4 = {{tmp_s_fu_2482_p2[19:4]}};

assign tmp_30_fu_2884_p2 = (26'd23592960 - Ytemp0_cast6_cast_fu_2880_p1);

assign tmp_31_fu_2890_p2 = ((tmp_30_fu_2884_p2 > 26'd131072) ? 1'b1 : 1'b0);

assign tmp_32_fu_2896_p4 = {{tmp_30_fu_2884_p2[19:4]}};

assign tmp_33_fu_2906_p3 = ((tmp_31_fu_2890_p2[0:0] === 1'b1) ? 16'd8192 : tmp_32_fu_2896_p4);

assign tmp_35_fu_2977_p2 = ($signed(tmp_92_cast_fu_2974_p1) + $signed(9'd496));

assign tmp_36_fu_2919_p3 = {{t_V_5_reg_1450}, {1'd0}};

assign tmp_37_cast_fu_2927_p1 = tmp_36_fu_2919_p3;

assign tmp_37_fu_2993_p1 = tmp_36_reg_5382;

assign tmp_38_fu_2931_p4 = {{Ytemp1_fu_2914_p2[25:16]}};

assign tmp_39_fu_2941_p1 = tmp_38_fu_2931_p4;

assign tmp_40_fu_2945_p2 = ((tmp_39_fu_2941_p1 < 11'd359) ? 1'b1 : 1'b0);

assign tmp_41_fu_2959_p2 = ((tmp_37_cast_fu_2927_p1 < offset_temp1_1_fu_2951_p3) ? 1'b1 : 1'b0);

assign tmp_42_fu_3011_p3 = {{offset_temp0_2_fu_3002_p3}, {16'd0}};

assign tmp_43_fu_3023_p3 = {{offset_temp1_1_reg_5393}, {16'd0}};

assign tmp_44_fu_3034_p2 = (offset_temp0_fixed_1_fu_3019_p1 - Ytemp0_cast4_fu_2965_p1);

assign tmp_45_fu_3040_p2 = ((tmp_44_fu_3034_p2 > 32'd65) ? 1'b1 : 1'b0);

assign tmp_46_fu_2743_p2 = ((t_V_reg_1402 < offset_temp1_cast_reg_5185) ? 1'b1 : 1'b0);

assign tmp_48_fu_3060_p1 = t_V_1_reg_1462;

assign tmp_49_fu_3065_p2 = (t_V_1_reg_1462 + 13'd1);

assign tmp_4_fu_2575_p2 = ($signed(tmp_52_cast_fu_2572_p1) + $signed(9'd496));

assign tmp_50_fu_3071_p2 = ($signed(offset_temp0_2_cast_reg_5441) + $signed(12'd4095));

assign tmp_51_fu_3076_p2 = ((tmp_37_cast_reg_5387 > offset_temp1_1_reg_5393) ? 1'b1 : 1'b0);

assign tmp_52_cast_fu_2572_p1 = N_2_reg_5137;

assign tmp_52_fu_3099_p2 = ((offset_temp1_1_cast_reg_5424 > p_v_reg_5476) ? 1'b1 : 1'b0);

assign tmp_53_cast_fu_2581_p1 = $signed(tmp_4_fu_2575_p2);

assign tmp_53_fu_3114_p2 = (smax3_cast_fu_3110_p1 - tmp_120_cast_fu_3096_p1);

assign tmp_54_fu_3126_p1 = tmp_53_fu_3114_p2[12:0];

assign tmp_55_fu_3136_p1 = inv_cellWidth_1_reg_5412[15:0];

assign tmp_57_fu_2748_p1 = wind_1_reg_1411[2:0];

assign tmp_58_fu_2764_p2 = (Xtemp1_cast_reg_5168 - offset_temp1_fixed_reg_5204);

assign tmp_59_fu_2768_p1 = tmp_58_fu_2764_p2[16:0];

assign tmp_5_fu_2517_p3 = {{t_V_2_reg_1345}, {1'd0}};

assign tmp_60_fu_2772_p2 = ((tmp_58_fu_2764_p2 > 32'd65) ? 1'b1 : 1'b0);

assign tmp_61_fu_3139_p2 = ((t_V_4_reg_1508 < offset_temp1_1_cast_reg_5424) ? 1'b1 : 1'b0);

assign tmp_62_fu_2778_p4 = {{tmp_58_fu_2764_p2[31:16]}};

assign tmp_63_fu_2809_p1 = tmp_63_fu_2809_p10;

assign tmp_63_fu_2809_p10 = overlaptemp_reg_5317;

assign tmp_63_fu_2809_p2 = ($signed(inv_cellWidth_reg_5173) * $signed({{1'b0}, {tmp_63_fu_2809_p1}}));

assign tmp_66_fu_3144_p1 = t_V_3_reg_1517;

assign tmp_67_fu_3161_p2 = (Ytemp1_cast_reg_5407 - offset_temp1_fixed_1_reg_5447);

assign tmp_68_fu_3165_p1 = tmp_67_fu_3161_p2[16:0];

assign tmp_69_fu_3169_p2 = ((tmp_67_fu_3161_p2 > 32'd65) ? 1'b1 : 1'b0);

assign tmp_6_cast_fu_2525_p1 = tmp_5_fu_2517_p3;

assign tmp_6_fu_2504_p3 = ((tmp_1_fu_2488_p2[0:0] === 1'b1) ? 16'd8192 : tmp_2_fu_2494_p4);

assign tmp_70_fu_2752_p2 = (wind_1_reg_1411 + 32'd1);

assign tmp_71_fu_3332_p2 = (($signed(m0_fu_384) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_73_fu_3402_p2 = ((t_V_7_reg_1593 < 13'd180) ? 1'b1 : 1'b0);

assign tmp_74_cast1_fu_2684_p1 = p_v1_fu_2678_p3;

assign tmp_74_cast_fu_2688_p1 = p_v1_fu_2678_p3;

assign tmp_74_fu_3376_p1 = t_V_7_reg_1593;

assign tmp_75_fu_3436_p2 = ((tmp_168_cast_fu_3428_p1 == tmp_169_cast_fu_3432_p1) ? 1'b1 : 1'b0);

assign tmp_76_fu_3452_p2 = ((tmp_168_cast1_fu_3424_p1 == p_4_cast_fu_3448_p1) ? 1'b1 : 1'b0);

assign tmp_77_fu_3470_p2 = ((Vreq_q0 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_78_fu_3321_p1 = i_op_assign_reg_1617;

assign tmp_79_fu_3326_p2 = ((t_V_8_reg_1570 > 9'd355) ? 1'b1 : 1'b0);

assign tmp_7_fu_2529_p4 = {{Xtemp1_fu_2512_p2[26:16]}};

assign tmp_81_fu_3301_p1 = t_V_6_reg_1559;

assign tmp_82_fu_3483_p4 = {{Vreq_q0[15:1]}};

assign tmp_83_fu_3202_p1 = tmp_83_fu_3202_p10;

assign tmp_83_fu_3202_p10 = overlaptemp_1_reg_5522;

assign tmp_83_fu_3202_p2 = ($signed(inv_cellWidth_1_reg_5412) * $signed({{1'b0}, {tmp_83_fu_3202_p1}}));

assign tmp_85_fu_3217_p1 = k_V_reg_5494;

assign tmp_86_fu_3231_p1 = t_V_5_reg_1450;

assign tmp_88_fu_5043_p2 = ($signed(centerrow_reg_6823) * $signed(centercol_reg_6815));

assign tmp_8_fu_2539_p1 = tmp_7_fu_2529_p4;

assign tmp_90_fu_5047_p2 = ($signed(centerrow_reg_6823) * $signed(centerrow_reg_6823));

assign tmp_92_cast_fu_2974_p1 = N_3_reg_5376;

assign tmp_92_fu_5051_p2 = ($signed(centercol_reg_6815) * $signed(centercol_reg_6815));

assign tmp_93_cast_fu_2983_p1 = $signed(tmp_35_fu_2977_p2);

assign tmp_93_fu_3519_p4 = {{Vreq_q0[15:2]}};

assign tmp_94_fu_3175_p4 = {{tmp_67_fu_3161_p2[31:16]}};

assign tmp_95_fu_5070_p2 = (mu20_fu_5066_p2 - tmp_89_reg_6836);

assign tmp_96_fu_5075_p2 = (tmp_95_fu_5070_p2 + tmp_91_reg_6846);

assign tmp_9_fu_2543_p2 = ((tmp_8_fu_2539_p1 < 12'd639) ? 1'b1 : 1'b0);

assign tmp_fu_2470_p3 = {{t_V_2_reg_1345}, {17'd0}};

assign tmp_s_fu_2482_p2 = (27'd41943040 - Xtemp0_cast1_cast_fu_2478_p1);

assign weight_index_1_fu_5008_p3 = ((p_s_reg_6037[0:0] === 1'b1) ? weight_index_fu_4983_p2 : i_op_assign_reg_1617);

assign weight_index_fu_4983_p2 = (ylimit_reg_6032 + i_op_assign_reg_1617);

assign wind_2_t_fu_2802_p2 = (tmp_25_reg_5238 + tmp_26_reg_5254);

assign wind_cast_fu_2718_p1 = wind_reg_1369;

assign x_V_1_fu_2866_p2 = (t_V_5_reg_1450 + 8'd1);

assign x_V_2_fu_3295_p2 = (t_V_6_reg_1559 + 10'd1);

assign x_V_fu_2464_p2 = (t_V_2_reg_1345 + 9'd1);

always @ (posedge ap_clk) begin
    tmp_reg_5112[16:0] <= 17'b00000000000000000;
    Xtemp0_cast1_cast_reg_5117[16:0] <= 17'b00000000000000000;
    Xtemp0_cast1_cast_reg_5117[26] <= 1'b0;
    tmp_6_reg_5122[12:0] <= 13'b0000000000000;
    Xtemp1_reg_5127[16:0] <= 17'b00000000000000000;
    tmp_5_reg_5143[0] <= 1'b0;
    tmp_6_cast_reg_5148[0] <= 1'b0;
    tmp_6_cast_reg_5148[11:10] <= 2'b00;
    offset_temp1_reg_5154[11] <= 1'b0;
    Xtemp1_cast_reg_5168[16:0] <= 17'b00000000000000000;
    Xtemp1_cast_reg_5168[31:27] <= 5'b00000;
    offset_temp0_reg_5180[0] <= 1'b0;
    offset_temp0_reg_5180[12:10] <= 3'b000;
    offset_temp1_cast_reg_5185[12:11] <= 2'b00;
    offset_temp1_4_cast1_reg_5192[14:11] <= 4'b0000;
    i_V_reg_5197[12:11] <= 2'b00;
    offset_temp1_fixed_reg_5204[15:0] <= 16'b0000000000000000;
    offset_temp1_fixed_reg_5204[31:27] <= 5'b00000;
    tmp_16_reg_5209[15:0] <= 16'b0000000000000000;
    tmp_26_reg_5254[2:1] <= 2'b00;
    tmp_28_reg_5268[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    Hweight_0_addr_2_reg_5273[9] <= 1'b0;
    Hweight_1_addr_reg_5278[9] <= 1'b0;
    Hweight_2_addr_reg_5283[9] <= 1'b0;
    Hweight_3_addr_reg_5288[9] <= 1'b0;
    Hweight_4_addr_reg_5293[9] <= 1'b0;
    overlaptemp_reg_5317[15:0] <= 16'b0000000000000000;
    tmp_29_reg_5351[16:0] <= 17'b00000000000000000;
    Ytemp0_cast6_cast_reg_5356[16:0] <= 17'b00000000000000000;
    Ytemp0_cast6_cast_reg_5356[25] <= 1'b0;
    tmp_33_reg_5361[12:0] <= 13'b0000000000000;
    Ytemp1_reg_5366[16:0] <= 17'b00000000000000000;
    tmp_36_reg_5382[0] <= 1'b0;
    tmp_37_cast_reg_5387[0] <= 1'b0;
    tmp_37_cast_reg_5387[10:9] <= 2'b00;
    offset_temp1_1_reg_5393[10] <= 1'b0;
    Ytemp1_cast_reg_5407[16:0] <= 17'b00000000000000000;
    Ytemp1_cast_reg_5407[31:26] <= 6'b000000;
    tmp_37_reg_5419[0] <= 1'b0;
    tmp_37_reg_5419[12:9] <= 4'b0000;
    offset_temp1_1_cast_reg_5424[12:10] <= 3'b000;
    offset_temp1_5_cast1_reg_5431[14:10] <= 5'b00000;
    offset_temp0_2_reg_5436[10] <= 1'b0;
    offset_temp0_2_cast_reg_5441[11:10] <= 2'b00;
    offset_temp1_fixed_1_reg_5447[15:0] <= 16'b0000000000000000;
    offset_temp1_fixed_1_reg_5447[31:26] <= 6'b000000;
    tmp_44_reg_5452[15:0] <= 16'b0000000000000000;
    p_v_reg_5476[12:10] <= 3'b000;
    overlaptemp_1_reg_5522[15:0] <= 16'b0000000000000000;
    tmp_81_reg_5911[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    lhs_V_reg_5981[16] <= 1'b0;
    tmp_100_reg_6079[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_102_reg_6108[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_103_reg_6142[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_105_reg_6176[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    tmp_105_reg_6176_pp1_iter1_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    angleycomp_write_ass_reg_1760[0] <= 1'b0;
    ap_return_3_preg[0] <= 1'b0;
end

endmodule //xFResizeAreaDownScal
