[{"DBLP title": "Exploring an Alternative Cost Function for Combinatorial Register-Pressure-Aware Instruction Scheduling.", "DBLP authors": ["Ghassan Shobaki", "Austin Kerbow", "Christopher Pulido", "William Dobson"], "year": 2019, "MAG papers": [{"PaperId": 2916770803, "PaperTitle": "exploring an alternative cost function for combinatorial register pressure aware instruction scheduling", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"california state university sacramento": 4.0}}], "source": "ES"}, {"DBLP title": "Exploiting SIMD Asymmetry in ARM-to-x86 Dynamic Binary Translation.", "DBLP authors": ["Yu-Ping Liu", "Ding-Yong Hong", "Jan-Jan Wu", "Sheng-Yu Fu", "Wei-Chung Hsu"], "year": 2019, "MAG papers": [{"PaperId": 2911551207, "PaperTitle": "exploiting simd asymmetry in arm to x86 dynamic binary translation", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 3.0, "academia sinica": 2.0}}], "source": "ES"}, {"DBLP title": "ITAP: Idle-Time-Aware Power Management for GPU Execution Units.", "DBLP authors": ["Mohammad Sadrosadati", "Seyed Borna Ehsani", "Hajar Falahati", "Rachata Ausavarungnirun", "Arash Tavakkol", "Mojtaba Abaee", "Lois Orosa", "Yaohua Wang", "Hamid Sarbazi-Azad", "Onur Mutlu"], "year": 2019, "MAG papers": [{"PaperId": 2917720315, "PaperTitle": "itap idle time aware power management for gpu execution units", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"carnegie mellon university": 2.0, "sharif university of technology": 3.0, "eth zurich": 1.0, "national university of defense technology": 1.0, "state university of campinas": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating Synchronization Using Moving Compute to Data Model at 1, 000-core Multicore Scale.", "DBLP authors": ["Halit Dogan", "Masab Ahmad", "Brian Kahne", "Omer Khan"], "year": 2019, "MAG papers": [{"PaperId": 2913778848, "PaperTitle": "accelerating synchronization using moving compute to data model at 1 000 core multicore scale", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of connecticut": 3.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Memory-Side Protection With a Capability Enforcement Co-Processor.", "DBLP authors": ["Leonid Azriel", "Lukas Humbel", "Reto Achermann", "Alex Richardson", "Moritz Hoffmann", "Avi Mendelson", "Timothy Roscoe", "Robert N. M. Watson", "Paolo Faraboschi", "Dejan S. Milojicic"], "year": 2019, "MAG papers": [{"PaperId": 2921238769, "PaperTitle": "memory side protection with a capability enforcement co processor", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of cambridge": 2.0, "technion israel institute of technology": 2.0, "eth zurich": 4.0}}], "source": "ES"}, {"DBLP title": "DUCATI: High-performance Address Translation by Extending TLB Reach of GPU-accelerated Systems.", "DBLP authors": ["Aamer Jaleel", "Eiman Ebrahimi", "Sam Duncan"], "year": 2019, "MAG papers": [{"PaperId": 2920870926, "PaperTitle": "ducati high performance address translation by extending tlb reach of gpu accelerated systems", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nvidia": 3.0}}], "source": "ES"}, {"DBLP title": "SketchDLC: A Sketch on Distributed Deep Learning Communication via Trace Capturing.", "DBLP authors": ["Yemao Xu", "Dezun Dong", "Weixia Xu", "Xiangke Liao"], "year": 2019, "MAG papers": [{"PaperId": 2938693278, "PaperTitle": "sketchdlc a sketch on distributed deep learning communication via trace capturing", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national university of defense technology": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient and Scalable Execution of Fine-Grained Dynamic Linear Pipelines.", "DBLP authors": ["Aristeidis Mastoras", "Thomas R. Gross"], "year": 2019, "MAG papers": [{"PaperId": 2937604920, "PaperTitle": "efficient and scalable execution of fine grained dynamic linear pipelines", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Data Supply for Parallel Heterogeneous Architectures.", "DBLP authors": ["Tae Jun Ham", "Juan L. Arag\u00f3n", "Margaret Martonosi"], "year": 2019, "MAG papers": [{"PaperId": 2943225788, "PaperTitle": "efficient data supply for parallel heterogeneous architectures", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of murcia": 1.0, "princeton university": 1.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "Schedule Synthesis for Halide Pipelines through Reuse Analysis.", "DBLP authors": ["Savvas Sioutas", "Sander Stuijk", "Luc Waeijen", "Twan Basten", "Henk Corporaal", "Lou J. Somers"], "year": 2019, "MAG papers": [{"PaperId": 2938476095, "PaperTitle": "schedule synthesis for halide pipelines through reuse analysis", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"eindhoven university of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Supporting Superpages and Lightweight Page Migration in Hybrid Memory Systems.", "DBLP authors": ["Xiaoyuan Wang", "Haikun Liu", "Xiaofei Liao", "Ji Chen", "Hai Jin", "Yu Zhang", "Long Zheng", "Bingsheng He", "Song Jiang"], "year": 2019, "MAG papers": [{"PaperId": 2963521199, "PaperTitle": "supporting superpages and lightweight page migration in hybrid memory systems", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"huazhong university of science and technology": 7.0, "university of texas at arlington": 1.0, "national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "SAQIP: A Scalable Architecture for Quantum Information Processors.", "DBLP authors": ["Sahar Sargaran", "Naser Mohammadzadeh"], "year": 2019, "MAG papers": [{"PaperId": 2939193123, "PaperTitle": "saqip a scalable architecture for quantum information processors", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"shahed university": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerating In-Memory Database Selections Using Latency Masking Hardware Threads.", "DBLP authors": ["Prerna Budhkar", "Ildar Absalyamov", "Vasileios Zois", "Skyler Windh", "Walid A. Najjar", "Vassilis J. Tsotras"], "year": 2019, "MAG papers": [{"PaperId": 2937781567, "PaperTitle": "accelerating in memory database selections using latency masking hardware threads", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california riverside": 6.0}}], "source": "ES"}, {"DBLP title": "Transparent Acceleration for Heterogeneous Platforms With Compilation to OpenCL.", "DBLP authors": ["Heinrich Riebler", "Gavin Vaz", "Tobias Kenter", "Christian Plessl"], "year": 2019, "MAG papers": [{"PaperId": 2938200218, "PaperTitle": "transparent acceleration for heterogeneous platforms with compilation to opencl", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of paderborn": 4.0}}], "source": "ES"}, {"DBLP title": "HAWS: Accelerating GPU Wavefront Execution through Selective Out-of-order Execution.", "DBLP authors": ["Xun Gong", "Xiang Gong", "Leiming Yu", "David R. Kaeli"], "year": 2019, "MAG papers": [{"PaperId": 2936491961, "PaperTitle": "haws accelerating gpu wavefront execution through selective out of order execution", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northeastern university": 4.0}}], "source": "ES"}, {"DBLP title": "A Self-aware Resource Management Framework for Heterogeneous Multicore SoCs with Diverse QoS Targets.", "DBLP authors": ["Yang Song", "Olivier Alavoine", "Bill Lin"], "year": 2019, "MAG papers": [{"PaperId": 2936689759, "PaperTitle": "a self aware resource management framework for heterogeneous multicore socs with diverse qos targets", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california san diego": 2.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "Combining Source-adaptive and Oblivious Routing with Congestion Control in High-performance Interconnects using Hybrid and Direct Topologies.", "DBLP authors": ["Pedro Y\u00e9benes", "Jose Rocher-Gonzalez", "Jes\u00fas Escudero-Sahuquillo", "Pedro Javier Garc\u00eda", "Francisco J. Alfaro", "Francisco J. Quiles", "Crisp\u00edn G\u00f3mez Requena", "Jos\u00e9 Duato"], "year": 2019, "MAG papers": [{"PaperId": 2936821322, "PaperTitle": "combining source adaptive and oblivious routing with congestion control in high performance interconnects using hybrid and direct topologies", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of valencia": 2.0, "university of castilla la mancha": 6.0}}], "source": "ES"}, {"DBLP title": "Comprehensive Characterization of an Open Source Document Search Engine.", "DBLP authors": ["Zacharias Hadjilambrou", "Marios Kleanthous", "Georgia Antoniou", "Antoni Portero", "Yiannakis Sazeides"], "year": 2019, "MAG papers": [{"PaperId": 2946839132, "PaperTitle": "comprehensive characterization of an open source document search engine", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of cyprus": 4.0}}], "source": "ES"}, {"DBLP title": "An Efficient GPU Cache Architecture for Applications with Irregular Memory Access Patterns.", "DBLP authors": ["Bingchao Li", "Jizeng Wei", "Jizhou Sun", "Murali Annavaram", "Nam Sung Kim"], "year": 2019, "MAG papers": [{"PaperId": 2950969115, "PaperTitle": "an efficient gpu cache architecture for applications with irregular memory access patterns", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tianjin university": 2.0, "university of southern california": 1.0, "university of illinois at urbana champaign": 1.0, "civil aviation university of china": 1.0}}], "source": "ES"}, {"DBLP title": "The Power-optimised Software Envelope.", "DBLP authors": ["Stephen I. Roberts", "Steven A. Wright", "Suhaib A. Fahmy", "Stephen A. Jarvis"], "year": 2019, "MAG papers": [{"PaperId": 2952713505, "PaperTitle": "the power optimised software envelope", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of warwick": 2.0, "university of york": 1.0}}], "source": "ES"}, {"DBLP title": "Caliper: Interference Estimator for Multi-tenant Environments Sharing Architectural Resources.", "DBLP authors": ["Ram Srivatsa Kannan", "Michael Laurenzano", "Jeongseob Ahn", "Jason Mars", "Lingjia Tang"], "year": 2019, "MAG papers": [{"PaperId": 2950722551, "PaperTitle": "caliper interference estimator for multi tenant environments sharing architectural resources", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of michigan": 4.0, "ajou university": 1.0}}], "source": "ES"}, {"DBLP title": "Coordinated CTA Combination and Bandwidth Partitioning for GPU Concurrent Kernel Execution.", "DBLP authors": ["Zhen Lin", "Hongwen Dai", "Michael Mantor", "Huiyang Zhou"], "year": 2019, "MAG papers": [{"PaperId": 2952562588, "PaperTitle": "coordinated cta combination and bandwidth partitioning for gpu concurrent kernel execution", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"north carolina state university": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Correct-by-Construction Parallelization of Hard Real-Time Avionics Applications on Off-the-Shelf Predictable Hardware.", "DBLP authors": ["Keryan Didier", "Dumitru Potop-Butucaru", "Guillaume Iooss", "Albert Cohen", "Jean Souyris", "Philippe Baufreton", "Amaury Graillat"], "year": 2019, "MAG papers": [{"PaperId": 2960647341, "PaperTitle": "correct by construction parallelization of hard real time avionics applications on off the shelf predictable hardware", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"french institute for research in computer science and automation": 4.0, "airbus": 1.0}}], "source": "ES"}, {"DBLP title": "Simplifying Transactional Memory Support in C++.", "DBLP authors": ["Pantea Zardoshti", "Tingzhe Zhou", "Pavithra Balaji", "Michael L. Scott", "Michael F. Spear"], "year": 2019, "MAG papers": [{"PaperId": 2963622657, "PaperTitle": "simplifying transactional memory support in c", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of rochester": 1.0, "lehigh university": 4.0}}], "source": "ES"}, {"DBLP title": "MH Cache: A Mult Stephen Jarvisi-retention STT-RAM-based Low-power Last-level Cache for Mobile Hardware Rendering Systems.", "DBLP authors": ["Jungwoo Park", "Myoungjun Lee", "Soontae Kim", "Minho Ju", "Jeongkyu Hong"], "year": 2019, "MAG papers": [{"PaperId": 2978560216, "PaperTitle": "mh cache a mult stephen jarvisi retention stt ram based low power last level cache for mobile hardware rendering systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Polyhedral Compilation for Multi-dimensional Stream Processing.", "DBLP authors": ["Jakob Leben", "George Tzanetakis"], "year": 2019, "MAG papers": [{"PaperId": 2963523287, "PaperTitle": "polyhedral compilation for multi dimensional stream processing", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of victoria": 2.0}}], "source": "ES"}, {"DBLP title": "Toward On-chip Network Security Using Runtime Isolation Mapping.", "DBLP authors": ["Mohammad Sadegh Sadeghi", "Siavash Bayat Sarmadi", "Shaahin Hessabi"], "year": 2019, "MAG papers": [{"PaperId": 2963060080, "PaperTitle": "toward on chip network security using runtime isolation mapping", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"sharif university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A First Step Toward Using Quantum Computing for Low-level WCETs Estimations.", "DBLP authors": ["St\u00e9phane Louise"], "year": 2019, "MAG papers": [{"PaperId": 2964339436, "PaperTitle": "a first step toward using quantum computing for low level wcets estimations", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Memory-access-aware Safety and Profitability Analysis for Transformation of Accelerator-bound OpenMP Loops.", "DBLP authors": ["Artem Chikin", "Taylor Lloyd", "Jos\u00e9 Nelson Amaral", "Ettore Tiotto", "Muhammad Usman"], "year": 2019, "MAG papers": [{"PaperId": 2962989815, "PaperTitle": "memory access aware safety and profitability analysis for transformation of accelerator bound openmp loops", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of alberta": 2.0, "amazon com": 1.0, "ibm": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Morphable DRAM Cache Design for Hybrid Memory Systems.", "DBLP authors": ["Sanghoon Cha", "Bokyeong Kim", "Chang Hyun Park", "Jaehyuk Huh"], "year": 2019, "MAG papers": [{"PaperId": 2964213529, "PaperTitle": "morphable dram cache design for hybrid memory systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Side-channel Timing Attack of RSA on a GPU.", "DBLP authors": ["Chao Luo", "Yunsi Fei", "David R. Kaeli"], "year": 2019, "MAG papers": [{"PaperId": 2968183237, "PaperTitle": "side channel timing attack of rsa on a gpu", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"northeastern university": 2.0, "mathworks": 1.0}}], "source": "ES"}, {"DBLP title": "A Relational Theory of Locality.", "DBLP authors": ["Liang Yuan", "Chen Ding", "Wesley Smith", "Peter J. Denning", "Yunquan Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2969763349, "PaperTitle": "a relational theory of locality", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chinese academy of sciences": 2.0, "university of rochester": 1.0, "university of edinburgh": 1.0, "naval postgraduate school": 1.0}}], "source": "ES"}, {"DBLP title": "Polyhedral Search Space Exploration in the ExaStencils Code Generator.", "DBLP authors": ["Stefan Kronawitter", "Christian Lengauer"], "year": 2019, "MAG papers": [{"PaperId": 2899298108, "PaperTitle": "polyhedral search space exploration in the exastencils code generator", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of passau": 2.0}}], "source": "ES"}, {"DBLP title": "Performance Tuning and Analysis for Stencil-Based Applications on POWER8 Processor.", "DBLP authors": ["Jingheng Xu", "Haohuan Fu", "Wen Shi", "Lin Gan", "Yuxuan Li", "Wayne Luk", "Guangwen Yang"], "year": 2019, "MAG papers": [{"PaperId": 2899342811, "PaperTitle": "performance tuning and analysis for stencil based applications on power8 processor", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"tsinghua university": 6.0, "imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "SelSMaP: A Selective Stride Masking Prefetching Scheme.", "DBLP authors": ["Jiajun Wang", "Reena Panda", "Lizy K. John"], "year": 2019, "MAG papers": [{"PaperId": 2898679695, "PaperTitle": "selsmap a selective stride masking prefetching scheme", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "SCP: Shared Cache Partitioning for High-Performance GEMM.", "DBLP authors": ["Xing Su", "Xiangke Liao", "Hao Jiang", "Canqun Yang", "Jingling Xue"], "year": 2019, "MAG papers": [{"PaperId": 2898890919, "PaperTitle": "scp shared cache partitioning for high performance gemm", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of new south wales": 1.0, "national university of defense technology": 4.0}}], "source": "ES"}, {"DBLP title": "Static Prediction of Silent Stores.", "DBLP authors": ["Fernando Magno Quint\u00e3o Pereira", "Guilherme V. Leobas", "Abdoulaye Gamati\u00e9"], "year": 2019, "MAG papers": [{"PaperId": 2900428612, "PaperTitle": "static prediction of silent stores", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universidade federal de minas gerais": 1.0, "centre national de la recherche scientifique": 2.0}}], "source": "ES"}, {"DBLP title": "Exposing Memory Access Patterns to Improve Instruction and Memory Efficiency in GPUs.", "DBLP authors": ["Neal C. Crago", "Mark Stephenson", "Stephen W. Keckler"], "year": 2019, "MAG papers": [{"PaperId": 2899396210, "PaperTitle": "exposing memory access patterns to improve instruction and memory efficiency in gpus", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nvidia": 3.0}}], "source": "ES"}, {"DBLP title": "Poker: Permutation-Based SIMD Execution of Intensive Tree Search by Path Encoding.", "DBLP authors": ["Feng Zhang", "Jingling Xue"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Automated Software Protection for the Masses Against Side-Channel Attacks.", "DBLP authors": ["Nicolas Belleville", "Damien Courouss\u00e9", "Karine Heydemann", "Henri-Pierre Charles"], "year": 2019, "MAG papers": [{"PaperId": 2901397262, "PaperTitle": "automated software protection for the masses against side channel attacks", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of paris": 1.0}}], "source": "ES"}, {"DBLP title": "Improving Thread-level Parallelism in GPUs Through Expanding Register File to Scratchpad Memory.", "DBLP authors": ["Chao Yu", "Yuebin Bai", "Qingxiao Sun", "Hailong Yang"], "year": 2019, "MAG papers": [{"PaperId": 2900482429, "PaperTitle": "improving thread level parallelism in gpus through expanding register file to scratchpad memory", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"beihang university": 4.0}}], "source": "ES"}, {"DBLP title": "AVPP: Address-first Value-next Predictor with Value Prefetching for Improving the Efficiency of Load Value Prediction.", "DBLP authors": ["Lois Orosa", "Rodolfo Azevedo", "Onur Mutlu"], "year": 2019, "MAG papers": [{"PaperId": 2904519778, "PaperTitle": "avpp address first value next predictor with value prefetching for improving the efficiency of load value prediction", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"state university of campinas": 2.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "RAGuard: An Efficient and User-Transparent Hardware Mechanism against ROP Attacks.", "DBLP authors": ["Jun Zhang", "Rui Hou", "Wei Song", "Sally A. McKee", "Zhen Jia", "Chen Zheng", "Mingyu Chen", "Lixin Zhang", "Dan Meng"], "year": 2019, "MAG papers": [{"PaperId": 2901207456, "PaperTitle": "raguard an efficient and user transparent hardware mechanism against rop attacks", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chinese academy of sciences": 7.0, "clemson university": 1.0, "hubei university": 1.0}}], "source": "ES"}, {"DBLP title": "GenMatcher: A Generic Clustering-Based Arbitrary Matching Framework.", "DBLP authors": ["Ping Wang", "Luke McHale", "Paul V. Gratz", "Alex Sprintson"], "year": 2019, "MAG papers": [{"PaperId": 2901083288, "PaperTitle": "genmatcher a generic clustering based arbitrary matching framework", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas a m university": 4.0}}], "source": "ES"}, {"DBLP title": "Processor-Tracing Guided Region Formation in Dynamic Binary Translation.", "DBLP authors": ["Ding-Yong Hong", "Jan-Jan Wu", "Yu-Ping Liu", "Sheng-Yu Fu", "Wei-Chung Hsu"], "year": 2019, "MAG papers": [{"PaperId": 2901146625, "PaperTitle": "processor tracing guided region formation in dynamic binary translation", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 3.0, "academia sinica": 2.0}}], "source": "ES"}, {"DBLP title": "Predicting New Workload or CPU Performance by Analyzing Public Datasets.", "DBLP authors": ["Yu Wang", "Victor Lee", "Gu-Yeon Wei", "David M. Brooks"], "year": 2019, "MAG papers": [{"PaperId": 2910377526, "PaperTitle": "predicting new workload or cpu performance by analyzing public datasets", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"harvard university": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Reusing the Optimized Code for JavaScript Ahead-of-Time Compilation.", "DBLP authors": ["Hyukwoo Park", "SungKook Kim", "Jung-Geun Park", "Soo-Mook Moon"], "year": 2019, "MAG papers": [{"PaperId": 2904527437, "PaperTitle": "reusing the optimized code for javascript ahead of time compilation", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "Bandwidth and Locality Aware Task-stealing for Manycore Architectures with Bandwidth-Asymmetric Memory.", "DBLP authors": ["Han Zhao", "Quan Chen", "Yuxian Qiu", "Ming Wu", "Yao Shen", "Jingwen Leng", "Chao Li", "Minyi Guo"], "year": 2019, "MAG papers": [{"PaperId": 2904487346, "PaperTitle": "bandwidth and locality aware task stealing for manycore architectures with bandwidth asymmetric memory", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"shanghai jiao tong university": 7.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Speeding up Iterative Polyhedral Schedule Optimization with Surrogate Performance Models.", "DBLP authors": ["Stefan Ganser", "Armin Gr\u00f6\u00dflinger", "Norbert Siegmund", "Sven Apel", "Christian Lengauer"], "year": 2019, "MAG papers": [{"PaperId": 2905538126, "PaperTitle": "speeding up iterative polyhedral schedule optimization with surrogate performance models", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of passau": 4.0, "bauhaus university weimar": 1.0}}], "source": "ES"}, {"DBLP title": "Dual-Page Checkpointing: An Architectural Approach to Efficient Data Persistence for In-Memory Applications.", "DBLP authors": ["Song Wu", "Fang Zhou", "Xiang Gao", "Hai Jin", "Jinglei Ren"], "year": 2019, "MAG papers": [{"PaperId": 2910726692, "PaperTitle": "dual page checkpointing an architectural approach to efficient data persistence for in memory applications", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"huazhong university of science and technology": 4.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Cache Performance Modeling in GPUs Using Reuse Distance Analysis.", "DBLP authors": ["Mohsen Kiani", "Amir Rajabzadeh"], "year": 2019, "MAG papers": [{"PaperId": 2903738101, "PaperTitle": "efficient cache performance modeling in gpus using reuse distance analysis", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"razi university": 2.0}}], "source": "ES"}, {"DBLP title": "AUKE: Automatic Kernel Code Generation for an Analogue SIMD Focal-Plane Sensor-Processor Array.", "DBLP authors": ["Thomas Debrunner", "Sajad Saeedi", "Paul H. J. Kelly"], "year": 2019, "MAG papers": [{"PaperId": 2910203559, "PaperTitle": "auke automatic kernel code generation for an analogue simd focal plane sensor processor array", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "SCORE: A Novel Scheme to Efficiently Cache Overlong ECCs in NAND Flash Memory.", "DBLP authors": ["You Zhou", "Fei Wu", "Zhonghai Lu", "Xubin He", "Ping Huang", "Changsheng Xie"], "year": 2019, "MAG papers": [{"PaperId": 2904679400, "PaperTitle": "score a novel scheme to efficiently cache overlong eccs in nand flash memory", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"royal institute of technology": 1.0, "temple university": 2.0, "huazhong university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "POWAR: Power-Aware Routing in HPC Networks with On/Off Links.", "DBLP authors": ["Francisco J. And\u00fajar", "Salvador Coll", "Marina Alonso", "Pedro L\u00f3pez", "Juan-Miguel Mart\u00ednez"], "year": 2019, "MAG papers": [{"PaperId": 2909537693, "PaperTitle": "powar power aware routing in hpc networks with on off links", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of valencia": 4.0, "university of valladolid": 1.0}}], "source": "ES"}, {"DBLP title": "The Art of Getting Deep Neural Networks in Shape.", "DBLP authors": ["Rahim Mammadli", "Felix Wolf", "Ali Jannesari"], "year": 2019, "MAG papers": [{"PaperId": 2908530716, "PaperTitle": "the art of getting deep neural networks in shape", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"iowa state university": 1.0, "technische universitat darmstadt": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Runtime Management of Heterogeneous Multicores using Online Projection.", "DBLP authors": ["Stavros Tzilis", "Pedro Trancoso", "Ioannis Sourdis"], "year": 2019, "MAG papers": [{"PaperId": 2910338735, "PaperTitle": "energy efficient runtime management of heterogeneous multicores using online projection", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chalmers university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A System-Level Simulator for RRAM-Based Neuromorphic Computing Chips.", "DBLP authors": ["Matthew Kay Fei Lee", "Yingnan Cui", "Thannirmalai Somu", "Tao Luo", "Jun Zhou", "Wai Teng Tang", "Weng-Fai Wong", "Rick Siow Mong Goh"], "year": 2019, "MAG papers": [{"PaperId": 2909633668, "PaperTitle": "a system level simulator for rram based neuromorphic computing chips", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"institute of high performance computing singapore": 6.0, "national university of singapore": 2.0}}], "source": "ES"}, {"DBLP title": "Decoupled Fused Cache: Fusing a Decoupled LLC with a DRAM Cache.", "DBLP authors": ["Evangelos Vasilakis", "Vassilis Papaefstathiou", "Pedro Trancoso", "Ioannis Sourdis"], "year": 2019, "MAG papers": [{"PaperId": 2911012662, "PaperTitle": "decoupled fused cache fusing a decoupled llc with a dram cache", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"chalmers university of technology": 3.0, "foundation for research technology hellas": 1.0}}], "source": "ES"}, {"DBLP title": "Blaze-Tasks: A Framework for Computing Parallel Reductions over Tasks.", "DBLP authors": ["Peter Pirkelbauer", "Amalee Wilson", "Christina L. Peterson", "Damian Dechev"], "year": 2019, "MAG papers": [{"PaperId": 2910837860, "PaperTitle": "blaze tasks a framework for computing parallel reductions over tasks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"los alamos national laboratory": 1.0, "university of alabama at birmingham": 1.0, "university of central florida": 2.0}}], "source": "ES"}, {"DBLP title": "An Autotuning Framework for Scalable Execution of Tiled Code via Iterative Polyhedral Compilation.", "DBLP authors": ["Yukinori Sato", "Tomoya Yuki", "Toshio Endo"], "year": 2019, "MAG papers": [{"PaperId": 2908959276, "PaperTitle": "an autotuning framework for scalable execution of tiled code via iterative polyhedral compilation", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"toyohashi university of technology": 1.0, "tokyo institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Metric Selection for GPU Kernel Classification.", "DBLP authors": ["S. Kazem Shekofteh", "Hamid Noori", "Mahmoud Naghibzadeh", "Hadi Sadoghi Yazdi", "Holger Fr\u00f6ning"], "year": 2019, "MAG papers": [{"PaperId": 2910063209, "PaperTitle": "metric selection for gpu kernel classification", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"heidelberg university": 1.0, "ferdowsi university of mashhad": 4.0}}], "source": "ES"}, {"DBLP title": "List of 2018 Distinguished Reviewers ACM TACO.", "DBLP authors": ["Angelos Bilas"], "year": 2019, "MAG papers": [{"PaperId": 2909995108, "PaperTitle": "list of 2018 distinguished reviewers acm taco", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of crete": 1.0}}], "source": "ES"}]