#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 28 10:46:17 2021
# Process ID: 21500
# Current directory: D:/Users/Alex/Documents/GitHub/RedPitaya_Acquisition/RedPitaya_Acquisition/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5132 D:\Users\Alex\Documents\GitHub\RedPitaya_Acquisition\RedPitaya_Acquisition\project_1\project_1.xpr
# Log file: D:/Users/Alex/Documents/GitHub/RedPitaya_Acquisition/RedPitaya_Acquisition/project_1/vivado.log
# Journal file: D:/Users/Alex/Documents/GitHub/RedPitaya_Acquisition/RedPitaya_Acquisition/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/Alex/Documents/GitHub/RedPitaya_Acquisition/RedPitaya_Acquisition/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_run impl_1
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports [list adc_clk_p_i]]
close_design
open_bd_design {D:/Users/Alex/Documents/GitHub/RedPitaya_Acquisition/RedPitaya_Acquisition/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_Acquisition_top_0_0
reset_run synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_dds_compiler_0_1_synth_1
reset_run design_1_dds_compiler_0_0_synth_1
reset_run design_1_axi_gpio_2_0_synth_1
reset_run design_1_clk_wiz_0_0_synth_1
reset_run design_1_axis_data_fifo_0_0_synth_1
reset_run design_1_rst_clk_wiz_0_250M_0_synth_1
reset_run design_1_axi_gpio_3_0_synth_1
reset_run design_1_axi_gpio_4_0_synth_1
reset_run design_1_axi_gpio_2_1_synth_1
reset_run design_1_axi_datamover_0_1_synth_1
reset_run design_1_c_counter_binary_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Users/Alex/Documents/GitHub/RedPitaya_Acquisition/RedPitaya_Acquisition/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/Users/Alex/Documents/GitHub/RedPitaya_Acquisition/RedPitaya_Acquisition/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {D:/Users/Alex/Documents/GitHub/RedPitaya_Acquisition/RedPitaya_Acquisition/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_Acquisition_top_0_0
add_files -norecurse {D:/Users/Alex/Documents/GitHub/RedPitaya_Acquisition/RedPitaya_Acquisition/project_1/project_1.srcs/sources_1/new/Acquisition_FSM_trig.vhd D:/Users/Alex/Documents/GitHub/RedPitaya_Acquisition/RedPitaya_Acquisition/project_1/project_1.srcs/sources_1/new/Acquisition_trig_top.vhd}
update_compile_order -fileset sources_1
update_module_reference design_1_Acquisition_top_0_0
startgroup
make_bd_pins_external  [get_bd_pins DMA/Acquisition_top_0/acquisition_in_progress_out]
endgroup
save_bd_design
delete_bd_objs [get_bd_nets DMA_acquisition_in_progress_out_0] [get_bd_ports acquisition_in_progress_out_0]
undo
set_property name IO7 [get_bd_ports acquisition_in_progress_out_0]
save_bd_design
