# do {testbench_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 16:44:41 on Jul 02,2023
# vlog -64 -incr -work xil_defaultlib testbench_time_synth.v ../../../../CPU.srcs/sources_1/new/Controller.v ../../../../CPU.srcs/sources_1/new/MUL.v ../../../../CPU.srcs/sources_1/new/DIV.v ../../../../CPU.srcs/sources_1/new/MUX6.v ../../../../CPU.srcs/sources_1/new/MUX5.v ../../../../CPU.srcs/sources_1/new/HI_or_LO.v ../../../../CPU.srcs/sources_1/new/regfile.v ../../../../CPU.srcs/sources_1/new/PC.v ../../../../CPU.srcs/sources_1/new/MUX4.v ../../../../CPU.srcs/sources_1/new/MUX3.v ../../../../CPU.srcs/sources_1/new/MUX2.v ../../../../CPU.srcs/sources_1/new/MUX1.v ../../../../CPU.srcs/sources_1/new/EXT.v ../../../../CPU.srcs/sources_1/new/CP0.v ../../../../CPU.srcs/sources_1/new/Connect.v ../../../../CPU.srcs/sources_1/new/ALU.v ../../../../CPU.srcs/sources_1/new/ADD2.v ../../../../CPU.srcs/sources_1/new/ADD1.v ../../../../CPU.srcs/sources_1/new/cpu.v ../../../../CPU.srcs/sources_1/new/DMEM.v ../../../../CPU.srcs/sources_1/new/IMEM.v ../../../../CPU.srcs/sources_1/new/sccomp_dataflow.v ../../../../CPU.srcs/sim_1/new/tb.v 
# -- Compiling module RAM32X1S_UNIQ_BASE_
# -- Compiling module RAM32X1S_HD10
# -- Compiling module RAM32X1S_HD11
# -- Compiling module RAM32X1S_HD12
# -- Compiling module RAM32X1S_HD13
# -- Compiling module RAM32X1S_HD14
# -- Compiling module RAM32X1S_HD15
# -- Compiling module RAM32X1S_HD16
# -- Compiling module RAM32X1S_HD17
# -- Compiling module RAM32X1S_HD18
# -- Compiling module RAM32X1S_HD19
# -- Compiling module RAM32X1S_HD2
# -- Compiling module RAM32X1S_HD20
# -- Compiling module RAM32X1S_HD21
# -- Compiling module RAM32X1S_HD22
# -- Compiling module RAM32X1S_HD23
# -- Compiling module RAM32X1S_HD24
# -- Compiling module RAM32X1S_HD25
# -- Compiling module RAM32X1S_HD26
# -- Compiling module RAM32X1S_HD27
# -- Compiling module RAM32X1S_HD28
# -- Compiling module RAM32X1S_HD29
# -- Compiling module RAM32X1S_HD3
# -- Compiling module RAM32X1S_HD30
# -- Compiling module RAM32X1S_HD31
# -- Compiling module RAM32X1S_HD32
# -- Compiling module RAM32X1S_HD4
# -- Compiling module RAM32X1S_HD5
# -- Compiling module RAM32X1S_HD6
# -- Compiling module RAM32X1S_HD7
# -- Compiling module RAM32X1S_HD8
# -- Compiling module RAM32X1S_HD9
# -- Compiling module dist_mem_gen_0
# -- Compiling module ADD1
# -- Compiling module ADD2
# -- Compiling module ALU
# -- Compiling module CP0
# -- Compiling module CPU
# -- Compiling module Controller
# -- Compiling module DIV
# -- Compiling module DMEM
# -- Compiling module EXT
# -- Compiling module HI_or_LO
# -- Compiling module HI_or_LO_0
# -- Compiling module IMEM
# -- Compiling module MUL
# -- Compiling module MUX1__mod
# -- Compiling module MUX2
# -- Compiling module MUX3
# -- Compiling module MUX4
# -- Compiling module MUX5
# -- Compiling module MUX6
# -- Compiling module PC
# -- Compiling module clk_change
# -- Compiling module regfile
# -- Compiling module sccomp_dataflow
# -- Compiling module seg7x16
# -- Compiling module top
# -- Compiling module dist_mem_gen_0_dist_mem_gen_v8_0_10
# -- Compiling module glbl
# ** Warning: ../../../../CPU.srcs/sources_1/new/Controller.v(23): (vlog-2275) 'Controller' already exists and will be overwritten.
# 
# -- Compiling module Controller
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUL.v(23): (vlog-2275) 'MUL' already exists and will be overwritten.
# 
# -- Compiling module MUL
# ** Warning: ../../../../CPU.srcs/sources_1/new/DIV.v(23): (vlog-2275) 'DIV' already exists and will be overwritten.
# 
# -- Compiling module DIV
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX6.v(23): (vlog-2275) 'MUX6' already exists and will be overwritten.
# 
# -- Compiling module MUX6
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX5.v(23): (vlog-2275) 'MUX5' already exists and will be overwritten.
# 
# -- Compiling module MUX5
# ** Warning: ../../../../CPU.srcs/sources_1/new/HI_or_LO.v(23): (vlog-2275) 'HI_or_LO' already exists and will be overwritten.
# 
# -- Compiling module HI_or_LO
# ** Warning: ../../../../CPU.srcs/sources_1/new/regfile.v(23): (vlog-2275) 'regfile' already exists and will be overwritten.
# 
# -- Compiling module regfile
# ** Warning: ../../../../CPU.srcs/sources_1/new/PC.v(23): (vlog-2275) 'PC' already exists and will be overwritten.
# 
# -- Compiling module PC
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX4.v(23): (vlog-2275) 'MUX4' already exists and will be overwritten.
# 
# -- Compiling module MUX4
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX3.v(23): (vlog-2275) 'MUX3' already exists and will be overwritten.
# 
# -- Compiling module MUX3
# ** Warning: ../../../../CPU.srcs/sources_1/new/MUX2.v(23): (vlog-2275) 'MUX2' already exists and will be overwritten.
# 
# -- Compiling module MUX2
# -- Compiling module MUX1
# ** Warning: ../../../../CPU.srcs/sources_1/new/EXT.v(23): (vlog-2275) 'EXT' already exists and will be overwritten.
# 
# -- Compiling module EXT
# ** Warning: ../../../../CPU.srcs/sources_1/new/CP0.v(23): (vlog-2275) 'CP0' already exists and will be overwritten.
# 
# -- Compiling module CP0
# -- Compiling module Connect
# ** Warning: ../../../../CPU.srcs/sources_1/new/ALU.v(23): (vlog-2275) 'ALU' already exists and will be overwritten.
# 
# -- Compiling module ALU
# ** Warning: ../../../../CPU.srcs/sources_1/new/ADD2.v(23): (vlog-2275) 'ADD2' already exists and will be overwritten.
# 
# -- Compiling module ADD2
# ** Warning: ../../../../CPU.srcs/sources_1/new/ADD1.v(23): (vlog-2275) 'ADD1' already exists and will be overwritten.
# 
# -- Compiling module ADD1
# ** Warning: ../../../../CPU.srcs/sources_1/new/cpu.v(23): (vlog-2275) 'CPU' already exists and will be overwritten.
# 
# -- Compiling module CPU
# ** Warning: ../../../../CPU.srcs/sources_1/new/DMEM.v(23): (vlog-2275) 'DMEM' already exists and will be overwritten.
# 
# -- Compiling module DMEM
# ** Warning: ../../../../CPU.srcs/sources_1/new/IMEM.v(23): (vlog-2275) 'IMEM' already exists and will be overwritten.
# 
# -- Compiling module IMEM
# ** Warning: ../../../../CPU.srcs/sources_1/new/sccomp_dataflow.v(23): (vlog-2275) 'sccomp_dataflow' already exists and will be overwritten.
# 
# -- Compiling module sccomp_dataflow
# -- Compiling module testbench
# 
# Top level modules:
# 	top
# 	glbl
# 	testbench
# End time: 16:44:43 on Jul 02,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 21
