Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Dec 25 23:53:46 2023
| Host         : S210-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file learn_mode_control_sets_placed.rpt
| Design       : learn_mode
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    49 |
| Unused register locations in slices containing registers |   168 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           34 |
| No           | No                    | Yes                    |             337 |          103 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              78 |           34 |
| Yes          | No                    | Yes                    |             258 |          115 |
| Yes          | Yes                   | No                     |              42 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------+-----------------------+------------------+----------------+
|            Clock Signal           |          Enable Signal         |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------------------+--------------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG                    | debounce1/key_out_i_1__0_n_0   | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG                    | debounce2/key_out_i_1__1_n_0   | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG                    | debounce3/key_out_i_1__2_n_0   | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG                    | learnbutton/key_out_i_1__7_n_0 | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG                    | evalbutton/key_out_i_1__8_n_0  | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG                    | debounce7/key_out_i_1__6_n_0   | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG                    | debounce6/key_out_i_1__5_n_0   | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG                    | debounce4/key_out_i_1__3_n_0   | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG                    | debounce5/key_out_i_1__4_n_0   | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG                    | debounce0/key_out_i_1_n_0      | c2/clk_1_reg_0        |                1 |              1 |
|  song1/interval_reg[1]_i_2_n_0    |                                |                       |                1 |              2 |
|  song2/interval_reg[1]_i_2__0_n_0 |                                |                       |                1 |              2 |
|  tb/clkout_reg_n_0                |                                | c2/clk_1_reg_0        |                1 |              3 |
|  clk_IBUF_BUFG                    | state_led[2]_i_1_n_0           |                       |                1 |              3 |
|  clk_IBUF_BUFG                    | play/range_n_0                 |                       |                1 |              3 |
|  clk_IBUF_BUFG                    | debounce25/E[0]                | c2/clk_1_reg_0        |                1 |              4 |
|  clk_IBUF_BUFG                    | acc/user1_rating2[3]_i_1_n_0   |                       |                1 |              4 |
|  clk_IBUF_BUFG                    | l7/data3[5]_i_2_n_0            | l7/SS[0]              |                1 |              4 |
|  clk_IBUF_BUFG                    | l7/data7[4]_i_2_n_0            | l7/data5[4]_i_1_n_0   |                2 |              4 |
|  clk_IBUF_BUFG                    | debounce25/digit1              | c2/clk_1_reg_0        |                2 |              4 |
|  c2/CLK                           |                                |                       |                2 |              5 |
|  clk_IBUF_BUFG                    | debounce6/E[0]                 | c2/clk_1_reg_0        |                2 |              6 |
|  clk_IBUF_BUFG                    | debounce2/E[0]                 | debounce25/SR[0]      |                1 |              7 |
|  clk_IBUF_BUFG                    | l7/SS[0]                       |                       |                4 |              7 |
|  tb/Q[2]                          |                                |                       |                3 |              8 |
| ~tb/Q[2]                          |                                |                       |                4 |              8 |
|  clk_IBUF_BUFG                    | acc/user3_rating1[3]_i_1_n_0   |                       |                2 |              8 |
|  clk_IBUF_BUFG                    | acc/user2_rating1[3]_i_1_n_0   |                       |                2 |              8 |
|  clk_IBUF_BUFG                    | l7/data5[5]_i_2_n_0            | l7/data5[5]_i_1_n_0   |                2 |              8 |
|  clk_IBUF_BUFG                    | l7/data1[3]_i_1_n_0            |                       |                5 |              8 |
|  clk_IBUF_BUFG                    | acc/user0_rating1[3]_i_1_n_0   |                       |                2 |              8 |
|  clk_IBUF_BUFG                    | prev                           |                       |                3 |              8 |
|  clk_IBUF_BUFG                    | reset_IBUF                     |                       |                3 |             10 |
|  clk_IBUF_BUFG                    | play/frequency[10]_i_1_n_0     |                       |               10 |             11 |
|  clk_IBUF_BUFG                    | l7/data7[4]_i_2_n_0            | l7/data6_reg[1]_0[0]  |                3 |             11 |
|  clk_IBUF_BUFG                    | debounce25/state[0]            | c2/clk_1_reg_0        |               10 |             22 |
|  clk_IBUF_BUFG                    | debounce24/state[0]            | c2/clk_1_reg_0        |                8 |             22 |
|  clk_IBUF_BUFG                    | debounce26/state[0]            | c2/clk_1_reg_0        |               10 |             22 |
|  clk_IBUF_BUFG                    | debounce23/state[0]            | c2/clk_1_reg_0        |               10 |             22 |
|  clk_IBUF_BUFG                    | debounce21/state[0]            | c2/clk_1_reg_0        |                9 |             22 |
|  clk_IBUF_BUFG                    | user_btn/state[0]              | c2/clk_1_reg_0        |               10 |             22 |
|  clk_IBUF_BUFG                    | update_btn/state[0]            | c2/clk_1_reg_0        |                9 |             22 |
|  clk_IBUF_BUFG                    | ssdebounce/state[0]            | c2/clk_1_reg_0        |                9 |             22 |
|  clk_IBUF_BUFG                    | debounce20/state[0]            | c2/clk_1_reg_0        |                8 |             22 |
|  clk_IBUF_BUFG                    | debounce27/state[0]            | c2/clk_1_reg_0        |               11 |             22 |
|  clk_IBUF_BUFG                    | debounce22/state[0]            | c2/clk_1_reg_0        |                9 |             22 |
|  clk_IBUF_BUFG                    |                                |                       |               23 |             28 |
|  clk_IBUF_BUFG                    |                                | gm/counter[0]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG                    |                                | c2/clk_1_reg_0        |              102 |            334 |
+-----------------------------------+--------------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                     2 |
| 3      |                     3 |
| 4      |                     5 |
| 5      |                     1 |
| 6      |                     1 |
| 7      |                     2 |
| 8      |                     8 |
| 10     |                     1 |
| 11     |                     2 |
| 16+    |                    14 |
+--------+-----------------------+


