; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@assertFunc_1 = internal constant [8 x i8] c"unknown\00"
@assertFile_1 = internal constant [83 x i8] c"/tmp/torchinductor_root/wq/cwqzzmbby5xtahty426nyksljya4cazmxgxdl44npwai7ypnwpsc.py\00"
@assertMessage_1 = internal constant [37 x i8] c"index out of bounds: 0 <= tmp11 < 77\00"
@assertFunc_0 = internal constant [8 x i8] c"unknown\00"
@assertFile_0 = internal constant [83 x i8] c"/tmp/torchinductor_root/wq/cwqzzmbby5xtahty426nyksljya4cazmxgxdl44npwai7ypnwpsc.py\00"
@assertMessage_0 = internal constant [39 x i8] c"index out of bounds: 0 <= tmp4 < 49408\00"
@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

; Function Attrs: noreturn
declare !dbg !6 void @__assertfail(ptr, ptr, i32, ptr, i64) local_unnamed_addr #0

define ptx_kernel void @triton_per_fused_add_embedding_native_layer_norm_4(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, i32 %9, i32 %10, ptr addrspace(1) readnone captures(none) %11) local_unnamed_addr !dbg !10 {
  %13 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !11
  %14 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %15 = shl i32 %14, 2, !dbg !12
  %16 = and i32 %15, 1020, !dbg !12
  %17 = icmp samesign ult i32 %16, 768, !dbg !13
  %18 = sext i32 %13 to i64, !dbg !14
  %19 = getelementptr i64, ptr addrspace(1) %1, i64 %18, !dbg !14
  %20 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l"(ptr addrspace(1) %19) #6, !dbg !15
  %21 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l"(ptr addrspace(1) %19) #6, !dbg !15
  %22 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l"(ptr addrspace(1) %19) #6, !dbg !15
  %23 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l"(ptr addrspace(1) %19) #6, !dbg !15
  %24 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l"(ptr addrspace(1) %19) #6, !dbg !15
  %25 = getelementptr i64, ptr addrspace(1) %3, i64 %18, !dbg !16
  %26 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l"(ptr addrspace(1) %25) #6, !dbg !17
  %27 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l"(ptr addrspace(1) %25) #6, !dbg !17
  %28 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l"(ptr addrspace(1) %25) #6, !dbg !17
  %29 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l"(ptr addrspace(1) %25) #6, !dbg !17
  %30 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l"(ptr addrspace(1) %25) #6, !dbg !17
  %31 = mul i32 %13, 768, !dbg !18
  %32 = add i32 %16, %31, !dbg !19
  %33 = sext i32 %32 to i64, !dbg !20
  %34 = getelementptr bfloat, ptr addrspace(1) %0, i64 %33, !dbg !20
  %35 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %34, i1 %17) #6, !dbg !21
  %36 = zext nneg i32 %16 to i64, !dbg !22
  %37 = getelementptr bfloat, ptr addrspace(1) %5, i64 %36, !dbg !22
  %38 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %37, i1 %17) #6, !dbg !23
  %39 = getelementptr bfloat, ptr addrspace(1) %6, i64 %36, !dbg !24
  %40 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %39, i1 %17) #6, !dbg !25
  %41 = getelementptr bfloat, ptr addrspace(1) %7, i64 %36, !dbg !26
  %42 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %41, i1 %17) #6, !dbg !27
  %43 = add i64 %24, 49408, !dbg !28
  %44 = icmp slt i64 %24, 0, !dbg !29
  %45 = select i1 %44, i64 %43, i64 %24, !dbg !30
  %46 = icmp ugt i64 %45, 49407, !dbg !31
  br i1 %46, label %47, label %48, !dbg !32

47:                                               ; preds = %12
  tail call void @__assertfail(ptr nonnull @assertMessage_0, ptr nonnull @assertFile_0, i32 45, ptr nonnull @assertFunc_0, i64 1), !dbg !32
  unreachable, !dbg !32

48:                                               ; preds = %12
  %49 = icmp slt i64 %23, 0, !dbg !29
  %50 = add i64 %23, 49408, !dbg !28
  %51 = select i1 %49, i64 %50, i64 %23, !dbg !30
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %.idx = mul i64 %51, 1536, !dbg !33
  %52 = getelementptr i8, ptr addrspace(1) %2, i64 %.idx, !dbg !33
  %53 = getelementptr bfloat, ptr addrspace(1) %52, i64 %36, !dbg !33
  %54 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %53, i1 %17) #6, !dbg !34
  %55 = add i64 %30, 77, !dbg !35
  %56 = icmp slt i64 %30, 0, !dbg !36
  %57 = select i1 %56, i64 %55, i64 %30, !dbg !37
  %58 = icmp ugt i64 %57, 76, !dbg !38
  br i1 %58, label %59, label %60, !dbg !39

59:                                               ; preds = %48
  tail call void @__assertfail(ptr nonnull @assertMessage_1, ptr nonnull @assertFile_1, i32 51, ptr nonnull @assertFunc_1, i64 1), !dbg !39
  unreachable, !dbg !39

60:                                               ; preds = %48
  %61 = icmp slt i64 %29, 0, !dbg !36
  %62 = add i64 %29, 77, !dbg !35
  %63 = select i1 %61, i64 %62, i64 %29, !dbg !37
  %64 = extractvalue { i32, i32 } %54, 1, !dbg !34
  %65 = bitcast i32 %64 to <2 x bfloat>, !dbg !34
  %66 = extractvalue { i32, i32 } %54, 0, !dbg !34
  %67 = bitcast i32 %66 to <2 x bfloat>, !dbg !34
  %68 = extractvalue { i32, i32 } %38, 1, !dbg !23
  %69 = bitcast i32 %68 to <2 x bfloat>, !dbg !23
  %70 = extractvalue { i32, i32 } %38, 0, !dbg !23
  %71 = bitcast i32 %70 to <2 x bfloat>, !dbg !23
  %72 = extractvalue { i32, i32 } %35, 1, !dbg !21
  %73 = bitcast i32 %72 to <2 x bfloat>, !dbg !21
  %74 = extractvalue { i32, i32 } %35, 0, !dbg !21
  %75 = bitcast i32 %74 to <2 x bfloat>, !dbg !21
  %76 = lshr i32 %14, 5, !dbg !12
  %77 = and i32 %14, 31, !dbg !12
  tail call void @llvm.nvvm.barrier0(), !dbg !39
  %.idx1 = mul i64 %63, 1536, !dbg !40
  %78 = getelementptr i8, ptr addrspace(1) %4, i64 %.idx1, !dbg !40
  %79 = getelementptr bfloat, ptr addrspace(1) %78, i64 %36, !dbg !40
  %80 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %79, i1 %17) #6, !dbg !41
  %81 = extractvalue { i32, i32 } %80, 0, !dbg !41
  %82 = bitcast i32 %81 to <2 x bfloat>, !dbg !41
  %83 = extractvalue { i32, i32 } %80, 1, !dbg !41
  %84 = bitcast i32 %83 to <2 x bfloat>, !dbg !41
  %85 = fpext <2 x bfloat> %67 to <2 x float>, !dbg !42
  %86 = fpext <2 x bfloat> %71 to <2 x float>, !dbg !43
  %87 = fpext <2 x bfloat> %75 to <2 x float>, !dbg !44
  %88 = fpext <2 x bfloat> %82 to <2 x float>, !dbg !45
  %89 = fadd <2 x float> %85, %88, !dbg !46
  %90 = fadd <2 x float> %87, %86, !dbg !47
  %91 = fadd <2 x float> %90, %89, !dbg !48
  %92 = fpext <2 x bfloat> %65 to <2 x float>, !dbg !42
  %93 = fpext <2 x bfloat> %69 to <2 x float>, !dbg !43
  %94 = fpext <2 x bfloat> %73 to <2 x float>, !dbg !44
  %95 = fpext <2 x bfloat> %84 to <2 x float>, !dbg !45
  %96 = fadd <2 x float> %92, %95, !dbg !46
  %97 = fadd <2 x float> %94, %93, !dbg !47
  %98 = fadd <2 x float> %97, %96, !dbg !48
  %99 = extractelement <2 x float> %91, i64 0, !dbg !49
  %100 = extractelement <2 x float> %91, i64 1, !dbg !49
  %101 = fadd float %99, %100, !dbg !49
  %102 = extractelement <2 x float> %98, i64 0, !dbg !49
  %103 = fadd float %102, %101, !dbg !49
  %104 = extractelement <2 x float> %98, i64 1, !dbg !49
  %105 = fadd float %104, %103, !dbg !49
  %106 = select i1 %17, float %105, float 0.000000e+00, !dbg !49
  %107 = bitcast float %106 to i32, !dbg !54
  %108 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %107, i32 16, i32 31), !dbg !54
  %109 = bitcast i32 %108 to float, !dbg !54
  %110 = fadd float %106, %109, !dbg !49
  %111 = bitcast float %110 to i32, !dbg !54
  %112 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %111, i32 8, i32 31), !dbg !54
  %113 = bitcast i32 %112 to float, !dbg !54
  %114 = fadd float %110, %113, !dbg !49
  %115 = bitcast float %114 to i32, !dbg !54
  %116 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %115, i32 4, i32 31), !dbg !54
  %117 = bitcast i32 %116 to float, !dbg !54
  %118 = fadd float %114, %117, !dbg !49
  %119 = bitcast float %118 to i32, !dbg !54
  %120 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %119, i32 2, i32 31), !dbg !54
  %121 = bitcast i32 %120 to float, !dbg !54
  %122 = fadd float %118, %121, !dbg !49
  %123 = bitcast float %122 to i32, !dbg !54
  %124 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %123, i32 1, i32 31), !dbg !54
  %125 = bitcast i32 %124 to float, !dbg !54
  %126 = fadd float %122, %125, !dbg !49
  %127 = and i32 %76, 7, !dbg !54
  %128 = icmp eq i32 %77, 0, !dbg !54
  %129 = getelementptr float, ptr addrspace(3) @global_smem, i32 %127, !dbg !54
  %130 = bitcast float %126 to <1 x i32>, !dbg !54
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %129, <1 x i32> %130, i1 %128) #6, !dbg !54
  tail call void @llvm.nvvm.barrier0(), !dbg !54
  %131 = icmp slt i32 %14, 8, !dbg !54
  %132 = getelementptr float, ptr addrspace(3) @global_smem, i32 %14, !dbg !54
  %133 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %132, i1 %131) #6, !dbg !54
  %134 = bitcast i32 %133 to float, !dbg !54
  %135 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %133, i32 4, i32 31), !dbg !54
  %136 = bitcast i32 %135 to float, !dbg !54
  %137 = fadd float %134, %136, !dbg !49
  %138 = bitcast float %137 to i32, !dbg !54
  %139 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %138, i32 2, i32 31), !dbg !54
  %140 = bitcast i32 %139 to float, !dbg !54
  %141 = fadd float %137, %140, !dbg !49
  %142 = bitcast float %141 to i32, !dbg !54
  %143 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %142, i32 1, i32 31), !dbg !54
  %144 = bitcast i32 %143 to float, !dbg !54
  %145 = fadd float %141, %144, !dbg !49
  %146 = and i32 %14, 7, !dbg !54
  %147 = icmp eq i32 %146, 0, !dbg !54
  %148 = and i1 %131, %147, !dbg !54
  %149 = bitcast float %145 to <1 x i32>, !dbg !54
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %132, <1 x i32> %149, i1 %148) #6, !dbg !54
  tail call void @llvm.nvvm.barrier0(), !dbg !54
  %150 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !54
  %151 = fadd float %150, 0.000000e+00, !dbg !55
  %152 = tail call float @llvm.nvvm.div.full(float %151, float 7.680000e+02), !dbg !59
  %153 = fsub float %99, %152, !dbg !60
  %154 = fsub float %100, %152, !dbg !60
  %155 = fsub float %102, %152, !dbg !60
  %156 = fsub float %104, %152, !dbg !60
  %157 = fmul float %153, %153, !dbg !61
  %158 = fmul float %154, %154, !dbg !61
  %159 = fmul float %155, %155, !dbg !61
  %160 = fmul float %156, %156, !dbg !61
  tail call void @llvm.nvvm.barrier0(), !dbg !62
  %161 = fadd float %157, %158, !dbg !64
  %162 = fadd float %159, %161, !dbg !64
  %163 = fadd float %160, %162, !dbg !64
  %164 = select i1 %17, float %163, float 0.000000e+00, !dbg !64
  %165 = bitcast float %164 to i32, !dbg !62
  %166 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %165, i32 16, i32 31), !dbg !62
  %167 = bitcast i32 %166 to float, !dbg !62
  %168 = fadd float %164, %167, !dbg !64
  %169 = bitcast float %168 to i32, !dbg !62
  %170 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %169, i32 8, i32 31), !dbg !62
  %171 = bitcast i32 %170 to float, !dbg !62
  %172 = fadd float %168, %171, !dbg !64
  %173 = bitcast float %172 to i32, !dbg !62
  %174 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %173, i32 4, i32 31), !dbg !62
  %175 = bitcast i32 %174 to float, !dbg !62
  %176 = fadd float %172, %175, !dbg !64
  %177 = bitcast float %176 to i32, !dbg !62
  %178 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %177, i32 2, i32 31), !dbg !62
  %179 = bitcast i32 %178 to float, !dbg !62
  %180 = fadd float %176, %179, !dbg !64
  %181 = bitcast float %180 to i32, !dbg !62
  %182 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %181, i32 1, i32 31), !dbg !62
  %183 = bitcast i32 %182 to float, !dbg !62
  %184 = fadd float %180, %183, !dbg !64
  %185 = bitcast float %184 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %129, <1 x i32> %185, i1 %128) #6, !dbg !62
  tail call void @llvm.nvvm.barrier0(), !dbg !62
  %186 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %132, i1 %131) #6, !dbg !62
  %187 = bitcast i32 %186 to float, !dbg !62
  %188 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %186, i32 4, i32 31), !dbg !62
  %189 = bitcast i32 %188 to float, !dbg !62
  %190 = fadd float %187, %189, !dbg !64
  %191 = bitcast float %190 to i32, !dbg !62
  %192 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %191, i32 2, i32 31), !dbg !62
  %193 = bitcast i32 %192 to float, !dbg !62
  %194 = fadd float %190, %193, !dbg !64
  %195 = bitcast float %194 to i32, !dbg !62
  %196 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %195, i32 1, i32 31), !dbg !62
  %197 = bitcast i32 %196 to float, !dbg !62
  %198 = fadd float %194, %197, !dbg !64
  %199 = bitcast float %198 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %132, <1 x i32> %199, i1 %148) #6, !dbg !62
  tail call void @llvm.nvvm.barrier0(), !dbg !62
  %200 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !62
  %201 = fadd float %200, 0.000000e+00, !dbg !65
  %202 = tail call float @llvm.nvvm.div.full(float %201, float 7.680000e+02), !dbg !67
  %203 = fadd float %202, 0x3EE4F8B580000000, !dbg !68
  %204 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !69
  %.not.i = icmp eq i32 %204, 0, !dbg !69
  br i1 %.not.i, label %207, label %205, !dbg !69

205:                                              ; preds = %60
  %206 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %203), !dbg !69
  br label %__nv_rsqrtf.exit, !dbg !69

207:                                              ; preds = %60
  %208 = tail call float @llvm.nvvm.rsqrt.approx.f(float %203), !dbg !69
  br label %__nv_rsqrtf.exit, !dbg !69

__nv_rsqrtf.exit:                                 ; preds = %205, %207
  %.0.i = phi float [ %206, %205 ], [ %208, %207 ], !dbg !69
  %209 = extractvalue { i32, i32 } %40, 0, !dbg !25
  %210 = bitcast i32 %209 to <2 x bfloat>, !dbg !25
  %211 = extractelement <2 x bfloat> %210, i64 0, !dbg !25
  %212 = fpext bfloat %211 to float, !dbg !70
  %213 = extractelement <2 x bfloat> %210, i64 1, !dbg !25
  %214 = fpext bfloat %213 to float, !dbg !70
  %215 = extractvalue { i32, i32 } %40, 1, !dbg !25
  %216 = bitcast i32 %215 to <2 x bfloat>, !dbg !25
  %217 = extractelement <2 x bfloat> %216, i64 0, !dbg !25
  %218 = fpext bfloat %217 to float, !dbg !70
  %219 = extractelement <2 x bfloat> %216, i64 1, !dbg !25
  %220 = fpext bfloat %219 to float, !dbg !70
  %221 = extractvalue { i32, i32 } %42, 0, !dbg !27
  %222 = bitcast i32 %221 to <2 x bfloat>, !dbg !27
  %223 = extractelement <2 x bfloat> %222, i64 0, !dbg !27
  %224 = fpext bfloat %223 to float, !dbg !71
  %225 = extractelement <2 x bfloat> %222, i64 1, !dbg !27
  %226 = fpext bfloat %225 to float, !dbg !71
  %227 = extractvalue { i32, i32 } %42, 1, !dbg !27
  %228 = bitcast i32 %227 to <2 x bfloat>, !dbg !27
  %229 = extractelement <2 x bfloat> %228, i64 0, !dbg !27
  %230 = fpext bfloat %229 to float, !dbg !71
  %231 = extractelement <2 x bfloat> %228, i64 1, !dbg !27
  %232 = fpext bfloat %231 to float, !dbg !71
  %233 = fmul float %153, %.0.i, !dbg !72
  %234 = fmul float %154, %.0.i, !dbg !72
  %235 = fmul float %155, %.0.i, !dbg !72
  %236 = fmul float %156, %.0.i, !dbg !72
  %237 = fmul float %233, %212, !dbg !73
  %238 = fmul float %234, %214, !dbg !73
  %239 = fmul float %235, %218, !dbg !73
  %240 = fmul float %236, %220, !dbg !73
  %241 = fadd float %237, %224, !dbg !74
  %242 = fadd float %238, %226, !dbg !74
  %243 = fadd float %239, %230, !dbg !74
  %244 = fadd float %240, %232, !dbg !74
  %245 = fptrunc <2 x float> %91 to <2 x bfloat>, !dbg !75
  %246 = fptrunc <2 x float> %98 to <2 x bfloat>, !dbg !75
  %247 = bitcast <2 x bfloat> %245 to i32, !dbg !75
  %248 = bitcast <2 x bfloat> %246 to i32, !dbg !75
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %247, i32 %248, ptr addrspace(1) %34, i1 %17) #6, !dbg !75
  %249 = getelementptr bfloat, ptr addrspace(1) %8, i64 %33, !dbg !76
  %250 = fptrunc float %241 to bfloat, !dbg !77
  %251 = fptrunc float %242 to bfloat, !dbg !77
  %252 = fptrunc float %243 to bfloat, !dbg !77
  %253 = fptrunc float %244 to bfloat, !dbg !77
  %254 = insertelement <2 x bfloat> poison, bfloat %250, i64 0, !dbg !77
  %255 = insertelement <2 x bfloat> %254, bfloat %251, i64 1, !dbg !77
  %256 = bitcast <2 x bfloat> %255 to i32, !dbg !77
  %257 = insertelement <2 x bfloat> poison, bfloat %252, i64 0, !dbg !77
  %258 = insertelement <2 x bfloat> %257, bfloat %253, i64 1, !dbg !77
  %259 = bitcast <2 x bfloat> %258 to i32, !dbg !77
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %256, i32 %259, ptr addrspace(1) %249, i1 %17) #6, !dbg !77
  ret void, !dbg !78
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.div.full(float, float) #4

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #5

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { noreturn }
attributes #1 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #6 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4}
!llvm.ident = !{!5}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cwqzzmbby5xtahty426nyksljya4cazmxgxdl44npwai7ypnwpsc.py", directory: "/tmp/torchinductor_root/wq")
!4 = !{ptr @triton_per_fused_add_embedding_native_layer_norm_4, !"reqntidx", i32 256}
!5 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!6 = !DISubprogram(name: "__assertfail", linkageName: "__assertfail", scope: !7, file: !7, type: !8, spFlags: DISPFlagOptimized)
!7 = !DIFile(filename: "<unknown>", directory: "")
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = distinct !DISubprogram(name: "triton_per_fused_add_embedding_native_layer_norm_4", linkageName: "triton_per_fused_add_embedding_native_layer_norm_4", scope: !3, file: !3, line: 18, type: !8, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!11 = !DILocation(line: 25, column: 28, scope: !10)
!12 = !DILocation(line: 28, column: 28, scope: !10)
!13 = !DILocation(line: 30, column: 25, scope: !10)
!14 = !DILocation(line: 35, column: 30, scope: !10)
!15 = !DILocation(line: 35, column: 35, scope: !10)
!16 = !DILocation(line: 36, column: 30, scope: !10)
!17 = !DILocation(line: 36, column: 35, scope: !10)
!18 = !DILocation(line: 37, column: 46, scope: !10)
!19 = !DILocation(line: 37, column: 42, scope: !10)
!20 = !DILocation(line: 37, column: 35, scope: !10)
!21 = !DILocation(line: 37, column: 51, scope: !10)
!22 = !DILocation(line: 38, column: 31, scope: !10)
!23 = !DILocation(line: 38, column: 38, scope: !10)
!24 = !DILocation(line: 39, column: 31, scope: !10)
!25 = !DILocation(line: 39, column: 38, scope: !10)
!26 = !DILocation(line: 40, column: 31, scope: !10)
!27 = !DILocation(line: 40, column: 38, scope: !10)
!28 = !DILocation(line: 42, column: 18, scope: !10)
!29 = !DILocation(line: 43, column: 18, scope: !10)
!30 = !DILocation(line: 44, column: 32, scope: !10)
!31 = !DILocation(line: 45, column: 36, scope: !10)
!32 = !DILocation(line: 45, column: 51, scope: !10)
!33 = !DILocation(line: 46, column: 30, scope: !10)
!34 = !DILocation(line: 46, column: 48, scope: !10)
!35 = !DILocation(line: 48, column: 18, scope: !10)
!36 = !DILocation(line: 49, column: 19, scope: !10)
!37 = !DILocation(line: 50, column: 34, scope: !10)
!38 = !DILocation(line: 51, column: 37, scope: !10)
!39 = !DILocation(line: 51, column: 50, scope: !10)
!40 = !DILocation(line: 52, column: 31, scope: !10)
!41 = !DILocation(line: 52, column: 50, scope: !10)
!42 = !DILocation(line: 46, column: 71, scope: !10)
!43 = !DILocation(line: 38, column: 91, scope: !10)
!44 = !DILocation(line: 37, column: 74, scope: !10)
!45 = !DILocation(line: 52, column: 73, scope: !10)
!46 = !DILocation(line: 53, column: 19, scope: !10)
!47 = !DILocation(line: 54, column: 20, scope: !10)
!48 = !DILocation(line: 55, column: 20, scope: !10)
!49 = !DILocation(line: 256, column: 15, scope: !50, inlinedAt: !53)
!50 = distinct !DILexicalBlockFile(scope: !52, file: !51, discriminator: 0)
!51 = !DIFile(filename: "standard.py", directory: "/usr/local/lib/python3.10/dist-packages/triton/language")
!52 = distinct !DILexicalBlockFile(scope: !10, file: !51, discriminator: 0)
!53 = !DILocation(line: 61, column: 59, scope: !10)
!54 = !DILocation(line: 286, column: 36, scope: !52, inlinedAt: !53)
!55 = !DILocation(line: 57, column: 15, scope: !56, inlinedAt: !58)
!56 = distinct !DILexicalBlockFile(scope: !10, file: !57, discriminator: 0)
!57 = !DIFile(filename: "triton_helpers.py", directory: "/usr/local/lib/python3.10/dist-packages/torch/_inductor/runtime")
!58 = !DILocation(line: 61, column: 45, scope: !10)
!59 = !DILocation(line: 64, column: 21, scope: !10)
!60 = !DILocation(line: 65, column: 20, scope: !10)
!61 = !DILocation(line: 66, column: 20, scope: !10)
!62 = !DILocation(line: 286, column: 36, scope: !52, inlinedAt: !63)
!63 = !DILocation(line: 69, column: 59, scope: !10)
!64 = !DILocation(line: 256, column: 15, scope: !50, inlinedAt: !63)
!65 = !DILocation(line: 57, column: 15, scope: !56, inlinedAt: !66)
!66 = !DILocation(line: 69, column: 45, scope: !10)
!67 = !DILocation(line: 72, column: 21, scope: !10)
!68 = !DILocation(line: 74, column: 20, scope: !10)
!69 = !DILocation(line: 75, column: 28, scope: !10)
!70 = !DILocation(line: 39, column: 91, scope: !10)
!71 = !DILocation(line: 40, column: 91, scope: !10)
!72 = !DILocation(line: 76, column: 20, scope: !10)
!73 = !DILocation(line: 78, column: 20, scope: !10)
!74 = !DILocation(line: 80, column: 20, scope: !10)
!75 = !DILocation(line: 82, column: 51, scope: !10)
!76 = !DILocation(line: 83, column: 25, scope: !10)
!77 = !DILocation(line: 83, column: 48, scope: !10)
!78 = !DILocation(line: 83, column: 4, scope: !10)
