Date Tue Nov GMT Server NCSA Content type text html Last modified Fri Sep GMT Content length Andy Glew Resume Andy Glew West Shore Drive Madison Home glew wisc edu glew ichips intel com Career GoalsChallenging hardware software development design the next generation high performance microprocessor going beyond out order dynamic execution and instruction level parallelism towards meso scale parallelism apply the technical management concepts that can create Breakthrough System for creative work like Computer Architecture recreate Thomas Edison Invention Factory the modern world SkillsPerformance Tuning and AnalysisBoth hardware and software can make anything run faster HardwareHigh performance computer architecture especially out order microarchitectures Parallel processors Synchronization Cache and Bus Protocols Memory Consistency Models Super scalar Processors Behavioural and structural modelling RTLs register transfer languages such iHDL Intel Hardware Description Language Computer arithmetic particularly redundant forms increase performance SoftwareOS UNIX System and BSD kernel Some kernel Win drivers Programming Languages LISP used regularly Familiar with COBOL FORTRAN PASCAL Assembly Languages Gould and MIPS PowerPC Environments super micro mini super EducationAugust date student the University Wisconsim Madison Advisor Guri Sohi Research interests more aggressive out order superscalar dynamic execution CPUs September January University Illinois Urbana Champaign Electrical and Computer Engineering Thesis Synchronization Primitive Implementation including the Bus Abandonment Lock Advisor Wen mei Hwu Subject area computer architecture parallel processing synchronization instructions cache and bus protocols Other research super scalar processing register renaming minimal control dependencies Part time before January while working Gould and Motorola GPA McGill University Montreal Bachelor Engineering Electrical Engineering Computer Option GPA Projects include RAMM RISC SEISM Reduced Addressing Mode RISC Small Efficient Instruction Set Machine Marianopolis College Montreal Diplome des Etudes Collegiales EmploymentJanuary date Intel Corporation Hillsboro OregonAugust date Student Although continue affiliated with Intel Microcomputer Research Labs still covered the Intel NDA and will work Intel breaks now mainly full time student pursuing November August Computer Architect Researcher Microcomputer Research Labs Leader Intel Architecture CPU Research GroupManager Richard Wirt Intel Fellow agreed spend approximately one year prior returning school finish helping get this research group off the ground defining the research directions hiring level researchers and trying hire more and budgetting and arranging capital purchases approximately computer equipment and services January November Computer Architect Managers Bob Colwell Dave Papworth One five architects involved the Original Microarchitecture Definition and supported design providing oversight and making global tradeoffs throughout the life the project Defined top level interface between subsystems Defined execution unit uop instruction set Defined microcode format Significant contributions design non blocking cache Defined and performed initial RTL coding branch mechanism including interfaces between BTB and execution units Simulation studies simplify logic involved retirement branches Defined global control register bus After initial definition phase led Codevelopment team full time engineers students Wrote External Architecture Specification Defined all new architecturally visible features Machine Check mechanisms for reducing TLB invalidations memory types and new instructions conditional moves fast system calls Liaison between Architecture and software groups compilers OSes Intel and Microsoft assembly language applications such multimedia video graphics and games developers Wrote Code Tuning Guide Defined new memory types that increase memory framebuffer performance Defined and supervised block memory fill and copy optimizations including inventing new cache protocol that reduces memory traffic Tuned code including single notorious optimization that improved iSPEC approximately Supervising recent work improving branch predictability Supervising much work improving performance analysis tools for code tuning Defined Performance Monitoring hardware EMON Defined and supervised development software UNIX and Windows perform EMON profiling new method performance analysis involving statistical sampling code locations associated with particular performance problems Defined and supervised development Priviliged Mode Execution PMX device driver UNIX Microsoft OSes permitting access many hardware priviliged facilities from user code facilitating automation many performance and validation testing procedures Initially defined and supervised development API Profiling device drivers Windows which permitted investigation performance issues not just flat code location but also according call tree Supervised first application this tool tuning computer games and graphics applications Acted architecture expert frequently representing Intel Compatibility Architecture Review Team CART Creator and keeper the official Intel Instruction Set Definition behalf CART CART expert APIC interrupt controller architecture CART expert SMM System Management Mode Original investigator instruction set enhancements support multimedia video and graphics representative MMX definition effort key inventions that permit instruction set enhancement without changes representative evaluation future instruction set architectures Future microarchitectures Member Intel Research Council Natural Datatypes Technical Committee supervising research multimedia graphics speech and handwriting recognition etc January May Teaching Assistant Foundations for VLSI Design Automation Course LGJ taught Professor Larry Jones Bell Labs Naperville Indian Hill University Illinois Urbana Champaign Department Computer Science December November Developer From December November was member the technical staff University Urbana Before October the site was owned Gould CSD October the site was sold Motorola MCD November left take vacation before returning full time studies January October October Performance Evaluation Team Leader Motorola Microcomputer Division manufacturer and VME bus computer systems based UNIX System release Tasked find the next generation computer system performance problems Worked widely UNIX kernel and VMEbus board level performance issues Supervised one computer scientist working filesystem performance leading multiple filesystem block sizes and change buffer cache scanning algorithm improve interactive response Wrote kernel tuning guide for SYSTEM systems Investigated poor memory system performance due insufficient write buffering and slow bus arbitration Wrote white paper timers leading improved comparison based timer implemented systems that eliminated jitter and drift errors Consultant Multiprocessor and Graphics groups Devised performance tests for interactive jerkiness Budgetted for approximately hardware and software resources and purchases December October Member Technical Staff Gould Computer Systems Division Urbana Illinois manufacturer Gould superminis and minisupers Advanced Planning Active discussions and planning for advanced RISC mini supercomputer systems group interface hardware design Instruction set retirement interrupt structure simplification UTX Performance Performance evaluation both and product lines Development tools for performance evaluation Wrote application notes use directly connected interrupts Eliminating jitter and drift errors timer facilities UTX Maintenance and Testing Bugfixing NFS timers buffer cache System compatibility UTX Performance Member the first Performance Team Gould UNIX Development responsible for tightly coupling performance issues with development product line Collected and automated benchmark suite Wrote real time UNIX benchmarks Investigated performance problems system baselines buffer cache problems improved write throughput memory layout Optimized and inlined critical kernel routines Real Time UNIX Designed and implemented real time scheduler dual CPU system fixed priority non preemptive scheduling CPU targetting fast suspend resume Tested high speed clock facility Devised configuration control system based hardlinks parallel trees and restricted environments wrapped around RCS see publications Programmer Systemes Videotex FORMIC Saint Laurent Quebec NAPLPS videotex graphical editor Implemented public access graphical database system Developed system for managing multilingual English French versions software Wrote graphics keyboard and mouse drivers for IBM compatibles Designed multiport serial card UNIX System Manager Electrical Engineering Undergraduate Computer Lab McGill University PDP and CODATA based machines running UNIX Matrox graphics and image processing systems Computer Operator Programming Consultant McConnell Computing Facility McGill University IBM assembly COBOL FORTRAN PASCAL Summer Student Programming Assistant Concordia University FORTRAN graphics programming wireframe aircraft models PDP running and CDC NOS Other TrainingIntel First Line Manager Training June Transaction Processing Stanford Western Institute Computer Science class taught Jim Gray June High Performance Compilers Class given Prof Michael Wolfe the Oregon Graduate Institute Portland May Software Testing Class given Prof Roy Campbell the University Illinois Urbana Champaign Gould CSD Urbana Led Certificate Software Testing June PublicationsAndy Glew Boxes Links and Parallel Trees Elements Configuration Management System USENIX Workshop Proceedings Software Management USENIX Association April New Orleans Louisiana Andy Glew Empirical Evaluation ORed Indexing ACM SIGMETRICS Performance Evaluation Review Vol January Andy Glew and Wen Mei Hwu Snoopy Cache Test and test and set Without Excessive Bus Contention Computer Architecture News Vol June Andy Glew and Mandar Joshi Improved Framebuffer Memory Type Intel Design Technology Conference Andy Glew and Pohua Change Compiler Optimizations Intel Software Development Conference AwardsIntel Acheivement Award for the Pentium Pro Processor Dynamic Execution microarchitecture shared with Bob Colwell Dave Papworth Glenn Hinton and Mike Fetterman Divisional Recognition Award Intel Israel Design Center IDC for the creativity and driving Intel Architecture Microprocessor Multimedia Extension MMX Architecture definition shared with many other members the MMX team led Alex Peleg and Uri Weiser Patents inventor more than Intel patent disclosures filed and approved for submission patent office more than which have been submitted patent office last count patents have been awarded patent office Personal Languages English and French Societies IEEE Computer Society ACM SIGARCH SIGMETRICS SIGMICRO SIGOPS SIGPLAN Standards balloting for FUTUREbus and SCI Citizenship Canadian Permanent Resident Visa References The following coworker Intel Microcomputer Research Labs who also worked with through much Wen Hann Wang Manager Platform Cache and Memory Subsystem research section Intel Microcomputer Research Labs Intel Corporation Ave mailstop Hillsboro wang ichips intel com The following were managers Intel during Bob Colwell Manager Architecture colwell ichips intel comDave Papworth Manager Macroarchitecture papworth ichips intel com Both are Intel Corporation Ave mailstop Hillsboro advisor Professor Wen Mei Hwu CSRL Main Urbana hwu crhc uiuc edu The following Intel luminaries have agreed provide phone references character They too busy and not allowed write write letters reference but wanted include their names here blatant name dropping John Crawford Intel Fellow Manager John Crawford ccm intel comFred Pollack Intel Fellow Manager Microprocessor Architecture and Planning Fred Pollack ccm intel comPete MacWilliams Intel Fellow Intel Server Division Pete MacWilliams ccm intel com Previous employer Steve Bunch Manager Urbana Design Center Motorola Microcomputer Division University Urbana Illinois srb urbana mcd mot com Scott Preece Manager Distributed Systems Group Urbana Design Center Motorola Microcomputer Division University Urbana Illinois preece urbana mcd mot com Header glew public html RCS resume html glew Exp 