5 10 101 3 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd timescale1.17.vcd -o timescale1.17.cdd -v timescale1.17.v -D DUMP
3 0 $root "$root" NA 0 0 1000000000000
3 0 main "main" timescale1.17.v 10 29 1000000000000
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 12 870004 1 0 0 0 1 17 0 1 1 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" timescale1.17.v 0 18 1000000000000
2 2 15 50008 1 0 21004 0 0 1 16 0 0
2 3 15 10001 0 1 1410 0 0 1 1 a
2 4 15 10008 1 37 16 2 3
2 5 16 20003 1 0 1008 0 0 32 48 a 0
2 6 16 10003 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 17 50008 1 0 21008 0 0 1 16 1 0
2 8 17 10001 0 1 1410 0 0 1 1 a
2 9 17 10008 1 37 1a 7 8
4 9 0 0 0
4 6 0 9 0
4 4 11 6 6
3 1 main.$u1 "main.$u1" timescale1.17.v 0 27 1000000000000
