
stm32g4-dmc-balance_work.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010588  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000eac  08010768  08010768  00011768  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011614  08011614  00013a8c  2**0
                  CONTENTS
  4 .ARM          00000008  08011614  08011614  00012614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801161c  0801161c  00013a8c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801161c  0801161c  0001261c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011620  08011620  00012620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000234  20000000  08011624  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .non_cache    00000858  20000234  08011858  00013234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00002668  20000a8c  080120b0  00013a8c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200030f4  080120b0  000140f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00013a8c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f6ac  00000000  00000000  00013abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005377  00000000  00000000  00033168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d78  00000000  00000000  000384e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016d6  00000000  00000000  0003a258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002580f  00000000  00000000  0003b92e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b25f  00000000  00000000  0006113d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2925  00000000  00000000  0008c39c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015ecc1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009110  00000000  00000000  0015ed04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  00167e14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000a8c 	.word	0x20000a8c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010750 	.word	0x08010750

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000a90 	.word	0x20000a90
 800021c:	08010750 	.word	0x08010750

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_ldivmod>:
 8000cf8:	b97b      	cbnz	r3, 8000d1a <__aeabi_ldivmod+0x22>
 8000cfa:	b972      	cbnz	r2, 8000d1a <__aeabi_ldivmod+0x22>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bfbe      	ittt	lt
 8000d00:	2000      	movlt	r0, #0
 8000d02:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000d06:	e006      	blt.n	8000d16 <__aeabi_ldivmod+0x1e>
 8000d08:	bf08      	it	eq
 8000d0a:	2800      	cmpeq	r0, #0
 8000d0c:	bf1c      	itt	ne
 8000d0e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000d12:	f04f 30ff 	movne.w	r0, #4294967295
 8000d16:	f000 b9eb 	b.w	80010f0 <__aeabi_idiv0>
 8000d1a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d1e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d22:	2900      	cmp	r1, #0
 8000d24:	db09      	blt.n	8000d3a <__aeabi_ldivmod+0x42>
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	db1a      	blt.n	8000d60 <__aeabi_ldivmod+0x68>
 8000d2a:	f000 f883 	bl	8000e34 <__udivmoddi4>
 8000d2e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d36:	b004      	add	sp, #16
 8000d38:	4770      	bx	lr
 8000d3a:	4240      	negs	r0, r0
 8000d3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	db1b      	blt.n	8000d7c <__aeabi_ldivmod+0x84>
 8000d44:	f000 f876 	bl	8000e34 <__udivmoddi4>
 8000d48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d50:	b004      	add	sp, #16
 8000d52:	4240      	negs	r0, r0
 8000d54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d58:	4252      	negs	r2, r2
 8000d5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d5e:	4770      	bx	lr
 8000d60:	4252      	negs	r2, r2
 8000d62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d66:	f000 f865 	bl	8000e34 <__udivmoddi4>
 8000d6a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d72:	b004      	add	sp, #16
 8000d74:	4240      	negs	r0, r0
 8000d76:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d7a:	4770      	bx	lr
 8000d7c:	4252      	negs	r2, r2
 8000d7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d82:	f000 f857 	bl	8000e34 <__udivmoddi4>
 8000d86:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d8e:	b004      	add	sp, #16
 8000d90:	4252      	negs	r2, r2
 8000d92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_uldivmod>:
 8000d98:	b953      	cbnz	r3, 8000db0 <__aeabi_uldivmod+0x18>
 8000d9a:	b94a      	cbnz	r2, 8000db0 <__aeabi_uldivmod+0x18>
 8000d9c:	2900      	cmp	r1, #0
 8000d9e:	bf08      	it	eq
 8000da0:	2800      	cmpeq	r0, #0
 8000da2:	bf1c      	itt	ne
 8000da4:	f04f 31ff 	movne.w	r1, #4294967295
 8000da8:	f04f 30ff 	movne.w	r0, #4294967295
 8000dac:	f000 b9a0 	b.w	80010f0 <__aeabi_idiv0>
 8000db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000db8:	f000 f83c 	bl	8000e34 <__udivmoddi4>
 8000dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dc4:	b004      	add	sp, #16
 8000dc6:	4770      	bx	lr

08000dc8 <__aeabi_d2lz>:
 8000dc8:	b538      	push	{r3, r4, r5, lr}
 8000dca:	2200      	movs	r2, #0
 8000dcc:	2300      	movs	r3, #0
 8000dce:	4604      	mov	r4, r0
 8000dd0:	460d      	mov	r5, r1
 8000dd2:	f7ff febb 	bl	8000b4c <__aeabi_dcmplt>
 8000dd6:	b928      	cbnz	r0, 8000de4 <__aeabi_d2lz+0x1c>
 8000dd8:	4620      	mov	r0, r4
 8000dda:	4629      	mov	r1, r5
 8000ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000de0:	f000 b80a 	b.w	8000df8 <__aeabi_d2ulz>
 8000de4:	4620      	mov	r0, r4
 8000de6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000dea:	f000 f805 	bl	8000df8 <__aeabi_d2ulz>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	bd38      	pop	{r3, r4, r5, pc}
 8000df6:	bf00      	nop

08000df8 <__aeabi_d2ulz>:
 8000df8:	b5d0      	push	{r4, r6, r7, lr}
 8000dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000e2c <__aeabi_d2ulz+0x34>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	4606      	mov	r6, r0
 8000e00:	460f      	mov	r7, r1
 8000e02:	f7ff fc31 	bl	8000668 <__aeabi_dmul>
 8000e06:	f7ff ff07 	bl	8000c18 <__aeabi_d2uiz>
 8000e0a:	4604      	mov	r4, r0
 8000e0c:	f7ff fbb2 	bl	8000574 <__aeabi_ui2d>
 8000e10:	4b07      	ldr	r3, [pc, #28]	@ (8000e30 <__aeabi_d2ulz+0x38>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	f7ff fc28 	bl	8000668 <__aeabi_dmul>
 8000e18:	4602      	mov	r2, r0
 8000e1a:	460b      	mov	r3, r1
 8000e1c:	4630      	mov	r0, r6
 8000e1e:	4639      	mov	r1, r7
 8000e20:	f7ff fa6a 	bl	80002f8 <__aeabi_dsub>
 8000e24:	f7ff fef8 	bl	8000c18 <__aeabi_d2uiz>
 8000e28:	4621      	mov	r1, r4
 8000e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000e2c:	3df00000 	.word	0x3df00000
 8000e30:	41f00000 	.word	0x41f00000

08000e34 <__udivmoddi4>:
 8000e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e38:	9d08      	ldr	r5, [sp, #32]
 8000e3a:	460c      	mov	r4, r1
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d14e      	bne.n	8000ede <__udivmoddi4+0xaa>
 8000e40:	4694      	mov	ip, r2
 8000e42:	458c      	cmp	ip, r1
 8000e44:	4686      	mov	lr, r0
 8000e46:	fab2 f282 	clz	r2, r2
 8000e4a:	d962      	bls.n	8000f12 <__udivmoddi4+0xde>
 8000e4c:	b14a      	cbz	r2, 8000e62 <__udivmoddi4+0x2e>
 8000e4e:	f1c2 0320 	rsb	r3, r2, #32
 8000e52:	4091      	lsls	r1, r2
 8000e54:	fa20 f303 	lsr.w	r3, r0, r3
 8000e58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e5c:	4319      	orrs	r1, r3
 8000e5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e66:	fa1f f68c 	uxth.w	r6, ip
 8000e6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e72:	fb07 1114 	mls	r1, r7, r4, r1
 8000e76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e7a:	fb04 f106 	mul.w	r1, r4, r6
 8000e7e:	4299      	cmp	r1, r3
 8000e80:	d90a      	bls.n	8000e98 <__udivmoddi4+0x64>
 8000e82:	eb1c 0303 	adds.w	r3, ip, r3
 8000e86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e8a:	f080 8112 	bcs.w	80010b2 <__udivmoddi4+0x27e>
 8000e8e:	4299      	cmp	r1, r3
 8000e90:	f240 810f 	bls.w	80010b2 <__udivmoddi4+0x27e>
 8000e94:	3c02      	subs	r4, #2
 8000e96:	4463      	add	r3, ip
 8000e98:	1a59      	subs	r1, r3, r1
 8000e9a:	fa1f f38e 	uxth.w	r3, lr
 8000e9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea2:	fb07 1110 	mls	r1, r7, r0, r1
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f606 	mul.w	r6, r0, r6
 8000eae:	429e      	cmp	r6, r3
 8000eb0:	d90a      	bls.n	8000ec8 <__udivmoddi4+0x94>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eba:	f080 80fc 	bcs.w	80010b6 <__udivmoddi4+0x282>
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	f240 80f9 	bls.w	80010b6 <__udivmoddi4+0x282>
 8000ec4:	4463      	add	r3, ip
 8000ec6:	3802      	subs	r0, #2
 8000ec8:	1b9b      	subs	r3, r3, r6
 8000eca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ece:	2100      	movs	r1, #0
 8000ed0:	b11d      	cbz	r5, 8000eda <__udivmoddi4+0xa6>
 8000ed2:	40d3      	lsrs	r3, r2
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	e9c5 3200 	strd	r3, r2, [r5]
 8000eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ede:	428b      	cmp	r3, r1
 8000ee0:	d905      	bls.n	8000eee <__udivmoddi4+0xba>
 8000ee2:	b10d      	cbz	r5, 8000ee8 <__udivmoddi4+0xb4>
 8000ee4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ee8:	2100      	movs	r1, #0
 8000eea:	4608      	mov	r0, r1
 8000eec:	e7f5      	b.n	8000eda <__udivmoddi4+0xa6>
 8000eee:	fab3 f183 	clz	r1, r3
 8000ef2:	2900      	cmp	r1, #0
 8000ef4:	d146      	bne.n	8000f84 <__udivmoddi4+0x150>
 8000ef6:	42a3      	cmp	r3, r4
 8000ef8:	d302      	bcc.n	8000f00 <__udivmoddi4+0xcc>
 8000efa:	4290      	cmp	r0, r2
 8000efc:	f0c0 80f0 	bcc.w	80010e0 <__udivmoddi4+0x2ac>
 8000f00:	1a86      	subs	r6, r0, r2
 8000f02:	eb64 0303 	sbc.w	r3, r4, r3
 8000f06:	2001      	movs	r0, #1
 8000f08:	2d00      	cmp	r5, #0
 8000f0a:	d0e6      	beq.n	8000eda <__udivmoddi4+0xa6>
 8000f0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000f10:	e7e3      	b.n	8000eda <__udivmoddi4+0xa6>
 8000f12:	2a00      	cmp	r2, #0
 8000f14:	f040 8090 	bne.w	8001038 <__udivmoddi4+0x204>
 8000f18:	eba1 040c 	sub.w	r4, r1, ip
 8000f1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f20:	fa1f f78c 	uxth.w	r7, ip
 8000f24:	2101      	movs	r1, #1
 8000f26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000f2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000f2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000f32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f36:	fb07 f006 	mul.w	r0, r7, r6
 8000f3a:	4298      	cmp	r0, r3
 8000f3c:	d908      	bls.n	8000f50 <__udivmoddi4+0x11c>
 8000f3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000f46:	d202      	bcs.n	8000f4e <__udivmoddi4+0x11a>
 8000f48:	4298      	cmp	r0, r3
 8000f4a:	f200 80cd 	bhi.w	80010e8 <__udivmoddi4+0x2b4>
 8000f4e:	4626      	mov	r6, r4
 8000f50:	1a1c      	subs	r4, r3, r0
 8000f52:	fa1f f38e 	uxth.w	r3, lr
 8000f56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000f5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000f5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f62:	fb00 f707 	mul.w	r7, r0, r7
 8000f66:	429f      	cmp	r7, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x148>
 8000f6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000f6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f72:	d202      	bcs.n	8000f7a <__udivmoddi4+0x146>
 8000f74:	429f      	cmp	r7, r3
 8000f76:	f200 80b0 	bhi.w	80010da <__udivmoddi4+0x2a6>
 8000f7a:	4620      	mov	r0, r4
 8000f7c:	1bdb      	subs	r3, r3, r7
 8000f7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f82:	e7a5      	b.n	8000ed0 <__udivmoddi4+0x9c>
 8000f84:	f1c1 0620 	rsb	r6, r1, #32
 8000f88:	408b      	lsls	r3, r1
 8000f8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000f8e:	431f      	orrs	r7, r3
 8000f90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f94:	fa04 f301 	lsl.w	r3, r4, r1
 8000f98:	ea43 030c 	orr.w	r3, r3, ip
 8000f9c:	40f4      	lsrs	r4, r6
 8000f9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000fa2:	0c38      	lsrs	r0, r7, #16
 8000fa4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000fa8:	fbb4 fef0 	udiv	lr, r4, r0
 8000fac:	fa1f fc87 	uxth.w	ip, r7
 8000fb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000fb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000fb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000fbc:	45a1      	cmp	r9, r4
 8000fbe:	fa02 f201 	lsl.w	r2, r2, r1
 8000fc2:	d90a      	bls.n	8000fda <__udivmoddi4+0x1a6>
 8000fc4:	193c      	adds	r4, r7, r4
 8000fc6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000fca:	f080 8084 	bcs.w	80010d6 <__udivmoddi4+0x2a2>
 8000fce:	45a1      	cmp	r9, r4
 8000fd0:	f240 8081 	bls.w	80010d6 <__udivmoddi4+0x2a2>
 8000fd4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fd8:	443c      	add	r4, r7
 8000fda:	eba4 0409 	sub.w	r4, r4, r9
 8000fde:	fa1f f983 	uxth.w	r9, r3
 8000fe2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000fe6:	fb00 4413 	mls	r4, r0, r3, r4
 8000fea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000fee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ff2:	45a4      	cmp	ip, r4
 8000ff4:	d907      	bls.n	8001006 <__udivmoddi4+0x1d2>
 8000ff6:	193c      	adds	r4, r7, r4
 8000ff8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ffc:	d267      	bcs.n	80010ce <__udivmoddi4+0x29a>
 8000ffe:	45a4      	cmp	ip, r4
 8001000:	d965      	bls.n	80010ce <__udivmoddi4+0x29a>
 8001002:	3b02      	subs	r3, #2
 8001004:	443c      	add	r4, r7
 8001006:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800100a:	fba0 9302 	umull	r9, r3, r0, r2
 800100e:	eba4 040c 	sub.w	r4, r4, ip
 8001012:	429c      	cmp	r4, r3
 8001014:	46ce      	mov	lr, r9
 8001016:	469c      	mov	ip, r3
 8001018:	d351      	bcc.n	80010be <__udivmoddi4+0x28a>
 800101a:	d04e      	beq.n	80010ba <__udivmoddi4+0x286>
 800101c:	b155      	cbz	r5, 8001034 <__udivmoddi4+0x200>
 800101e:	ebb8 030e 	subs.w	r3, r8, lr
 8001022:	eb64 040c 	sbc.w	r4, r4, ip
 8001026:	fa04 f606 	lsl.w	r6, r4, r6
 800102a:	40cb      	lsrs	r3, r1
 800102c:	431e      	orrs	r6, r3
 800102e:	40cc      	lsrs	r4, r1
 8001030:	e9c5 6400 	strd	r6, r4, [r5]
 8001034:	2100      	movs	r1, #0
 8001036:	e750      	b.n	8000eda <__udivmoddi4+0xa6>
 8001038:	f1c2 0320 	rsb	r3, r2, #32
 800103c:	fa20 f103 	lsr.w	r1, r0, r3
 8001040:	fa0c fc02 	lsl.w	ip, ip, r2
 8001044:	fa24 f303 	lsr.w	r3, r4, r3
 8001048:	4094      	lsls	r4, r2
 800104a:	430c      	orrs	r4, r1
 800104c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001050:	fa00 fe02 	lsl.w	lr, r0, r2
 8001054:	fa1f f78c 	uxth.w	r7, ip
 8001058:	fbb3 f0f8 	udiv	r0, r3, r8
 800105c:	fb08 3110 	mls	r1, r8, r0, r3
 8001060:	0c23      	lsrs	r3, r4, #16
 8001062:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001066:	fb00 f107 	mul.w	r1, r0, r7
 800106a:	4299      	cmp	r1, r3
 800106c:	d908      	bls.n	8001080 <__udivmoddi4+0x24c>
 800106e:	eb1c 0303 	adds.w	r3, ip, r3
 8001072:	f100 36ff 	add.w	r6, r0, #4294967295
 8001076:	d22c      	bcs.n	80010d2 <__udivmoddi4+0x29e>
 8001078:	4299      	cmp	r1, r3
 800107a:	d92a      	bls.n	80010d2 <__udivmoddi4+0x29e>
 800107c:	3802      	subs	r0, #2
 800107e:	4463      	add	r3, ip
 8001080:	1a5b      	subs	r3, r3, r1
 8001082:	b2a4      	uxth	r4, r4
 8001084:	fbb3 f1f8 	udiv	r1, r3, r8
 8001088:	fb08 3311 	mls	r3, r8, r1, r3
 800108c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001090:	fb01 f307 	mul.w	r3, r1, r7
 8001094:	42a3      	cmp	r3, r4
 8001096:	d908      	bls.n	80010aa <__udivmoddi4+0x276>
 8001098:	eb1c 0404 	adds.w	r4, ip, r4
 800109c:	f101 36ff 	add.w	r6, r1, #4294967295
 80010a0:	d213      	bcs.n	80010ca <__udivmoddi4+0x296>
 80010a2:	42a3      	cmp	r3, r4
 80010a4:	d911      	bls.n	80010ca <__udivmoddi4+0x296>
 80010a6:	3902      	subs	r1, #2
 80010a8:	4464      	add	r4, ip
 80010aa:	1ae4      	subs	r4, r4, r3
 80010ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80010b0:	e739      	b.n	8000f26 <__udivmoddi4+0xf2>
 80010b2:	4604      	mov	r4, r0
 80010b4:	e6f0      	b.n	8000e98 <__udivmoddi4+0x64>
 80010b6:	4608      	mov	r0, r1
 80010b8:	e706      	b.n	8000ec8 <__udivmoddi4+0x94>
 80010ba:	45c8      	cmp	r8, r9
 80010bc:	d2ae      	bcs.n	800101c <__udivmoddi4+0x1e8>
 80010be:	ebb9 0e02 	subs.w	lr, r9, r2
 80010c2:	eb63 0c07 	sbc.w	ip, r3, r7
 80010c6:	3801      	subs	r0, #1
 80010c8:	e7a8      	b.n	800101c <__udivmoddi4+0x1e8>
 80010ca:	4631      	mov	r1, r6
 80010cc:	e7ed      	b.n	80010aa <__udivmoddi4+0x276>
 80010ce:	4603      	mov	r3, r0
 80010d0:	e799      	b.n	8001006 <__udivmoddi4+0x1d2>
 80010d2:	4630      	mov	r0, r6
 80010d4:	e7d4      	b.n	8001080 <__udivmoddi4+0x24c>
 80010d6:	46d6      	mov	lr, sl
 80010d8:	e77f      	b.n	8000fda <__udivmoddi4+0x1a6>
 80010da:	4463      	add	r3, ip
 80010dc:	3802      	subs	r0, #2
 80010de:	e74d      	b.n	8000f7c <__udivmoddi4+0x148>
 80010e0:	4606      	mov	r6, r0
 80010e2:	4623      	mov	r3, r4
 80010e4:	4608      	mov	r0, r1
 80010e6:	e70f      	b.n	8000f08 <__udivmoddi4+0xd4>
 80010e8:	3e02      	subs	r6, #2
 80010ea:	4463      	add	r3, ip
 80010ec:	e730      	b.n	8000f50 <__udivmoddi4+0x11c>
 80010ee:	bf00      	nop

080010f0 <__aeabi_idiv0>:
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop

080010f4 <apInit>:
 */

#include "ap.h"

void apInit(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  cliOpen(_DEF_UART1, 115200);
 80010f8:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 80010fc:	2000      	movs	r0, #0
 80010fe:	f000 f86d 	bl	80011dc <cliOpen>
  logBoot(true);
 8001102:	2001      	movs	r0, #1
 8001104:	f002 fef8 	bl	8003ef8 <logBoot>

  // balanceInit();
}
 8001108:	bf00      	nop
 800110a:	bd80      	pop	{r7, pc}

0800110c <apMain>:

void apMain(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
  uint32_t led_pre_time;
  led_pre_time = millis();
 8001112:	f001 f8d5 	bl	80022c0 <millis>
 8001116:	6078      	str	r0, [r7, #4]

	while(1)
	{
	  if (millis() - led_pre_time >=  500)
 8001118:	f001 f8d2 	bl	80022c0 <millis>
 800111c:	4602      	mov	r2, r0
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001126:	d305      	bcc.n	8001134 <apMain+0x28>
	  {
	    led_pre_time = millis();
 8001128:	f001 f8ca 	bl	80022c0 <millis>
 800112c:	6078      	str	r0, [r7, #4]
	    ledToggle(_DEF_LED1);
 800112e:	2000      	movs	r0, #0
 8001130:	f002 fe8c 	bl	8003e4c <ledToggle>
	  }

	  imuUpdate();
 8001134:	f002 fb44 	bl	80037c0 <imuUpdate>
	  cliMain();
 8001138:	f000 f922 	bl	8001380 <cliMain>
	  if (millis() - led_pre_time >=  500)
 800113c:	e7ec      	b.n	8001118 <apMain+0xc>
	...

08001140 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 8001144:	4b1c      	ldr	r3, [pc, #112]	@ (80011b8 <cliInit+0x78>)
 8001146:	2200      	movs	r2, #0
 8001148:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 800114a:	4b1b      	ldr	r3, [pc, #108]	@ (80011b8 <cliInit+0x78>)
 800114c:	2200      	movs	r2, #0
 800114e:	725a      	strb	r2, [r3, #9]
  cli_node.is_busy = false;
 8001150:	4b19      	ldr	r3, [pc, #100]	@ (80011b8 <cliInit+0x78>)
 8001152:	2200      	movs	r2, #0
 8001154:	729a      	strb	r2, [r3, #10]
  cli_node.state   = CLI_RX_IDLE;
 8001156:	4b18      	ldr	r3, [pc, #96]	@ (80011b8 <cliInit+0x78>)
 8001158:	2200      	movs	r2, #0
 800115a:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 800115c:	4b16      	ldr	r3, [pc, #88]	@ (80011b8 <cliInit+0x78>)
 800115e:	2200      	movs	r2, #0
 8001160:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
  cli_node.hist_line_last  = 0;
 8001164:	4b14      	ldr	r3, [pc, #80]	@ (80011b8 <cliInit+0x78>)
 8001166:	2200      	movs	r2, #0
 8001168:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
  cli_node.hist_line_count = 0;
 800116c:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <cliInit+0x78>)
 800116e:	2200      	movs	r2, #0
 8001170:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
  cli_node.hist_line_new   = false;
 8001174:	4b10      	ldr	r3, [pc, #64]	@ (80011b8 <cliInit+0x78>)
 8001176:	2200      	movs	r2, #0
 8001178:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 800117c:	4b0e      	ldr	r3, [pc, #56]	@ (80011b8 <cliInit+0x78>)
 800117e:	4a0f      	ldr	r2, [pc, #60]	@ (80011bc <cliInit+0x7c>)
 8001180:	f8c3 2680 	str.w	r2, [r3, #1664]	@ 0x680
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 8001184:	4b0c      	ldr	r3, [pc, #48]	@ (80011b8 <cliInit+0x78>)
 8001186:	4a0e      	ldr	r2, [pc, #56]	@ (80011c0 <cliInit+0x80>)
 8001188:	f8c3 2684 	str.w	r2, [r3, #1668]	@ 0x684
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 800118c:	4b0a      	ldr	r3, [pc, #40]	@ (80011b8 <cliInit+0x78>)
 800118e:	4a0d      	ldr	r2, [pc, #52]	@ (80011c4 <cliInit+0x84>)
 8001190:	f8c3 2688 	str.w	r2, [r3, #1672]	@ 0x688
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 8001194:	4b08      	ldr	r3, [pc, #32]	@ (80011b8 <cliInit+0x78>)
 8001196:	4a0c      	ldr	r2, [pc, #48]	@ (80011c8 <cliInit+0x88>)
 8001198:	f8c3 268c 	str.w	r2, [r3, #1676]	@ 0x68c

  cliLineClean(&cli_node);
 800119c:	4806      	ldr	r0, [pc, #24]	@ (80011b8 <cliInit+0x78>)
 800119e:	f000 fb9f 	bl	80018e0 <cliLineClean>


  cliAdd("help", cliShowList);
 80011a2:	490a      	ldr	r1, [pc, #40]	@ (80011cc <cliInit+0x8c>)
 80011a4:	480a      	ldr	r0, [pc, #40]	@ (80011d0 <cliInit+0x90>)
 80011a6:	f000 fe3b 	bl	8001e20 <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 80011aa:	490a      	ldr	r1, [pc, #40]	@ (80011d4 <cliInit+0x94>)
 80011ac:	480a      	ldr	r0, [pc, #40]	@ (80011d8 <cliInit+0x98>)
 80011ae:	f000 fe37 	bl	8001e20 <cliAdd>

  return true;
 80011b2:	2301      	movs	r3, #1
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20000aa8 	.word	0x20000aa8
 80011bc:	08001cb1 	.word	0x08001cb1
 80011c0:	08001d01 	.word	0x08001d01
 80011c4:	08001d59 	.word	0x08001d59
 80011c8:	08001da1 	.word	0x08001da1
 80011cc:	08001eb1 	.word	0x08001eb1
 80011d0:	08010768 	.word	0x08010768
 80011d4:	08001f21 	.word	0x08001f21
 80011d8:	08010770 	.word	0x08010770

080011dc <cliOpen>:

bool cliOpen(uint8_t ch, uint32_t baud)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	6039      	str	r1, [r7, #0]
 80011e6:	71fb      	strb	r3, [r7, #7]
  cli_node.ch = ch;
 80011e8:	4a11      	ldr	r2, [pc, #68]	@ (8001230 <cliOpen+0x54>)
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	7013      	strb	r3, [r2, #0]


  if (cli_node.is_open == false || cli_node.baud != baud)
 80011ee:	4b10      	ldr	r3, [pc, #64]	@ (8001230 <cliOpen+0x54>)
 80011f0:	7a1b      	ldrb	r3, [r3, #8]
 80011f2:	f083 0301 	eor.w	r3, r3, #1
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d104      	bne.n	8001206 <cliOpen+0x2a>
 80011fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001230 <cliOpen+0x54>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	683a      	ldr	r2, [r7, #0]
 8001202:	429a      	cmp	r2, r3
 8001204:	d00e      	beq.n	8001224 <cliOpen+0x48>
  {
    if (baud > 0)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d00b      	beq.n	8001224 <cliOpen+0x48>
    {
      cli_node.baud = baud;
 800120c:	4a08      	ldr	r2, [pc, #32]	@ (8001230 <cliOpen+0x54>)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	6053      	str	r3, [r2, #4]
      cli_node.is_open = uartOpen(ch, baud);
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	6839      	ldr	r1, [r7, #0]
 8001216:	4618      	mov	r0, r3
 8001218:	f003 f984 	bl	8004524 <uartOpen>
 800121c:	4603      	mov	r3, r0
 800121e:	461a      	mov	r2, r3
 8001220:	4b03      	ldr	r3, [pc, #12]	@ (8001230 <cliOpen+0x54>)
 8001222:	721a      	strb	r2, [r3, #8]
    }
  }

  return cli_node.is_open;
 8001224:	4b02      	ldr	r3, [pc, #8]	@ (8001230 <cliOpen+0x54>)
 8001226:	7a1b      	ldrb	r3, [r3, #8]
}
 8001228:	4618      	mov	r0, r3
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20000aa8 	.word	0x20000aa8

08001234 <cliGetPort>:
  }
  return ret;
}

uint8_t cliGetPort(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  return cli_node.ch;
 8001238:	4b03      	ldr	r3, [pc, #12]	@ (8001248 <cliGetPort+0x14>)
 800123a:	781b      	ldrb	r3, [r3, #0]
}
 800123c:	4618      	mov	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	20000aa8 	.word	0x20000aa8

0800124c <cliShowLog>:
  cli_node.is_log = false;
  return true;
}

void cliShowLog(cli_t *p_cli)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  if (cli_node.is_log == true)
 8001254:	4b34      	ldr	r3, [pc, #208]	@ (8001328 <cliShowLog+0xdc>)
 8001256:	7a5b      	ldrb	r3, [r3, #9]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d061      	beq.n	8001320 <cliShowLog+0xd4>
  {
    uartPrintf(p_cli->log_ch, "Cursor  : %d\n", p_cli->line.cursor);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	7ad8      	ldrb	r0, [r3, #11]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f893 33f1 	ldrb.w	r3, [r3, #1009]	@ 0x3f1
 8001266:	461a      	mov	r2, r3
 8001268:	4930      	ldr	r1, [pc, #192]	@ (800132c <cliShowLog+0xe0>)
 800126a:	f003 fc01 	bl	8004a70 <uartPrintf>
    uartPrintf(p_cli->log_ch, "Count   : %d\n", p_cli->line.count);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	7ad8      	ldrb	r0, [r3, #11]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
 8001278:	461a      	mov	r2, r3
 800127a:	492d      	ldr	r1, [pc, #180]	@ (8001330 <cliShowLog+0xe4>)
 800127c:	f003 fbf8 	bl	8004a70 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf_len : %d\n", p_cli->line.buf_len);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	7ad8      	ldrb	r0, [r3, #11]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f893 33f0 	ldrb.w	r3, [r3, #1008]	@ 0x3f0
 800128a:	461a      	mov	r2, r3
 800128c:	4929      	ldr	r1, [pc, #164]	@ (8001334 <cliShowLog+0xe8>)
 800128e:	f003 fbef 	bl	8004a70 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf     : %s\n", p_cli->line.buf);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	7ad8      	ldrb	r0, [r3, #11]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800129c:	461a      	mov	r2, r3
 800129e:	4926      	ldr	r1, [pc, #152]	@ (8001338 <cliShowLog+0xec>)
 80012a0:	f003 fbe6 	bl	8004a70 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_i  : %d\n", p_cli->hist_line_i);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	7ad8      	ldrb	r0, [r3, #11]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 80012ae:	461a      	mov	r2, r3
 80012b0:	4922      	ldr	r1, [pc, #136]	@ (800133c <cliShowLog+0xf0>)
 80012b2:	f003 fbdd 	bl	8004a70 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_lt : %d\n", p_cli->hist_line_last);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	7ad8      	ldrb	r0, [r3, #11]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80012c0:	461a      	mov	r2, r3
 80012c2:	491f      	ldr	r1, [pc, #124]	@ (8001340 <cliShowLog+0xf4>)
 80012c4:	f003 fbd4 	bl	8004a70 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_c  : %d\n", p_cli->hist_line_count);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	7ad8      	ldrb	r0, [r3, #11]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 80012d2:	461a      	mov	r2, r3
 80012d4:	491b      	ldr	r1, [pc, #108]	@ (8001344 <cliShowLog+0xf8>)
 80012d6:	f003 fbcb 	bl	8004a70 <uartPrintf>

    for (int i=0; i<p_cli->hist_line_count; i++)
 80012da:	2300      	movs	r3, #0
 80012dc:	60fb      	str	r3, [r7, #12]
 80012de:	e012      	b.n	8001306 <cliShowLog+0xba>
    {
      uartPrintf(p_cli->log_ch, "buf %d   : %s\n", i, p_cli->line_buf[i].buf);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	7ad8      	ldrb	r0, [r3, #11]
 80012e4:	68fa      	ldr	r2, [r7, #12]
 80012e6:	4613      	mov	r3, r2
 80012e8:	015b      	lsls	r3, r3, #5
 80012ea:	4413      	add	r3, r2
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	4413      	add	r3, r2
 80012f0:	f503 73cc 	add.w	r3, r3, #408	@ 0x198
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	4413      	add	r3, r2
 80012f8:	68fa      	ldr	r2, [r7, #12]
 80012fa:	4913      	ldr	r1, [pc, #76]	@ (8001348 <cliShowLog+0xfc>)
 80012fc:	f003 fbb8 	bl	8004a70 <uartPrintf>
    for (int i=0; i<p_cli->hist_line_count; i++)
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	3301      	adds	r3, #1
 8001304:	60fb      	str	r3, [r7, #12]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 800130c:	461a      	mov	r2, r3
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	4293      	cmp	r3, r2
 8001312:	dbe5      	blt.n	80012e0 <cliShowLog+0x94>
    }
    uartPrintf(p_cli->log_ch, "\n");
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	7adb      	ldrb	r3, [r3, #11]
 8001318:	490c      	ldr	r1, [pc, #48]	@ (800134c <cliShowLog+0x100>)
 800131a:	4618      	mov	r0, r3
 800131c:	f003 fba8 	bl	8004a70 <uartPrintf>
  }
}
 8001320:	bf00      	nop
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000aa8 	.word	0x20000aa8
 800132c:	08010774 	.word	0x08010774
 8001330:	08010784 	.word	0x08010784
 8001334:	08010794 	.word	0x08010794
 8001338:	080107a4 	.word	0x080107a4
 800133c:	080107b4 	.word	0x080107b4
 8001340:	080107c4 	.word	0x080107c4
 8001344:	080107d4 	.word	0x080107d4
 8001348:	080107e4 	.word	0x080107e4
 800134c:	080107f4 	.word	0x080107f4

08001350 <cliShowPrompt>:

void cliShowPrompt(cli_t *p_cli)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  uartPrintf(p_cli->ch, "\n\r");
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	4906      	ldr	r1, [pc, #24]	@ (8001378 <cliShowPrompt+0x28>)
 800135e:	4618      	mov	r0, r3
 8001360:	f003 fb86 	bl	8004a70 <uartPrintf>
  uartPrintf(p_cli->ch, CLI_PROMPT_STR);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	4904      	ldr	r1, [pc, #16]	@ (800137c <cliShowPrompt+0x2c>)
 800136a:	4618      	mov	r0, r3
 800136c:	f003 fb80 	bl	8004a70 <uartPrintf>
}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	080107f8 	.word	0x080107f8
 800137c:	080107fc 	.word	0x080107fc

08001380 <cliMain>:

bool cliMain(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  if (cli_node.is_open != true)
 8001384:	4b0e      	ldr	r3, [pc, #56]	@ (80013c0 <cliMain+0x40>)
 8001386:	7a1b      	ldrb	r3, [r3, #8]
 8001388:	f083 0301 	eor.w	r3, r3, #1
 800138c:	b2db      	uxtb	r3, r3
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <cliMain+0x16>
  {
    return false;
 8001392:	2300      	movs	r3, #0
 8001394:	e012      	b.n	80013bc <cliMain+0x3c>
  }

  if (uartAvailable(cli_node.ch) > 0)
 8001396:	4b0a      	ldr	r3, [pc, #40]	@ (80013c0 <cliMain+0x40>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	4618      	mov	r0, r3
 800139c:	f003 fa8e 	bl	80048bc <uartAvailable>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d009      	beq.n	80013ba <cliMain+0x3a>
  {
    cliUpdate(&cli_node, uartRead(cli_node.ch));
 80013a6:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <cliMain+0x40>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f003 fac6 	bl	800493c <uartRead>
 80013b0:	4603      	mov	r3, r0
 80013b2:	4619      	mov	r1, r3
 80013b4:	4802      	ldr	r0, [pc, #8]	@ (80013c0 <cliMain+0x40>)
 80013b6:	f000 f831 	bl	800141c <cliUpdate>
  }

  return true;
 80013ba:	2301      	movs	r3, #1
}
 80013bc:	4618      	mov	r0, r3
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	20000aa8 	.word	0x20000aa8

080013c4 <cliAvailable>:

  cliShowPrompt(&cli_node);
}

uint32_t cliAvailable(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  return uartAvailable(cli_node.ch);
 80013c8:	4b03      	ldr	r3, [pc, #12]	@ (80013d8 <cliAvailable+0x14>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f003 fa75 	bl	80048bc <uartAvailable>
 80013d2:	4603      	mov	r3, r0
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000aa8 	.word	0x20000aa8

080013dc <cliRead>:

uint8_t cliRead(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  return uartRead(cli_node.ch);
 80013e0:	4b03      	ldr	r3, [pc, #12]	@ (80013f0 <cliRead+0x14>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	4618      	mov	r0, r3
 80013e6:	f003 faa9 	bl	800493c <uartRead>
 80013ea:	4603      	mov	r3, r0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20000aa8 	.word	0x20000aa8

080013f4 <cliWrite>:

uint32_t cliWrite(uint8_t *p_data, uint32_t length)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
  return uartWrite(cli_node.ch, p_data, length);
 80013fe:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <cliWrite+0x24>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	683a      	ldr	r2, [r7, #0]
 8001404:	6879      	ldr	r1, [r7, #4]
 8001406:	4618      	mov	r0, r3
 8001408:	f003 faf2 	bl	80049f0 <uartWrite>
 800140c:	4603      	mov	r3, r0
}
 800140e:	4618      	mov	r0, r3
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000aa8 	.word	0x20000aa8

0800141c <cliUpdate>:

bool cliUpdate(cli_t *p_cli, uint8_t rx_data)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b08c      	sub	sp, #48	@ 0x30
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	460b      	mov	r3, r1
 8001426:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 8001428:	2300      	movs	r3, #0
 800142a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint8_t tx_buf[8];
  cli_line_t *line;

  line = &p_cli->line;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 8001434:	61fb      	str	r3, [r7, #28]


  if (p_cli->state == CLI_RX_IDLE)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	7c1b      	ldrb	r3, [r3, #16]
 800143a:	2b00      	cmp	r3, #0
 800143c:	f040 816d 	bne.w	800171a <cliUpdate+0x2fe>
  {
    switch(rx_data)
 8001440:	78fb      	ldrb	r3, [r7, #3]
 8001442:	2b7f      	cmp	r3, #127	@ 0x7f
 8001444:	d02a      	beq.n	800149c <cliUpdate+0x80>
 8001446:	2b7f      	cmp	r3, #127	@ 0x7f
 8001448:	f300 80da 	bgt.w	8001600 <cliUpdate+0x1e4>
 800144c:	2b1b      	cmp	r3, #27
 800144e:	d021      	beq.n	8001494 <cliUpdate+0x78>
 8001450:	2b1b      	cmp	r3, #27
 8001452:	f300 80d5 	bgt.w	8001600 <cliUpdate+0x1e4>
 8001456:	2b08      	cmp	r3, #8
 8001458:	d062      	beq.n	8001520 <cliUpdate+0x104>
 800145a:	2b0d      	cmp	r3, #13
 800145c:	f040 80d0 	bne.w	8001600 <cliUpdate+0x1e4>
    {
      // 
      //
      case CLI_KEY_ENTER:
        if (line->count > 0)
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001466:	2b00      	cmp	r3, #0
 8001468:	d005      	beq.n	8001476 <cliUpdate+0x5a>
        {
          cliLineAdd(p_cli);
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f000 fa52 	bl	8001914 <cliLineAdd>
          cliRunCmd(p_cli);
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f000 fb1d 	bl	8001ab0 <cliRunCmd>
        }

        line->count = 0;
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	2200      	movs	r2, #0
 800147a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        line->cursor = 0;
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	2200      	movs	r2, #0
 8001482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        line->buf[0] = 0;
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	2200      	movs	r2, #0
 800148a:	701a      	strb	r2, [r3, #0]
        cliShowPrompt(p_cli);
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f7ff ff5f 	bl	8001350 <cliShowPrompt>
        break;
 8001492:	e142      	b.n	800171a <cliUpdate+0x2fe>


      case CLI_KEY_ESC:
        p_cli->state = CLI_RX_SP1;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2201      	movs	r2, #1
 8001498:	741a      	strb	r2, [r3, #16]
        break;
 800149a:	e13e      	b.n	800171a <cliUpdate+0x2fe>


      // DEL
      //
      case CLI_KEY_DEL:
        if (line->cursor < line->count)
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80014a8:	429a      	cmp	r2, r3
 80014aa:	f080 8131 	bcs.w	8001710 <cliUpdate+0x2f4>
        {
          uint8_t mov_len;

          mov_len = line->count - line->cursor;
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	76fb      	strb	r3, [r7, #27]
          for (int i=1; i<mov_len; i++)
 80014be:	2301      	movs	r3, #1
 80014c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014c2:	e013      	b.n	80014ec <cliUpdate+0xd0>
          {
            line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014ca:	461a      	mov	r2, r3
 80014cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014ce:	441a      	add	r2, r3
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014d6:	4619      	mov	r1, r3
 80014d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014da:	440b      	add	r3, r1
 80014dc:	3b01      	subs	r3, #1
 80014de:	69f9      	ldr	r1, [r7, #28]
 80014e0:	5c89      	ldrb	r1, [r1, r2]
 80014e2:	69fa      	ldr	r2, [r7, #28]
 80014e4:	54d1      	strb	r1, [r2, r3]
          for (int i=1; i<mov_len; i++)
 80014e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014e8:	3301      	adds	r3, #1
 80014ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014ec:	7efb      	ldrb	r3, [r7, #27]
 80014ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80014f0:	429a      	cmp	r2, r3
 80014f2:	dbe7      	blt.n	80014c4 <cliUpdate+0xa8>
          }

          line->count--;
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80014fa:	3b01      	subs	r3, #1
 80014fc:	b2da      	uxtb	r2, r3
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          line->buf[line->count] = 0;
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800150a:	461a      	mov	r2, r3
 800150c:	69fb      	ldr	r3, [r7, #28]
 800150e:	2100      	movs	r1, #0
 8001510:	5499      	strb	r1, [r3, r2]

          uartPrintf(p_cli->ch, "\x1B[1P");
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	498d      	ldr	r1, [pc, #564]	@ (800174c <cliUpdate+0x330>)
 8001518:	4618      	mov	r0, r3
 800151a:	f003 faa9 	bl	8004a70 <uartPrintf>
        }
        break;
 800151e:	e0f7      	b.n	8001710 <cliUpdate+0x2f4>


      // 
      //
      case CLI_KEY_BACK:
        if (line->count > 0 && line->cursor > 0)
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001526:	2b00      	cmp	r3, #0
 8001528:	d055      	beq.n	80015d6 <cliUpdate+0x1ba>
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001530:	2b00      	cmp	r3, #0
 8001532:	d050      	beq.n	80015d6 <cliUpdate+0x1ba>
        {
          if (line->cursor == line->count)
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001540:	429a      	cmp	r2, r3
 8001542:	d10e      	bne.n	8001562 <cliUpdate+0x146>
          {
            line->count--;
 8001544:	69fb      	ldr	r3, [r7, #28]
 8001546:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800154a:	3b01      	subs	r3, #1
 800154c:	b2da      	uxtb	r2, r3
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->buf[line->count] = 0;
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800155a:	461a      	mov	r2, r3
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	2100      	movs	r1, #0
 8001560:	5499      	strb	r1, [r3, r2]
          }

          if (line->cursor < line->count)
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800156e:	429a      	cmp	r2, r3
 8001570:	d231      	bcs.n	80015d6 <cliUpdate+0x1ba>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	76bb      	strb	r3, [r7, #26]

            for (int i=0; i<mov_len; i++)
 8001582:	2300      	movs	r3, #0
 8001584:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001586:	e013      	b.n	80015b0 <cliUpdate+0x194>
            {
              line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800158e:	461a      	mov	r2, r3
 8001590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001592:	441a      	add	r2, r3
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800159a:	4619      	mov	r1, r3
 800159c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800159e:	440b      	add	r3, r1
 80015a0:	3b01      	subs	r3, #1
 80015a2:	69f9      	ldr	r1, [r7, #28]
 80015a4:	5c89      	ldrb	r1, [r1, r2]
 80015a6:	69fa      	ldr	r2, [r7, #28]
 80015a8:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 80015aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015ac:	3301      	adds	r3, #1
 80015ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015b0:	7ebb      	ldrb	r3, [r7, #26]
 80015b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80015b4:	429a      	cmp	r2, r3
 80015b6:	dbe7      	blt.n	8001588 <cliUpdate+0x16c>
            }

            line->count--;
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80015be:	3b01      	subs	r3, #1
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->buf[line->count] = 0;
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80015ce:	461a      	mov	r2, r3
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	2100      	movs	r1, #0
 80015d4:	5499      	strb	r1, [r3, r2]
          }
        }

        if (line->cursor > 0)
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80015dc:	2b00      	cmp	r3, #0
 80015de:	f000 8099 	beq.w	8001714 <cliUpdate+0x2f8>
        {
          line->cursor--;
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80015e8:	3b01      	subs	r3, #1
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          uartPrintf(p_cli->ch, "\b \b\x1B[1P");
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	4956      	ldr	r1, [pc, #344]	@ (8001750 <cliUpdate+0x334>)
 80015f8:	4618      	mov	r0, r3
 80015fa:	f003 fa39 	bl	8004a70 <uartPrintf>
        }
        break;
 80015fe:	e089      	b.n	8001714 <cliUpdate+0x2f8>


      default:
        if ((line->count + 1) < line->buf_len)
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001606:	3301      	adds	r3, #1
 8001608:	69fa      	ldr	r2, [r7, #28]
 800160a:	f892 2040 	ldrb.w	r2, [r2, #64]	@ 0x40
 800160e:	4293      	cmp	r3, r2
 8001610:	f280 8082 	bge.w	8001718 <cliUpdate+0x2fc>
        {
          if (line->cursor == line->count)
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001620:	429a      	cmp	r2, r3
 8001622:	d124      	bne.n	800166e <cliUpdate+0x252>
          {
            uartWrite(p_cli->ch, &rx_data, 1);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	1cf9      	adds	r1, r7, #3
 800162a:	2201      	movs	r2, #1
 800162c:	4618      	mov	r0, r3
 800162e:	f003 f9df 	bl	80049f0 <uartWrite>

            line->buf[line->cursor] = rx_data;
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001638:	461a      	mov	r2, r3
 800163a:	78f9      	ldrb	r1, [r7, #3]
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	5499      	strb	r1, [r3, r2]
            line->count++;
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001646:	3301      	adds	r3, #1
 8001648:	b2da      	uxtb	r2, r3
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->cursor++;
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001656:	3301      	adds	r3, #1
 8001658:	b2da      	uxtb	r2, r3
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
            line->buf[line->count] = 0;
 8001660:	69fb      	ldr	r3, [r7, #28]
 8001662:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001666:	461a      	mov	r2, r3
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	2100      	movs	r1, #0
 800166c:	5499      	strb	r1, [r3, r2]
          }
          if (line->cursor < line->count)
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800167a:	429a      	cmp	r2, r3
 800167c:	d24c      	bcs.n	8001718 <cliUpdate+0x2fc>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	767b      	strb	r3, [r7, #25]
            for (int i=0; i<mov_len; i++)
 800168e:	2300      	movs	r3, #0
 8001690:	627b      	str	r3, [r7, #36]	@ 0x24
 8001692:	e013      	b.n	80016bc <cliUpdate+0x2a0>
            {
              line->buf[line->count - i] = line->buf[line->count - i - 1];
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800169a:	461a      	mov	r2, r3
 800169c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	1e5a      	subs	r2, r3, #1
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80016a8:	4619      	mov	r1, r3
 80016aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ac:	1acb      	subs	r3, r1, r3
 80016ae:	69f9      	ldr	r1, [r7, #28]
 80016b0:	5c89      	ldrb	r1, [r1, r2]
 80016b2:	69fa      	ldr	r2, [r7, #28]
 80016b4:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 80016b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b8:	3301      	adds	r3, #1
 80016ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80016bc:	7e7b      	ldrb	r3, [r7, #25]
 80016be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016c0:	429a      	cmp	r2, r3
 80016c2:	dbe7      	blt.n	8001694 <cliUpdate+0x278>
            }
            line->buf[line->cursor] = rx_data;
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016ca:	461a      	mov	r2, r3
 80016cc:	78f9      	ldrb	r1, [r7, #3]
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	5499      	strb	r1, [r3, r2]
            line->count++;
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80016d8:	3301      	adds	r3, #1
 80016da:	b2da      	uxtb	r2, r3
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->cursor++;
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016e8:	3301      	adds	r3, #1
 80016ea:	b2da      	uxtb	r2, r3
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
            line->buf[line->count] = 0;
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80016f8:	461a      	mov	r2, r3
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	2100      	movs	r1, #0
 80016fe:	5499      	strb	r1, [r3, r2]

            uartPrintf(p_cli->ch, "\x1B[4h%c\x1B[4l", rx_data);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	78fa      	ldrb	r2, [r7, #3]
 8001706:	4913      	ldr	r1, [pc, #76]	@ (8001754 <cliUpdate+0x338>)
 8001708:	4618      	mov	r0, r3
 800170a:	f003 f9b1 	bl	8004a70 <uartPrintf>
          }
        }
        break;
 800170e:	e003      	b.n	8001718 <cliUpdate+0x2fc>
        break;
 8001710:	bf00      	nop
 8001712:	e002      	b.n	800171a <cliUpdate+0x2fe>
        break;
 8001714:	bf00      	nop
 8001716:	e000      	b.n	800171a <cliUpdate+0x2fe>
        break;
 8001718:	bf00      	nop
    }
  }

  switch(p_cli->state)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	7c1b      	ldrb	r3, [r3, #16]
 800171e:	3b01      	subs	r3, #1
 8001720:	2b03      	cmp	r3, #3
 8001722:	f200 80d0 	bhi.w	80018c6 <cliUpdate+0x4aa>
 8001726:	a201      	add	r2, pc, #4	@ (adr r2, 800172c <cliUpdate+0x310>)
 8001728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800172c:	0800173d 	.word	0x0800173d
 8001730:	08001745 	.word	0x08001745
 8001734:	08001759 	.word	0x08001759
 8001738:	080018bd 	.word	0x080018bd
  {
    case CLI_RX_SP1:
      p_cli->state = CLI_RX_SP2;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2202      	movs	r2, #2
 8001740:	741a      	strb	r2, [r3, #16]
      break;
 8001742:	e0c0      	b.n	80018c6 <cliUpdate+0x4aa>

    case CLI_RX_SP2:
      p_cli->state = CLI_RX_SP3;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2203      	movs	r2, #3
 8001748:	741a      	strb	r2, [r3, #16]
      break;
 800174a:	e0bc      	b.n	80018c6 <cliUpdate+0x4aa>
 800174c:	08010804 	.word	0x08010804
 8001750:	0801080c 	.word	0x0801080c
 8001754:	08010814 	.word	0x08010814

    case CLI_RX_SP3:
      p_cli->state = CLI_RX_IDLE;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2200      	movs	r2, #0
 800175c:	741a      	strb	r2, [r3, #16]

      if (rx_data == CLI_KEY_LEFT)
 800175e:	78fb      	ldrb	r3, [r7, #3]
 8001760:	2b44      	cmp	r3, #68	@ 0x44
 8001762:	d11a      	bne.n	800179a <cliUpdate+0x37e>
      {
        if (line->cursor > 0)
 8001764:	69fb      	ldr	r3, [r7, #28]
 8001766:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800176a:	2b00      	cmp	r3, #0
 800176c:	d015      	beq.n	800179a <cliUpdate+0x37e>
        {
          line->cursor--;
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001774:	3b01      	subs	r3, #1
 8001776:	b2da      	uxtb	r2, r3
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          tx_buf[0] = 0x1B;
 800177e:	231b      	movs	r3, #27
 8001780:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 8001782:	235b      	movs	r3, #91	@ 0x5b
 8001784:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 8001786:	78fb      	ldrb	r3, [r7, #3]
 8001788:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	f107 010c 	add.w	r1, r7, #12
 8001792:	2203      	movs	r2, #3
 8001794:	4618      	mov	r0, r3
 8001796:	f003 f92b 	bl	80049f0 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_RIGHT)
 800179a:	78fb      	ldrb	r3, [r7, #3]
 800179c:	2b43      	cmp	r3, #67	@ 0x43
 800179e:	d11d      	bne.n	80017dc <cliUpdate+0x3c0>
      {
        if (line->cursor < line->count)
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d215      	bcs.n	80017dc <cliUpdate+0x3c0>
        {
          line->cursor++;
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80017b6:	3301      	adds	r3, #1
 80017b8:	b2da      	uxtb	r2, r3
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          tx_buf[0] = 0x1B;
 80017c0:	231b      	movs	r3, #27
 80017c2:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 80017c4:	235b      	movs	r3, #91	@ 0x5b
 80017c6:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 80017c8:	78fb      	ldrb	r3, [r7, #3]
 80017ca:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	f107 010c 	add.w	r1, r7, #12
 80017d4:	2203      	movs	r2, #3
 80017d6:	4618      	mov	r0, r3
 80017d8:	f003 f90a 	bl	80049f0 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_UP)
 80017dc:	78fb      	ldrb	r3, [r7, #3]
 80017de:	2b41      	cmp	r3, #65	@ 0x41
 80017e0:	d10c      	bne.n	80017fc <cliUpdate+0x3e0>
      {
        cliLineChange(p_cli, true);
 80017e2:	2101      	movs	r1, #1
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f000 f8d9 	bl	800199c <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	781a      	ldrb	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 80017f4:	4619      	mov	r1, r3
 80017f6:	4610      	mov	r0, r2
 80017f8:	f003 f93a 	bl	8004a70 <uartPrintf>
      }

      if (rx_data == CLI_KEY_DOWN)
 80017fc:	78fb      	ldrb	r3, [r7, #3]
 80017fe:	2b42      	cmp	r3, #66	@ 0x42
 8001800:	d10c      	bne.n	800181c <cliUpdate+0x400>
      {
        cliLineChange(p_cli, false);
 8001802:	2100      	movs	r1, #0
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f000 f8c9 	bl	800199c <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	781a      	ldrb	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 8001814:	4619      	mov	r1, r3
 8001816:	4610      	mov	r0, r2
 8001818:	f003 f92a 	bl	8004a70 <uartPrintf>
      }

      if (rx_data == CLI_KEY_HOME)
 800181c:	78fb      	ldrb	r3, [r7, #3]
 800181e:	2b31      	cmp	r3, #49	@ 0x31
 8001820:	d10f      	bne.n	8001842 <cliUpdate+0x426>
      {
        uartPrintf(p_cli->ch, "\x1B[%dD", line->cursor);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	7818      	ldrb	r0, [r3, #0]
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800182c:	461a      	mov	r2, r3
 800182e:	492a      	ldr	r1, [pc, #168]	@ (80018d8 <cliUpdate+0x4bc>)
 8001830:	f003 f91e 	bl	8004a70 <uartPrintf>
        line->cursor = 0;
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	2200      	movs	r2, #0
 8001838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        p_cli->state = CLI_RX_SP4;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2204      	movs	r2, #4
 8001840:	741a      	strb	r2, [r3, #16]
      }

      if (rx_data == CLI_KEY_END)
 8001842:	78fb      	ldrb	r3, [r7, #3]
 8001844:	2b34      	cmp	r3, #52	@ 0x34
 8001846:	d13d      	bne.n	80018c4 <cliUpdate+0x4a8>
      {
        uint16_t mov_len;

        if (line->cursor < line->count)
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001854:	429a      	cmp	r2, r3
 8001856:	d20f      	bcs.n	8001878 <cliUpdate+0x45c>
        {
          mov_len = line->count - line->cursor;
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800185e:	461a      	mov	r2, r3
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dC", mov_len);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	8afa      	ldrh	r2, [r7, #22]
 8001870:	491a      	ldr	r1, [pc, #104]	@ (80018dc <cliUpdate+0x4c0>)
 8001872:	4618      	mov	r0, r3
 8001874:	f003 f8fc 	bl	8004a70 <uartPrintf>
        }
        if (line->cursor > line->count)
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001884:	429a      	cmp	r2, r3
 8001886:	d90f      	bls.n	80018a8 <cliUpdate+0x48c>
        {
          mov_len = line->cursor - line->count;
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800188e:	461a      	mov	r2, r3
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dD", mov_len);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	8afa      	ldrh	r2, [r7, #22]
 80018a0:	490d      	ldr	r1, [pc, #52]	@ (80018d8 <cliUpdate+0x4bc>)
 80018a2:	4618      	mov	r0, r3
 80018a4:	f003 f8e4 	bl	8004a70 <uartPrintf>
        }
        line->cursor = line->count;
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        p_cli->state = CLI_RX_SP4;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2204      	movs	r2, #4
 80018b8:	741a      	strb	r2, [r3, #16]
      }
      break;
 80018ba:	e003      	b.n	80018c4 <cliUpdate+0x4a8>

    case CLI_RX_SP4:
      p_cli->state = CLI_RX_IDLE;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2200      	movs	r2, #0
 80018c0:	741a      	strb	r2, [r3, #16]
      break;
 80018c2:	e000      	b.n	80018c6 <cliUpdate+0x4aa>
      break;
 80018c4:	bf00      	nop
  }



  cliShowLog(p_cli);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff fcc0 	bl	800124c <cliShowLog>

  return ret;
 80018cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3730      	adds	r7, #48	@ 0x30
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	08010820 	.word	0x08010820
 80018dc:	08010828 	.word	0x08010828

080018e0 <cliLineClean>:

void cliLineClean(cli_t *p_cli)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2200      	movs	r2, #0
 80018ec:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2
  p_cli->line.cursor  = 0;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 23f1 	strb.w	r2, [r3, #1009]	@ 0x3f1
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	223f      	movs	r2, #63	@ 0x3f
 80018fc:	f883 23f0 	strb.w	r2, [r3, #1008]	@ 0x3f0
  p_cli->line.buf[0]  = 0;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2200      	movs	r2, #0
 8001904:	f883 23b0 	strb.w	r2, [r3, #944]	@ 0x3b0
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <cliLineAdd>:

void cliLineAdd(cli_t *p_cli)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]

  p_cli->line_buf[p_cli->hist_line_last] = p_cli->line;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001922:	461a      	mov	r2, r3
 8001924:	6879      	ldr	r1, [r7, #4]
 8001926:	4613      	mov	r3, r2
 8001928:	015b      	lsls	r3, r3, #5
 800192a:	4413      	add	r3, r2
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	4413      	add	r3, r2
 8001930:	440b      	add	r3, r1
 8001932:	f503 72cc 	add.w	r2, r3, #408	@ 0x198
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4610      	mov	r0, r2
 800193a:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800193e:	2243      	movs	r2, #67	@ 0x43
 8001940:	4619      	mov	r1, r3
 8001942:	f00b ffde 	bl	800d902 <memcpy>

  if (p_cli->hist_line_count < CLI_LINE_HIS_MAX)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 800194c:	2b07      	cmp	r3, #7
 800194e:	d807      	bhi.n	8001960 <cliLineAdd+0x4c>
  {
    p_cli->hist_line_count++;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8001956:	3301      	adds	r3, #1
 8001958:	b2da      	uxtb	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
  }

  p_cli->hist_line_i    = p_cli->hist_line_last;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001966:	b25a      	sxtb	r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
  p_cli->hist_line_last = (p_cli->hist_line_last + 1) % CLI_LINE_HIS_MAX;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001974:	3301      	adds	r3, #1
 8001976:	425a      	negs	r2, r3
 8001978:	f003 0307 	and.w	r3, r3, #7
 800197c:	f002 0207 	and.w	r2, r2, #7
 8001980:	bf58      	it	pl
 8001982:	4253      	negpl	r3, r2
 8001984:	b2da      	uxtb	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
  p_cli->hist_line_new  = true;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2201      	movs	r2, #1
 8001990:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
}
 8001994:	bf00      	nop
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <cliLineChange>:

void cliLineChange(cli_t *p_cli, int8_t key_up)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	460b      	mov	r3, r1
 80019a6:	70fb      	strb	r3, [r7, #3]
  uint8_t change_i;


  if (p_cli->hist_line_count == 0)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d076      	beq.n	8001aa0 <cliLineChange+0x104>
  {
    return;
  }


  if (p_cli->line.cursor > 0)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f893 33f1 	ldrb.w	r3, [r3, #1009]	@ 0x3f1
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d008      	beq.n	80019ce <cliLineChange+0x32>
  {
    uartPrintf(p_cli->ch, "\x1B[%dD", p_cli->line.cursor);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	7818      	ldrb	r0, [r3, #0]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f893 33f1 	ldrb.w	r3, [r3, #1009]	@ 0x3f1
 80019c6:	461a      	mov	r2, r3
 80019c8:	4937      	ldr	r1, [pc, #220]	@ (8001aa8 <cliLineChange+0x10c>)
 80019ca:	f003 f851 	bl	8004a70 <uartPrintf>
  }
  if (p_cli->line.count > 0)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d008      	beq.n	80019ea <cliLineChange+0x4e>
  {
    uartPrintf(p_cli->ch, "\x1B[%dP", p_cli->line.count);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	7818      	ldrb	r0, [r3, #0]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
 80019e2:	461a      	mov	r2, r3
 80019e4:	4931      	ldr	r1, [pc, #196]	@ (8001aac <cliLineChange+0x110>)
 80019e6:	f003 f843 	bl	8004a70 <uartPrintf>
  }


  if (key_up == true)
 80019ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d125      	bne.n	8001a3e <cliLineChange+0xa2>
  {
    if (p_cli->hist_line_new == true)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d006      	beq.n	8001a0a <cliLineChange+0x6e>
    {
      p_cli->hist_line_i = p_cli->hist_line_last;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001a02:	b25a      	sxtb	r2, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    }
    p_cli->hist_line_i = (p_cli->hist_line_i + p_cli->hist_line_count - 1) % p_cli->hist_line_count;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 8001a10:	461a      	mov	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8001a18:	4413      	add	r3, r2
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	f892 2197 	ldrb.w	r2, [r2, #407]	@ 0x197
 8001a22:	fb93 f1f2 	sdiv	r1, r3, r2
 8001a26:	fb01 f202 	mul.w	r2, r1, r2
 8001a2a:	1a9b      	subs	r3, r3, r2
 8001a2c:	b25a      	sxtb	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    change_i = p_cli->hist_line_i;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 8001a3a:	73fb      	strb	r3, [r7, #15]
 8001a3c:	e013      	b.n	8001a66 <cliLineChange+0xca>
  }
  else
  {
    p_cli->hist_line_i = (p_cli->hist_line_i + 1) % p_cli->hist_line_count;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 8001a44:	3301      	adds	r3, #1
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	f892 2197 	ldrb.w	r2, [r2, #407]	@ 0x197
 8001a4c:	fb93 f1f2 	sdiv	r1, r3, r2
 8001a50:	fb01 f202 	mul.w	r2, r1, r2
 8001a54:	1a9b      	subs	r3, r3, r2
 8001a56:	b25a      	sxtb	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    change_i = p_cli->hist_line_i;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 8001a64:	73fb      	strb	r3, [r7, #15]
  }

  p_cli->line = p_cli->line_buf[change_i];
 8001a66:	7bfa      	ldrb	r2, [r7, #15]
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	015b      	lsls	r3, r3, #5
 8001a70:	4413      	add	r3, r2
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	4413      	add	r3, r2
 8001a76:	4403      	add	r3, r0
 8001a78:	f503 72cc 	add.w	r2, r3, #408	@ 0x198
 8001a7c:	f501 736c 	add.w	r3, r1, #944	@ 0x3b0
 8001a80:	4611      	mov	r1, r2
 8001a82:	2243      	movs	r2, #67	@ 0x43
 8001a84:	4618      	mov	r0, r3
 8001a86:	f00b ff3c 	bl	800d902 <memcpy>
  p_cli->line.cursor = p_cli->line.count;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f893 23f2 	ldrb.w	r2, [r3, #1010]	@ 0x3f2
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f883 23f1 	strb.w	r2, [r3, #1009]	@ 0x3f1

  p_cli->hist_line_new = false;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
 8001a9e:	e000      	b.n	8001aa2 <cliLineChange+0x106>
    return;
 8001aa0:	bf00      	nop
}
 8001aa2:	3710      	adds	r7, #16
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	08010820 	.word	0x08010820
 8001aac:	08010830 	.word	0x08010830

08001ab0 <cliRunCmd>:

bool cliRunCmd(cli_t *p_cli)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	72fb      	strb	r3, [r7, #11]


  if (cliParseArgs(p_cli) == true)
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f000 f857 	bl	8001b70 <cliParseArgs>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d04b      	beq.n	8001b60 <cliRunCmd+0xb0>
  {
    cliPrintf("\r\n");
 8001ac8:	4828      	ldr	r0, [pc, #160]	@ (8001b6c <cliRunCmd+0xbc>)
 8001aca:	f000 f899 	bl	8001c00 <cliPrintf>

    cliToUpper(p_cli->argv[0]);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f000 f8b7 	bl	8001c48 <cliToUpper>

    p_cli->is_busy = true;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2201      	movs	r2, #1
 8001ade:	729a      	strb	r2, [r3, #10]
    for (int i=0; i<p_cli->cmd_count; i++)
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	e032      	b.n	8001b4c <cliRunCmd+0x9c>
    {
      if (strcmp(p_cli->argv[0], p_cli->cmd_list[i].cmd_str) == 0)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f8d3 0114 	ldr.w	r0, [r3, #276]	@ 0x114
 8001aec:	68fa      	ldr	r2, [r7, #12]
 8001aee:	4613      	mov	r3, r2
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	4413      	add	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	4413      	add	r3, r2
 8001afe:	4619      	mov	r1, r3
 8001b00:	f7fe fb8e 	bl	8000220 <strcmp>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d11d      	bne.n	8001b46 <cliRunCmd+0x96>
      {
        p_cli->cmd_args.argc =  p_cli->argc - 1;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f8b3 3112 	ldrh.w	r3, [r3, #274]	@ 0x112
 8001b10:	3b01      	subs	r3, #1
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f8a3 2678 	strh.w	r2, [r3, #1656]	@ 0x678
        p_cli->cmd_args.argv = &p_cli->argv[1];
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f503 728c 	add.w	r2, r3, #280	@ 0x118
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f8c3 267c 	str.w	r2, [r3, #1660]	@ 0x67c
        p_cli->cmd_list[i].cmd_func(&p_cli->cmd_args);
 8001b26:	6879      	ldr	r1, [r7, #4]
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	4413      	add	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	440b      	add	r3, r1
 8001b34:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	f502 62cf 	add.w	r2, r2, #1656	@ 0x678
 8001b40:	4610      	mov	r0, r2
 8001b42:	4798      	blx	r3
        break;
 8001b44:	e009      	b.n	8001b5a <cliRunCmd+0xaa>
    for (int i=0; i<p_cli->cmd_count; i++)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001b52:	461a      	mov	r2, r3
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	4293      	cmp	r3, r2
 8001b58:	dbc5      	blt.n	8001ae6 <cliRunCmd+0x36>
      }
    }
    p_cli->is_busy = false;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	729a      	strb	r2, [r3, #10]
  }

  return ret;
 8001b60:	7afb      	ldrb	r3, [r7, #11]
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3710      	adds	r7, #16
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	08010838 	.word	0x08010838

08001b70 <cliParseArgs>:

bool cliParseArgs(cli_t *p_cli)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b088      	sub	sp, #32
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	77fb      	strb	r3, [r7, #31]
  char *tok;
  char *next_ptr;
  uint16_t argc = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	82fb      	strh	r3, [r7, #22]
  static const char *delim = " \f\n\r\t\v";
  char *cmdline;
  char **argv;

  p_cli->argc = 0;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112

  cmdline = (char *)p_cli->line.buf;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 8001b8e:	613b      	str	r3, [r7, #16]
  argv    = p_cli->argv;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f503 738a 	add.w	r3, r3, #276	@ 0x114
 8001b96:	60fb      	str	r3, [r7, #12]

  argv[argc] = NULL;
 8001b98:	8afb      	ldrh	r3, [r7, #22]
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	68fa      	ldr	r2, [r7, #12]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]

  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8001ba4:	4b15      	ldr	r3, [pc, #84]	@ (8001bfc <cliParseArgs+0x8c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f107 0208 	add.w	r2, r7, #8
 8001bac:	4619      	mov	r1, r3
 8001bae:	6938      	ldr	r0, [r7, #16]
 8001bb0:	f00b fe24 	bl	800d7fc <strtok_r>
 8001bb4:	61b8      	str	r0, [r7, #24]
 8001bb6:	e010      	b.n	8001bda <cliParseArgs+0x6a>
  {
    argv[argc++] = tok;
 8001bb8:	8afb      	ldrh	r3, [r7, #22]
 8001bba:	1c5a      	adds	r2, r3, #1
 8001bbc:	82fa      	strh	r2, [r7, #22]
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	68fa      	ldr	r2, [r7, #12]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	601a      	str	r2, [r3, #0]
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8001bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bfc <cliParseArgs+0x8c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f107 0208 	add.w	r2, r7, #8
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	2000      	movs	r0, #0
 8001bd4:	f00b fe12 	bl	800d7fc <strtok_r>
 8001bd8:	61b8      	str	r0, [r7, #24]
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d1eb      	bne.n	8001bb8 <cliParseArgs+0x48>
  }

  p_cli->argc = argc;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	8afa      	ldrh	r2, [r7, #22]
 8001be4:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112

  if (argc > 0)
 8001be8:	8afb      	ldrh	r3, [r7, #22]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <cliParseArgs+0x82>
  {
    ret = true;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 8001bf2:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3720      	adds	r7, #32
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000000 	.word	0x20000000

08001c00 <cliPrintf>:
  
  return ret;
}

void cliPrintf(const char *fmt, ...)
{
 8001c00:	b40f      	push	{r0, r1, r2, r3}
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b084      	sub	sp, #16
 8001c06:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 8001c08:	f107 031c 	add.w	r3, r7, #28
 8001c0c:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 8001c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c44 <cliPrintf+0x44>)
 8001c10:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f103 0011 	add.w	r0, r3, #17
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	69ba      	ldr	r2, [r7, #24]
 8001c1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c20:	f00b fd9c 	bl	800d75c <vsniprintf>
 8001c24:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	7818      	ldrb	r0, [r3, #0]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	3311      	adds	r3, #17
 8001c2e:	68ba      	ldr	r2, [r7, #8]
 8001c30:	4619      	mov	r1, r3
 8001c32:	f002 fedd 	bl	80049f0 <uartWrite>
}
 8001c36:	bf00      	nop
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001c40:	b004      	add	sp, #16
 8001c42:	4770      	bx	lr
 8001c44:	20000aa8 	.word	0x20000aa8

08001c48 <cliToUpper>:
  
  uartWrite(p_cli->ch, &data, 1);
}

void cliToUpper(char *str)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8001c50:	2300      	movs	r3, #0
 8001c52:	81fb      	strh	r3, [r7, #14]
 8001c54:	e018      	b.n	8001c88 <cliToUpper+0x40>
  {
    str_ch = str[i];
 8001c56:	89fb      	ldrh	r3, [r7, #14]
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 8001c60:	7b7b      	ldrb	r3, [r7, #13]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d014      	beq.n	8001c90 <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 8001c66:	7b7b      	ldrb	r3, [r7, #13]
 8001c68:	2b60      	cmp	r3, #96	@ 0x60
 8001c6a:	d905      	bls.n	8001c78 <cliToUpper+0x30>
 8001c6c:	7b7b      	ldrb	r3, [r7, #13]
 8001c6e:	2b7a      	cmp	r3, #122	@ 0x7a
 8001c70:	d802      	bhi.n	8001c78 <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 8001c72:	7b7b      	ldrb	r3, [r7, #13]
 8001c74:	3b20      	subs	r3, #32
 8001c76:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 8001c78:	89fb      	ldrh	r3, [r7, #14]
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	7b7a      	ldrb	r2, [r7, #13]
 8001c80:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8001c82:	89fb      	ldrh	r3, [r7, #14]
 8001c84:	3301      	adds	r3, #1
 8001c86:	81fb      	strh	r3, [r7, #14]
 8001c88:	89fb      	ldrh	r3, [r7, #14]
 8001c8a:	2b0f      	cmp	r3, #15
 8001c8c:	d9e3      	bls.n	8001c56 <cliToUpper+0xe>
 8001c8e:	e000      	b.n	8001c92 <cliToUpper+0x4a>
      break;
 8001c90:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 8001c92:	89fb      	ldrh	r3, [r7, #14]
 8001c94:	2b10      	cmp	r3, #16
 8001c96:	d105      	bne.n	8001ca4 <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 8001c98:	89fb      	ldrh	r3, [r7, #14]
 8001c9a:	3b01      	subs	r3, #1
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	701a      	strb	r2, [r3, #0]
  }
}
 8001ca4:	bf00      	nop
 8001ca6:	3714      	adds	r7, #20
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001cfc <cliArgsGetData+0x4c>)
 8001cc0:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d301      	bcc.n	8001cd4 <cliArgsGetData+0x24>
  {
    return 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	e00e      	b.n	8001cf2 <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	f8d3 267c 	ldr.w	r2, [r3, #1660]	@ 0x67c
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	4413      	add	r3, r2
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f00a ff60 	bl	800cbac <strtoul>
 8001cec:	4603      	mov	r3, r0
 8001cee:	60fb      	str	r3, [r7, #12]

  return ret;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000aa8 	.word	0x20000aa8

08001d00 <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4603      	mov	r3, r0
 8001d08:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 8001d0a:	f04f 0300 	mov.w	r3, #0
 8001d0e:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001d10:	4b10      	ldr	r3, [pc, #64]	@ (8001d54 <cliArgsGetFloat+0x54>)
 8001d12:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d302      	bcc.n	8001d28 <cliArgsGetFloat+0x28>
  {
    return 0;
 8001d22:	f04f 0300 	mov.w	r3, #0
 8001d26:	e00d      	b.n	8001d44 <cliArgsGetFloat+0x44>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	f8d3 267c 	ldr.w	r2, [r3, #1660]	@ 0x67c
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	4413      	add	r3, r2
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	2100      	movs	r1, #0
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f00a fe65 	bl	800ca08 <strtof>
 8001d3e:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 8001d42:	68fb      	ldr	r3, [r7, #12]
}
 8001d44:	ee07 3a90 	vmov	s15, r3
 8001d48:	eeb0 0a67 	vmov.f32	s0, s15
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	20000aa8 	.word	0x20000aa8

08001d58 <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001d66:	4b0d      	ldr	r3, [pc, #52]	@ (8001d9c <cliArgsGetStr+0x44>)
 8001d68:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001d6a:	79fb      	ldrb	r3, [r7, #7]
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d301      	bcc.n	8001d7c <cliArgsGetStr+0x24>
  {
    return 0;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	e008      	b.n	8001d8e <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	f8d3 267c 	ldr.w	r2, [r3, #1660]	@ 0x67c
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	4413      	add	r3, r2
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	60fb      	str	r3, [r7, #12]

  return ret;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3714      	adds	r7, #20
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	20000aa8 	.word	0x20000aa8

08001da0 <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, const char *p_str)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	6039      	str	r1, [r7, #0]
 8001daa:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8001dac:	2300      	movs	r3, #0
 8001dae:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 8001db0:	4b0f      	ldr	r3, [pc, #60]	@ (8001df0 <cliArgsIsStr+0x50>)
 8001db2:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d301      	bcc.n	8001dc6 <cliArgsIsStr+0x26>
  {
    return 0;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	e010      	b.n	8001de8 <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	f8d3 267c 	ldr.w	r2, [r3, #1660]	@ 0x67c
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	4413      	add	r3, r2
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	6838      	ldr	r0, [r7, #0]
 8001dd8:	f7fe fa22 	bl	8000220 <strcmp>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d101      	bne.n	8001de6 <cliArgsIsStr+0x46>
  {
    ret = true;
 8001de2:	2301      	movs	r3, #1
 8001de4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3710      	adds	r7, #16
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20000aa8 	.word	0x20000aa8

08001df4 <cliKeepLoop>:

bool cliKeepLoop(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
  cli_t *p_cli = &cli_node;
 8001dfa:	4b08      	ldr	r3, [pc, #32]	@ (8001e1c <cliKeepLoop+0x28>)
 8001dfc:	607b      	str	r3, [r7, #4]


  if (uartAvailable(p_cli->ch) == 0)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f002 fd5a 	bl	80048bc <uartAvailable>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <cliKeepLoop+0x1e>
  {
    return true;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e000      	b.n	8001e14 <cliKeepLoop+0x20>
  }
  else
  {
    return false;
 8001e12:	2300      	movs	r3, #0
  }
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	20000aa8 	.word	0x20000aa8

08001e20 <cliAdd>:

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b086      	sub	sp, #24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  bool ret = true;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 8001e2e:	4b1f      	ldr	r3, [pc, #124]	@ (8001eac <cliAdd+0x8c>)
 8001e30:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001e38:	2b1f      	cmp	r3, #31
 8001e3a:	d901      	bls.n	8001e40 <cliAdd+0x20>
  {
    return false;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	e030      	b.n	8001ea2 <cliAdd+0x82>
  }

  index = p_cli->cmd_count;
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001e46:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 8001e48:	89fa      	ldrh	r2, [r7, #14]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	4413      	add	r3, r2
 8001e5a:	6879      	ldr	r1, [r7, #4]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f00b fd48 	bl	800d8f2 <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 8001e62:	89fa      	ldrh	r2, [r7, #14]
 8001e64:	6939      	ldr	r1, [r7, #16]
 8001e66:	4613      	mov	r3, r2
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	4413      	add	r3, r2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	440b      	add	r3, r1
 8001e70:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 8001e78:	89fa      	ldrh	r2, [r7, #14]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	4413      	add	r3, r2
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7ff fedc 	bl	8001c48 <cliToUpper>

  p_cli->cmd_count++;
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001e96:	3301      	adds	r3, #1
 8001e98:	b29a      	uxth	r2, r3
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	f8a3 23f4 	strh.w	r2, [r3, #1012]	@ 0x3f4

  return ret;
 8001ea0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3718      	adds	r7, #24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000aa8 	.word	0x20000aa8

08001eb0 <cliShowList>:

void cliShowList(cli_args_t *args)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  cli_t *p_cli = &cli_node;
 8001eb8:	4b15      	ldr	r3, [pc, #84]	@ (8001f10 <cliShowList+0x60>)
 8001eba:	60bb      	str	r3, [r7, #8]
  (void)args;

  cliPrintf("\r\n");
 8001ebc:	4815      	ldr	r0, [pc, #84]	@ (8001f14 <cliShowList+0x64>)
 8001ebe:	f7ff fe9f 	bl	8001c00 <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 8001ec2:	4815      	ldr	r0, [pc, #84]	@ (8001f18 <cliShowList+0x68>)
 8001ec4:	f7ff fe9c 	bl	8001c00 <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 8001ec8:	2300      	movs	r3, #0
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	e011      	b.n	8001ef2 <cliShowList+0x42>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	4413      	add	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 8001edc:	68ba      	ldr	r2, [r7, #8]
 8001ede:	4413      	add	r3, r2
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff fe8d 	bl	8001c00 <cliPrintf>
    cliPrintf("\r\n");
 8001ee6:	480b      	ldr	r0, [pc, #44]	@ (8001f14 <cliShowList+0x64>)
 8001ee8:	f7ff fe8a 	bl	8001c00 <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	60fb      	str	r3, [r7, #12]
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001ef8:	461a      	mov	r2, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	4293      	cmp	r3, r2
 8001efe:	dbe6      	blt.n	8001ece <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 8001f00:	4806      	ldr	r0, [pc, #24]	@ (8001f1c <cliShowList+0x6c>)
 8001f02:	f7ff fe7d 	bl	8001c00 <cliPrintf>
}
 8001f06:	bf00      	nop
 8001f08:	3710      	adds	r7, #16
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000aa8 	.word	0x20000aa8
 8001f14:	08010838 	.word	0x08010838
 8001f18:	0801083c 	.word	0x0801083c
 8001f1c:	0801085c 	.word	0x0801085c

08001f20 <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b08c      	sub	sp, #48	@ 0x30
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 8001f28:	2310      	movs	r3, #16
 8001f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	881b      	ldrh	r3, [r3, #0]
 8001f30:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	881b      	ldrh	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d103      	bne.n	8001f48 <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 8001f40:	4842      	ldr	r0, [pc, #264]	@ (800204c <cliMemoryDump+0x12c>)
 8001f42:	f7ff fe5d 	bl	8001c00 <cliPrintf>
 8001f46:	e07d      	b.n	8002044 <cliMemoryDump+0x124>
    return;
  }

  if(argc > 1)
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	dd09      	ble.n	8001f62 <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	3304      	adds	r3, #4
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2200      	movs	r2, #0
 8001f56:	2100      	movs	r1, #0
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f00a fe27 	bl	800cbac <strtoul>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	62bb      	str	r3, [r7, #40]	@ 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2200      	movs	r2, #0
 8001f68:	2100      	movs	r1, #0
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f00a fe1e 	bl	800cbac <strtoul>
 8001f70:	4603      	mov	r3, r0
 8001f72:	627b      	str	r3, [r7, #36]	@ 0x24
  ascptr = (unsigned int *)addr;
 8001f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f76:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 8001f78:	4835      	ldr	r0, [pc, #212]	@ (8002050 <cliMemoryDump+0x130>)
 8001f7a:	f7ff fe41 	bl	8001c00 <cliPrintf>
  for (idx = 0; idx<size; idx++)
 8001f7e:	2300      	movs	r3, #0
 8001f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f82:	e05b      	b.n	800203c <cliMemoryDump+0x11c>
  {
    if((idx%4) == 0)
 8001f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f86:	f003 0303 	and.w	r3, r3, #3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d104      	bne.n	8001f98 <cliMemoryDump+0x78>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f90:	4619      	mov	r1, r3
 8001f92:	4830      	ldr	r0, [pc, #192]	@ (8002054 <cliMemoryDump+0x134>)
 8001f94:	f7ff fe34 	bl	8001c00 <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 8001f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	482e      	ldr	r0, [pc, #184]	@ (8002058 <cliMemoryDump+0x138>)
 8001fa0:	f7ff fe2e 	bl	8001c00 <cliPrintf>

    if ((idx%4) == 3)
 8001fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fa6:	425a      	negs	r2, r3
 8001fa8:	f003 0303 	and.w	r3, r3, #3
 8001fac:	f002 0203 	and.w	r2, r2, #3
 8001fb0:	bf58      	it	pl
 8001fb2:	4253      	negpl	r3, r2
 8001fb4:	2b03      	cmp	r3, #3
 8001fb6:	d13b      	bne.n	8002030 <cliMemoryDump+0x110>
    {
      cliPrintf ("  |");
 8001fb8:	4828      	ldr	r0, [pc, #160]	@ (800205c <cliMemoryDump+0x13c>)
 8001fba:	f7ff fe21 	bl	8001c00 <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	623b      	str	r3, [r7, #32]
 8001fc2:	e02c      	b.n	800201e <cliMemoryDump+0xfe>
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 8001fca:	2300      	movs	r3, #0
 8001fcc:	61fb      	str	r3, [r7, #28]
 8001fce:	e01d      	b.n	800200c <cliMemoryDump+0xec>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 8001fd0:	f107 020c 	add.w	r2, r7, #12
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	2b1f      	cmp	r3, #31
 8001fdc:	d910      	bls.n	8002000 <cliMemoryDump+0xe0>
 8001fde:	f107 020c 	add.w	r2, r7, #12
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b7e      	cmp	r3, #126	@ 0x7e
 8001fea:	d809      	bhi.n	8002000 <cliMemoryDump+0xe0>
          {
            cliPrintf("%c", asc[i]);
 8001fec:	f107 020c 	add.w	r2, r7, #12
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4819      	ldr	r0, [pc, #100]	@ (8002060 <cliMemoryDump+0x140>)
 8001ffa:	f7ff fe01 	bl	8001c00 <cliPrintf>
 8001ffe:	e002      	b.n	8002006 <cliMemoryDump+0xe6>
          }
          else
          {
            cliPrintf(".");
 8002000:	4818      	ldr	r0, [pc, #96]	@ (8002064 <cliMemoryDump+0x144>)
 8002002:	f7ff fdfd 	bl	8001c00 <cliPrintf>
        for (i=0;i<4;i++)
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	3301      	adds	r3, #1
 800200a:	61fb      	str	r3, [r7, #28]
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	2b03      	cmp	r3, #3
 8002010:	ddde      	ble.n	8001fd0 <cliMemoryDump+0xb0>
          }
        }
        ascptr+=1;
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	3304      	adds	r3, #4
 8002016:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 8002018:	6a3b      	ldr	r3, [r7, #32]
 800201a:	3301      	adds	r3, #1
 800201c:	623b      	str	r3, [r7, #32]
 800201e:	6a3b      	ldr	r3, [r7, #32]
 8002020:	2b03      	cmp	r3, #3
 8002022:	ddcf      	ble.n	8001fc4 <cliMemoryDump+0xa4>
      }
      cliPrintf("|\n   ");
 8002024:	4810      	ldr	r0, [pc, #64]	@ (8002068 <cliMemoryDump+0x148>)
 8002026:	f7ff fdeb 	bl	8001c00 <cliPrintf>
      delay(1);
 800202a:	2001      	movs	r0, #1
 800202c:	f000 f928 	bl	8002280 <delay>
    }
    addr++;
 8002030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002032:	3304      	adds	r3, #4
 8002034:	627b      	str	r3, [r7, #36]	@ 0x24
  for (idx = 0; idx<size; idx++)
 8002036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002038:	3301      	adds	r3, #1
 800203a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800203c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800203e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002040:	429a      	cmp	r2, r3
 8002042:	db9f      	blt.n	8001f84 <cliMemoryDump+0x64>
  }
}
 8002044:	3730      	adds	r7, #48	@ 0x30
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	0801087c 	.word	0x0801087c
 8002050:	08010890 	.word	0x08010890
 8002054:	08010898 	.word	0x08010898
 8002058:	080108a4 	.word	0x080108a4
 800205c:	080108ac 	.word	0x080108ac
 8002060:	080108b0 	.word	0x080108b0
 8002064:	080108b4 	.word	0x080108b4
 8002068:	080108b8 	.word	0x080108b8

0800206c <cliMoveUp>:
    cliPrintf("\033[?25h");
  }
}

void cliMoveUp(uint8_t y)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	71fb      	strb	r3, [r7, #7]
  cliPrintf("\x1B[%dA", y);
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	4619      	mov	r1, r3
 800207a:	4803      	ldr	r0, [pc, #12]	@ (8002088 <cliMoveUp+0x1c>)
 800207c:	f7ff fdc0 	bl	8001c00 <cliPrintf>
}
 8002080:	bf00      	nop
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	080108d0 	.word	0x080108d0

0800208c <cliMoveDown>:

void cliMoveDown(uint8_t y)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	71fb      	strb	r3, [r7, #7]
  cliPrintf("\x1B[%dB", y);
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	4619      	mov	r1, r3
 800209a:	4803      	ldr	r0, [pc, #12]	@ (80020a8 <cliMoveDown+0x1c>)
 800209c:	f7ff fdb0 	bl	8001c00 <cliPrintf>
}
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	080108d8 	.word	0x080108d8

080020ac <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b087      	sub	sp, #28
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80020b8:	2301      	movs	r3, #1
 80020ba:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2200      	movs	r2, #0
 80020c6:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	609a      	str	r2, [r3, #8]
  p_node->size  = 1;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2201      	movs	r2, #1
 80020d2:	60da      	str	r2, [r3, #12]
  p_node->p_buf = p_buf;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	68ba      	ldr	r2, [r7, #8]
 80020d8:	611a      	str	r2, [r3, #16]

  return ret;
 80020da:	7dfb      	ldrb	r3, [r7, #23]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	371c      	adds	r7, #28
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <qbufferRead>:

  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b089      	sub	sp, #36	@ 0x24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80020f4:	2301      	movs	r3, #1
 80020f6:	77fb      	strb	r3, [r7, #31]


  for (int i=0; i<(int)length; i++)
 80020f8:	2300      	movs	r3, #0
 80020fa:	61bb      	str	r3, [r7, #24]
 80020fc:	e042      	b.n	8002184 <qbufferRead+0x9c>
  {
    if (p_node->p_buf != NULL && p_data != NULL)
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d025      	beq.n	8002152 <qbufferRead+0x6a>
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d022      	beq.n	8002152 <qbufferRead+0x6a>
    {
      uint8_t *p_buf;

      p_buf = &p_node->p_buf[p_node->out*p_node->size];
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	691a      	ldr	r2, [r3, #16]
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	68f9      	ldr	r1, [r7, #12]
 8002116:	68c9      	ldr	r1, [r1, #12]
 8002118:	fb01 f303 	mul.w	r3, r1, r3
 800211c:	4413      	add	r3, r2
 800211e:	613b      	str	r3, [r7, #16]
      for (int j=0; j<(int)p_node->size; j++)
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]
 8002124:	e00a      	b.n	800213c <qbufferRead+0x54>
      {
        p_data[j] = p_buf[j];
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	441a      	add	r2, r3
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	68b9      	ldr	r1, [r7, #8]
 8002130:	440b      	add	r3, r1
 8002132:	7812      	ldrb	r2, [r2, #0]
 8002134:	701a      	strb	r2, [r3, #0]
      for (int j=0; j<(int)p_node->size; j++)
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	3301      	adds	r3, #1
 800213a:	617b      	str	r3, [r7, #20]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	461a      	mov	r2, r3
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	4293      	cmp	r3, r2
 8002146:	dbee      	blt.n	8002126 <qbufferRead+0x3e>
      }

      p_data += p_node->size;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	68ba      	ldr	r2, [r7, #8]
 800214e:	4413      	add	r3, r2
 8002150:	60bb      	str	r3, [r7, #8]
    }

    if (p_node->out != p_node->in)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	429a      	cmp	r2, r3
 800215c:	d00c      	beq.n	8002178 <qbufferRead+0x90>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	3301      	adds	r3, #1
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	6892      	ldr	r2, [r2, #8]
 8002168:	fbb3 f1f2 	udiv	r1, r3, r2
 800216c:	fb01 f202 	mul.w	r2, r1, r2
 8002170:	1a9a      	subs	r2, r3, r2
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	605a      	str	r2, [r3, #4]
 8002176:	e002      	b.n	800217e <qbufferRead+0x96>
    }
    else
    {
      ret = false;
 8002178:	2300      	movs	r3, #0
 800217a:	77fb      	strb	r3, [r7, #31]
      break;
 800217c:	e006      	b.n	800218c <qbufferRead+0xa4>
  for (int i=0; i<(int)length; i++)
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	3301      	adds	r3, #1
 8002182:	61bb      	str	r3, [r7, #24]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	429a      	cmp	r2, r3
 800218a:	dbb8      	blt.n	80020fe <qbufferRead+0x16>
    }
  }

  return ret;
 800218c:	7ffb      	ldrb	r3, [r7, #31]
}
 800218e:	4618      	mov	r0, r3
 8002190:	3724      	adds	r7, #36	@ 0x24
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr

0800219a <qbufferAvailable>:
  return &p_node->p_buf[p_node->out*p_node->size];
}


uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 800219a:	b480      	push	{r7}
 800219c:	b085      	sub	sp, #20
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
  uint32_t ret;


  ret = (p_node->len + p_node->in - p_node->out) % p_node->len;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	689a      	ldr	r2, [r3, #8]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	441a      	add	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	6892      	ldr	r2, [r2, #8]
 80021b6:	fbb3 f1f2 	udiv	r1, r3, r2
 80021ba:	fb01 f202 	mul.w	r2, r1, r2
 80021be:	1a9b      	subs	r3, r3, r2
 80021c0:	60fb      	str	r3, [r7, #12]

  return ret;
 80021c2:	68fb      	ldr	r3, [r7, #12]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3714      	adds	r7, #20
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <hwInit>:
 */

#include "hw.h"

bool hwInit(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
  //   
  cliInit();
 80021d6:	f7fe ffb3 	bl	8001140 <cliInit>
  logInit();
 80021da:	f001 fe53 	bl	8003e84 <logInit>
  ledInit();
 80021de:	f001 fdff 	bl	8003de0 <ledInit>
  i2cInit();
 80021e2:	f000 fec5 	bl	8002f70 <i2cInit>
  uartInit();
 80021e6:	f002 f94f 	bl	8004488 <uartInit>
  gpioInit();
 80021ea:	f000 fcb3 	bl	8002b54 <gpioInit>
  buttonInit();
 80021ee:	f000 f8ad 	bl	800234c <buttonInit>

  // pwmInit();
  // motorInit();
  // encoderInit();

  for (int i=0; i<HW_UART_MAX_CH; i++)
 80021f2:	2300      	movs	r3, #0
 80021f4:	607b      	str	r3, [r7, #4]
 80021f6:	e009      	b.n	800220c <hwInit+0x3c>
  {
   uartOpen(i, 115200);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8002200:	4618      	mov	r0, r3
 8002202:	f002 f98f 	bl	8004524 <uartOpen>
  for (int i=0; i<HW_UART_MAX_CH; i++)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3301      	adds	r3, #1
 800220a:	607b      	str	r3, [r7, #4]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2b01      	cmp	r3, #1
 8002210:	ddf2      	ble.n	80021f8 <hwInit+0x28>
  }

  logOpen(HW_UART_CH_DEBUG, 115200);
 8002212:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8002216:	2000      	movs	r0, #0
 8002218:	f001 fe84 	bl	8003f24 <logOpen>
  logPrintf("\r\n[ Firmware Begin... ]\r\n");
 800221c:	4810      	ldr	r0, [pc, #64]	@ (8002260 <hwInit+0x90>)
 800221e:	f001 ff03 	bl	8004028 <logPrintf>
  logPrintf("Booting..Name \t\t: %s\r\n", _DEF_BOARD_NAME);
 8002222:	4910      	ldr	r1, [pc, #64]	@ (8002264 <hwInit+0x94>)
 8002224:	4810      	ldr	r0, [pc, #64]	@ (8002268 <hwInit+0x98>)
 8002226:	f001 feff 	bl	8004028 <logPrintf>
  logPrintf("Booting..Ver  \t\t: %s\r\n", _DEF_FIRMWATRE_VERSION);
 800222a:	4910      	ldr	r1, [pc, #64]	@ (800226c <hwInit+0x9c>)
 800222c:	4810      	ldr	r0, [pc, #64]	@ (8002270 <hwInit+0xa0>)
 800222e:	f001 fefb 	bl	8004028 <logPrintf>
  logPrintf("Booting..Clock\t\t: %d Mhz\r\n",
            (int)HAL_RCC_GetSysClockFreq()/1000000);
 8002232:	f007 f873 	bl	800931c <HAL_RCC_GetSysClockFreq>
 8002236:	4603      	mov	r3, r0
  logPrintf("Booting..Clock\t\t: %d Mhz\r\n",
 8002238:	4a0e      	ldr	r2, [pc, #56]	@ (8002274 <hwInit+0xa4>)
 800223a:	fb82 1203 	smull	r1, r2, r2, r3
 800223e:	1492      	asrs	r2, r2, #18
 8002240:	17db      	asrs	r3, r3, #31
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	4619      	mov	r1, r3
 8002246:	480c      	ldr	r0, [pc, #48]	@ (8002278 <hwInit+0xa8>)
 8002248:	f001 feee 	bl	8004028 <logPrintf>
  logPrintf("\n");
 800224c:	480b      	ldr	r0, [pc, #44]	@ (800227c <hwInit+0xac>)
 800224e:	f001 feeb 	bl	8004028 <logPrintf>

  imuInit();
 8002252:	f001 fa3d 	bl	80036d0 <imuInit>
  // ps2Init();

  return true;
 8002256:	2301      	movs	r3, #1
}
 8002258:	4618      	mov	r0, r3
 800225a:	3708      	adds	r7, #8
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	080108e8 	.word	0x080108e8
 8002264:	08010904 	.word	0x08010904
 8002268:	08010918 	.word	0x08010918
 800226c:	08010930 	.word	0x08010930
 8002270:	0801093c 	.word	0x0801093c
 8002274:	431bde83 	.word	0x431bde83
 8002278:	08010954 	.word	0x08010954
 800227c:	08010970 	.word	0x08010970

08002280 <delay>:
{
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}

void delay(uint32_t ms)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f004 fdb5 	bl	8006df8 <HAL_Delay>
}
 800228e:	bf00      	nop
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <delayUs>:

void delayUs(uint32_t us) 
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b084      	sub	sp, #16
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
    uint32_t startTick = micros();
 800229e:	f000 f817 	bl	80022d0 <micros>
 80022a2:	60f8      	str	r0, [r7, #12]
    while ((micros() - startTick) < us);
 80022a4:	bf00      	nop
 80022a6:	f000 f813 	bl	80022d0 <micros>
 80022aa:	4602      	mov	r2, r0
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d8f7      	bhi.n	80022a6 <delayUs+0x10>
}
 80022b6:	bf00      	nop
 80022b8:	bf00      	nop
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <millis>:

uint32_t millis(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80022c4:	f004 fd8c 	bl	8006de0 <HAL_GetTick>
 80022c8:	4603      	mov	r3, r0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	bd80      	pop	{r7, pc}
	...

080022d0 <micros>:

uint32_t micros(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af00      	add	r7, sp, #0
  uint32_t       m0  = millis();
 80022d6:	f7ff fff3 	bl	80022c0 <millis>
 80022da:	6178      	str	r0, [r7, #20]
  __IO uint32_t  u0  = SysTick->VAL;
 80022dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002348 <micros+0x78>)
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	60bb      	str	r3, [r7, #8]
  uint32_t       m1  = millis();
 80022e2:	f7ff ffed 	bl	80022c0 <millis>
 80022e6:	6138      	str	r0, [r7, #16]
  __IO uint32_t  u1  = SysTick->VAL;
 80022e8:	4b17      	ldr	r3, [pc, #92]	@ (8002348 <micros+0x78>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	607b      	str	r3, [r7, #4]
  const uint32_t tms = SysTick->LOAD + 1;
 80022ee:	4b16      	ldr	r3, [pc, #88]	@ (8002348 <micros+0x78>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	3301      	adds	r3, #1
 80022f4:	60fb      	str	r3, [r7, #12]

  if (m1 != m0)
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d010      	beq.n	8002320 <micros+0x50>
  {
    return (m1 * 1000 + ((tms - u1) * 1000) / tms);
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002304:	fb03 f202 	mul.w	r2, r3, r2
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	68f9      	ldr	r1, [r7, #12]
 800230c:	1acb      	subs	r3, r1, r3
 800230e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002312:	fb03 f101 	mul.w	r1, r3, r1
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	fbb1 f3f3 	udiv	r3, r1, r3
 800231c:	4413      	add	r3, r2
 800231e:	e00f      	b.n	8002340 <micros+0x70>
  }
  else
  {
    return (m0 * 1000 + ((tms - u0) * 1000) / tms);
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002326:	fb03 f202 	mul.w	r2, r3, r2
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	68f9      	ldr	r1, [r7, #12]
 800232e:	1acb      	subs	r3, r1, r3
 8002330:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002334:	fb03 f101 	mul.w	r1, r3, r1
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	fbb1 f3f3 	udiv	r3, r1, r3
 800233e:	4413      	add	r3, r2
  }
}
 8002340:	4618      	mov	r0, r3
 8002342:	3718      	adds	r7, #24
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	e000e010 	.word	0xe000e010

0800234c <buttonInit>:
static uint8_t event_level = 5;
static button_event_t *event_tbl[BUTTON_EVENT_MAX];


bool buttonInit(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b086      	sub	sp, #24
 8002350:	af02      	add	r7, sp, #8
  bool ret = true;
 8002352:	2301      	movs	r3, #1
 8002354:	71fb      	strb	r3, [r7, #7]

  for (int i=0; i<BUTTON_MAX_CH; i++)
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	e052      	b.n	8002402 <buttonInit+0xb6>
  {
    button_tbl[i].pressed_cnt    = 0;
 800235c:	4a43      	ldr	r2, [pc, #268]	@ (800246c <buttonInit+0x120>)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	212c      	movs	r1, #44	@ 0x2c
 8002362:	fb01 f303 	mul.w	r3, r1, r3
 8002366:	4413      	add	r3, r2
 8002368:	3302      	adds	r3, #2
 800236a:	2200      	movs	r2, #0
 800236c:	801a      	strh	r2, [r3, #0]
    button_tbl[i].pressed        = 0;
 800236e:	4a3f      	ldr	r2, [pc, #252]	@ (800246c <buttonInit+0x120>)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	212c      	movs	r1, #44	@ 0x2c
 8002374:	fb01 f303 	mul.w	r3, r1, r3
 8002378:	4413      	add	r3, r2
 800237a:	2200      	movs	r2, #0
 800237c:	701a      	strb	r2, [r3, #0]
    button_tbl[i].released       = 0;
 800237e:	4a3b      	ldr	r2, [pc, #236]	@ (800246c <buttonInit+0x120>)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	212c      	movs	r1, #44	@ 0x2c
 8002384:	fb01 f303 	mul.w	r3, r1, r3
 8002388:	4413      	add	r3, r2
 800238a:	330c      	adds	r3, #12
 800238c:	2200      	movs	r2, #0
 800238e:	701a      	strb	r2, [r3, #0]
    button_tbl[i].released_event = 0;
 8002390:	4a36      	ldr	r2, [pc, #216]	@ (800246c <buttonInit+0x120>)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	212c      	movs	r1, #44	@ 0x2c
 8002396:	fb01 f303 	mul.w	r3, r1, r3
 800239a:	4413      	add	r3, r2
 800239c:	330d      	adds	r3, #13
 800239e:	2200      	movs	r2, #0
 80023a0:	701a      	strb	r2, [r3, #0]

    button_tbl[i].repeat_cnt         = 0;
 80023a2:	4a32      	ldr	r2, [pc, #200]	@ (800246c <buttonInit+0x120>)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	212c      	movs	r1, #44	@ 0x2c
 80023a8:	fb01 f303 	mul.w	r3, r1, r3
 80023ac:	4413      	add	r3, r2
 80023ae:	331c      	adds	r3, #28
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
    button_tbl[i].repeat_time_detect = 60;
 80023b4:	4a2d      	ldr	r2, [pc, #180]	@ (800246c <buttonInit+0x120>)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	212c      	movs	r1, #44	@ 0x2c
 80023ba:	fb01 f303 	mul.w	r3, r1, r3
 80023be:	4413      	add	r3, r2
 80023c0:	3320      	adds	r3, #32
 80023c2:	223c      	movs	r2, #60	@ 0x3c
 80023c4:	601a      	str	r2, [r3, #0]
    button_tbl[i].repeat_time_delay  = 250;
 80023c6:	4a29      	ldr	r2, [pc, #164]	@ (800246c <buttonInit+0x120>)
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	212c      	movs	r1, #44	@ 0x2c
 80023cc:	fb01 f303 	mul.w	r3, r1, r3
 80023d0:	4413      	add	r3, r2
 80023d2:	3324      	adds	r3, #36	@ 0x24
 80023d4:	22fa      	movs	r2, #250	@ 0xfa
 80023d6:	601a      	str	r2, [r3, #0]
    button_tbl[i].repeat_time        = 200;
 80023d8:	4a24      	ldr	r2, [pc, #144]	@ (800246c <buttonInit+0x120>)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	212c      	movs	r1, #44	@ 0x2c
 80023de:	fb01 f303 	mul.w	r3, r1, r3
 80023e2:	4413      	add	r3, r2
 80023e4:	3328      	adds	r3, #40	@ 0x28
 80023e6:	22c8      	movs	r2, #200	@ 0xc8
 80023e8:	601a      	str	r2, [r3, #0]

    button_tbl[i].repeat_update = false;
 80023ea:	4a20      	ldr	r2, [pc, #128]	@ (800246c <buttonInit+0x120>)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	212c      	movs	r1, #44	@ 0x2c
 80023f0:	fb01 f303 	mul.w	r3, r1, r3
 80023f4:	4413      	add	r3, r2
 80023f6:	3318      	adds	r3, #24
 80023f8:	2200      	movs	r2, #0
 80023fa:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<BUTTON_MAX_CH; i++)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	3301      	adds	r3, #1
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2b00      	cmp	r3, #0
 8002406:	dda9      	ble.n	800235c <buttonInit+0x10>
  }

  for (int i=0; i<BUTTON_EVENT_MAX; i++)
 8002408:	2300      	movs	r3, #0
 800240a:	60bb      	str	r3, [r7, #8]
 800240c:	e007      	b.n	800241e <buttonInit+0xd2>
  {
    event_tbl[i] = NULL;
 800240e:	4a18      	ldr	r2, [pc, #96]	@ (8002470 <buttonInit+0x124>)
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	2100      	movs	r1, #0
 8002414:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (int i=0; i<BUTTON_EVENT_MAX; i++)
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	3301      	adds	r3, #1
 800241c:	60bb      	str	r3, [r7, #8]
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	2b07      	cmp	r3, #7
 8002422:	ddf4      	ble.n	800240e <buttonInit+0xc2>
  }

  swtimer_handle_t timer_ch;
  timer_ch = swtimerGetHandle();
 8002424:	f002 f810 	bl	8004448 <swtimerGetHandle>
 8002428:	4603      	mov	r3, r0
 800242a:	80bb      	strh	r3, [r7, #4]
  if (timer_ch >= 0)
 800242c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002430:	2b00      	cmp	r3, #0
 8002432:	db0e      	blt.n	8002452 <buttonInit+0x106>
  {
    swtimerSet(timer_ch, 10, LOOP_TIME, buttonISR, NULL);
 8002434:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8002438:	2300      	movs	r3, #0
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	4b0d      	ldr	r3, [pc, #52]	@ (8002474 <buttonInit+0x128>)
 800243e:	2202      	movs	r2, #2
 8002440:	210a      	movs	r1, #10
 8002442:	f001 ff83 	bl	800434c <swtimerSet>
    swtimerStart(timer_ch);
 8002446:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800244a:	4618      	mov	r0, r3
 800244c:	f001 ffcc 	bl	80043e8 <swtimerStart>
 8002450:	e002      	b.n	8002458 <buttonInit+0x10c>
  }
  else
  {
    logPrintf("[NG] buttonInit()\n     swtimerGetHandle()\n");
 8002452:	4809      	ldr	r0, [pc, #36]	@ (8002478 <buttonInit+0x12c>)
 8002454:	f001 fde8 	bl	8004028 <logPrintf>
  }

#ifdef _USE_HW_CLI
  cliAdd("button", cliButton);
 8002458:	4908      	ldr	r1, [pc, #32]	@ (800247c <buttonInit+0x130>)
 800245a:	4809      	ldr	r0, [pc, #36]	@ (8002480 <buttonInit+0x134>)
 800245c:	f7ff fce0 	bl	8001e20 <cliAdd>
#endif

  return ret;
 8002460:	79fb      	ldrb	r3, [r7, #7]
}
 8002462:	4618      	mov	r0, r3
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	20001138 	.word	0x20001138
 8002470:	20001168 	.word	0x20001168
 8002474:	08002485 	.word	0x08002485
 8002478:	08010978 	.word	0x08010978
 800247c:	080028a9 	.word	0x080028a9
 8002480:	080109a4 	.word	0x080109a4

08002484 <buttonISR>:
  }
  return ret;
}

void buttonISR(void *arg)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b088      	sub	sp, #32
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  uint32_t repeat_time;

  for (int i=0; i<BUTTON_MAX_CH; i++)
 800248c:	2300      	movs	r3, #0
 800248e:	61bb      	str	r3, [r7, #24]
 8002490:	e18c      	b.n	80027ac <buttonISR+0x328>
  {
    if (buttonGetPin(i) == true)
 8002492:	69bb      	ldr	r3, [r7, #24]
 8002494:	b2db      	uxtb	r3, r3
 8002496:	4618      	mov	r0, r3
 8002498:	f000 f996 	bl	80027c8 <buttonGetPin>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f000 8103 	beq.w	80026aa <buttonISR+0x226>
    {
      if (button_tbl[i].pressed == false)
 80024a4:	4a9d      	ldr	r2, [pc, #628]	@ (800271c <buttonISR+0x298>)
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	212c      	movs	r1, #44	@ 0x2c
 80024aa:	fb01 f303 	mul.w	r3, r1, r3
 80024ae:	4413      	add	r3, r2
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	f083 0301 	eor.w	r3, r3, #1
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d03b      	beq.n	8002534 <buttonISR+0xb0>
      {
        button_tbl[i].pressed_event = true;
 80024bc:	4a97      	ldr	r2, [pc, #604]	@ (800271c <buttonISR+0x298>)
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	212c      	movs	r1, #44	@ 0x2c
 80024c2:	fb01 f303 	mul.w	r3, r1, r3
 80024c6:	4413      	add	r3, r2
 80024c8:	3301      	adds	r3, #1
 80024ca:	2201      	movs	r2, #1
 80024cc:	701a      	strb	r2, [r3, #0]
        button_tbl[i].pressed_start_time = millis();
 80024ce:	f7ff fef7 	bl	80022c0 <millis>
 80024d2:	4602      	mov	r2, r0
 80024d4:	4991      	ldr	r1, [pc, #580]	@ (800271c <buttonISR+0x298>)
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	202c      	movs	r0, #44	@ 0x2c
 80024da:	fb00 f303 	mul.w	r3, r0, r3
 80024de:	440b      	add	r3, r1
 80024e0:	3304      	adds	r3, #4
 80024e2:	601a      	str	r2, [r3, #0]

        for (int e_i=0; e_i<event_cnt; e_i++)
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]
 80024e8:	e01e      	b.n	8002528 <buttonISR+0xa4>
        {
          if (event_tbl[e_i]->level <= event_level)
 80024ea:	4a8d      	ldr	r2, [pc, #564]	@ (8002720 <buttonISR+0x29c>)
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024f2:	785a      	ldrb	r2, [r3, #1]
 80024f4:	4b8b      	ldr	r3, [pc, #556]	@ (8002724 <buttonISR+0x2a0>)
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d809      	bhi.n	8002510 <buttonISR+0x8c>
            event_tbl[e_i]->pressed_event[i] = true;
 80024fc:	4a88      	ldr	r2, [pc, #544]	@ (8002720 <buttonISR+0x29c>)
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	4413      	add	r3, r2
 8002508:	3303      	adds	r3, #3
 800250a:	2201      	movs	r2, #1
 800250c:	701a      	strb	r2, [r3, #0]
 800250e:	e008      	b.n	8002522 <buttonISR+0x9e>
          else
            event_tbl[e_i]->pressed_event[i] = false;
 8002510:	4a83      	ldr	r2, [pc, #524]	@ (8002720 <buttonISR+0x29c>)
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	4413      	add	r3, r2
 800251c:	3303      	adds	r3, #3
 800251e:	2200      	movs	r2, #0
 8002520:	701a      	strb	r2, [r3, #0]
        for (int e_i=0; e_i<event_cnt; e_i++)
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	3301      	adds	r3, #1
 8002526:	617b      	str	r3, [r7, #20]
 8002528:	4b7f      	ldr	r3, [pc, #508]	@ (8002728 <buttonISR+0x2a4>)
 800252a:	881b      	ldrh	r3, [r3, #0]
 800252c:	461a      	mov	r2, r3
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	4293      	cmp	r3, r2
 8002532:	dbda      	blt.n	80024ea <buttonISR+0x66>
        }
      }

      button_tbl[i].pressed = true;
 8002534:	4a79      	ldr	r2, [pc, #484]	@ (800271c <buttonISR+0x298>)
 8002536:	69bb      	ldr	r3, [r7, #24]
 8002538:	212c      	movs	r1, #44	@ 0x2c
 800253a:	fb01 f303 	mul.w	r3, r1, r3
 800253e:	4413      	add	r3, r2
 8002540:	2201      	movs	r2, #1
 8002542:	701a      	strb	r2, [r3, #0]
      button_tbl[i].pressed_cnt++;
 8002544:	4a75      	ldr	r2, [pc, #468]	@ (800271c <buttonISR+0x298>)
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	212c      	movs	r1, #44	@ 0x2c
 800254a:	fb01 f303 	mul.w	r3, r1, r3
 800254e:	4413      	add	r3, r2
 8002550:	3302      	adds	r3, #2
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	3301      	adds	r3, #1
 8002556:	b298      	uxth	r0, r3
 8002558:	4a70      	ldr	r2, [pc, #448]	@ (800271c <buttonISR+0x298>)
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	212c      	movs	r1, #44	@ 0x2c
 800255e:	fb01 f303 	mul.w	r3, r1, r3
 8002562:	4413      	add	r3, r2
 8002564:	3302      	adds	r3, #2
 8002566:	4602      	mov	r2, r0
 8002568:	801a      	strh	r2, [r3, #0]

      if (button_tbl[i].repeat_cnt == 0)
 800256a:	4a6c      	ldr	r2, [pc, #432]	@ (800271c <buttonISR+0x298>)
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	212c      	movs	r1, #44	@ 0x2c
 8002570:	fb01 f303 	mul.w	r3, r1, r3
 8002574:	4413      	add	r3, r2
 8002576:	331c      	adds	r3, #28
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d109      	bne.n	8002592 <buttonISR+0x10e>
      {
        repeat_time = button_tbl[i].repeat_time_detect;
 800257e:	4a67      	ldr	r2, [pc, #412]	@ (800271c <buttonISR+0x298>)
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	212c      	movs	r1, #44	@ 0x2c
 8002584:	fb01 f303 	mul.w	r3, r1, r3
 8002588:	4413      	add	r3, r2
 800258a:	3320      	adds	r3, #32
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	61fb      	str	r3, [r7, #28]
 8002590:	e01c      	b.n	80025cc <buttonISR+0x148>
      }
      else if (button_tbl[i].repeat_cnt == 1)
 8002592:	4a62      	ldr	r2, [pc, #392]	@ (800271c <buttonISR+0x298>)
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	212c      	movs	r1, #44	@ 0x2c
 8002598:	fb01 f303 	mul.w	r3, r1, r3
 800259c:	4413      	add	r3, r2
 800259e:	331c      	adds	r3, #28
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d109      	bne.n	80025ba <buttonISR+0x136>
      {
        repeat_time = button_tbl[i].repeat_time_delay;
 80025a6:	4a5d      	ldr	r2, [pc, #372]	@ (800271c <buttonISR+0x298>)
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	212c      	movs	r1, #44	@ 0x2c
 80025ac:	fb01 f303 	mul.w	r3, r1, r3
 80025b0:	4413      	add	r3, r2
 80025b2:	3324      	adds	r3, #36	@ 0x24
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	61fb      	str	r3, [r7, #28]
 80025b8:	e008      	b.n	80025cc <buttonISR+0x148>
      }
      else
      {
        repeat_time = button_tbl[i].repeat_time;
 80025ba:	4a58      	ldr	r2, [pc, #352]	@ (800271c <buttonISR+0x298>)
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	212c      	movs	r1, #44	@ 0x2c
 80025c0:	fb01 f303 	mul.w	r3, r1, r3
 80025c4:	4413      	add	r3, r2
 80025c6:	3328      	adds	r3, #40	@ 0x28
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	61fb      	str	r3, [r7, #28]
      }
      if (button_tbl[i].pressed_cnt >= repeat_time)
 80025cc:	4a53      	ldr	r2, [pc, #332]	@ (800271c <buttonISR+0x298>)
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	212c      	movs	r1, #44	@ 0x2c
 80025d2:	fb01 f303 	mul.w	r3, r1, r3
 80025d6:	4413      	add	r3, r2
 80025d8:	3302      	adds	r3, #2
 80025da:	881b      	ldrh	r3, [r3, #0]
 80025dc:	461a      	mov	r2, r3
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d84d      	bhi.n	8002680 <buttonISR+0x1fc>
      {
        button_tbl[i].pressed_cnt = 0;
 80025e4:	4a4d      	ldr	r2, [pc, #308]	@ (800271c <buttonISR+0x298>)
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	212c      	movs	r1, #44	@ 0x2c
 80025ea:	fb01 f303 	mul.w	r3, r1, r3
 80025ee:	4413      	add	r3, r2
 80025f0:	3302      	adds	r3, #2
 80025f2:	2200      	movs	r2, #0
 80025f4:	801a      	strh	r2, [r3, #0]
        button_tbl[i].repeat_cnt++;
 80025f6:	4a49      	ldr	r2, [pc, #292]	@ (800271c <buttonISR+0x298>)
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	212c      	movs	r1, #44	@ 0x2c
 80025fc:	fb01 f303 	mul.w	r3, r1, r3
 8002600:	4413      	add	r3, r2
 8002602:	331c      	adds	r3, #28
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	1c5a      	adds	r2, r3, #1
 8002608:	4944      	ldr	r1, [pc, #272]	@ (800271c <buttonISR+0x298>)
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	202c      	movs	r0, #44	@ 0x2c
 800260e:	fb00 f303 	mul.w	r3, r0, r3
 8002612:	440b      	add	r3, r1
 8002614:	331c      	adds	r3, #28
 8002616:	601a      	str	r2, [r3, #0]
        button_tbl[i].repeat_update = true;
 8002618:	4a40      	ldr	r2, [pc, #256]	@ (800271c <buttonISR+0x298>)
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	212c      	movs	r1, #44	@ 0x2c
 800261e:	fb01 f303 	mul.w	r3, r1, r3
 8002622:	4413      	add	r3, r2
 8002624:	3318      	adds	r3, #24
 8002626:	2201      	movs	r2, #1
 8002628:	701a      	strb	r2, [r3, #0]

        for (int e_i=0; e_i<BUTTON_EVENT_MAX; e_i++)
 800262a:	2300      	movs	r3, #0
 800262c:	613b      	str	r3, [r7, #16]
 800262e:	e024      	b.n	800267a <buttonISR+0x1f6>
        {
          if (event_tbl[e_i] != NULL)
 8002630:	4a3b      	ldr	r2, [pc, #236]	@ (8002720 <buttonISR+0x29c>)
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d01b      	beq.n	8002674 <buttonISR+0x1f0>
          {
            if (event_tbl[e_i]->level <= event_level)
 800263c:	4a38      	ldr	r2, [pc, #224]	@ (8002720 <buttonISR+0x29c>)
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002644:	785a      	ldrb	r2, [r3, #1]
 8002646:	4b37      	ldr	r3, [pc, #220]	@ (8002724 <buttonISR+0x2a0>)
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	429a      	cmp	r2, r3
 800264c:	d809      	bhi.n	8002662 <buttonISR+0x1de>
              event_tbl[e_i]->repeat_event[i] = true;
 800264e:	4a34      	ldr	r2, [pc, #208]	@ (8002720 <buttonISR+0x29c>)
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	4413      	add	r3, r2
 800265a:	3305      	adds	r3, #5
 800265c:	2201      	movs	r2, #1
 800265e:	701a      	strb	r2, [r3, #0]
 8002660:	e008      	b.n	8002674 <buttonISR+0x1f0>
            else
              event_tbl[e_i]->repeat_event[i] = false;
 8002662:	4a2f      	ldr	r2, [pc, #188]	@ (8002720 <buttonISR+0x29c>)
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	4413      	add	r3, r2
 800266e:	3305      	adds	r3, #5
 8002670:	2200      	movs	r2, #0
 8002672:	701a      	strb	r2, [r3, #0]
        for (int e_i=0; e_i<BUTTON_EVENT_MAX; e_i++)
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	3301      	adds	r3, #1
 8002678:	613b      	str	r3, [r7, #16]
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	2b07      	cmp	r3, #7
 800267e:	ddd7      	ble.n	8002630 <buttonISR+0x1ac>
          }
        }
      }

      button_tbl[i].pressed_end_time = millis();
 8002680:	f7ff fe1e 	bl	80022c0 <millis>
 8002684:	4602      	mov	r2, r0
 8002686:	4925      	ldr	r1, [pc, #148]	@ (800271c <buttonISR+0x298>)
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	202c      	movs	r0, #44	@ 0x2c
 800268c:	fb00 f303 	mul.w	r3, r0, r3
 8002690:	440b      	add	r3, r1
 8002692:	3308      	adds	r3, #8
 8002694:	601a      	str	r2, [r3, #0]

      button_tbl[i].released = false;
 8002696:	4a21      	ldr	r2, [pc, #132]	@ (800271c <buttonISR+0x298>)
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	212c      	movs	r1, #44	@ 0x2c
 800269c:	fb01 f303 	mul.w	r3, r1, r3
 80026a0:	4413      	add	r3, r2
 80026a2:	330c      	adds	r3, #12
 80026a4:	2200      	movs	r2, #0
 80026a6:	701a      	strb	r2, [r3, #0]
 80026a8:	e07d      	b.n	80027a6 <buttonISR+0x322>
    }
    else
    {
      if (button_tbl[i].pressed == true)
 80026aa:	4a1c      	ldr	r2, [pc, #112]	@ (800271c <buttonISR+0x298>)
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	212c      	movs	r1, #44	@ 0x2c
 80026b0:	fb01 f303 	mul.w	r3, r1, r3
 80026b4:	4413      	add	r3, r2
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d046      	beq.n	800274a <buttonISR+0x2c6>
      {
        button_tbl[i].released_event = true;
 80026bc:	4a17      	ldr	r2, [pc, #92]	@ (800271c <buttonISR+0x298>)
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	212c      	movs	r1, #44	@ 0x2c
 80026c2:	fb01 f303 	mul.w	r3, r1, r3
 80026c6:	4413      	add	r3, r2
 80026c8:	330d      	adds	r3, #13
 80026ca:	2201      	movs	r2, #1
 80026cc:	701a      	strb	r2, [r3, #0]
        button_tbl[i].released_start_time = millis();
 80026ce:	f7ff fdf7 	bl	80022c0 <millis>
 80026d2:	4602      	mov	r2, r0
 80026d4:	4911      	ldr	r1, [pc, #68]	@ (800271c <buttonISR+0x298>)
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	202c      	movs	r0, #44	@ 0x2c
 80026da:	fb00 f303 	mul.w	r3, r0, r3
 80026de:	440b      	add	r3, r1
 80026e0:	3310      	adds	r3, #16
 80026e2:	601a      	str	r2, [r3, #0]

        for (int e_i=0; e_i<BUTTON_EVENT_MAX; e_i++)
 80026e4:	2300      	movs	r3, #0
 80026e6:	60fb      	str	r3, [r7, #12]
 80026e8:	e02c      	b.n	8002744 <buttonISR+0x2c0>
        {
          if (event_tbl[e_i] != NULL)
 80026ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002720 <buttonISR+0x29c>)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d023      	beq.n	800273e <buttonISR+0x2ba>
          {
            if (event_tbl[e_i]->level <= event_level)
 80026f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002720 <buttonISR+0x29c>)
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026fe:	785a      	ldrb	r2, [r3, #1]
 8002700:	4b08      	ldr	r3, [pc, #32]	@ (8002724 <buttonISR+0x2a0>)
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	429a      	cmp	r2, r3
 8002706:	d811      	bhi.n	800272c <buttonISR+0x2a8>
              event_tbl[e_i]->released_event[i] = true;
 8002708:	4a05      	ldr	r2, [pc, #20]	@ (8002720 <buttonISR+0x29c>)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	4413      	add	r3, r2
 8002714:	3304      	adds	r3, #4
 8002716:	2201      	movs	r2, #1
 8002718:	701a      	strb	r2, [r3, #0]
 800271a:	e010      	b.n	800273e <buttonISR+0x2ba>
 800271c:	20001138 	.word	0x20001138
 8002720:	20001168 	.word	0x20001168
 8002724:	2000000d 	.word	0x2000000d
 8002728:	20001164 	.word	0x20001164
            else
              event_tbl[e_i]->released_event[i] = false;
 800272c:	4a24      	ldr	r2, [pc, #144]	@ (80027c0 <buttonISR+0x33c>)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	4413      	add	r3, r2
 8002738:	3304      	adds	r3, #4
 800273a:	2200      	movs	r2, #0
 800273c:	701a      	strb	r2, [r3, #0]
        for (int e_i=0; e_i<BUTTON_EVENT_MAX; e_i++)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	3301      	adds	r3, #1
 8002742:	60fb      	str	r3, [r7, #12]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2b07      	cmp	r3, #7
 8002748:	ddcf      	ble.n	80026ea <buttonISR+0x266>
          }
        }
      }

      button_tbl[i].pressed  = false;
 800274a:	4a1e      	ldr	r2, [pc, #120]	@ (80027c4 <buttonISR+0x340>)
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	212c      	movs	r1, #44	@ 0x2c
 8002750:	fb01 f303 	mul.w	r3, r1, r3
 8002754:	4413      	add	r3, r2
 8002756:	2200      	movs	r2, #0
 8002758:	701a      	strb	r2, [r3, #0]
      button_tbl[i].released = true;
 800275a:	4a1a      	ldr	r2, [pc, #104]	@ (80027c4 <buttonISR+0x340>)
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	212c      	movs	r1, #44	@ 0x2c
 8002760:	fb01 f303 	mul.w	r3, r1, r3
 8002764:	4413      	add	r3, r2
 8002766:	330c      	adds	r3, #12
 8002768:	2201      	movs	r2, #1
 800276a:	701a      	strb	r2, [r3, #0]
      button_tbl[i].repeat_cnt = 0;
 800276c:	4a15      	ldr	r2, [pc, #84]	@ (80027c4 <buttonISR+0x340>)
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	212c      	movs	r1, #44	@ 0x2c
 8002772:	fb01 f303 	mul.w	r3, r1, r3
 8002776:	4413      	add	r3, r2
 8002778:	331c      	adds	r3, #28
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]
      button_tbl[i].repeat_update = false;
 800277e:	4a11      	ldr	r2, [pc, #68]	@ (80027c4 <buttonISR+0x340>)
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	212c      	movs	r1, #44	@ 0x2c
 8002784:	fb01 f303 	mul.w	r3, r1, r3
 8002788:	4413      	add	r3, r2
 800278a:	3318      	adds	r3, #24
 800278c:	2200      	movs	r2, #0
 800278e:	701a      	strb	r2, [r3, #0]

      button_tbl[i].released_end_time = millis();
 8002790:	f7ff fd96 	bl	80022c0 <millis>
 8002794:	4602      	mov	r2, r0
 8002796:	490b      	ldr	r1, [pc, #44]	@ (80027c4 <buttonISR+0x340>)
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	202c      	movs	r0, #44	@ 0x2c
 800279c:	fb00 f303 	mul.w	r3, r0, r3
 80027a0:	440b      	add	r3, r1
 80027a2:	3314      	adds	r3, #20
 80027a4:	601a      	str	r2, [r3, #0]
  for (int i=0; i<BUTTON_MAX_CH; i++)
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	3301      	adds	r3, #1
 80027aa:	61bb      	str	r3, [r7, #24]
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	f77f ae6f 	ble.w	8002492 <buttonISR+0xe>
    }
  }
}
 80027b4:	bf00      	nop
 80027b6:	bf00      	nop
 80027b8:	3720      	adds	r7, #32
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	20001168 	.word	0x20001168
 80027c4:	20001138 	.word	0x20001138

080027c8 <buttonGetPin>:

//bool gpioPinRead(uint8_t ch);

bool buttonGetPin(uint8_t ch)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	4603      	mov	r3, r0
 80027d0:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80027d2:	2300      	movs	r3, #0
 80027d4:	73fb      	strb	r3, [r7, #15]

  if (ch >= BUTTON_MAX_CH)
 80027d6:	79fb      	ldrb	r3, [r7, #7]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <buttonGetPin+0x18>
  {
    return false;
 80027dc:	2300      	movs	r3, #0
 80027de:	e00c      	b.n	80027fa <buttonGetPin+0x32>
  }

  if (gpioPinRead(button_pin[ch].gpio_ch))
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	4a08      	ldr	r2, [pc, #32]	@ (8002804 <buttonGetPin+0x3c>)
 80027e4:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f000 faab 	bl	8002d44 <gpioPinRead>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <buttonGetPin+0x30>
  {
    ret = true;
 80027f4:	2301      	movs	r3, #1
 80027f6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80027f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	20000004 	.word	0x20000004

08002808 <buttonGetPressed>:
{
  is_enable = enable;
}

bool buttonGetPressed(uint8_t ch)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	4603      	mov	r3, r0
 8002810:	71fb      	strb	r3, [r7, #7]
  if (ch >= BUTTON_MAX_CH || is_enable == false)
 8002812:	79fb      	ldrb	r3, [r7, #7]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d106      	bne.n	8002826 <buttonGetPressed+0x1e>
 8002818:	4b0a      	ldr	r3, [pc, #40]	@ (8002844 <buttonGetPressed+0x3c>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	f083 0301 	eor.w	r3, r3, #1
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <buttonGetPressed+0x22>
  {
    return false;
 8002826:	2300      	movs	r3, #0
 8002828:	e006      	b.n	8002838 <buttonGetPressed+0x30>
  }

  return button_tbl[ch].pressed;
 800282a:	79fb      	ldrb	r3, [r7, #7]
 800282c:	4a06      	ldr	r2, [pc, #24]	@ (8002848 <buttonGetPressed+0x40>)
 800282e:	212c      	movs	r1, #44	@ 0x2c
 8002830:	fb01 f303 	mul.w	r3, r1, r3
 8002834:	4413      	add	r3, r2
 8002836:	781b      	ldrb	r3, [r3, #0]
}
 8002838:	4618      	mov	r0, r3
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr
 8002844:	2000000c 	.word	0x2000000c
 8002848:	20001138 	.word	0x20001138

0800284c <buttonGetPressedTime>:

  return ret;
}

uint32_t buttonGetPressedTime(uint8_t ch)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	71fb      	strb	r3, [r7, #7]
  volatile uint32_t ret;


  if (ch >= BUTTON_MAX_CH || is_enable == false) return 0;
 8002856:	79fb      	ldrb	r3, [r7, #7]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d106      	bne.n	800286a <buttonGetPressedTime+0x1e>
 800285c:	4b10      	ldr	r3, [pc, #64]	@ (80028a0 <buttonGetPressedTime+0x54>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	f083 0301 	eor.w	r3, r3, #1
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <buttonGetPressedTime+0x22>
 800286a:	2300      	movs	r3, #0
 800286c:	e012      	b.n	8002894 <buttonGetPressedTime+0x48>


  ret = button_tbl[ch].pressed_end_time - button_tbl[ch].pressed_start_time;
 800286e:	79fb      	ldrb	r3, [r7, #7]
 8002870:	4a0c      	ldr	r2, [pc, #48]	@ (80028a4 <buttonGetPressedTime+0x58>)
 8002872:	212c      	movs	r1, #44	@ 0x2c
 8002874:	fb01 f303 	mul.w	r3, r1, r3
 8002878:	4413      	add	r3, r2
 800287a:	3308      	adds	r3, #8
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	79fb      	ldrb	r3, [r7, #7]
 8002880:	4908      	ldr	r1, [pc, #32]	@ (80028a4 <buttonGetPressedTime+0x58>)
 8002882:	202c      	movs	r0, #44	@ 0x2c
 8002884:	fb00 f303 	mul.w	r3, r0, r3
 8002888:	440b      	add	r3, r1
 800288a:	3304      	adds	r3, #4
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	60fb      	str	r3, [r7, #12]

  return ret;
 8002892:	68fb      	ldr	r3, [r7, #12]
}
 8002894:	4618      	mov	r0, r3
 8002896:	3714      	adds	r7, #20
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr
 80028a0:	2000000c 	.word	0x2000000c
 80028a4:	20001138 	.word	0x20001138

080028a8 <cliButton>:
  return ret;
}

#ifdef _USE_HW_CLI
void cliButton(cli_args_t *args)
{
 80028a8:	b590      	push	{r4, r7, lr}
 80028aa:	b089      	sub	sp, #36	@ 0x24
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80028b0:	2300      	movs	r3, #0
 80028b2:	77fb      	strb	r3, [r7, #31]


  if (args->argc == 1 && args->isStr(0, "info"))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d124      	bne.n	8002906 <cliButton+0x5e>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	695b      	ldr	r3, [r3, #20]
 80028c0:	4951      	ldr	r1, [pc, #324]	@ (8002a08 <cliButton+0x160>)
 80028c2:	2000      	movs	r0, #0
 80028c4:	4798      	blx	r3
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d01c      	beq.n	8002906 <cliButton+0x5e>
  {
    for (int i=0; i<BUTTON_MAX_CH; i++)
 80028cc:	2300      	movs	r3, #0
 80028ce:	61bb      	str	r3, [r7, #24]
 80028d0:	e014      	b.n	80028fc <cliButton+0x54>
    {
      cliPrintf("%-12s pin %d\n", button_pin[i].p_name, gpioPinRead(button_pin[i].gpio_ch));
 80028d2:	4a4e      	ldr	r2, [pc, #312]	@ (8002a0c <cliButton+0x164>)
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	4413      	add	r3, r2
 80028da:	685c      	ldr	r4, [r3, #4]
 80028dc:	4a4b      	ldr	r2, [pc, #300]	@ (8002a0c <cliButton+0x164>)
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f000 fa2d 	bl	8002d44 <gpioPinRead>
 80028ea:	4603      	mov	r3, r0
 80028ec:	461a      	mov	r2, r3
 80028ee:	4621      	mov	r1, r4
 80028f0:	4847      	ldr	r0, [pc, #284]	@ (8002a10 <cliButton+0x168>)
 80028f2:	f7ff f985 	bl	8001c00 <cliPrintf>
    for (int i=0; i<BUTTON_MAX_CH; i++)
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	3301      	adds	r3, #1
 80028fa:	61bb      	str	r3, [r7, #24]
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	dde7      	ble.n	80028d2 <cliButton+0x2a>
    }
    ret = true;
 8002902:	2301      	movs	r3, #1
 8002904:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 1 && args->isStr(0, "show"))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	881b      	ldrh	r3, [r3, #0]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d128      	bne.n	8002960 <cliButton+0xb8>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	4940      	ldr	r1, [pc, #256]	@ (8002a14 <cliButton+0x16c>)
 8002914:	2000      	movs	r0, #0
 8002916:	4798      	blx	r3
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d020      	beq.n	8002960 <cliButton+0xb8>
  {
    while(cliKeepLoop())
 800291e:	e018      	b.n	8002952 <cliButton+0xaa>
    {
      for (int i=0; i<BUTTON_MAX_CH; i++)
 8002920:	2300      	movs	r3, #0
 8002922:	617b      	str	r3, [r7, #20]
 8002924:	e00c      	b.n	8002940 <cliButton+0x98>
      {
        cliPrintf("%d", buttonGetPressed(i));
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	b2db      	uxtb	r3, r3
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff ff6c 	bl	8002808 <buttonGetPressed>
 8002930:	4603      	mov	r3, r0
 8002932:	4619      	mov	r1, r3
 8002934:	4838      	ldr	r0, [pc, #224]	@ (8002a18 <cliButton+0x170>)
 8002936:	f7ff f963 	bl	8001c00 <cliPrintf>
      for (int i=0; i<BUTTON_MAX_CH; i++)
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	3301      	adds	r3, #1
 800293e:	617b      	str	r3, [r7, #20]
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	2b00      	cmp	r3, #0
 8002944:	ddef      	ble.n	8002926 <cliButton+0x7e>
      }
      delay(50);
 8002946:	2032      	movs	r0, #50	@ 0x32
 8002948:	f7ff fc9a 	bl	8002280 <delay>
      cliPrintf("\r");
 800294c:	4833      	ldr	r0, [pc, #204]	@ (8002a1c <cliButton+0x174>)
 800294e:	f7ff f957 	bl	8001c00 <cliPrintf>
    while(cliKeepLoop())
 8002952:	f7ff fa4f 	bl	8001df4 <cliKeepLoop>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d1e1      	bne.n	8002920 <cliButton+0x78>
    }
    ret = true;
 800295c:	2301      	movs	r3, #1
 800295e:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 1 && args->isStr(0, "time"))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	881b      	ldrh	r3, [r3, #0]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d13b      	bne.n	80029e0 <cliButton+0x138>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	695b      	ldr	r3, [r3, #20]
 800296c:	492c      	ldr	r1, [pc, #176]	@ (8002a20 <cliButton+0x178>)
 800296e:	2000      	movs	r0, #0
 8002970:	4798      	blx	r3
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d033      	beq.n	80029e0 <cliButton+0x138>
  {
    uint8_t ch;

    ch = (uint8_t)args->getData(1);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	2001      	movs	r0, #1
 800297e:	4798      	blx	r3
 8002980:	4603      	mov	r3, r0
 8002982:	73fb      	strb	r3, [r7, #15]
    ch = constrain(ch, 0, BUTTON_MAX_CH-1);
 8002984:	2300      	movs	r3, #0
 8002986:	73fb      	strb	r3, [r7, #15]

    while(cliKeepLoop())
 8002988:	e023      	b.n	80029d2 <cliButton+0x12a>
    {
      for (int i=0; i<BUTTON_MAX_CH; i++)
 800298a:	2300      	movs	r3, #0
 800298c:	613b      	str	r3, [r7, #16]
 800298e:	e01a      	b.n	80029c6 <cliButton+0x11e>
      {
        if(buttonGetPressed(i))
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	b2db      	uxtb	r3, r3
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff ff37 	bl	8002808 <buttonGetPressed>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d00f      	beq.n	80029c0 <cliButton+0x118>
        {
          cliPrintf("%-12s, Time :  %d ms\n", button_pin[i].p_name, buttonGetPressedTime(i));
 80029a0:	4a1a      	ldr	r2, [pc, #104]	@ (8002a0c <cliButton+0x164>)
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	4413      	add	r3, r2
 80029a8:	685c      	ldr	r4, [r3, #4]
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff ff4c 	bl	800284c <buttonGetPressedTime>
 80029b4:	4603      	mov	r3, r0
 80029b6:	461a      	mov	r2, r3
 80029b8:	4621      	mov	r1, r4
 80029ba:	481a      	ldr	r0, [pc, #104]	@ (8002a24 <cliButton+0x17c>)
 80029bc:	f7ff f920 	bl	8001c00 <cliPrintf>
      for (int i=0; i<BUTTON_MAX_CH; i++)
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	3301      	adds	r3, #1
 80029c4:	613b      	str	r3, [r7, #16]
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	dde1      	ble.n	8002990 <cliButton+0xe8>
        }
      }
      delay(10);
 80029cc:	200a      	movs	r0, #10
 80029ce:	f7ff fc57 	bl	8002280 <delay>
    while(cliKeepLoop())
 80029d2:	f7ff fa0f 	bl	8001df4 <cliKeepLoop>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d1d6      	bne.n	800298a <cliButton+0xe2>
    }
    ret = true;
 80029dc:	2301      	movs	r3, #1
 80029de:	77fb      	strb	r3, [r7, #31]
  }

  if (ret == false)
 80029e0:	7ffb      	ldrb	r3, [r7, #31]
 80029e2:	f083 0301 	eor.w	r3, r3, #1
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d009      	beq.n	8002a00 <cliButton+0x158>
  {
    cliPrintf("button info\n");
 80029ec:	480e      	ldr	r0, [pc, #56]	@ (8002a28 <cliButton+0x180>)
 80029ee:	f7ff f907 	bl	8001c00 <cliPrintf>
    cliPrintf("button show\n");
 80029f2:	480e      	ldr	r0, [pc, #56]	@ (8002a2c <cliButton+0x184>)
 80029f4:	f7ff f904 	bl	8001c00 <cliPrintf>
    cliPrintf("button time\n", BUTTON_MAX_CH);
 80029f8:	2101      	movs	r1, #1
 80029fa:	480d      	ldr	r0, [pc, #52]	@ (8002a30 <cliButton+0x188>)
 80029fc:	f7ff f900 	bl	8001c00 <cliPrintf>
  }
}
 8002a00:	bf00      	nop
 8002a02:	3724      	adds	r7, #36	@ 0x24
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd90      	pop	{r4, r7, pc}
 8002a08:	080109ac 	.word	0x080109ac
 8002a0c:	20000004 	.word	0x20000004
 8002a10:	080109b4 	.word	0x080109b4
 8002a14:	080109c4 	.word	0x080109c4
 8002a18:	080109cc 	.word	0x080109cc
 8002a1c:	080109d0 	.word	0x080109d0
 8002a20:	080109d4 	.word	0x080109d4
 8002a24:	080109dc 	.word	0x080109dc
 8002a28:	080109f4 	.word	0x080109f4
 8002a2c:	08010a04 	.word	0x08010a04
 8002a30:	08010a14 	.word	0x08010a14

08002a34 <encoderISR>:
  return true;
}


void encoderISR(uint8_t ch, uint8_t edge)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	460a      	mov	r2, r1
 8002a3e:	71fb      	strb	r3, [r7, #7]
 8002a40:	4613      	mov	r3, r2
 8002a42:	71bb      	strb	r3, [r7, #6]
  encoder_tbl_t *p_enc = &encoder_tbl[ch];
 8002a44:	79fb      	ldrb	r3, [r7, #7]
 8002a46:	011b      	lsls	r3, r3, #4
 8002a48:	4a2d      	ldr	r2, [pc, #180]	@ (8002b00 <encoderISR+0xcc>)
 8002a4a:	4413      	add	r3, r2
 8002a4c:	60fb      	str	r3, [r7, #12]
  uint8_t enc_a;
  uint8_t enc_b;

  enc_a = gpioPinRead(p_enc->enc_a);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	4618      	mov	r0, r3
 8002a56:	f000 f975 	bl	8002d44 <gpioPinRead>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	72fb      	strb	r3, [r7, #11]
  enc_b = gpioPinRead(p_enc->enc_b);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	4618      	mov	r0, r3
 8002a66:	f000 f96d 	bl	8002d44 <gpioPinRead>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	72bb      	strb	r3, [r7, #10]

  if (edge == _DEF_ENC1){
 8002a6e:	79bb      	ldrb	r3, [r7, #6]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d120      	bne.n	8002ab6 <encoderISR+0x82>
    if (enc_a == _DEF_HIGH)
 8002a74:	7afb      	ldrb	r3, [r7, #11]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d10e      	bne.n	8002a98 <encoderISR+0x64>
    {
      if (enc_b == _DEF_LOW){
 8002a7a:	7abb      	ldrb	r3, [r7, #10]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d105      	bne.n	8002a8c <encoderISR+0x58>
        p_enc->count--;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	1e5a      	subs	r2, r3, #1
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	609a      	str	r2, [r3, #8]
        p_enc->count--;
      }
    }
  }

  return;
 8002a8a:	e035      	b.n	8002af8 <encoderISR+0xc4>
        p_enc->count++;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	1c5a      	adds	r2, r3, #1
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	609a      	str	r2, [r3, #8]
  return;
 8002a96:	e02f      	b.n	8002af8 <encoderISR+0xc4>
      if (enc_b == _DEF_HIGH){
 8002a98:	7abb      	ldrb	r3, [r7, #10]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d105      	bne.n	8002aaa <encoderISR+0x76>
        p_enc->count--;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	1e5a      	subs	r2, r3, #1
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	609a      	str	r2, [r3, #8]
  return;
 8002aa8:	e026      	b.n	8002af8 <encoderISR+0xc4>
        p_enc->count++;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	1c5a      	adds	r2, r3, #1
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	609a      	str	r2, [r3, #8]
  return;
 8002ab4:	e020      	b.n	8002af8 <encoderISR+0xc4>
    if (enc_a == _DEF_HIGH)
 8002ab6:	7afb      	ldrb	r3, [r7, #11]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d10e      	bne.n	8002ada <encoderISR+0xa6>
      if (enc_b == _DEF_LOW){
 8002abc:	7abb      	ldrb	r3, [r7, #10]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d105      	bne.n	8002ace <encoderISR+0x9a>
        p_enc->count++;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	1c5a      	adds	r2, r3, #1
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	609a      	str	r2, [r3, #8]
  return;
 8002acc:	e014      	b.n	8002af8 <encoderISR+0xc4>
        p_enc->count--;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	1e5a      	subs	r2, r3, #1
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	609a      	str	r2, [r3, #8]
  return;
 8002ad8:	e00e      	b.n	8002af8 <encoderISR+0xc4>
      if (enc_b == _DEF_HIGH){
 8002ada:	7abb      	ldrb	r3, [r7, #10]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d105      	bne.n	8002aec <encoderISR+0xb8>
        p_enc->count++;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	1c5a      	adds	r2, r3, #1
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	609a      	str	r2, [r3, #8]
  return;
 8002aea:	e005      	b.n	8002af8 <encoderISR+0xc4>
        p_enc->count--;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	1e5a      	subs	r2, r3, #1
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	609a      	str	r2, [r3, #8]
  return;
 8002af6:	bf00      	nop
}
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	20000010 	.word	0x20000010

08002b04 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
//void encoderGpioCallback(uint16_t GPIO_Pin)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	80fb      	strh	r3, [r7, #6]

  //
  if (GPIO_Pin == R_ENC1_Pin)
 8002b0e:	88fb      	ldrh	r3, [r7, #6]
 8002b10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b14:	d103      	bne.n	8002b1e <HAL_GPIO_EXTI_Callback+0x1a>
  {
    encoderISR(_DEF_CH1, _DEF_ENC1);
 8002b16:	2100      	movs	r1, #0
 8002b18:	2000      	movs	r0, #0
 8002b1a:	f7ff ff8b 	bl	8002a34 <encoderISR>
  }
  if (GPIO_Pin == L_ENC1_Pin)
 8002b1e:	88fb      	ldrh	r3, [r7, #6]
 8002b20:	2b20      	cmp	r3, #32
 8002b22:	d103      	bne.n	8002b2c <HAL_GPIO_EXTI_Callback+0x28>
  {
    encoderISR(_DEF_CH2, _DEF_ENC1);
 8002b24:	2100      	movs	r1, #0
 8002b26:	2001      	movs	r0, #1
 8002b28:	f7ff ff84 	bl	8002a34 <encoderISR>
  }

  //
  if (GPIO_Pin == R_ENC2_Pin)
 8002b2c:	88fb      	ldrh	r3, [r7, #6]
 8002b2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b32:	d103      	bne.n	8002b3c <HAL_GPIO_EXTI_Callback+0x38>
   {
     encoderISR(_DEF_CH1, _DEF_ENC2);
 8002b34:	2101      	movs	r1, #1
 8002b36:	2000      	movs	r0, #0
 8002b38:	f7ff ff7c 	bl	8002a34 <encoderISR>
   }
  if (GPIO_Pin == L_ENC2_Pin)
 8002b3c:	88fb      	ldrh	r3, [r7, #6]
 8002b3e:	2b40      	cmp	r3, #64	@ 0x40
 8002b40:	d103      	bne.n	8002b4a <HAL_GPIO_EXTI_Callback+0x46>
  {
    encoderISR(_DEF_CH2, _DEF_ENC2);
 8002b42:	2101      	movs	r1, #1
 8002b44:	2001      	movs	r0, #1
 8002b46:	f7ff ff75 	bl	8002a34 <encoderISR>
  }
}
 8002b4a:	bf00      	nop
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <gpioInit>:
#endif

bool gpioPinMode(uint8_t ch, uint8_t mode);

bool gpioInit(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
  bool ret = true;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	70fb      	strb	r3, [r7, #3]

  for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002b5e:	2300      	movs	r3, #0
 8002b60:	607b      	str	r3, [r7, #4]
 8002b62:	e010      	b.n	8002b86 <gpioInit+0x32>
  {
    gpioPinMode(i, gpio_tbl[i].mode);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	b2d8      	uxtb	r0, r3
 8002b68:	490d      	ldr	r1, [pc, #52]	@ (8002ba0 <gpioInit+0x4c>)
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	4413      	add	r3, r2
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	440b      	add	r3, r1
 8002b76:	330c      	adds	r3, #12
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	f000 f816 	bl	8002bac <gpioPinMode>
  for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	3301      	adds	r3, #1
 8002b84:	607b      	str	r3, [r7, #4]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2b0a      	cmp	r3, #10
 8002b8a:	ddeb      	ble.n	8002b64 <gpioInit+0x10>
  }


#ifdef _USE_HW_CLI
  cliAdd("gpio", cliGpio);
 8002b8c:	4905      	ldr	r1, [pc, #20]	@ (8002ba4 <gpioInit+0x50>)
 8002b8e:	4806      	ldr	r0, [pc, #24]	@ (8002ba8 <gpioInit+0x54>)
 8002b90:	f7ff f946 	bl	8001e20 <cliAdd>
#endif

  return ret;
 8002b94:	78fb      	ldrb	r3, [r7, #3]
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	08011040 	.word	0x08011040
 8002ba4:	08002db5 	.word	0x08002db5
 8002ba8:	08010a94 	.word	0x08010a94

08002bac <gpioPinMode>:

bool gpioPinMode(uint8_t ch, uint8_t mode)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b088      	sub	sp, #32
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	460a      	mov	r2, r1
 8002bb6:	71fb      	strb	r3, [r7, #7]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	71bb      	strb	r3, [r7, #6]
  bool             ret             = true;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	77fb      	strb	r3, [r7, #31]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc0:	f107 0308 	add.w	r3, r7, #8
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	601a      	str	r2, [r3, #0]
 8002bc8:	605a      	str	r2, [r3, #4]
 8002bca:	609a      	str	r2, [r3, #8]
 8002bcc:	60da      	str	r2, [r3, #12]
 8002bce:	611a      	str	r2, [r3, #16]


  if (ch >= HW_GPIO_MAX_CH)
 8002bd0:	79fb      	ldrb	r3, [r7, #7]
 8002bd2:	2b0a      	cmp	r3, #10
 8002bd4:	d901      	bls.n	8002bda <gpioPinMode+0x2e>
  {
    return false;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	e052      	b.n	8002c80 <gpioPinMode+0xd4>
  }

  switch (mode)
 8002bda:	79bb      	ldrb	r3, [r7, #6]
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	2b09      	cmp	r3, #9
 8002be0:	d834      	bhi.n	8002c4c <gpioPinMode+0xa0>
 8002be2:	a201      	add	r2, pc, #4	@ (adr r2, 8002be8 <gpioPinMode+0x3c>)
 8002be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be8:	08002c11 	.word	0x08002c11
 8002bec:	08002c2f 	.word	0x08002c2f
 8002bf0:	08002c4d 	.word	0x08002c4d
 8002bf4:	08002c4d 	.word	0x08002c4d
 8002bf8:	08002c1b 	.word	0x08002c1b
 8002bfc:	08002c39 	.word	0x08002c39
 8002c00:	08002c4d 	.word	0x08002c4d
 8002c04:	08002c4d 	.word	0x08002c4d
 8002c08:	08002c25 	.word	0x08002c25
 8002c0c:	08002c43 	.word	0x08002c43
  {
    case _DEF_INPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c10:	2300      	movs	r3, #0
 8002c12:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c14:	2300      	movs	r3, #0
 8002c16:	613b      	str	r3, [r7, #16]
      break;
 8002c18:	e018      	b.n	8002c4c <gpioPinMode+0xa0>

    case _DEF_INPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	613b      	str	r3, [r7, #16]
      break;
 8002c22:	e013      	b.n	8002c4c <gpioPinMode+0xa0>

    case _DEF_INPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c24:	2300      	movs	r3, #0
 8002c26:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002c28:	2302      	movs	r3, #2
 8002c2a:	613b      	str	r3, [r7, #16]
      break;
 8002c2c:	e00e      	b.n	8002c4c <gpioPinMode+0xa0>

    case _DEF_OUTPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c32:	2300      	movs	r3, #0
 8002c34:	613b      	str	r3, [r7, #16]
      break;
 8002c36:	e009      	b.n	8002c4c <gpioPinMode+0xa0>

    case _DEF_OUTPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	613b      	str	r3, [r7, #16]
      break;
 8002c40:	e004      	b.n	8002c4c <gpioPinMode+0xa0>

    case _DEF_OUTPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c42:	2301      	movs	r3, #1
 8002c44:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002c46:	2302      	movs	r3, #2
 8002c48:	613b      	str	r3, [r7, #16]
      break;
 8002c4a:	bf00      	nop
  }

  GPIO_InitStruct.Pin = gpio_tbl[ch].pin;
 8002c4c:	79fa      	ldrb	r2, [r7, #7]
 8002c4e:	490e      	ldr	r1, [pc, #56]	@ (8002c88 <gpioPinMode+0xdc>)
 8002c50:	4613      	mov	r3, r2
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	4413      	add	r3, r2
 8002c56:	00db      	lsls	r3, r3, #3
 8002c58:	440b      	add	r3, r1
 8002c5a:	3308      	adds	r3, #8
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(gpio_tbl[ch].port, &GPIO_InitStruct);
 8002c60:	79fa      	ldrb	r2, [r7, #7]
 8002c62:	4909      	ldr	r1, [pc, #36]	@ (8002c88 <gpioPinMode+0xdc>)
 8002c64:	4613      	mov	r3, r2
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	4413      	add	r3, r2
 8002c6a:	00db      	lsls	r3, r3, #3
 8002c6c:	440b      	add	r3, r1
 8002c6e:	3304      	adds	r3, #4
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f107 0208 	add.w	r2, r7, #8
 8002c76:	4611      	mov	r1, r2
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f004 fc49 	bl	8007510 <HAL_GPIO_Init>

  return ret;
 8002c7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3720      	adds	r7, #32
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	08011040 	.word	0x08011040

08002c8c <gpioPinWrite>:

void gpioPinWrite(int8_t ch, bool value)
{
 8002c8c:	b590      	push	{r4, r7, lr}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	460a      	mov	r2, r1
 8002c96:	71fb      	strb	r3, [r7, #7]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	71bb      	strb	r3, [r7, #6]
  if (ch >= HW_GPIO_MAX_CH)
 8002c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca0:	2b0a      	cmp	r3, #10
 8002ca2:	dc48      	bgt.n	8002d36 <gpioPinWrite+0xaa>
  {
    return;
  }

  if (value)
 8002ca4:	79bb      	ldrb	r3, [r7, #6]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d022      	beq.n	8002cf0 <gpioPinWrite+0x64>
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].on_state);
 8002caa:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002cae:	4924      	ldr	r1, [pc, #144]	@ (8002d40 <gpioPinWrite+0xb4>)
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	4413      	add	r3, r2
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	440b      	add	r3, r1
 8002cba:	3304      	adds	r3, #4
 8002cbc:	6818      	ldr	r0, [r3, #0]
 8002cbe:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002cc2:	491f      	ldr	r1, [pc, #124]	@ (8002d40 <gpioPinWrite+0xb4>)
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	4413      	add	r3, r2
 8002cca:	00db      	lsls	r3, r3, #3
 8002ccc:	440b      	add	r3, r1
 8002cce:	3308      	adds	r3, #8
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	b299      	uxth	r1, r3
 8002cd4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002cd8:	4c19      	ldr	r4, [pc, #100]	@ (8002d40 <gpioPinWrite+0xb4>)
 8002cda:	4613      	mov	r3, r2
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	4413      	add	r3, r2
 8002ce0:	00db      	lsls	r3, r3, #3
 8002ce2:	4423      	add	r3, r4
 8002ce4:	330d      	adds	r3, #13
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	f004 fe8d 	bl	8007a08 <HAL_GPIO_WritePin>
 8002cee:	e023      	b.n	8002d38 <gpioPinWrite+0xac>
  }
  else
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].off_state);
 8002cf0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002cf4:	4912      	ldr	r1, [pc, #72]	@ (8002d40 <gpioPinWrite+0xb4>)
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	4413      	add	r3, r2
 8002cfc:	00db      	lsls	r3, r3, #3
 8002cfe:	440b      	add	r3, r1
 8002d00:	3304      	adds	r3, #4
 8002d02:	6818      	ldr	r0, [r3, #0]
 8002d04:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002d08:	490d      	ldr	r1, [pc, #52]	@ (8002d40 <gpioPinWrite+0xb4>)
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	005b      	lsls	r3, r3, #1
 8002d0e:	4413      	add	r3, r2
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	440b      	add	r3, r1
 8002d14:	3308      	adds	r3, #8
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	b299      	uxth	r1, r3
 8002d1a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002d1e:	4c08      	ldr	r4, [pc, #32]	@ (8002d40 <gpioPinWrite+0xb4>)
 8002d20:	4613      	mov	r3, r2
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	4413      	add	r3, r2
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	4423      	add	r3, r4
 8002d2a:	330e      	adds	r3, #14
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	f004 fe6a 	bl	8007a08 <HAL_GPIO_WritePin>
 8002d34:	e000      	b.n	8002d38 <gpioPinWrite+0xac>
    return;
 8002d36:	bf00      	nop
  }
}
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd90      	pop	{r4, r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	08011040 	.word	0x08011040

08002d44 <gpioPinRead>:

bool gpioPinRead(uint8_t ch)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	73fb      	strb	r3, [r7, #15]

  if (ch >= HW_GPIO_MAX_CH)
 8002d52:	79fb      	ldrb	r3, [r7, #7]
 8002d54:	2b0a      	cmp	r3, #10
 8002d56:	d901      	bls.n	8002d5c <gpioPinRead+0x18>
  {
    return false;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	e025      	b.n	8002da8 <gpioPinRead+0x64>
  }

  if (HAL_GPIO_ReadPin(gpio_tbl[ch].port, gpio_tbl[ch].pin) == gpio_tbl[ch].on_state)
 8002d5c:	79fa      	ldrb	r2, [r7, #7]
 8002d5e:	4914      	ldr	r1, [pc, #80]	@ (8002db0 <gpioPinRead+0x6c>)
 8002d60:	4613      	mov	r3, r2
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	4413      	add	r3, r2
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	440b      	add	r3, r1
 8002d6a:	3304      	adds	r3, #4
 8002d6c:	6818      	ldr	r0, [r3, #0]
 8002d6e:	79fa      	ldrb	r2, [r7, #7]
 8002d70:	490f      	ldr	r1, [pc, #60]	@ (8002db0 <gpioPinRead+0x6c>)
 8002d72:	4613      	mov	r3, r2
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	4413      	add	r3, r2
 8002d78:	00db      	lsls	r3, r3, #3
 8002d7a:	440b      	add	r3, r1
 8002d7c:	3308      	adds	r3, #8
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	4619      	mov	r1, r3
 8002d84:	f004 fe28 	bl	80079d8 <HAL_GPIO_ReadPin>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	79fa      	ldrb	r2, [r7, #7]
 8002d8e:	4908      	ldr	r1, [pc, #32]	@ (8002db0 <gpioPinRead+0x6c>)
 8002d90:	4613      	mov	r3, r2
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	4413      	add	r3, r2
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	440b      	add	r3, r1
 8002d9a:	330d      	adds	r3, #13
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	4298      	cmp	r0, r3
 8002da0:	d101      	bne.n	8002da6 <gpioPinRead+0x62>
  {
    ret = true;
 8002da2:	2301      	movs	r3, #1
 8002da4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3710      	adds	r7, #16
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	08011040 	.word	0x08011040

08002db4 <cliGpio>:
}


#ifdef _USE_HW_CLI
void cliGpio(cli_args_t *args)
{
 8002db4:	b590      	push	{r4, r7, lr}
 8002db6:	b087      	sub	sp, #28
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 1 && args->isStr(0, "info") == true)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	881b      	ldrh	r3, [r3, #0]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d126      	bne.n	8002e16 <cliGpio+0x62>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	695b      	ldr	r3, [r3, #20]
 8002dcc:	495a      	ldr	r1, [pc, #360]	@ (8002f38 <cliGpio+0x184>)
 8002dce:	2000      	movs	r0, #0
 8002dd0:	4798      	blx	r3
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d01e      	beq.n	8002e16 <cliGpio+0x62>
  {
    for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002dd8:	2300      	movs	r3, #0
 8002dda:	613b      	str	r3, [r7, #16]
 8002ddc:	e016      	b.n	8002e0c <cliGpio+0x58>
    {
      cliPrintf("%d %-16s - %d\n", i, gpio_tbl[i].p_name, gpioPinRead(i));
 8002dde:	4957      	ldr	r1, [pc, #348]	@ (8002f3c <cliGpio+0x188>)
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	4613      	mov	r3, r2
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	4413      	add	r3, r2
 8002de8:	00db      	lsls	r3, r3, #3
 8002dea:	440b      	add	r3, r1
 8002dec:	3314      	adds	r3, #20
 8002dee:	681c      	ldr	r4, [r3, #0]
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7ff ffa5 	bl	8002d44 <gpioPinRead>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	4622      	mov	r2, r4
 8002dfe:	6939      	ldr	r1, [r7, #16]
 8002e00:	484f      	ldr	r0, [pc, #316]	@ (8002f40 <cliGpio+0x18c>)
 8002e02:	f7fe fefd 	bl	8001c00 <cliPrintf>
    for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	3301      	adds	r3, #1
 8002e0a:	613b      	str	r3, [r7, #16]
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	2b0a      	cmp	r3, #10
 8002e10:	dde5      	ble.n	8002dde <cliGpio+0x2a>
    }
    ret = true;
 8002e12:	2301      	movs	r3, #1
 8002e14:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 1 && args->isStr(0, "show") == true)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	881b      	ldrh	r3, [r3, #0]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d128      	bne.n	8002e70 <cliGpio+0xbc>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	695b      	ldr	r3, [r3, #20]
 8002e22:	4948      	ldr	r1, [pc, #288]	@ (8002f44 <cliGpio+0x190>)
 8002e24:	2000      	movs	r0, #0
 8002e26:	4798      	blx	r3
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d020      	beq.n	8002e70 <cliGpio+0xbc>
  {
    while (cliKeepLoop())
 8002e2e:	e018      	b.n	8002e62 <cliGpio+0xae>
    {
      for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002e30:	2300      	movs	r3, #0
 8002e32:	60fb      	str	r3, [r7, #12]
 8002e34:	e00c      	b.n	8002e50 <cliGpio+0x9c>
      {
        cliPrintf("%d", gpioPinRead(i));
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7ff ff82 	bl	8002d44 <gpioPinRead>
 8002e40:	4603      	mov	r3, r0
 8002e42:	4619      	mov	r1, r3
 8002e44:	4840      	ldr	r0, [pc, #256]	@ (8002f48 <cliGpio+0x194>)
 8002e46:	f7fe fedb 	bl	8001c00 <cliPrintf>
      for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	60fb      	str	r3, [r7, #12]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2b0a      	cmp	r3, #10
 8002e54:	ddef      	ble.n	8002e36 <cliGpio+0x82>
      }
      cliPrintf("\n");
 8002e56:	483d      	ldr	r0, [pc, #244]	@ (8002f4c <cliGpio+0x198>)
 8002e58:	f7fe fed2 	bl	8001c00 <cliPrintf>
      delay(100);
 8002e5c:	2064      	movs	r0, #100	@ 0x64
 8002e5e:	f7ff fa0f 	bl	8002280 <delay>
    while (cliKeepLoop())
 8002e62:	f7fe ffc7 	bl	8001df4 <cliKeepLoop>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d1e1      	bne.n	8002e30 <cliGpio+0x7c>
    }
    ret = true;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 2 && args->isStr(0, "read") == true)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	881b      	ldrh	r3, [r3, #0]
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d11a      	bne.n	8002eae <cliGpio+0xfa>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	695b      	ldr	r3, [r3, #20]
 8002e7c:	4934      	ldr	r1, [pc, #208]	@ (8002f50 <cliGpio+0x19c>)
 8002e7e:	2000      	movs	r0, #0
 8002e80:	4798      	blx	r3
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d012      	beq.n	8002eae <cliGpio+0xfa>
  {
    uint8_t ch;

    ch = (uint8_t)args->getData(1);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	2001      	movs	r0, #1
 8002e8e:	4798      	blx	r3
 8002e90:	4603      	mov	r3, r0
 8002e92:	72fb      	strb	r3, [r7, #11]

    cliPrintf("gpio read %d : %d\n", ch, gpioPinRead(ch));
 8002e94:	7afc      	ldrb	r4, [r7, #11]
 8002e96:	7afb      	ldrb	r3, [r7, #11]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff ff53 	bl	8002d44 <gpioPinRead>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4621      	mov	r1, r4
 8002ea4:	482b      	ldr	r0, [pc, #172]	@ (8002f54 <cliGpio+0x1a0>)
 8002ea6:	f7fe feab 	bl	8001c00 <cliPrintf>

    ret = true;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 3 && args->isStr(0, "write") == true)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	881b      	ldrh	r3, [r3, #0]
 8002eb2:	2b03      	cmp	r3, #3
 8002eb4:	d127      	bne.n	8002f06 <cliGpio+0x152>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	4927      	ldr	r1, [pc, #156]	@ (8002f58 <cliGpio+0x1a4>)
 8002ebc:	2000      	movs	r0, #0
 8002ebe:	4798      	blx	r3
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d01f      	beq.n	8002f06 <cliGpio+0x152>
  {
    uint8_t ch;
    uint8_t data;

    ch   = (uint8_t)args->getData(1);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	2001      	movs	r0, #1
 8002ecc:	4798      	blx	r3
 8002ece:	4603      	mov	r3, r0
 8002ed0:	72bb      	strb	r3, [r7, #10]
    data = (uint8_t)args->getData(2);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	2002      	movs	r0, #2
 8002ed8:	4798      	blx	r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	727b      	strb	r3, [r7, #9]

    gpioPinWrite(ch, data);
 8002ede:	f997 200a 	ldrsb.w	r2, [r7, #10]
 8002ee2:	7a7b      	ldrb	r3, [r7, #9]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	bf14      	ite	ne
 8002ee8:	2301      	movne	r3, #1
 8002eea:	2300      	moveq	r3, #0
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	4619      	mov	r1, r3
 8002ef0:	4610      	mov	r0, r2
 8002ef2:	f7ff fecb 	bl	8002c8c <gpioPinWrite>

    cliPrintf("gpio write %d : %d\n", ch, data);
 8002ef6:	7abb      	ldrb	r3, [r7, #10]
 8002ef8:	7a7a      	ldrb	r2, [r7, #9]
 8002efa:	4619      	mov	r1, r3
 8002efc:	4817      	ldr	r0, [pc, #92]	@ (8002f5c <cliGpio+0x1a8>)
 8002efe:	f7fe fe7f 	bl	8001c00 <cliPrintf>
    ret = true;
 8002f02:	2301      	movs	r3, #1
 8002f04:	75fb      	strb	r3, [r7, #23]
  }

  if (ret != true)
 8002f06:	7dfb      	ldrb	r3, [r7, #23]
 8002f08:	f083 0301 	eor.w	r3, r3, #1
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00d      	beq.n	8002f2e <cliGpio+0x17a>
  {
    cliPrintf("gpio info\n");
 8002f12:	4813      	ldr	r0, [pc, #76]	@ (8002f60 <cliGpio+0x1ac>)
 8002f14:	f7fe fe74 	bl	8001c00 <cliPrintf>
    cliPrintf("gpio show\n");
 8002f18:	4812      	ldr	r0, [pc, #72]	@ (8002f64 <cliGpio+0x1b0>)
 8002f1a:	f7fe fe71 	bl	8001c00 <cliPrintf>
    cliPrintf("gpio read ch[0~%d]\n", HW_GPIO_MAX_CH - 1);
 8002f1e:	210a      	movs	r1, #10
 8002f20:	4811      	ldr	r0, [pc, #68]	@ (8002f68 <cliGpio+0x1b4>)
 8002f22:	f7fe fe6d 	bl	8001c00 <cliPrintf>
    cliPrintf("gpio write ch[0~%d] 0:1\n", HW_GPIO_MAX_CH - 1);
 8002f26:	210a      	movs	r1, #10
 8002f28:	4810      	ldr	r0, [pc, #64]	@ (8002f6c <cliGpio+0x1b8>)
 8002f2a:	f7fe fe69 	bl	8001c00 <cliPrintf>
  }
}
 8002f2e:	bf00      	nop
 8002f30:	371c      	adds	r7, #28
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd90      	pop	{r4, r7, pc}
 8002f36:	bf00      	nop
 8002f38:	08010a9c 	.word	0x08010a9c
 8002f3c:	08011040 	.word	0x08011040
 8002f40:	08010aa4 	.word	0x08010aa4
 8002f44:	08010ab4 	.word	0x08010ab4
 8002f48:	08010abc 	.word	0x08010abc
 8002f4c:	08010ac0 	.word	0x08010ac0
 8002f50:	08010ac4 	.word	0x08010ac4
 8002f54:	08010acc 	.word	0x08010acc
 8002f58:	08010ae0 	.word	0x08010ae0
 8002f5c:	08010ae8 	.word	0x08010ae8
 8002f60:	08010afc 	.word	0x08010afc
 8002f64:	08010b08 	.word	0x08010b08
 8002f68:	08010b14 	.word	0x08010b14
 8002f6c:	08010b28 	.word	0x08010b28

08002f70 <i2cInit>:




bool i2cInit(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
  uint32_t i;

  for (i=0; i<I2C_MAX_CH; i++)
 8002f76:	2300      	movs	r3, #0
 8002f78:	607b      	str	r3, [r7, #4]
 8002f7a:	e011      	b.n	8002fa0 <i2cInit+0x30>
  {
    i2c_timeout[i] = 10;
 8002f7c:	4a10      	ldr	r2, [pc, #64]	@ (8002fc0 <i2cInit+0x50>)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	210a      	movs	r1, #10
 8002f82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    i2c_errcount[i] = 0;
 8002f86:	4a0f      	ldr	r2, [pc, #60]	@ (8002fc4 <i2cInit+0x54>)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2100      	movs	r1, #0
 8002f8c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    is_begin[i] = false;
 8002f90:	4a0d      	ldr	r2, [pc, #52]	@ (8002fc8 <i2cInit+0x58>)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4413      	add	r3, r2
 8002f96:	2200      	movs	r2, #0
 8002f98:	701a      	strb	r2, [r3, #0]
  for (i=0; i<I2C_MAX_CH; i++)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	607b      	str	r3, [r7, #4]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d0ea      	beq.n	8002f7c <i2cInit+0xc>
  }

#ifdef _USE_HW_CLI
  cliAdd("i2c", cliI2C);
 8002fa6:	4909      	ldr	r1, [pc, #36]	@ (8002fcc <i2cInit+0x5c>)
 8002fa8:	4809      	ldr	r0, [pc, #36]	@ (8002fd0 <i2cInit+0x60>)
 8002faa:	f7fe ff39 	bl	8001e20 <cliAdd>
#endif

  is_init = true;
 8002fae:	4b09      	ldr	r3, [pc, #36]	@ (8002fd4 <i2cInit+0x64>)
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	701a      	strb	r2, [r3, #0]
  return true;
 8002fb4:	2301      	movs	r3, #1
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	20001188 	.word	0x20001188
 8002fc4:	2000118c 	.word	0x2000118c
 8002fc8:	20001198 	.word	0x20001198
 8002fcc:	080033e1 	.word	0x080033e1
 8002fd0:	08010b44 	.word	0x08010b44
 8002fd4:	20001194 	.word	0x20001194

08002fd8 <i2cBegin>:
{
  return is_init;
}

bool i2cBegin(uint8_t ch, uint32_t freq_khz)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	4603      	mov	r3, r0
 8002fe0:	6039      	str	r1, [r7, #0]
 8002fe2:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	73fb      	strb	r3, [r7, #15]

  I2C_HandleTypeDef *p_handle = i2c_tbl[ch].p_hi2c;
 8002fe8:	79fa      	ldrb	r2, [r7, #7]
 8002fea:	492b      	ldr	r1, [pc, #172]	@ (8003098 <i2cBegin+0xc0>)
 8002fec:	4613      	mov	r3, r2
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	4413      	add	r3, r2
 8002ff2:	00db      	lsls	r3, r3, #3
 8002ff4:	440b      	add	r3, r1
 8002ff6:	3304      	adds	r3, #4
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	60bb      	str	r3, [r7, #8]

  if (ch >= I2C_MAX_CH)
 8002ffc:	79fb      	ldrb	r3, [r7, #7]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <i2cBegin+0x2e>
  {
    return false;
 8003002:	2300      	movs	r3, #0
 8003004:	e043      	b.n	800308e <i2cBegin+0xb6>
  }


  switch(ch)
 8003006:	79fb      	ldrb	r3, [r7, #7]
 8003008:	2b01      	cmp	r3, #1
 800300a:	d83f      	bhi.n	800308c <i2cBegin+0xb4>
  {
    case _DEF_I2C1:
    case _DEF_I2C2:
      i2c_freq[ch] = freq_khz;
 800300c:	79fb      	ldrb	r3, [r7, #7]
 800300e:	4923      	ldr	r1, [pc, #140]	@ (800309c <i2cBegin+0xc4>)
 8003010:	683a      	ldr	r2, [r7, #0]
 8003012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      p_handle->Instance             = i2c_tbl[ch].p_i2c;
 8003016:	79fa      	ldrb	r2, [r7, #7]
 8003018:	491f      	ldr	r1, [pc, #124]	@ (8003098 <i2cBegin+0xc0>)
 800301a:	4613      	mov	r3, r2
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	4413      	add	r3, r2
 8003020:	00db      	lsls	r3, r3, #3
 8003022:	440b      	add	r3, r1
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	601a      	str	r2, [r3, #0]
      p_handle->Init.Timing          = i2cGetTimming(freq_khz);
 800302a:	6838      	ldr	r0, [r7, #0]
 800302c:	f000 f83a 	bl	80030a4 <i2cGetTimming>
 8003030:	4602      	mov	r2, r0
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	605a      	str	r2, [r3, #4]
      p_handle->Init.OwnAddress1     = 0x00;
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	2200      	movs	r2, #0
 800303a:	609a      	str	r2, [r3, #8]
      p_handle->Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	2201      	movs	r2, #1
 8003040:	60da      	str	r2, [r3, #12]
      p_handle->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	2200      	movs	r2, #0
 8003046:	611a      	str	r2, [r3, #16]
      p_handle->Init.OwnAddress2     = 0x00;
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	2200      	movs	r2, #0
 800304c:	615a      	str	r2, [r3, #20]
      p_handle->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	2200      	movs	r2, #0
 8003052:	61da      	str	r2, [r3, #28]
      p_handle->Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	2200      	movs	r2, #0
 8003058:	621a      	str	r2, [r3, #32]

      i2cReset(ch);
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	4618      	mov	r0, r3
 800305e:	f000 f851 	bl	8003104 <i2cReset>

      HAL_I2C_DeInit(p_handle);
 8003062:	68b8      	ldr	r0, [r7, #8]
 8003064:	f004 fdb5 	bl	8007bd2 <HAL_I2C_DeInit>
      if(HAL_I2C_Init(p_handle) != HAL_OK)
 8003068:	68b8      	ldr	r0, [r7, #8]
 800306a:	f004 fd17 	bl	8007a9c <HAL_I2C_Init>
      {
      }

      /* Enable the Analog I2C Filter */
      HAL_I2CEx_ConfigAnalogFilter(p_handle,I2C_ANALOGFILTER_ENABLE);
 800306e:	2100      	movs	r1, #0
 8003070:	68b8      	ldr	r0, [r7, #8]
 8003072:	f005 fbb9 	bl	80087e8 <HAL_I2CEx_ConfigAnalogFilter>

      /* Configure Digital filter */
      HAL_I2CEx_ConfigDigitalFilter(p_handle, 0);
 8003076:	2100      	movs	r1, #0
 8003078:	68b8      	ldr	r0, [r7, #8]
 800307a:	f005 fc00 	bl	800887e <HAL_I2CEx_ConfigDigitalFilter>

      ret = true;
 800307e:	2301      	movs	r3, #1
 8003080:	73fb      	strb	r3, [r7, #15]
      is_begin[ch] = true;
 8003082:	79fb      	ldrb	r3, [r7, #7]
 8003084:	4a06      	ldr	r2, [pc, #24]	@ (80030a0 <i2cBegin+0xc8>)
 8003086:	2101      	movs	r1, #1
 8003088:	54d1      	strb	r1, [r2, r3]
      break;
 800308a:	bf00      	nop
  }

  return ret;
 800308c:	7bfb      	ldrb	r3, [r7, #15]
}
 800308e:	4618      	mov	r0, r3
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	20000030 	.word	0x20000030
 800309c:	20001190 	.word	0x20001190
 80030a0:	20001198 	.word	0x20001198

080030a4 <i2cGetTimming>:

uint32_t i2cGetTimming(uint32_t freq_khz)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b085      	sub	sp, #20
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  uint32_t ret;

  switch(freq_khz)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2b64      	cmp	r3, #100	@ 0x64
 80030b0:	d004      	beq.n	80030bc <i2cGetTimming+0x18>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80030b8:	d003      	beq.n	80030c2 <i2cGetTimming+0x1e>
 80030ba:	e005      	b.n	80030c8 <i2cGetTimming+0x24>
  {
    case 100:
      ret = 0x30D29DE4;//0x60100AB6;
 80030bc:	4b07      	ldr	r3, [pc, #28]	@ (80030dc <i2cGetTimming+0x38>)
 80030be:	60fb      	str	r3, [r7, #12]
      break;
 80030c0:	e005      	b.n	80030ce <i2cGetTimming+0x2a>

    case 400:
      ret = 0x00D049FB;
 80030c2:	4b07      	ldr	r3, [pc, #28]	@ (80030e0 <i2cGetTimming+0x3c>)
 80030c4:	60fb      	str	r3, [r7, #12]
      break;
 80030c6:	e002      	b.n	80030ce <i2cGetTimming+0x2a>

    default:
      ret = 0x00D049FB;
 80030c8:	4b05      	ldr	r3, [pc, #20]	@ (80030e0 <i2cGetTimming+0x3c>)
 80030ca:	60fb      	str	r3, [r7, #12]
      break;
 80030cc:	bf00      	nop
  };

  return ret;
 80030ce:	68fb      	ldr	r3, [r7, #12]
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3714      	adds	r7, #20
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr
 80030dc:	30d29de4 	.word	0x30d29de4
 80030e0:	00d049fb 	.word	0x00d049fb

080030e4 <i2cIsBegin>:

bool i2cIsBegin(uint8_t ch)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	71fb      	strb	r3, [r7, #7]
  return is_begin[ch];
 80030ee:	79fb      	ldrb	r3, [r7, #7]
 80030f0:	4a03      	ldr	r2, [pc, #12]	@ (8003100 <i2cIsBegin+0x1c>)
 80030f2:	5cd3      	ldrb	r3, [r2, r3]
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr
 8003100:	20001198 	.word	0x20001198

08003104 <i2cReset>:

void i2cReset(uint8_t ch)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b08a      	sub	sp, #40	@ 0x28
 8003108:	af00      	add	r7, sp, #0
 800310a:	4603      	mov	r3, r0
 800310c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  i2c_tbl_t *p_pin = &i2c_tbl[ch];
 800310e:	79fa      	ldrb	r2, [r7, #7]
 8003110:	4613      	mov	r3, r2
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	4413      	add	r3, r2
 8003116:	00db      	lsls	r3, r3, #3
 8003118:	4a44      	ldr	r2, [pc, #272]	@ (800322c <i2cReset+0x128>)
 800311a:	4413      	add	r3, r2
 800311c:	623b      	str	r3, [r7, #32]


  GPIO_InitStruct.Pin       = p_pin->scl_pin;
 800311e:	6a3b      	ldr	r3, [r7, #32]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_OD;
 8003124:	2311      	movs	r3, #17
 8003126:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8003128:	2300      	movs	r3, #0
 800312a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 800312c:	2303      	movs	r3, #3
 800312e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(p_pin->scl_port, &GPIO_InitStruct);
 8003130:	6a3b      	ldr	r3, [r7, #32]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	f107 020c 	add.w	r2, r7, #12
 8003138:	4611      	mov	r1, r2
 800313a:	4618      	mov	r0, r3
 800313c:	f004 f9e8 	bl	8007510 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin       = p_pin->sda_pin;
 8003140:	6a3b      	ldr	r3, [r7, #32]
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_OD;
 8003146:	2311      	movs	r3, #17
 8003148:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800314a:	2300      	movs	r3, #0
 800314c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(p_pin->sda_port, &GPIO_InitStruct);
 800314e:	6a3b      	ldr	r3, [r7, #32]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	f107 020c 	add.w	r2, r7, #12
 8003156:	4611      	mov	r1, r2
 8003158:	4618      	mov	r0, r3
 800315a:	f004 f9d9 	bl	8007510 <HAL_GPIO_Init>


  HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_SET);
 800315e:	6a3b      	ldr	r3, [r7, #32]
 8003160:	6898      	ldr	r0, [r3, #8]
 8003162:	6a3b      	ldr	r3, [r7, #32]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	b29b      	uxth	r3, r3
 8003168:	2201      	movs	r2, #1
 800316a:	4619      	mov	r1, r3
 800316c:	f004 fc4c 	bl	8007a08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(p_pin->sda_port, p_pin->sda_pin, GPIO_PIN_SET);
 8003170:	6a3b      	ldr	r3, [r7, #32]
 8003172:	6918      	ldr	r0, [r3, #16]
 8003174:	6a3b      	ldr	r3, [r7, #32]
 8003176:	695b      	ldr	r3, [r3, #20]
 8003178:	b29b      	uxth	r3, r3
 800317a:	2201      	movs	r2, #1
 800317c:	4619      	mov	r1, r3
 800317e:	f004 fc43 	bl	8007a08 <HAL_GPIO_WritePin>
  delayUs(5);
 8003182:	2005      	movs	r0, #5
 8003184:	f7ff f887 	bl	8002296 <delayUs>

  for (int i = 0; i < 9; i++)
 8003188:	2300      	movs	r3, #0
 800318a:	627b      	str	r3, [r7, #36]	@ 0x24
 800318c:	e01a      	b.n	80031c4 <i2cReset+0xc0>
  {

    HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_RESET);
 800318e:	6a3b      	ldr	r3, [r7, #32]
 8003190:	6898      	ldr	r0, [r3, #8]
 8003192:	6a3b      	ldr	r3, [r7, #32]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	b29b      	uxth	r3, r3
 8003198:	2200      	movs	r2, #0
 800319a:	4619      	mov	r1, r3
 800319c:	f004 fc34 	bl	8007a08 <HAL_GPIO_WritePin>
    delayUs(5);
 80031a0:	2005      	movs	r0, #5
 80031a2:	f7ff f878 	bl	8002296 <delayUs>
    HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_SET);
 80031a6:	6a3b      	ldr	r3, [r7, #32]
 80031a8:	6898      	ldr	r0, [r3, #8]
 80031aa:	6a3b      	ldr	r3, [r7, #32]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	2201      	movs	r2, #1
 80031b2:	4619      	mov	r1, r3
 80031b4:	f004 fc28 	bl	8007a08 <HAL_GPIO_WritePin>
    delayUs(5);
 80031b8:	2005      	movs	r0, #5
 80031ba:	f7ff f86c 	bl	8002296 <delayUs>
  for (int i = 0; i < 9; i++)
 80031be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c0:	3301      	adds	r3, #1
 80031c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80031c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c6:	2b08      	cmp	r3, #8
 80031c8:	dde1      	ble.n	800318e <i2cReset+0x8a>
  }

  HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_RESET);
 80031ca:	6a3b      	ldr	r3, [r7, #32]
 80031cc:	6898      	ldr	r0, [r3, #8]
 80031ce:	6a3b      	ldr	r3, [r7, #32]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	2200      	movs	r2, #0
 80031d6:	4619      	mov	r1, r3
 80031d8:	f004 fc16 	bl	8007a08 <HAL_GPIO_WritePin>
  delayUs(5);
 80031dc:	2005      	movs	r0, #5
 80031de:	f7ff f85a 	bl	8002296 <delayUs>
  HAL_GPIO_WritePin(p_pin->sda_port, p_pin->sda_pin, GPIO_PIN_RESET);
 80031e2:	6a3b      	ldr	r3, [r7, #32]
 80031e4:	6918      	ldr	r0, [r3, #16]
 80031e6:	6a3b      	ldr	r3, [r7, #32]
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	2200      	movs	r2, #0
 80031ee:	4619      	mov	r1, r3
 80031f0:	f004 fc0a 	bl	8007a08 <HAL_GPIO_WritePin>
  delayUs(5);
 80031f4:	2005      	movs	r0, #5
 80031f6:	f7ff f84e 	bl	8002296 <delayUs>

  HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_SET);
 80031fa:	6a3b      	ldr	r3, [r7, #32]
 80031fc:	6898      	ldr	r0, [r3, #8]
 80031fe:	6a3b      	ldr	r3, [r7, #32]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	b29b      	uxth	r3, r3
 8003204:	2201      	movs	r2, #1
 8003206:	4619      	mov	r1, r3
 8003208:	f004 fbfe 	bl	8007a08 <HAL_GPIO_WritePin>
  delayUs(5);
 800320c:	2005      	movs	r0, #5
 800320e:	f7ff f842 	bl	8002296 <delayUs>
  HAL_GPIO_WritePin(p_pin->sda_port, p_pin->sda_pin, GPIO_PIN_SET);
 8003212:	6a3b      	ldr	r3, [r7, #32]
 8003214:	6918      	ldr	r0, [r3, #16]
 8003216:	6a3b      	ldr	r3, [r7, #32]
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	b29b      	uxth	r3, r3
 800321c:	2201      	movs	r2, #1
 800321e:	4619      	mov	r1, r3
 8003220:	f004 fbf2 	bl	8007a08 <HAL_GPIO_WritePin>
}
 8003224:	bf00      	nop
 8003226:	3728      	adds	r7, #40	@ 0x28
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}
 800322c:	20000030 	.word	0x20000030

08003230 <i2cIsDeviceReady>:

bool i2cIsDeviceReady(uint8_t ch, uint8_t dev_addr)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	4603      	mov	r3, r0
 8003238:	460a      	mov	r2, r1
 800323a:	71fb      	strb	r3, [r7, #7]
 800323c:	4613      	mov	r3, r2
 800323e:	71bb      	strb	r3, [r7, #6]
  I2C_HandleTypeDef *p_handle = i2c_tbl[ch].p_hi2c;
 8003240:	79fa      	ldrb	r2, [r7, #7]
 8003242:	490f      	ldr	r1, [pc, #60]	@ (8003280 <i2cIsDeviceReady+0x50>)
 8003244:	4613      	mov	r3, r2
 8003246:	005b      	lsls	r3, r3, #1
 8003248:	4413      	add	r3, r2
 800324a:	00db      	lsls	r3, r3, #3
 800324c:	440b      	add	r3, r1
 800324e:	3304      	adds	r3, #4
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	60fb      	str	r3, [r7, #12]


  if (HAL_I2C_IsDeviceReady(p_handle, dev_addr << 1, 10, 10) == HAL_OK)
 8003254:	79bb      	ldrb	r3, [r7, #6]
 8003256:	b29b      	uxth	r3, r3
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	b299      	uxth	r1, r3
 800325c:	230a      	movs	r3, #10
 800325e:	220a      	movs	r2, #10
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f004 ff13 	bl	800808c <HAL_I2C_IsDeviceReady>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d103      	bne.n	8003274 <i2cIsDeviceReady+0x44>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800326c:	b662      	cpsie	i
}
 800326e:	bf00      	nop
  {
    __enable_irq();
    return true;
 8003270:	2301      	movs	r3, #1
 8003272:	e000      	b.n	8003276 <i2cIsDeviceReady+0x46>
  }

  return false;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	20000030 	.word	0x20000030

08003284 <i2cReadByte>:

  return ret;
}

bool i2cReadByte (uint8_t ch, uint16_t dev_addr, uint16_t reg_addr, uint8_t *p_data, uint32_t timeout)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af02      	add	r7, sp, #8
 800328a:	607b      	str	r3, [r7, #4]
 800328c:	4603      	mov	r3, r0
 800328e:	73fb      	strb	r3, [r7, #15]
 8003290:	460b      	mov	r3, r1
 8003292:	81bb      	strh	r3, [r7, #12]
 8003294:	4613      	mov	r3, r2
 8003296:	817b      	strh	r3, [r7, #10]
  return i2cReadBytes(ch, dev_addr, reg_addr, p_data, 1, timeout);
 8003298:	897a      	ldrh	r2, [r7, #10]
 800329a:	89b9      	ldrh	r1, [r7, #12]
 800329c:	7bf8      	ldrb	r0, [r7, #15]
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	9301      	str	r3, [sp, #4]
 80032a2:	2301      	movs	r3, #1
 80032a4:	9300      	str	r3, [sp, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f000 f806 	bl	80032b8 <i2cReadBytes>
 80032ac:	4603      	mov	r3, r0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
	...

080032b8 <i2cReadBytes>:

bool i2cReadBytes(uint8_t ch, uint16_t dev_addr, uint16_t reg_addr, uint8_t *p_data, uint32_t length, uint32_t timeout)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b08c      	sub	sp, #48	@ 0x30
 80032bc:	af04      	add	r7, sp, #16
 80032be:	607b      	str	r3, [r7, #4]
 80032c0:	4603      	mov	r3, r0
 80032c2:	73fb      	strb	r3, [r7, #15]
 80032c4:	460b      	mov	r3, r1
 80032c6:	81bb      	strh	r3, [r7, #12]
 80032c8:	4613      	mov	r3, r2
 80032ca:	817b      	strh	r3, [r7, #10]
  bool ret;
  HAL_StatusTypeDef i2c_ret;
  I2C_HandleTypeDef *p_handle = i2c_tbl[ch].p_hi2c;
 80032cc:	7bfa      	ldrb	r2, [r7, #15]
 80032ce:	4916      	ldr	r1, [pc, #88]	@ (8003328 <i2cReadBytes+0x70>)
 80032d0:	4613      	mov	r3, r2
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	4413      	add	r3, r2
 80032d6:	00db      	lsls	r3, r3, #3
 80032d8:	440b      	add	r3, r1
 80032da:	3304      	adds	r3, #4
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	61bb      	str	r3, [r7, #24]

  if (ch >= I2C_MAX_CH)
 80032e0:	7bfb      	ldrb	r3, [r7, #15]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <i2cReadBytes+0x32>
  {
    return false;
 80032e6:	2300      	movs	r3, #0
 80032e8:	e01a      	b.n	8003320 <i2cReadBytes+0x68>
  }

  i2c_ret = HAL_I2C_Mem_Read(p_handle, (uint16_t)(dev_addr << 1), reg_addr, I2C_MEMADD_SIZE_8BIT, p_data, length, timeout);
 80032ea:	89bb      	ldrh	r3, [r7, #12]
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	b299      	uxth	r1, r3
 80032f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	8978      	ldrh	r0, [r7, #10]
 80032f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032f8:	9202      	str	r2, [sp, #8]
 80032fa:	9301      	str	r3, [sp, #4]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	9300      	str	r3, [sp, #0]
 8003300:	2301      	movs	r3, #1
 8003302:	4602      	mov	r2, r0
 8003304:	69b8      	ldr	r0, [r7, #24]
 8003306:	f004 fda7 	bl	8007e58 <HAL_I2C_Mem_Read>
 800330a:	4603      	mov	r3, r0
 800330c:	75fb      	strb	r3, [r7, #23]

  if( i2c_ret == HAL_OK )
 800330e:	7dfb      	ldrb	r3, [r7, #23]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d102      	bne.n	800331a <i2cReadBytes+0x62>
  {
    ret = true;
 8003314:	2301      	movs	r3, #1
 8003316:	77fb      	strb	r3, [r7, #31]
 8003318:	e001      	b.n	800331e <i2cReadBytes+0x66>
  }
  else
  {
    ret = false;
 800331a:	2300      	movs	r3, #0
 800331c:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 800331e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003320:	4618      	mov	r0, r3
 8003322:	3720      	adds	r7, #32
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	20000030 	.word	0x20000030

0800332c <i2cWriteByte>:

  return ret;
}

bool i2cWriteByte (uint8_t ch, uint16_t dev_addr, uint16_t reg_addr, uint8_t data, uint32_t timeout)
{
 800332c:	b590      	push	{r4, r7, lr}
 800332e:	b085      	sub	sp, #20
 8003330:	af02      	add	r7, sp, #8
 8003332:	4604      	mov	r4, r0
 8003334:	4608      	mov	r0, r1
 8003336:	4611      	mov	r1, r2
 8003338:	461a      	mov	r2, r3
 800333a:	4623      	mov	r3, r4
 800333c:	71fb      	strb	r3, [r7, #7]
 800333e:	4603      	mov	r3, r0
 8003340:	80bb      	strh	r3, [r7, #4]
 8003342:	460b      	mov	r3, r1
 8003344:	807b      	strh	r3, [r7, #2]
 8003346:	4613      	mov	r3, r2
 8003348:	71bb      	strb	r3, [r7, #6]
  return i2cWriteBytes(ch, dev_addr, reg_addr, &data, 1, timeout);
 800334a:	1dbc      	adds	r4, r7, #6
 800334c:	887a      	ldrh	r2, [r7, #2]
 800334e:	88b9      	ldrh	r1, [r7, #4]
 8003350:	79f8      	ldrb	r0, [r7, #7]
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	9301      	str	r3, [sp, #4]
 8003356:	2301      	movs	r3, #1
 8003358:	9300      	str	r3, [sp, #0]
 800335a:	4623      	mov	r3, r4
 800335c:	f000 f806 	bl	800336c <i2cWriteBytes>
 8003360:	4603      	mov	r3, r0
}
 8003362:	4618      	mov	r0, r3
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	bd90      	pop	{r4, r7, pc}
	...

0800336c <i2cWriteBytes>:

bool i2cWriteBytes(uint8_t ch, uint16_t dev_addr, uint16_t reg_addr, uint8_t *p_data, uint32_t length, uint32_t timeout)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b08c      	sub	sp, #48	@ 0x30
 8003370:	af04      	add	r7, sp, #16
 8003372:	607b      	str	r3, [r7, #4]
 8003374:	4603      	mov	r3, r0
 8003376:	73fb      	strb	r3, [r7, #15]
 8003378:	460b      	mov	r3, r1
 800337a:	81bb      	strh	r3, [r7, #12]
 800337c:	4613      	mov	r3, r2
 800337e:	817b      	strh	r3, [r7, #10]
  bool ret;
  HAL_StatusTypeDef i2c_ret;
  I2C_HandleTypeDef *p_handle = i2c_tbl[ch].p_hi2c;
 8003380:	7bfa      	ldrb	r2, [r7, #15]
 8003382:	4916      	ldr	r1, [pc, #88]	@ (80033dc <i2cWriteBytes+0x70>)
 8003384:	4613      	mov	r3, r2
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	4413      	add	r3, r2
 800338a:	00db      	lsls	r3, r3, #3
 800338c:	440b      	add	r3, r1
 800338e:	3304      	adds	r3, #4
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	61bb      	str	r3, [r7, #24]

  if (ch >= I2C_MAX_CH)
 8003394:	7bfb      	ldrb	r3, [r7, #15]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <i2cWriteBytes+0x32>
  {
    return false;
 800339a:	2300      	movs	r3, #0
 800339c:	e01a      	b.n	80033d4 <i2cWriteBytes+0x68>
  }

  i2c_ret = HAL_I2C_Mem_Write(p_handle, (uint16_t)(dev_addr << 1), reg_addr, I2C_MEMADD_SIZE_8BIT, p_data, length, timeout);
 800339e:	89bb      	ldrh	r3, [r7, #12]
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	b299      	uxth	r1, r3
 80033a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	8978      	ldrh	r0, [r7, #10]
 80033aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033ac:	9202      	str	r2, [sp, #8]
 80033ae:	9301      	str	r3, [sp, #4]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	9300      	str	r3, [sp, #0]
 80033b4:	2301      	movs	r3, #1
 80033b6:	4602      	mov	r2, r0
 80033b8:	69b8      	ldr	r0, [r7, #24]
 80033ba:	f004 fc39 	bl	8007c30 <HAL_I2C_Mem_Write>
 80033be:	4603      	mov	r3, r0
 80033c0:	75fb      	strb	r3, [r7, #23]

  if(i2c_ret == HAL_OK)
 80033c2:	7dfb      	ldrb	r3, [r7, #23]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d102      	bne.n	80033ce <i2cWriteBytes+0x62>
  {
    ret = true;
 80033c8:	2301      	movs	r3, #1
 80033ca:	77fb      	strb	r3, [r7, #31]
 80033cc:	e001      	b.n	80033d2 <i2cWriteBytes+0x66>
  }
  else
  {
    ret = false;
 80033ce:	2300      	movs	r3, #0
 80033d0:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 80033d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3720      	adds	r7, #32
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	20000030 	.word	0x20000030

080033e0 <cliI2C>:
}


#ifdef _USE_HW_CLI
void cliI2C(cli_args_t *args)
{
 80033e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033e2:	b0ad      	sub	sp, #180	@ 0xb4
 80033e4:	af02      	add	r7, sp, #8
 80033e6:	6078      	str	r0, [r7, #4]
  bool ret = true;
 80033e8:	2301      	movs	r3, #1
 80033ea:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  uint32_t i;
  uint8_t i2c_data[128];
  uint32_t pre_time;


  if (args->argc == 2)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	881b      	ldrh	r3, [r3, #0]
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d17b      	bne.n	80034ee <cliI2C+0x10e>
  {
    print_ch = (uint16_t) args->getData(1);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	2001      	movs	r0, #1
 80033fc:	4798      	blx	r3
 80033fe:	4603      	mov	r3, r0
 8003400:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

    print_ch = constrain(print_ch, 1, I2C_MAX_CH);
 8003404:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003408:	2b00      	cmp	r3, #0
 800340a:	d006      	beq.n	800341a <cliI2C+0x3a>
 800340c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003410:	2b01      	cmp	r3, #1
 8003412:	bf28      	it	cs
 8003414:	2301      	movcs	r3, #1
 8003416:	b2db      	uxtb	r3, r3
 8003418:	e000      	b.n	800341c <cliI2C+0x3c>
 800341a:	2301      	movs	r3, #1
 800341c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
    print_ch -= 1;
 8003420:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003424:	3b01      	subs	r3, #1
 8003426:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

    if(args->isStr(0, "scan") == true)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	695b      	ldr	r3, [r3, #20]
 800342e:	4999      	ldr	r1, [pc, #612]	@ (8003694 <cliI2C+0x2b4>)
 8003430:	2000      	movs	r0, #0
 8003432:	4798      	blx	r3
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d032      	beq.n	80034a0 <cliI2C+0xc0>
    {
      if (i2cIsBegin(print_ch) == true)
 800343a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800343e:	4618      	mov	r0, r3
 8003440:	f7ff fe50 	bl	80030e4 <i2cIsBegin>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d022      	beq.n	8003490 <cliI2C+0xb0>
      {
        for (i=0x00; i<= 0x7F; i++)
 800344a:	2300      	movs	r3, #0
 800344c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003450:	e019      	b.n	8003486 <cliI2C+0xa6>
        {
          if (i2cIsDeviceReady(print_ch, i) == true)
 8003452:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003456:	b2da      	uxtb	r2, r3
 8003458:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800345c:	4611      	mov	r1, r2
 800345e:	4618      	mov	r0, r3
 8003460:	f7ff fee6 	bl	8003230 <i2cIsDeviceReady>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d008      	beq.n	800347c <cliI2C+0x9c>
          {
            cliPrintf("I2C CH%d Addr 0x%02X : OK\n", print_ch+1, i);
 800346a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800346e:	3301      	adds	r3, #1
 8003470:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8003474:	4619      	mov	r1, r3
 8003476:	4888      	ldr	r0, [pc, #544]	@ (8003698 <cliI2C+0x2b8>)
 8003478:	f7fe fbc2 	bl	8001c00 <cliPrintf>
        for (i=0x00; i<= 0x7F; i++)
 800347c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003480:	3301      	adds	r3, #1
 8003482:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003486:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800348a:	2b7f      	cmp	r3, #127	@ 0x7f
 800348c:	d9e1      	bls.n	8003452 <cliI2C+0x72>
 800348e:	e0e7      	b.n	8003660 <cliI2C+0x280>
          }
        }
      }
      else
      {
        cliPrintf("i2c ch%d is not begin\n", print_ch + 1);
 8003490:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003494:	3301      	adds	r3, #1
 8003496:	4619      	mov	r1, r3
 8003498:	4880      	ldr	r0, [pc, #512]	@ (800369c <cliI2C+0x2bc>)
 800349a:	f7fe fbb1 	bl	8001c00 <cliPrintf>
 800349e:	e0df      	b.n	8003660 <cliI2C+0x280>
      }
    }
    else if(args->isStr(0, "begin") == true)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	695b      	ldr	r3, [r3, #20]
 80034a4:	497e      	ldr	r1, [pc, #504]	@ (80036a0 <cliI2C+0x2c0>)
 80034a6:	2000      	movs	r0, #0
 80034a8:	4798      	blx	r3
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f000 80d7 	beq.w	8003660 <cliI2C+0x280>
    {
      i2c_ret = i2cBegin(print_ch, 400);
 80034b2:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80034b6:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7ff fd8c 	bl	8002fd8 <i2cBegin>
 80034c0:	4603      	mov	r3, r0
 80034c2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if (i2c_ret == true)
 80034c6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d007      	beq.n	80034de <cliI2C+0xfe>
      {
        cliPrintf("I2C CH%d Begin OK\n", print_ch + 1);
 80034ce:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80034d2:	3301      	adds	r3, #1
 80034d4:	4619      	mov	r1, r3
 80034d6:	4873      	ldr	r0, [pc, #460]	@ (80036a4 <cliI2C+0x2c4>)
 80034d8:	f7fe fb92 	bl	8001c00 <cliPrintf>
 80034dc:	e0c0      	b.n	8003660 <cliI2C+0x280>
      }
      else
      {
        cliPrintf("I2C CH%d Begin Fail\n", print_ch + 1);
 80034de:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80034e2:	3301      	adds	r3, #1
 80034e4:	4619      	mov	r1, r3
 80034e6:	4870      	ldr	r0, [pc, #448]	@ (80036a8 <cliI2C+0x2c8>)
 80034e8:	f7fe fb8a 	bl	8001c00 <cliPrintf>
 80034ec:	e0b8      	b.n	8003660 <cliI2C+0x280>
      }
    }
  }
  else if (args->argc == 5)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	881b      	ldrh	r3, [r3, #0]
 80034f2:	2b05      	cmp	r3, #5
 80034f4:	f040 80b1 	bne.w	800365a <cliI2C+0x27a>
  {
    print_ch = (uint16_t) args->getData(1);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	2001      	movs	r0, #1
 80034fe:	4798      	blx	r3
 8003500:	4603      	mov	r3, r0
 8003502:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
    print_ch = constrain(print_ch, 1, I2C_MAX_CH);
 8003506:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800350a:	2b00      	cmp	r3, #0
 800350c:	d006      	beq.n	800351c <cliI2C+0x13c>
 800350e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003512:	2b01      	cmp	r3, #1
 8003514:	bf28      	it	cs
 8003516:	2301      	movcs	r3, #1
 8003518:	b2db      	uxtb	r3, r3
 800351a:	e000      	b.n	800351e <cliI2C+0x13e>
 800351c:	2301      	movs	r3, #1
 800351e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

    dev_addr = (uint16_t) args->getData(2);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	2002      	movs	r0, #2
 8003528:	4798      	blx	r3
 800352a:	4603      	mov	r3, r0
 800352c:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
    reg_addr = (uint16_t) args->getData(3);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	2003      	movs	r0, #3
 8003536:	4798      	blx	r3
 8003538:	4603      	mov	r3, r0
 800353a:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
    length   = (uint16_t) args->getData(4);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	2004      	movs	r0, #4
 8003544:	4798      	blx	r3
 8003546:	4603      	mov	r3, r0
 8003548:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
    ch       = print_ch - 1;
 800354c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003550:	3b01      	subs	r3, #1
 8003552:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

    if(args->isStr(0, "read") == true)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	4954      	ldr	r1, [pc, #336]	@ (80036ac <cliI2C+0x2cc>)
 800355c:	2000      	movs	r0, #0
 800355e:	4798      	blx	r3
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d03a      	beq.n	80035dc <cliI2C+0x1fc>
    {
      for (i=0; i<length; i++)
 8003566:	2300      	movs	r3, #0
 8003568:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800356c:	e02f      	b.n	80035ce <cliI2C+0x1ee>
      {
        i2c_ret = i2cReadByte(ch, dev_addr, reg_addr+i, i2c_data, 100);
 800356e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003572:	b29a      	uxth	r2, r3
 8003574:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8003578:	4413      	add	r3, r2
 800357a:	b29a      	uxth	r2, r3
 800357c:	f107 030c 	add.w	r3, r7, #12
 8003580:	f8b7 109c 	ldrh.w	r1, [r7, #156]	@ 0x9c
 8003584:	f897 0097 	ldrb.w	r0, [r7, #151]	@ 0x97
 8003588:	2464      	movs	r4, #100	@ 0x64
 800358a:	9400      	str	r4, [sp, #0]
 800358c:	f7ff fe7a 	bl	8003284 <i2cReadByte>
 8003590:	4603      	mov	r3, r0
 8003592:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

        if (i2c_ret == true)
 8003596:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00b      	beq.n	80035b6 <cliI2C+0x1d6>
        {
          cliPrintf("%d I2C - 0x%02X : 0x%02X\n", print_ch, reg_addr+i, i2c_data[0]);
 800359e:	f897 109f 	ldrb.w	r1, [r7, #159]	@ 0x9f
 80035a2:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 80035a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80035aa:	441a      	add	r2, r3
 80035ac:	7b3b      	ldrb	r3, [r7, #12]
 80035ae:	4840      	ldr	r0, [pc, #256]	@ (80036b0 <cliI2C+0x2d0>)
 80035b0:	f7fe fb26 	bl	8001c00 <cliPrintf>
 80035b4:	e006      	b.n	80035c4 <cliI2C+0x1e4>
        }
        else
        {
          cliPrintf("%d I2C - Fail \n", print_ch);
 80035b6:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80035ba:	4619      	mov	r1, r3
 80035bc:	483d      	ldr	r0, [pc, #244]	@ (80036b4 <cliI2C+0x2d4>)
 80035be:	f7fe fb1f 	bl	8001c00 <cliPrintf>
          break;
 80035c2:	e04d      	b.n	8003660 <cliI2C+0x280>
      for (i=0; i<length; i++)
 80035c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80035c8:	3301      	adds	r3, #1
 80035ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80035ce:	f8b7 3098 	ldrh.w	r3, [r7, #152]	@ 0x98
 80035d2:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d3c9      	bcc.n	800356e <cliI2C+0x18e>
 80035da:	e041      	b.n	8003660 <cliI2C+0x280>
        }
      }
    }
    else if(args->isStr(0, "write") == true)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	695b      	ldr	r3, [r3, #20]
 80035e0:	4935      	ldr	r1, [pc, #212]	@ (80036b8 <cliI2C+0x2d8>)
 80035e2:	2000      	movs	r0, #0
 80035e4:	4798      	blx	r3
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d032      	beq.n	8003652 <cliI2C+0x272>
    {
      pre_time = millis();
 80035ec:	f7fe fe68 	bl	80022c0 <millis>
 80035f0:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
      i2c_ret = i2cWriteByte(ch, dev_addr, reg_addr, (uint8_t)length, 100);
 80035f4:	f8b7 3098 	ldrh.w	r3, [r7, #152]	@ 0x98
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 80035fe:	f8b7 109c 	ldrh.w	r1, [r7, #156]	@ 0x9c
 8003602:	f897 0097 	ldrb.w	r0, [r7, #151]	@ 0x97
 8003606:	2464      	movs	r4, #100	@ 0x64
 8003608:	9400      	str	r4, [sp, #0]
 800360a:	f7ff fe8f 	bl	800332c <i2cWriteByte>
 800360e:	4603      	mov	r3, r0
 8003610:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

      if (i2c_ret == true)
 8003614:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003618:	2b00      	cmp	r3, #0
 800361a:	d013      	beq.n	8003644 <cliI2C+0x264>
      {
        cliPrintf("%d I2C - 0x%02X : 0x%02X, %d ms\n", print_ch, reg_addr, length, millis()-pre_time);
 800361c:	f897 409f 	ldrb.w	r4, [r7, #159]	@ 0x9f
 8003620:	f8b7 509a 	ldrh.w	r5, [r7, #154]	@ 0x9a
 8003624:	f8b7 6098 	ldrh.w	r6, [r7, #152]	@ 0x98
 8003628:	f7fe fe4a 	bl	80022c0 <millis>
 800362c:	4602      	mov	r2, r0
 800362e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	9300      	str	r3, [sp, #0]
 8003636:	4633      	mov	r3, r6
 8003638:	462a      	mov	r2, r5
 800363a:	4621      	mov	r1, r4
 800363c:	481f      	ldr	r0, [pc, #124]	@ (80036bc <cliI2C+0x2dc>)
 800363e:	f7fe fadf 	bl	8001c00 <cliPrintf>
 8003642:	e00d      	b.n	8003660 <cliI2C+0x280>
      }
      else
      {
        cliPrintf("%d I2C - Fail \n", print_ch);
 8003644:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003648:	4619      	mov	r1, r3
 800364a:	481a      	ldr	r0, [pc, #104]	@ (80036b4 <cliI2C+0x2d4>)
 800364c:	f7fe fad8 	bl	8001c00 <cliPrintf>
 8003650:	e006      	b.n	8003660 <cliI2C+0x280>
      }
    }
    else
    {
      ret = false;
 8003652:	2300      	movs	r3, #0
 8003654:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8003658:	e002      	b.n	8003660 <cliI2C+0x280>
    }
  }
  else
  {
    ret = false;
 800365a:	2300      	movs	r3, #0
 800365c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  }

  if (ret == false)
 8003660:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8003664:	f083 0301 	eor.w	r3, r3, #1
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00d      	beq.n	800368a <cliI2C+0x2aa>
  {
    cliPrintf( "i2c begin ch[1~%d]\n", I2C_MAX_CH);
 800366e:	2101      	movs	r1, #1
 8003670:	4813      	ldr	r0, [pc, #76]	@ (80036c0 <cliI2C+0x2e0>)
 8003672:	f7fe fac5 	bl	8001c00 <cliPrintf>
    cliPrintf( "i2c scan  ch[1~%d]\n", I2C_MAX_CH);
 8003676:	2101      	movs	r1, #1
 8003678:	4812      	ldr	r0, [pc, #72]	@ (80036c4 <cliI2C+0x2e4>)
 800367a:	f7fe fac1 	bl	8001c00 <cliPrintf>
    cliPrintf( "i2c read  ch dev_addr reg_addr length\n");
 800367e:	4812      	ldr	r0, [pc, #72]	@ (80036c8 <cliI2C+0x2e8>)
 8003680:	f7fe fabe 	bl	8001c00 <cliPrintf>
    cliPrintf( "i2c write ch dev_addr reg_addr data\n");
 8003684:	4811      	ldr	r0, [pc, #68]	@ (80036cc <cliI2C+0x2ec>)
 8003686:	f7fe fabb 	bl	8001c00 <cliPrintf>
  }
}
 800368a:	bf00      	nop
 800368c:	37ac      	adds	r7, #172	@ 0xac
 800368e:	46bd      	mov	sp, r7
 8003690:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003692:	bf00      	nop
 8003694:	08010b48 	.word	0x08010b48
 8003698:	08010b50 	.word	0x08010b50
 800369c:	08010b6c 	.word	0x08010b6c
 80036a0:	08010b84 	.word	0x08010b84
 80036a4:	08010b8c 	.word	0x08010b8c
 80036a8:	08010ba0 	.word	0x08010ba0
 80036ac:	08010bb8 	.word	0x08010bb8
 80036b0:	08010bc0 	.word	0x08010bc0
 80036b4:	08010bdc 	.word	0x08010bdc
 80036b8:	08010bec 	.word	0x08010bec
 80036bc:	08010bf4 	.word	0x08010bf4
 80036c0:	08010c18 	.word	0x08010c18
 80036c4:	08010c2c 	.word	0x08010c2c
 80036c8:	08010c40 	.word	0x08010c40
 80036cc:	08010c68 	.word	0x08010c68

080036d0 <imuInit>:
static madgwick_info_t filter_info;
static int16_t         gyro_bias[3] = {0};


bool imuInit(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
  bool ret = true;
 80036d6:	2301      	movs	r3, #1
 80036d8:	71fb      	strb	r3, [r7, #7]


  imu_info.a_res = (float)ICM42670_ACCEL_FSR_G / 32768.0f;
 80036da:	4b15      	ldr	r3, [pc, #84]	@ (8003730 <imuInit+0x60>)
 80036dc:	f04f 5266 	mov.w	r2, #964689920	@ 0x39800000
 80036e0:	635a      	str	r2, [r3, #52]	@ 0x34
  imu_info.g_res = (float)ICM42670_GYRO_FSR_DPS / 32768.0f;
 80036e2:	4b13      	ldr	r3, [pc, #76]	@ (8003730 <imuInit+0x60>)
 80036e4:	4a13      	ldr	r2, [pc, #76]	@ (8003734 <imuInit+0x64>)
 80036e6:	639a      	str	r2, [r3, #56]	@ 0x38
  update_us      = 1000000 / update_hz;
 80036e8:	4b13      	ldr	r3, [pc, #76]	@ (8003738 <imuInit+0x68>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a13      	ldr	r2, [pc, #76]	@ (800373c <imuInit+0x6c>)
 80036ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f2:	4a13      	ldr	r2, [pc, #76]	@ (8003740 <imuInit+0x70>)
 80036f4:	6013      	str	r3, [r2, #0]

  is_init = imuBegin();
 80036f6:	f000 f831 	bl	800375c <imuBegin>
 80036fa:	4603      	mov	r3, r0
 80036fc:	461a      	mov	r2, r3
 80036fe:	4b11      	ldr	r3, [pc, #68]	@ (8003744 <imuInit+0x74>)
 8003700:	701a      	strb	r2, [r3, #0]
  ret = is_init;
 8003702:	4b10      	ldr	r3, [pc, #64]	@ (8003744 <imuInit+0x74>)
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	71fb      	strb	r3, [r7, #7]

//  logPrintf("[%s] imuInit()\n", ret ? "OK":"E_");
  cliPrintf("[%s] imuInit()\n", ret ? "OK":"E_");
 8003708:	79fb      	ldrb	r3, [r7, #7]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <imuInit+0x42>
 800370e:	4b0e      	ldr	r3, [pc, #56]	@ (8003748 <imuInit+0x78>)
 8003710:	e000      	b.n	8003714 <imuInit+0x44>
 8003712:	4b0e      	ldr	r3, [pc, #56]	@ (800374c <imuInit+0x7c>)
 8003714:	4619      	mov	r1, r3
 8003716:	480e      	ldr	r0, [pc, #56]	@ (8003750 <imuInit+0x80>)
 8003718:	f7fe fa72 	bl	8001c00 <cliPrintf>

#ifdef _USE_HW_CLI
  cliAdd("imu", cliCmd);
 800371c:	490d      	ldr	r1, [pc, #52]	@ (8003754 <imuInit+0x84>)
 800371e:	480e      	ldr	r0, [pc, #56]	@ (8003758 <imuInit+0x88>)
 8003720:	f7fe fb7e 	bl	8001e20 <cliAdd>
#endif
  return ret;
 8003724:	79fb      	ldrb	r3, [r7, #7]
}
 8003726:	4618      	mov	r0, r3
 8003728:	3708      	adds	r7, #8
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	200011a4 	.word	0x200011a4
 8003734:	3cfa0000 	.word	0x3cfa0000
 8003738:	20000048 	.word	0x20000048
 800373c:	000f4240 	.word	0x000f4240
 8003740:	2000119c 	.word	0x2000119c
 8003744:	200011a0 	.word	0x200011a0
 8003748:	08010c90 	.word	0x08010c90
 800374c:	08010c94 	.word	0x08010c94
 8003750:	08010c98 	.word	0x08010c98
 8003754:	08003ba5 	.word	0x08003ba5
 8003758:	08010ca8 	.word	0x08010ca8

0800375c <imuBegin>:
{
  return is_init;
}

bool imuBegin(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
  bool ret = true;
 8003762:	2301      	movs	r3, #1
 8003764:	71fb      	strb	r3, [r7, #7]

  ret &= icm42670Init();
 8003766:	f001 fbe5 	bl	8004f34 <icm42670Init>
 800376a:	4603      	mov	r3, r0
 800376c:	461a      	mov	r2, r3
 800376e:	79fb      	ldrb	r3, [r7, #7]
 8003770:	4013      	ands	r3, r2
 8003772:	2b00      	cmp	r3, #0
 8003774:	bf14      	ite	ne
 8003776:	2301      	movne	r3, #1
 8003778:	2300      	moveq	r3, #0
 800377a:	71fb      	strb	r3, [r7, #7]
  ret &= madgwickInit();
 800377c:	f001 fe86 	bl	800548c <madgwickInit>
 8003780:	4603      	mov	r3, r0
 8003782:	461a      	mov	r2, r3
 8003784:	79fb      	ldrb	r3, [r7, #7]
 8003786:	4013      	ands	r3, r2
 8003788:	2b00      	cmp	r3, #0
 800378a:	bf14      	ite	ne
 800378c:	2301      	movne	r3, #1
 800378e:	2300      	moveq	r3, #0
 8003790:	71fb      	strb	r3, [r7, #7]
  if (ret)
 8003792:	79fb      	ldrb	r3, [r7, #7]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d002      	beq.n	800379e <imuBegin+0x42>
  {
    imuCalibrateGyro(200);
 8003798:	20c8      	movs	r0, #200	@ 0xc8
 800379a:	f000 f965 	bl	8003a68 <imuCalibrateGyro>
  }

  madgwickSetFreq(update_hz);
 800379e:	4b07      	ldr	r3, [pc, #28]	@ (80037bc <imuBegin+0x60>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	ee07 3a90 	vmov	s15, r3
 80037a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037aa:	eeb0 0a67 	vmov.f32	s0, s15
 80037ae:	f001 feb1 	bl	8005514 <madgwickSetFreq>
  
  return ret;
 80037b2:	79fb      	ldrb	r3, [r7, #7]
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3708      	adds	r7, #8
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	20000048 	.word	0x20000048

080037c0 <imuUpdate>:

  return true;
}

bool imuUpdate(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
  bool ret;

  ret = imuUpdateInfo(&imu_info);
 80037c6:	4805      	ldr	r0, [pc, #20]	@ (80037dc <imuUpdate+0x1c>)
 80037c8:	f000 f80a 	bl	80037e0 <imuUpdateInfo>
 80037cc:	4603      	mov	r3, r0
 80037ce:	71fb      	strb	r3, [r7, #7]
  return ret;
 80037d0:	79fb      	ldrb	r3, [r7, #7]
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	200011a4 	.word	0x200011a4

080037e0 <imuUpdateInfo>:

bool imuUpdateInfo(imu_info_t *p_info)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80037e8:	2300      	movs	r3, #0
 80037ea:	73fb      	strb	r3, [r7, #15]
  static uint32_t tTime;


  if( (micros()-tTime) >= update_us )
 80037ec:	f7fe fd70 	bl	80022d0 <micros>
 80037f0:	4602      	mov	r2, r0
 80037f2:	4b0e      	ldr	r3, [pc, #56]	@ (800382c <imuUpdateInfo+0x4c>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	1ad2      	subs	r2, r2, r3
 80037f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003830 <imuUpdateInfo+0x50>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d310      	bcc.n	8003822 <imuUpdateInfo+0x42>
  {
    tTime = micros();
 8003800:	f7fe fd66 	bl	80022d0 <micros>
 8003804:	4603      	mov	r3, r0
 8003806:	4a09      	ldr	r2, [pc, #36]	@ (800382c <imuUpdateInfo+0x4c>)
 8003808:	6013      	str	r3, [r2, #0]

    imuComputeIMU();
 800380a:	f000 f815 	bl	8003838 <imuComputeIMU>

    *p_info = imu_info;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a08      	ldr	r2, [pc, #32]	@ (8003834 <imuUpdateInfo+0x54>)
 8003812:	4618      	mov	r0, r3
 8003814:	4611      	mov	r1, r2
 8003816:	2348      	movs	r3, #72	@ 0x48
 8003818:	461a      	mov	r2, r3
 800381a:	f00a f872 	bl	800d902 <memcpy>

    ret = true;
 800381e:	2301      	movs	r3, #1
 8003820:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8003822:	7bfb      	ldrb	r3, [r7, #15]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	2000121c 	.word	0x2000121c
 8003830:	2000119c 	.word	0x2000119c
 8003834:	200011a4 	.word	0x200011a4

08003838 <imuComputeIMU>:


#define FILTER_NUM    3

void imuComputeIMU( void )
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af00      	add	r7, sp, #0
  static uint32_t cur_process_time = 0;
  static uint32_t process_time = 0;
  icm42670_info_t sensor_info;


  if (!icm42670GetInfo(&sensor_info))
 800383e:	463b      	mov	r3, r7
 8003840:	4618      	mov	r0, r3
 8003842:	f001 fc51 	bl	80050e8 <icm42670GetInfo>
 8003846:	4603      	mov	r3, r0
 8003848:	f083 0301 	eor.w	r3, r3, #1
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	f040 80f3 	bne.w	8003a3a <imuComputeIMU+0x202>
  {
    return;
  }

  if (micros() - prev_process_time > 100*1000)
 8003854:	f7fe fd3c 	bl	80022d0 <micros>
 8003858:	4602      	mov	r2, r0
 800385a:	4b7a      	ldr	r3, [pc, #488]	@ (8003a44 <imuComputeIMU+0x20c>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	4a79      	ldr	r2, [pc, #484]	@ (8003a48 <imuComputeIMU+0x210>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d904      	bls.n	8003870 <imuComputeIMU+0x38>
  {
    prev_process_time = micros();
 8003866:	f7fe fd33 	bl	80022d0 <micros>
 800386a:	4603      	mov	r3, r0
 800386c:	4a75      	ldr	r2, [pc, #468]	@ (8003a44 <imuComputeIMU+0x20c>)
 800386e:	6013      	str	r3, [r2, #0]
  }

  sensor_info.gyro_x -= gyro_bias[0];
 8003870:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003874:	b29a      	uxth	r2, r3
 8003876:	4b75      	ldr	r3, [pc, #468]	@ (8003a4c <imuComputeIMU+0x214>)
 8003878:	f9b3 3000 	ldrsh.w	r3, [r3]
 800387c:	b29b      	uxth	r3, r3
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	b29b      	uxth	r3, r3
 8003882:	b21b      	sxth	r3, r3
 8003884:	80fb      	strh	r3, [r7, #6]
  sensor_info.gyro_y -= gyro_bias[1];
 8003886:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800388a:	b29a      	uxth	r2, r3
 800388c:	4b6f      	ldr	r3, [pc, #444]	@ (8003a4c <imuComputeIMU+0x214>)
 800388e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003892:	b29b      	uxth	r3, r3
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	b29b      	uxth	r3, r3
 8003898:	b21b      	sxth	r3, r3
 800389a:	813b      	strh	r3, [r7, #8]
  sensor_info.gyro_z -= gyro_bias[2];
 800389c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80038a0:	b29a      	uxth	r2, r3
 80038a2:	4b6a      	ldr	r3, [pc, #424]	@ (8003a4c <imuComputeIMU+0x214>)
 80038a4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	b21b      	sxth	r3, r3
 80038b0:	817b      	strh	r3, [r7, #10]

  imu_info.ax = (float)sensor_info.acc_x*imu_info.a_res;
 80038b2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80038b6:	ee07 3a90 	vmov	s15, r3
 80038ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80038be:	4b64      	ldr	r3, [pc, #400]	@ (8003a50 <imuComputeIMU+0x218>)
 80038c0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80038c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038c8:	4b61      	ldr	r3, [pc, #388]	@ (8003a50 <imuComputeIMU+0x218>)
 80038ca:	edc3 7a04 	vstr	s15, [r3, #16]
  imu_info.ay = (float)sensor_info.acc_y*imu_info.a_res;
 80038ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80038d2:	ee07 3a90 	vmov	s15, r3
 80038d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80038da:	4b5d      	ldr	r3, [pc, #372]	@ (8003a50 <imuComputeIMU+0x218>)
 80038dc:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80038e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038e4:	4b5a      	ldr	r3, [pc, #360]	@ (8003a50 <imuComputeIMU+0x218>)
 80038e6:	edc3 7a05 	vstr	s15, [r3, #20]
  imu_info.az = (float)sensor_info.acc_z*imu_info.a_res;
 80038ea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80038ee:	ee07 3a90 	vmov	s15, r3
 80038f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80038f6:	4b56      	ldr	r3, [pc, #344]	@ (8003a50 <imuComputeIMU+0x218>)
 80038f8:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80038fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003900:	4b53      	ldr	r3, [pc, #332]	@ (8003a50 <imuComputeIMU+0x218>)
 8003902:	edc3 7a06 	vstr	s15, [r3, #24]

  imu_info.gx = (float)sensor_info.gyro_x*imu_info.g_res;
 8003906:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800390a:	ee07 3a90 	vmov	s15, r3
 800390e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003912:	4b4f      	ldr	r3, [pc, #316]	@ (8003a50 <imuComputeIMU+0x218>)
 8003914:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003918:	ee67 7a27 	vmul.f32	s15, s14, s15
 800391c:	4b4c      	ldr	r3, [pc, #304]	@ (8003a50 <imuComputeIMU+0x218>)
 800391e:	edc3 7a07 	vstr	s15, [r3, #28]
  imu_info.gy = (float)sensor_info.gyro_y*imu_info.g_res;
 8003922:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003926:	ee07 3a90 	vmov	s15, r3
 800392a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800392e:	4b48      	ldr	r3, [pc, #288]	@ (8003a50 <imuComputeIMU+0x218>)
 8003930:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003934:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003938:	4b45      	ldr	r3, [pc, #276]	@ (8003a50 <imuComputeIMU+0x218>)
 800393a:	edc3 7a08 	vstr	s15, [r3, #32]
  imu_info.gz = (float)sensor_info.gyro_z*imu_info.g_res;
 800393e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003942:	ee07 3a90 	vmov	s15, r3
 8003946:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800394a:	4b41      	ldr	r3, [pc, #260]	@ (8003a50 <imuComputeIMU+0x218>)
 800394c:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003950:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003954:	4b3e      	ldr	r3, [pc, #248]	@ (8003a50 <imuComputeIMU+0x218>)
 8003956:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

  imu_info.a_raw[0] = sensor_info.acc_x;
 800395a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800395e:	4b3c      	ldr	r3, [pc, #240]	@ (8003a50 <imuComputeIMU+0x218>)
 8003960:	879a      	strh	r2, [r3, #60]	@ 0x3c
  imu_info.a_raw[1] = sensor_info.acc_y;
 8003962:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003966:	4b3a      	ldr	r3, [pc, #232]	@ (8003a50 <imuComputeIMU+0x218>)
 8003968:	87da      	strh	r2, [r3, #62]	@ 0x3e
  imu_info.a_raw[2] = sensor_info.acc_z;
 800396a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800396e:	4b38      	ldr	r3, [pc, #224]	@ (8003a50 <imuComputeIMU+0x218>)
 8003970:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  imu_info.g_raw[0] = sensor_info.gyro_x;
 8003974:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003978:	4b35      	ldr	r3, [pc, #212]	@ (8003a50 <imuComputeIMU+0x218>)
 800397a:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  imu_info.g_raw[1] = sensor_info.gyro_y;
 800397e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003982:	4b33      	ldr	r3, [pc, #204]	@ (8003a50 <imuComputeIMU+0x218>)
 8003984:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  imu_info.g_raw[2] = sensor_info.gyro_z;
 8003988:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800398c:	4b30      	ldr	r3, [pc, #192]	@ (8003a50 <imuComputeIMU+0x218>)
 800398e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  cur_process_time  = micros();
 8003992:	f7fe fc9d 	bl	80022d0 <micros>
 8003996:	4603      	mov	r3, r0
 8003998:	4a2e      	ldr	r2, [pc, #184]	@ (8003a54 <imuComputeIMU+0x21c>)
 800399a:	6013      	str	r3, [r2, #0]
  process_time      = cur_process_time-prev_process_time;
 800399c:	4b2d      	ldr	r3, [pc, #180]	@ (8003a54 <imuComputeIMU+0x21c>)
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	4b28      	ldr	r3, [pc, #160]	@ (8003a44 <imuComputeIMU+0x20c>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	4a2c      	ldr	r2, [pc, #176]	@ (8003a58 <imuComputeIMU+0x220>)
 80039a8:	6013      	str	r3, [r2, #0]
  prev_process_time = cur_process_time;
 80039aa:	4b2a      	ldr	r3, [pc, #168]	@ (8003a54 <imuComputeIMU+0x21c>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a25      	ldr	r2, [pc, #148]	@ (8003a44 <imuComputeIMU+0x20c>)
 80039b0:	6013      	str	r3, [r2, #0]

  madgwickSetFreqTime(process_time/1000000.0f);
 80039b2:	4b29      	ldr	r3, [pc, #164]	@ (8003a58 <imuComputeIMU+0x220>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	ee07 3a90 	vmov	s15, r3
 80039ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039be:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8003a5c <imuComputeIMU+0x224>
 80039c2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80039c6:	eeb0 0a47 	vmov.f32	s0, s14
 80039ca:	f001 fdb9 	bl	8005540 <madgwickSetFreqTime>
  madgwickUpdate(imu_info.gx, imu_info.gy, imu_info.gz, imu_info.ax, imu_info.ay, imu_info.az);
 80039ce:	4b20      	ldr	r3, [pc, #128]	@ (8003a50 <imuComputeIMU+0x218>)
 80039d0:	edd3 7a07 	vldr	s15, [r3, #28]
 80039d4:	4b1e      	ldr	r3, [pc, #120]	@ (8003a50 <imuComputeIMU+0x218>)
 80039d6:	ed93 7a08 	vldr	s14, [r3, #32]
 80039da:	4b1d      	ldr	r3, [pc, #116]	@ (8003a50 <imuComputeIMU+0x218>)
 80039dc:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80039e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a50 <imuComputeIMU+0x218>)
 80039e2:	ed93 6a04 	vldr	s12, [r3, #16]
 80039e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003a50 <imuComputeIMU+0x218>)
 80039e8:	edd3 5a05 	vldr	s11, [r3, #20]
 80039ec:	4b18      	ldr	r3, [pc, #96]	@ (8003a50 <imuComputeIMU+0x218>)
 80039ee:	ed93 5a06 	vldr	s10, [r3, #24]
 80039f2:	eef0 2a45 	vmov.f32	s5, s10
 80039f6:	eeb0 2a65 	vmov.f32	s4, s11
 80039fa:	eef0 1a46 	vmov.f32	s3, s12
 80039fe:	eeb0 1a66 	vmov.f32	s2, s13
 8003a02:	eef0 0a47 	vmov.f32	s1, s14
 8003a06:	eeb0 0a67 	vmov.f32	s0, s15
 8003a0a:	f001 fda9 	bl	8005560 <madgwickUpdate>
  madgwickGetInfo(&filter_info);
 8003a0e:	4814      	ldr	r0, [pc, #80]	@ (8003a60 <imuComputeIMU+0x228>)
 8003a10:	f002 f8ee 	bl	8005bf0 <madgwickGetInfo>

  imu_info.roll  = filter_info.deg_roll;
 8003a14:	4b12      	ldr	r3, [pc, #72]	@ (8003a60 <imuComputeIMU+0x228>)
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	4a0d      	ldr	r2, [pc, #52]	@ (8003a50 <imuComputeIMU+0x218>)
 8003a1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  imu_info.pitch = filter_info.deg_pitch;
 8003a1c:	4b10      	ldr	r3, [pc, #64]	@ (8003a60 <imuComputeIMU+0x228>)
 8003a1e:	695b      	ldr	r3, [r3, #20]
 8003a20:	4a0b      	ldr	r2, [pc, #44]	@ (8003a50 <imuComputeIMU+0x218>)
 8003a22:	6293      	str	r3, [r2, #40]	@ 0x28
  imu_info.yaw   = filter_info.deg_yaw - 180;
 8003a24:	4b0e      	ldr	r3, [pc, #56]	@ (8003a60 <imuComputeIMU+0x228>)
 8003a26:	edd3 7a06 	vldr	s15, [r3, #24]
 8003a2a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8003a64 <imuComputeIMU+0x22c>
 8003a2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003a32:	4b07      	ldr	r3, [pc, #28]	@ (8003a50 <imuComputeIMU+0x218>)
 8003a34:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 8003a38:	e000      	b.n	8003a3c <imuComputeIMU+0x204>
    return;
 8003a3a:	bf00      	nop
}
 8003a3c:	3718      	adds	r7, #24
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	20001220 	.word	0x20001220
 8003a48:	000186a0 	.word	0x000186a0
 8003a4c:	20001214 	.word	0x20001214
 8003a50:	200011a4 	.word	0x200011a4
 8003a54:	20001224 	.word	0x20001224
 8003a58:	20001228 	.word	0x20001228
 8003a5c:	49742400 	.word	0x49742400
 8003a60:	200011ec 	.word	0x200011ec
 8003a64:	43340000 	.word	0x43340000

08003a68 <imuCalibrateGyro>:

void imuCalibrateGyro(uint16_t sample_count)
{
 8003a68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a6c:	b09c      	sub	sp, #112	@ 0x70
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	4603      	mov	r3, r0
 8003a72:	86fb      	strh	r3, [r7, #54]	@ 0x36
  int64_t sum[3] = {0};
 8003a74:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8003a78:	2300      	movs	r3, #0
 8003a7a:	6013      	str	r3, [r2, #0]
 8003a7c:	6053      	str	r3, [r2, #4]
 8003a7e:	6093      	str	r3, [r2, #8]
 8003a80:	60d3      	str	r3, [r2, #12]
 8003a82:	6113      	str	r3, [r2, #16]
 8003a84:	6153      	str	r3, [r2, #20]
  uint16_t valid = 0;
 8003a86:	2300      	movs	r3, #0
 8003a88:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  icm42670_info_t sensor_info;

  for (uint16_t i = 0; i < sample_count; i++)
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8003a92:	e046      	b.n	8003b22 <imuCalibrateGyro+0xba>
  {
    if (icm42670GetInfo(&sensor_info))
 8003a94:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f001 fb25 	bl	80050e8 <icm42670GetInfo>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d036      	beq.n	8003b12 <imuCalibrateGyro+0xaa>
    {
      sum[0] += sensor_info.gyro_x;
 8003aa4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003aa8:	f9b7 103e 	ldrsh.w	r1, [r7, #62]	@ 0x3e
 8003aac:	b209      	sxth	r1, r1
 8003aae:	17c8      	asrs	r0, r1, #31
 8003ab0:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003ab2:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003ab4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ab6:	1851      	adds	r1, r2, r1
 8003ab8:	6239      	str	r1, [r7, #32]
 8003aba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003abc:	414b      	adcs	r3, r1
 8003abe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ac0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003ac4:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
      sum[1] += sensor_info.gyro_y;
 8003ac8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003acc:	f9b7 1040 	ldrsh.w	r1, [r7, #64]	@ 0x40
 8003ad0:	b209      	sxth	r1, r1
 8003ad2:	17c8      	asrs	r0, r1, #31
 8003ad4:	468a      	mov	sl, r1
 8003ad6:	4683      	mov	fp, r0
 8003ad8:	eb12 010a 	adds.w	r1, r2, sl
 8003adc:	61b9      	str	r1, [r7, #24]
 8003ade:	eb43 030b 	adc.w	r3, r3, fp
 8003ae2:	61fb      	str	r3, [r7, #28]
 8003ae4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ae8:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
      sum[2] += sensor_info.gyro_z;
 8003aec:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8003af0:	f9b7 1042 	ldrsh.w	r1, [r7, #66]	@ 0x42
 8003af4:	b209      	sxth	r1, r1
 8003af6:	17c8      	asrs	r0, r1, #31
 8003af8:	460c      	mov	r4, r1
 8003afa:	4605      	mov	r5, r0
 8003afc:	eb12 0804 	adds.w	r8, r2, r4
 8003b00:	eb43 0905 	adc.w	r9, r3, r5
 8003b04:	e9c7 8918 	strd	r8, r9, [r7, #96]	@ 0x60
      valid++;
 8003b08:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    }
    delay(2);
 8003b12:	2002      	movs	r0, #2
 8003b14:	f7fe fbb4 	bl	8002280 <delay>
  for (uint16_t i = 0; i < sample_count; i++)
 8003b18:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8003b22:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8003b26:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d3b3      	bcc.n	8003a94 <imuCalibrateGyro+0x2c>
  }

  if (valid > 0)
 8003b2c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d02f      	beq.n	8003b94 <imuCalibrateGyro+0x12c>
  {
    gyro_bias[0] = (int16_t)(sum[0] / (int32_t)valid);
 8003b34:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8003b38:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	613b      	str	r3, [r7, #16]
 8003b40:	617a      	str	r2, [r7, #20]
 8003b42:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003b46:	f7fd f8d7 	bl	8000cf8 <__aeabi_ldivmod>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	b212      	sxth	r2, r2
 8003b50:	4b13      	ldr	r3, [pc, #76]	@ (8003ba0 <imuCalibrateGyro+0x138>)
 8003b52:	801a      	strh	r2, [r3, #0]
    gyro_bias[1] = (int16_t)(sum[1] / (int32_t)valid);
 8003b54:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8003b58:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	60bb      	str	r3, [r7, #8]
 8003b60:	60fa      	str	r2, [r7, #12]
 8003b62:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b66:	f7fd f8c7 	bl	8000cf8 <__aeabi_ldivmod>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	460b      	mov	r3, r1
 8003b6e:	b212      	sxth	r2, r2
 8003b70:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba0 <imuCalibrateGyro+0x138>)
 8003b72:	805a      	strh	r2, [r3, #2]
    gyro_bias[2] = (int16_t)(sum[2] / (int32_t)valid);
 8003b74:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8003b78:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	603b      	str	r3, [r7, #0]
 8003b80:	607a      	str	r2, [r7, #4]
 8003b82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b86:	f7fd f8b7 	bl	8000cf8 <__aeabi_ldivmod>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	b212      	sxth	r2, r2
 8003b90:	4b03      	ldr	r3, [pc, #12]	@ (8003ba0 <imuCalibrateGyro+0x138>)
 8003b92:	809a      	strh	r2, [r3, #4]
  }
}
 8003b94:	bf00      	nop
 8003b96:	3770      	adds	r7, #112	@ 0x70
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b9e:	bf00      	nop
 8003ba0:	20001214 	.word	0x20001214

08003ba4 <cliCmd>:


#ifdef _USE_HW_CLI
void cliCmd(cli_args_t *args)
{
 8003ba4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003ba8:	b096      	sub	sp, #88	@ 0x58
 8003baa:	af04      	add	r7, sp, #16
 8003bac:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47


  if (args->argc == 1 && args->isStr(0, "info"))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	881b      	ldrh	r3, [r3, #0]
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d110      	bne.n	8003bde <cliCmd+0x3a>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	695b      	ldr	r3, [r3, #20]
 8003bc0:	4979      	ldr	r1, [pc, #484]	@ (8003da8 <cliCmd+0x204>)
 8003bc2:	2000      	movs	r0, #0
 8003bc4:	4798      	blx	r3
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d008      	beq.n	8003bde <cliCmd+0x3a>
  {
    cliPrintf("imu init : %d\n", is_init);
 8003bcc:	4b77      	ldr	r3, [pc, #476]	@ (8003dac <cliCmd+0x208>)
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	4877      	ldr	r0, [pc, #476]	@ (8003db0 <cliCmd+0x20c>)
 8003bd4:	f7fe f814 	bl	8001c00 <cliPrintf>
    ret = true;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }

  if (args->argc == 1 && args->isStr(0, "acc"))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	881b      	ldrh	r3, [r3, #0]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d128      	bne.n	8003c38 <cliCmd+0x94>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	4972      	ldr	r1, [pc, #456]	@ (8003db4 <cliCmd+0x210>)
 8003bec:	2000      	movs	r0, #0
 8003bee:	4798      	blx	r3
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d020      	beq.n	8003c38 <cliCmd+0x94>
  {
    while (cliKeepLoop())
 8003bf6:	e017      	b.n	8003c28 <cliCmd+0x84>
    {        
      if (imuUpdateInfo(&imu_info))
 8003bf8:	486f      	ldr	r0, [pc, #444]	@ (8003db8 <cliCmd+0x214>)
 8003bfa:	f7ff fdf1 	bl	80037e0 <imuUpdateInfo>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d011      	beq.n	8003c28 <cliCmd+0x84>
      {
        int x, y, z;

        x = imu_info.a_raw[0];
 8003c04:	4b6c      	ldr	r3, [pc, #432]	@ (8003db8 <cliCmd+0x214>)
 8003c06:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8003c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        y = imu_info.a_raw[1];
 8003c0c:	4b6a      	ldr	r3, [pc, #424]	@ (8003db8 <cliCmd+0x214>)
 8003c0e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8003c12:	62bb      	str	r3, [r7, #40]	@ 0x28
        z = imu_info.a_raw[2];
 8003c14:	4b68      	ldr	r3, [pc, #416]	@ (8003db8 <cliCmd+0x214>)
 8003c16:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8003c1a:	627b      	str	r3, [r7, #36]	@ 0x24
     
        cliPrintf("ax: %-6d ay: %-6d az: %-6d\n ", x, y, z);
 8003c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c20:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c22:	4866      	ldr	r0, [pc, #408]	@ (8003dbc <cliCmd+0x218>)
 8003c24:	f7fd ffec 	bl	8001c00 <cliPrintf>
    while (cliKeepLoop())
 8003c28:	f7fe f8e4 	bl	8001df4 <cliKeepLoop>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1e2      	bne.n	8003bf8 <cliCmd+0x54>
      }
    }
    ret = true;
 8003c32:	2301      	movs	r3, #1
 8003c34:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }

  if (args->argc == 1 && args->isStr(0, "gyro"))
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	881b      	ldrh	r3, [r3, #0]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d128      	bne.n	8003c92 <cliCmd+0xee>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	695b      	ldr	r3, [r3, #20]
 8003c44:	495e      	ldr	r1, [pc, #376]	@ (8003dc0 <cliCmd+0x21c>)
 8003c46:	2000      	movs	r0, #0
 8003c48:	4798      	blx	r3
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d020      	beq.n	8003c92 <cliCmd+0xee>
  {
    while (cliKeepLoop())
 8003c50:	e017      	b.n	8003c82 <cliCmd+0xde>
    {        
      if (imuUpdateInfo(&imu_info))
 8003c52:	4859      	ldr	r0, [pc, #356]	@ (8003db8 <cliCmd+0x214>)
 8003c54:	f7ff fdc4 	bl	80037e0 <imuUpdateInfo>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d011      	beq.n	8003c82 <cliCmd+0xde>
      {
        int x, y, z;

        x = imu_info.g_raw[0];
 8003c5e:	4b56      	ldr	r3, [pc, #344]	@ (8003db8 <cliCmd+0x214>)
 8003c60:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8003c64:	623b      	str	r3, [r7, #32]
        y = imu_info.g_raw[1];
 8003c66:	4b54      	ldr	r3, [pc, #336]	@ (8003db8 <cliCmd+0x214>)
 8003c68:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8003c6c:	61fb      	str	r3, [r7, #28]
        z = imu_info.g_raw[2];
 8003c6e:	4b52      	ldr	r3, [pc, #328]	@ (8003db8 <cliCmd+0x214>)
 8003c70:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8003c74:	61bb      	str	r3, [r7, #24]
     
        cliPrintf("gx: %-6d gy: %-6d gz: %-6d\n ", x, y, z);
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	69fa      	ldr	r2, [r7, #28]
 8003c7a:	6a39      	ldr	r1, [r7, #32]
 8003c7c:	4851      	ldr	r0, [pc, #324]	@ (8003dc4 <cliCmd+0x220>)
 8003c7e:	f7fd ffbf 	bl	8001c00 <cliPrintf>
    while (cliKeepLoop())
 8003c82:	f7fe f8b7 	bl	8001df4 <cliKeepLoop>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d1e2      	bne.n	8003c52 <cliCmd+0xae>
      }
    }
    ret = true;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }

  if (args->argc == 1 && args->isStr(0, "show"))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	881b      	ldrh	r3, [r3, #0]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d16e      	bne.n	8003d78 <cliCmd+0x1d4>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	695b      	ldr	r3, [r3, #20]
 8003c9e:	494a      	ldr	r1, [pc, #296]	@ (8003dc8 <cliCmd+0x224>)
 8003ca0:	2000      	movs	r0, #0
 8003ca2:	4798      	blx	r3
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d066      	beq.n	8003d78 <cliCmd+0x1d4>
  {
    uint32_t data_count = 0;
 8003caa:	2300      	movs	r3, #0
 8003cac:	643b      	str	r3, [r7, #64]	@ 0x40
    uint32_t data_rate = 0;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint32_t pre_count = 0;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint32_t pre_time = millis();
 8003cb6:	f7fe fb03 	bl	80022c0 <millis>
 8003cba:	6378      	str	r0, [r7, #52]	@ 0x34
    uint32_t last_print = millis();
 8003cbc:	f7fe fb00 	bl	80022c0 <millis>
 8003cc0:	6338      	str	r0, [r7, #48]	@ 0x30
    uint32_t print_period_ms = 50;
 8003cc2:	2332      	movs	r3, #50	@ 0x32
 8003cc4:	617b      	str	r3, [r7, #20]


    pre_time = millis();
 8003cc6:	f7fe fafb 	bl	80022c0 <millis>
 8003cca:	6378      	str	r0, [r7, #52]	@ 0x34
    while (cliKeepLoop())
 8003ccc:	e049      	b.n	8003d62 <cliCmd+0x1be>
    {        
      if (imuUpdateInfo(&imu_info))
 8003cce:	483a      	ldr	r0, [pc, #232]	@ (8003db8 <cliCmd+0x214>)
 8003cd0:	f7ff fd86 	bl	80037e0 <imuUpdateInfo>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d032      	beq.n	8003d40 <cliCmd+0x19c>
      {
        float r, p, y;

        r = imu_info.roll * 1;
 8003cda:	4b37      	ldr	r3, [pc, #220]	@ (8003db8 <cliCmd+0x214>)
 8003cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cde:	613b      	str	r3, [r7, #16]
        p = imu_info.pitch * 1;
 8003ce0:	4b35      	ldr	r3, [pc, #212]	@ (8003db8 <cliCmd+0x214>)
 8003ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ce4:	60fb      	str	r3, [r7, #12]
        y = imu_info.yaw * 1;
 8003ce6:	4b34      	ldr	r3, [pc, #208]	@ (8003db8 <cliCmd+0x214>)
 8003ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cea:	60bb      	str	r3, [r7, #8]

        data_count++;
 8003cec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003cee:	3301      	adds	r3, #1
 8003cf0:	643b      	str	r3, [r7, #64]	@ 0x40

        if (millis() - last_print >= print_period_ms)
 8003cf2:	f7fe fae5 	bl	80022c0 <millis>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d81e      	bhi.n	8003d40 <cliCmd+0x19c>
        {
          last_print = millis();
 8003d02:	f7fe fadd 	bl	80022c0 <millis>
 8003d06:	6338      	str	r0, [r7, #48]	@ 0x30
          cliPrintf("%d\t Roll: %3.2f\t Pitch: %3.2f\t Yaw: %f3.2\n ", data_rate, r, p, y);
 8003d08:	6938      	ldr	r0, [r7, #16]
 8003d0a:	f7fc fc55 	bl	80005b8 <__aeabi_f2d>
 8003d0e:	4680      	mov	r8, r0
 8003d10:	4689      	mov	r9, r1
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f7fc fc50 	bl	80005b8 <__aeabi_f2d>
 8003d18:	4604      	mov	r4, r0
 8003d1a:	460d      	mov	r5, r1
 8003d1c:	68b8      	ldr	r0, [r7, #8]
 8003d1e:	f7fc fc4b 	bl	80005b8 <__aeabi_f2d>
 8003d22:	4602      	mov	r2, r0
 8003d24:	460b      	mov	r3, r1
 8003d26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d2a:	e9cd 4500 	strd	r4, r5, [sp]
 8003d2e:	4642      	mov	r2, r8
 8003d30:	464b      	mov	r3, r9
 8003d32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d34:	4825      	ldr	r0, [pc, #148]	@ (8003dcc <cliCmd+0x228>)
 8003d36:	f7fd ff63 	bl	8001c00 <cliPrintf>
          cliMoveUp(1);
 8003d3a:	2001      	movs	r0, #1
 8003d3c:	f7fe f996 	bl	800206c <cliMoveUp>
        }
      }

      if (millis() - pre_time >= 1000)
 8003d40:	f7fe fabe 	bl	80022c0 <millis>
 8003d44:	4602      	mov	r2, r0
 8003d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d4e:	d308      	bcc.n	8003d62 <cliCmd+0x1be>
      {
        pre_time  = millis();
 8003d50:	f7fe fab6 	bl	80022c0 <millis>
 8003d54:	6378      	str	r0, [r7, #52]	@ 0x34
        data_rate = data_count - pre_count;
 8003d56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        pre_count = data_count;
 8003d5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d60:	63bb      	str	r3, [r7, #56]	@ 0x38
    while (cliKeepLoop())
 8003d62:	f7fe f847 	bl	8001df4 <cliKeepLoop>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d1b0      	bne.n	8003cce <cliCmd+0x12a>
      }
    }
    
    cliMoveDown(1);
 8003d6c:	2001      	movs	r0, #1
 8003d6e:	f7fe f98d 	bl	800208c <cliMoveDown>
    ret = true;
 8003d72:	2301      	movs	r3, #1
 8003d74:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }


  if (ret == false)
 8003d78:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003d7c:	f083 0301 	eor.w	r3, r3, #1
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00b      	beq.n	8003d9e <cliCmd+0x1fa>
  {
    cliPrintf( "imu info\n");
 8003d86:	4812      	ldr	r0, [pc, #72]	@ (8003dd0 <cliCmd+0x22c>)
 8003d88:	f7fd ff3a 	bl	8001c00 <cliPrintf>
    cliPrintf( "imu acc\n");
 8003d8c:	4811      	ldr	r0, [pc, #68]	@ (8003dd4 <cliCmd+0x230>)
 8003d8e:	f7fd ff37 	bl	8001c00 <cliPrintf>
    cliPrintf( "imu gyro\n");
 8003d92:	4811      	ldr	r0, [pc, #68]	@ (8003dd8 <cliCmd+0x234>)
 8003d94:	f7fd ff34 	bl	8001c00 <cliPrintf>
    cliPrintf( "imu show\n");
 8003d98:	4810      	ldr	r0, [pc, #64]	@ (8003ddc <cliCmd+0x238>)
 8003d9a:	f7fd ff31 	bl	8001c00 <cliPrintf>
  }
}
 8003d9e:	bf00      	nop
 8003da0:	3748      	adds	r7, #72	@ 0x48
 8003da2:	46bd      	mov	sp, r7
 8003da4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003da8:	08010cac 	.word	0x08010cac
 8003dac:	200011a0 	.word	0x200011a0
 8003db0:	08010cb4 	.word	0x08010cb4
 8003db4:	08010cc4 	.word	0x08010cc4
 8003db8:	200011a4 	.word	0x200011a4
 8003dbc:	08010cc8 	.word	0x08010cc8
 8003dc0:	08010ce8 	.word	0x08010ce8
 8003dc4:	08010cf0 	.word	0x08010cf0
 8003dc8:	08010d10 	.word	0x08010d10
 8003dcc:	08010d18 	.word	0x08010d18
 8003dd0:	08010d44 	.word	0x08010d44
 8003dd4:	08010d50 	.word	0x08010d50
 8003dd8:	08010d5c 	.word	0x08010d5c
 8003ddc:	08010d68 	.word	0x08010d68

08003de0 <ledInit>:
};



bool ledInit(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0

  for (int i=0; i<LED_MAX_CH; i++)
 8003de6:	2300      	movs	r3, #0
 8003de8:	607b      	str	r3, [r7, #4]
 8003dea:	e007      	b.n	8003dfc <ledInit+0x1c>
  {
    ledOff(i);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	4618      	mov	r0, r3
 8003df2:	f000 f80b 	bl	8003e0c <ledOff>
  for (int i=0; i<LED_MAX_CH; i++)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	3301      	adds	r3, #1
 8003dfa:	607b      	str	r3, [r7, #4]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	ddf4      	ble.n	8003dec <ledInit+0xc>
  }

  return true;
 8003e02:	2301      	movs	r3, #1
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3708      	adds	r7, #8
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}

08003e0c <ledOff>:

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}

void ledOff(uint8_t ch)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	4603      	mov	r3, r0
 8003e14:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8003e16:	79fb      	ldrb	r3, [r7, #7]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d111      	bne.n	8003e40 <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8003e1c:	79fb      	ldrb	r3, [r7, #7]
 8003e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8003e48 <ledOff+0x3c>)
 8003e20:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8003e24:	79fb      	ldrb	r3, [r7, #7]
 8003e26:	4a08      	ldr	r2, [pc, #32]	@ (8003e48 <ledOff+0x3c>)
 8003e28:	00db      	lsls	r3, r3, #3
 8003e2a:	4413      	add	r3, r2
 8003e2c:	8899      	ldrh	r1, [r3, #4]
 8003e2e:	79fb      	ldrb	r3, [r7, #7]
 8003e30:	4a05      	ldr	r2, [pc, #20]	@ (8003e48 <ledOff+0x3c>)
 8003e32:	00db      	lsls	r3, r3, #3
 8003e34:	4413      	add	r3, r2
 8003e36:	79db      	ldrb	r3, [r3, #7]
 8003e38:	461a      	mov	r2, r3
 8003e3a:	f003 fde5 	bl	8007a08 <HAL_GPIO_WritePin>
 8003e3e:	e000      	b.n	8003e42 <ledOff+0x36>
  if (ch >= LED_MAX_CH) return;
 8003e40:	bf00      	nop
}
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	2000004c 	.word	0x2000004c

08003e4c <ledToggle>:

void ledToggle(uint8_t ch)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	4603      	mov	r3, r0
 8003e54:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8003e56:	79fb      	ldrb	r3, [r7, #7]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d10d      	bne.n	8003e78 <ledToggle+0x2c>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8003e5c:	79fb      	ldrb	r3, [r7, #7]
 8003e5e:	4a08      	ldr	r2, [pc, #32]	@ (8003e80 <ledToggle+0x34>)
 8003e60:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	4906      	ldr	r1, [pc, #24]	@ (8003e80 <ledToggle+0x34>)
 8003e68:	00db      	lsls	r3, r3, #3
 8003e6a:	440b      	add	r3, r1
 8003e6c:	889b      	ldrh	r3, [r3, #4]
 8003e6e:	4619      	mov	r1, r3
 8003e70:	4610      	mov	r0, r2
 8003e72:	f003 fde1 	bl	8007a38 <HAL_GPIO_TogglePin>
 8003e76:	e000      	b.n	8003e7a <ledToggle+0x2e>
  if (ch >= LED_MAX_CH) return;
 8003e78:	bf00      	nop
}
 8003e7a:	3708      	adds	r7, #8
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	2000004c 	.word	0x2000004c

08003e84 <logInit>:
static void cliCmd(cli_args_t *args);
#endif


bool logInit(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
#ifdef _USE_HW_RTOS
  mutex_lock = xSemaphoreCreateMutex();
#endif

  log_buf_boot.line_index     = 0;
 8003e88:	4b14      	ldr	r3, [pc, #80]	@ (8003edc <logInit+0x58>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	801a      	strh	r2, [r3, #0]
  log_buf_boot.buf_length     = 0;
 8003e8e:	4b13      	ldr	r3, [pc, #76]	@ (8003edc <logInit+0x58>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	805a      	strh	r2, [r3, #2]
  log_buf_boot.buf_length_max = LOG_BOOT_BUF_MAX;
 8003e94:	4b11      	ldr	r3, [pc, #68]	@ (8003edc <logInit+0x58>)
 8003e96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003e9a:	809a      	strh	r2, [r3, #4]
  log_buf_boot.buf_index      = 0;
 8003e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8003edc <logInit+0x58>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	80da      	strh	r2, [r3, #6]
  log_buf_boot.buf            = buf_boot;
 8003ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8003edc <logInit+0x58>)
 8003ea4:	4a0e      	ldr	r2, [pc, #56]	@ (8003ee0 <logInit+0x5c>)
 8003ea6:	609a      	str	r2, [r3, #8]

  log_buf_list.line_index     = 0;
 8003ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8003ee4 <logInit+0x60>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	801a      	strh	r2, [r3, #0]
  log_buf_list.buf_length     = 0;
 8003eae:	4b0d      	ldr	r3, [pc, #52]	@ (8003ee4 <logInit+0x60>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	805a      	strh	r2, [r3, #2]
  log_buf_list.buf_length_max = LOG_LIST_BUF_MAX;
 8003eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee4 <logInit+0x60>)
 8003eb6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003eba:	809a      	strh	r2, [r3, #4]
  log_buf_list.buf_index      = 0;
 8003ebc:	4b09      	ldr	r3, [pc, #36]	@ (8003ee4 <logInit+0x60>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	80da      	strh	r2, [r3, #6]
  log_buf_list.buf            = buf_list;
 8003ec2:	4b08      	ldr	r3, [pc, #32]	@ (8003ee4 <logInit+0x60>)
 8003ec4:	4a08      	ldr	r2, [pc, #32]	@ (8003ee8 <logInit+0x64>)
 8003ec6:	609a      	str	r2, [r3, #8]

  is_init = true;
 8003ec8:	4b08      	ldr	r3, [pc, #32]	@ (8003eec <logInit+0x68>)
 8003eca:	2201      	movs	r2, #1
 8003ecc:	701a      	strb	r2, [r3, #0]

#ifdef _USE_HW_CLI
  cliAdd("log", cliCmd);
 8003ece:	4908      	ldr	r1, [pc, #32]	@ (8003ef0 <logInit+0x6c>)
 8003ed0:	4808      	ldr	r0, [pc, #32]	@ (8003ef4 <logInit+0x70>)
 8003ed2:	f7fd ffa5 	bl	8001e20 <cliAdd>
#endif

  return true;
 8003ed6:	2301      	movs	r3, #1
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	2000122c 	.word	0x2000122c
 8003ee0:	20001244 	.word	0x20001244
 8003ee4:	20001238 	.word	0x20001238
 8003ee8:	20001a44 	.word	0x20001a44
 8003eec:	20002a44 	.word	0x20002a44
 8003ef0:	080040c5 	.word	0x080040c5
 8003ef4:	08010d74 	.word	0x08010d74

08003ef8 <logBoot>:
{
  is_enable = false;
}

void logBoot(uint8_t enable)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	4603      	mov	r3, r0
 8003f00:	71fb      	strb	r3, [r7, #7]
  is_boot_log = enable;
 8003f02:	79fb      	ldrb	r3, [r7, #7]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	bf14      	ite	ne
 8003f08:	2301      	movne	r3, #1
 8003f0a:	2300      	moveq	r3, #0
 8003f0c:	b2da      	uxtb	r2, r3
 8003f0e:	4b04      	ldr	r3, [pc, #16]	@ (8003f20 <logBoot+0x28>)
 8003f10:	701a      	strb	r2, [r3, #0]
}
 8003f12:	bf00      	nop
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	20000054 	.word	0x20000054

08003f24 <logOpen>:

bool logOpen(uint8_t ch, uint32_t baud)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	6039      	str	r1, [r7, #0]
 8003f2e:	71fb      	strb	r3, [r7, #7]
  log_ch   = ch;
 8003f30:	4a0a      	ldr	r2, [pc, #40]	@ (8003f5c <logOpen+0x38>)
 8003f32:	79fb      	ldrb	r3, [r7, #7]
 8003f34:	7013      	strb	r3, [r2, #0]
  log_baud = baud;
 8003f36:	4a0a      	ldr	r2, [pc, #40]	@ (8003f60 <logOpen+0x3c>)
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	6013      	str	r3, [r2, #0]

  is_open = uartOpen(ch, baud);
 8003f3c:	79fb      	ldrb	r3, [r7, #7]
 8003f3e:	6839      	ldr	r1, [r7, #0]
 8003f40:	4618      	mov	r0, r3
 8003f42:	f000 faef 	bl	8004524 <uartOpen>
 8003f46:	4603      	mov	r3, r0
 8003f48:	461a      	mov	r2, r3
 8003f4a:	4b06      	ldr	r3, [pc, #24]	@ (8003f64 <logOpen+0x40>)
 8003f4c:	701a      	strb	r2, [r3, #0]

  return is_open;
 8003f4e:	4b05      	ldr	r3, [pc, #20]	@ (8003f64 <logOpen+0x40>)
 8003f50:	781b      	ldrb	r3, [r3, #0]
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3708      	adds	r7, #8
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	20002a46 	.word	0x20002a46
 8003f60:	20000058 	.word	0x20000058
 8003f64:	20002a45 	.word	0x20002a45

08003f68 <logBufPrintf>:

bool logBufPrintf(log_buf_t *p_log, char *p_data, uint32_t length)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b08a      	sub	sp, #40	@ 0x28
 8003f6c:	af02      	add	r7, sp, #8
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	60b9      	str	r1, [r7, #8]
 8003f72:	607a      	str	r2, [r7, #4]
  uint32_t buf_last;
  uint8_t *p_buf;
  int buf_len;


  buf_last = p_log->buf_index + length + 8;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	88db      	ldrh	r3, [r3, #6]
 8003f78:	461a      	mov	r2, r3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	3308      	adds	r3, #8
 8003f80:	61fb      	str	r3, [r7, #28]
  if (buf_last > p_log->buf_length_max)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	889b      	ldrh	r3, [r3, #4]
 8003f86:	461a      	mov	r2, r3
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d911      	bls.n	8003fb2 <logBufPrintf+0x4a>
  {
    p_log->buf_index = 0;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	80da      	strh	r2, [r3, #6]
    buf_last = p_log->buf_index + length + 8;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	88db      	ldrh	r3, [r3, #6]
 8003f98:	461a      	mov	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	3308      	adds	r3, #8
 8003fa0:	61fb      	str	r3, [r7, #28]

    if (buf_last > p_log->buf_length_max)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	889b      	ldrh	r3, [r3, #4]
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d901      	bls.n	8003fb2 <logBufPrintf+0x4a>
    {
      return false;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	e033      	b.n	800401a <logBufPrintf+0xb2>
    }
  }

  p_buf = &p_log->buf[p_log->buf_index];
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	88d2      	ldrh	r2, [r2, #6]
 8003fba:	4413      	add	r3, r2
 8003fbc:	61bb      	str	r3, [r7, #24]

  buf_len = snprintf((char *)p_buf, length + 8, "%04X\t%s", p_log->line_index, p_data);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f103 0108 	add.w	r1, r3, #8
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	881b      	ldrh	r3, [r3, #0]
 8003fc8:	461a      	mov	r2, r3
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	9300      	str	r3, [sp, #0]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	4a14      	ldr	r2, [pc, #80]	@ (8004024 <logBufPrintf+0xbc>)
 8003fd2:	69b8      	ldr	r0, [r7, #24]
 8003fd4:	f009 fb20 	bl	800d618 <sniprintf>
 8003fd8:	6178      	str	r0, [r7, #20]
  p_log->line_index++;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	881b      	ldrh	r3, [r3, #0]
 8003fde:	3301      	adds	r3, #1
 8003fe0:	b29a      	uxth	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	801a      	strh	r2, [r3, #0]
  p_log->buf_index += buf_len;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	88da      	ldrh	r2, [r3, #6]
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	4413      	add	r3, r2
 8003ff0:	b29a      	uxth	r2, r3
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	80da      	strh	r2, [r3, #6]


  if (buf_len + p_log->buf_length <= p_log->buf_length_max)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	885b      	ldrh	r3, [r3, #2]
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	4413      	add	r3, r2
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	8892      	ldrh	r2, [r2, #4]
 8004004:	4293      	cmp	r3, r2
 8004006:	dc07      	bgt.n	8004018 <logBufPrintf+0xb0>
  {
    p_log->buf_length += buf_len;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	885a      	ldrh	r2, [r3, #2]
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	b29b      	uxth	r3, r3
 8004010:	4413      	add	r3, r2
 8004012:	b29a      	uxth	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	805a      	strh	r2, [r3, #2]
  }

  return true;
 8004018:	2301      	movs	r3, #1
}
 800401a:	4618      	mov	r0, r3
 800401c:	3720      	adds	r7, #32
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	08010d78 	.word	0x08010d78

08004028 <logPrintf>:

void logPrintf(const char *fmt, ...)
{
 8004028:	b40f      	push	{r0, r1, r2, r3}
 800402a:	b580      	push	{r7, lr}
 800402c:	b082      	sub	sp, #8
 800402e:	af00      	add	r7, sp, #0
#endif

  va_list args;
  int len;

  if (is_init != true) return;
 8004030:	4b1c      	ldr	r3, [pc, #112]	@ (80040a4 <logPrintf+0x7c>)
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	f083 0301 	eor.w	r3, r3, #1
 8004038:	b2db      	uxtb	r3, r3
 800403a:	2b00      	cmp	r3, #0
 800403c:	d12a      	bne.n	8004094 <logPrintf+0x6c>


  va_start(args, fmt);
 800403e:	f107 0314 	add.w	r3, r7, #20
 8004042:	603b      	str	r3, [r7, #0]
  len = vsnprintf(print_buf, 256, fmt, args);
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800404c:	4816      	ldr	r0, [pc, #88]	@ (80040a8 <logPrintf+0x80>)
 800404e:	f009 fb85 	bl	800d75c <vsniprintf>
 8004052:	6078      	str	r0, [r7, #4]

  if (is_open == true && is_enable == true)
 8004054:	4b15      	ldr	r3, [pc, #84]	@ (80040ac <logPrintf+0x84>)
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d00a      	beq.n	8004072 <logPrintf+0x4a>
 800405c:	4b14      	ldr	r3, [pc, #80]	@ (80040b0 <logPrintf+0x88>)
 800405e:	781b      	ldrb	r3, [r3, #0]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d006      	beq.n	8004072 <logPrintf+0x4a>
  {
    uartWrite(log_ch, (uint8_t *)print_buf, len);
 8004064:	4b13      	ldr	r3, [pc, #76]	@ (80040b4 <logPrintf+0x8c>)
 8004066:	781b      	ldrb	r3, [r3, #0]
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	490f      	ldr	r1, [pc, #60]	@ (80040a8 <logPrintf+0x80>)
 800406c:	4618      	mov	r0, r3
 800406e:	f000 fcbf 	bl	80049f0 <uartWrite>
  }

  if (is_boot_log)
 8004072:	4b11      	ldr	r3, [pc, #68]	@ (80040b8 <logPrintf+0x90>)
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d005      	beq.n	8004086 <logPrintf+0x5e>
  {
    logBufPrintf(&log_buf_boot, print_buf, len);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	461a      	mov	r2, r3
 800407e:	490a      	ldr	r1, [pc, #40]	@ (80040a8 <logPrintf+0x80>)
 8004080:	480e      	ldr	r0, [pc, #56]	@ (80040bc <logPrintf+0x94>)
 8004082:	f7ff ff71 	bl	8003f68 <logBufPrintf>
  }
  logBufPrintf(&log_buf_list, print_buf, len);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	461a      	mov	r2, r3
 800408a:	4907      	ldr	r1, [pc, #28]	@ (80040a8 <logPrintf+0x80>)
 800408c:	480c      	ldr	r0, [pc, #48]	@ (80040c0 <logPrintf+0x98>)
 800408e:	f7ff ff6b 	bl	8003f68 <logBufPrintf>
 8004092:	e000      	b.n	8004096 <logPrintf+0x6e>
  if (is_init != true) return;
 8004094:	bf00      	nop
  va_end(args);

#ifdef _USE_HW_RTOS
  unLock();
#endif
}
 8004096:	3708      	adds	r7, #8
 8004098:	46bd      	mov	sp, r7
 800409a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800409e:	b004      	add	sp, #16
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	20002a44 	.word	0x20002a44
 80040a8:	20002a48 	.word	0x20002a48
 80040ac:	20002a45 	.word	0x20002a45
 80040b0:	20000055 	.word	0x20000055
 80040b4:	20002a46 	.word	0x20002a46
 80040b8:	20000054 	.word	0x20000054
 80040bc:	2000122c 	.word	0x2000122c
 80040c0:	20001238 	.word	0x20001238

080040c4 <cliCmd>:


#ifdef _USE_HW_CLI
void cliCmd(cli_args_t *args)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b088      	sub	sp, #32
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80040cc:	2300      	movs	r3, #0
 80040ce:	77fb      	strb	r3, [r7, #31]

  if (args->argc == 1 && args->isStr(0, "info"))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	881b      	ldrh	r3, [r3, #0]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d124      	bne.n	8004122 <cliCmd+0x5e>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	695b      	ldr	r3, [r3, #20]
 80040dc:	494c      	ldr	r1, [pc, #304]	@ (8004210 <cliCmd+0x14c>)
 80040de:	2000      	movs	r0, #0
 80040e0:	4798      	blx	r3
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d01c      	beq.n	8004122 <cliCmd+0x5e>
  {
    cliPrintf("boot.line_index %d\n", log_buf_boot.line_index);
 80040e8:	4b4a      	ldr	r3, [pc, #296]	@ (8004214 <cliCmd+0x150>)
 80040ea:	881b      	ldrh	r3, [r3, #0]
 80040ec:	4619      	mov	r1, r3
 80040ee:	484a      	ldr	r0, [pc, #296]	@ (8004218 <cliCmd+0x154>)
 80040f0:	f7fd fd86 	bl	8001c00 <cliPrintf>
    cliPrintf("boot.buf_length %d\n", log_buf_boot.buf_length);
 80040f4:	4b47      	ldr	r3, [pc, #284]	@ (8004214 <cliCmd+0x150>)
 80040f6:	885b      	ldrh	r3, [r3, #2]
 80040f8:	4619      	mov	r1, r3
 80040fa:	4848      	ldr	r0, [pc, #288]	@ (800421c <cliCmd+0x158>)
 80040fc:	f7fd fd80 	bl	8001c00 <cliPrintf>
    cliPrintf("\n");
 8004100:	4847      	ldr	r0, [pc, #284]	@ (8004220 <cliCmd+0x15c>)
 8004102:	f7fd fd7d 	bl	8001c00 <cliPrintf>
    cliPrintf("list.line_index %d\n", log_buf_list.line_index);
 8004106:	4b47      	ldr	r3, [pc, #284]	@ (8004224 <cliCmd+0x160>)
 8004108:	881b      	ldrh	r3, [r3, #0]
 800410a:	4619      	mov	r1, r3
 800410c:	4846      	ldr	r0, [pc, #280]	@ (8004228 <cliCmd+0x164>)
 800410e:	f7fd fd77 	bl	8001c00 <cliPrintf>
    cliPrintf("list.buf_length %d\n", log_buf_list.buf_length);
 8004112:	4b44      	ldr	r3, [pc, #272]	@ (8004224 <cliCmd+0x160>)
 8004114:	885b      	ldrh	r3, [r3, #2]
 8004116:	4619      	mov	r1, r3
 8004118:	4844      	ldr	r0, [pc, #272]	@ (800422c <cliCmd+0x168>)
 800411a:	f7fd fd71 	bl	8001c00 <cliPrintf>

    ret = true;
 800411e:	2301      	movs	r3, #1
 8004120:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 1 && args->isStr(0, "boot"))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	881b      	ldrh	r3, [r3, #0]
 8004126:	2b01      	cmp	r3, #1
 8004128:	d12d      	bne.n	8004186 <cliCmd+0xc2>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	4940      	ldr	r1, [pc, #256]	@ (8004230 <cliCmd+0x16c>)
 8004130:	2000      	movs	r0, #0
 8004132:	4798      	blx	r3
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d025      	beq.n	8004186 <cliCmd+0xc2>
  {
    uint32_t index = 0;
 800413a:	2300      	movs	r3, #0
 800413c:	61bb      	str	r3, [r7, #24]

    while(cliKeepLoop())
 800413e:	e019      	b.n	8004174 <cliCmd+0xb0>
    {
      uint32_t buf_len;

      buf_len = log_buf_boot.buf_length - index;
 8004140:	4b34      	ldr	r3, [pc, #208]	@ (8004214 <cliCmd+0x150>)
 8004142:	885b      	ldrh	r3, [r3, #2]
 8004144:	461a      	mov	r2, r3
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	617b      	str	r3, [r7, #20]
      if (buf_len == 0)
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d016      	beq.n	8004180 <cliCmd+0xbc>
      {
        break;
      }
      if (buf_len > 64)
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	2b40      	cmp	r3, #64	@ 0x40
 8004156:	d901      	bls.n	800415c <cliCmd+0x98>
      {
        buf_len = 64;
 8004158:	2340      	movs	r3, #64	@ 0x40
 800415a:	617b      	str	r3, [r7, #20]

      #ifdef _USE_HW_RTOS
      lock();
      #endif

      cliWrite((uint8_t *)&log_buf_boot.buf[index], buf_len);
 800415c:	4b2d      	ldr	r3, [pc, #180]	@ (8004214 <cliCmd+0x150>)
 800415e:	689a      	ldr	r2, [r3, #8]
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	4413      	add	r3, r2
 8004164:	6979      	ldr	r1, [r7, #20]
 8004166:	4618      	mov	r0, r3
 8004168:	f7fd f944 	bl	80013f4 <cliWrite>
      index += buf_len;
 800416c:	69ba      	ldr	r2, [r7, #24]
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	4413      	add	r3, r2
 8004172:	61bb      	str	r3, [r7, #24]
    while(cliKeepLoop())
 8004174:	f7fd fe3e 	bl	8001df4 <cliKeepLoop>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d1e0      	bne.n	8004140 <cliCmd+0x7c>
 800417e:	e000      	b.n	8004182 <cliCmd+0xbe>
        break;
 8004180:	bf00      	nop

      #ifdef _USE_HW_RTOS
      unLock();
      #endif
    }
    ret = true;
 8004182:	2301      	movs	r3, #1
 8004184:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 1 && args->isStr(0, "list"))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	881b      	ldrh	r3, [r3, #0]
 800418a:	2b01      	cmp	r3, #1
 800418c:	d12d      	bne.n	80041ea <cliCmd+0x126>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	4928      	ldr	r1, [pc, #160]	@ (8004234 <cliCmd+0x170>)
 8004194:	2000      	movs	r0, #0
 8004196:	4798      	blx	r3
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d025      	beq.n	80041ea <cliCmd+0x126>
  {
    uint32_t index = 0;
 800419e:	2300      	movs	r3, #0
 80041a0:	613b      	str	r3, [r7, #16]

    while(cliKeepLoop())
 80041a2:	e019      	b.n	80041d8 <cliCmd+0x114>
    {
      uint32_t buf_len;

      buf_len = log_buf_list.buf_length - index;
 80041a4:	4b1f      	ldr	r3, [pc, #124]	@ (8004224 <cliCmd+0x160>)
 80041a6:	885b      	ldrh	r3, [r3, #2]
 80041a8:	461a      	mov	r2, r3
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	60fb      	str	r3, [r7, #12]
      if (buf_len == 0)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d016      	beq.n	80041e4 <cliCmd+0x120>
      {
        break;
      }
      if (buf_len > 64)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2b40      	cmp	r3, #64	@ 0x40
 80041ba:	d901      	bls.n	80041c0 <cliCmd+0xfc>
      {
        buf_len = 64;
 80041bc:	2340      	movs	r3, #64	@ 0x40
 80041be:	60fb      	str	r3, [r7, #12]

      #ifdef _USE_HW_RTOS
      lock();
      #endif

      cliWrite((uint8_t *)&log_buf_list.buf[index], buf_len);
 80041c0:	4b18      	ldr	r3, [pc, #96]	@ (8004224 <cliCmd+0x160>)
 80041c2:	689a      	ldr	r2, [r3, #8]
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	4413      	add	r3, r2
 80041c8:	68f9      	ldr	r1, [r7, #12]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7fd f912 	bl	80013f4 <cliWrite>
      index += buf_len;
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	4413      	add	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]
    while(cliKeepLoop())
 80041d8:	f7fd fe0c 	bl	8001df4 <cliKeepLoop>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d1e0      	bne.n	80041a4 <cliCmd+0xe0>
 80041e2:	e000      	b.n	80041e6 <cliCmd+0x122>
        break;
 80041e4:	bf00      	nop
      #ifdef _USE_HW_RTOS
      unLock();
      #endif

    }
    ret = true;
 80041e6:	2301      	movs	r3, #1
 80041e8:	77fb      	strb	r3, [r7, #31]
  }

  if (ret == false)
 80041ea:	7ffb      	ldrb	r3, [r7, #31]
 80041ec:	f083 0301 	eor.w	r3, r3, #1
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d008      	beq.n	8004208 <cliCmd+0x144>
  {
    cliPrintf("log info\n");
 80041f6:	4810      	ldr	r0, [pc, #64]	@ (8004238 <cliCmd+0x174>)
 80041f8:	f7fd fd02 	bl	8001c00 <cliPrintf>
    cliPrintf("log boot\n");
 80041fc:	480f      	ldr	r0, [pc, #60]	@ (800423c <cliCmd+0x178>)
 80041fe:	f7fd fcff 	bl	8001c00 <cliPrintf>
    cliPrintf("log list\n");
 8004202:	480f      	ldr	r0, [pc, #60]	@ (8004240 <cliCmd+0x17c>)
 8004204:	f7fd fcfc 	bl	8001c00 <cliPrintf>
  }
}
 8004208:	bf00      	nop
 800420a:	3720      	adds	r7, #32
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	08010d80 	.word	0x08010d80
 8004214:	2000122c 	.word	0x2000122c
 8004218:	08010d88 	.word	0x08010d88
 800421c:	08010d9c 	.word	0x08010d9c
 8004220:	08010db0 	.word	0x08010db0
 8004224:	20001238 	.word	0x20001238
 8004228:	08010db4 	.word	0x08010db4
 800422c:	08010dc8 	.word	0x08010dc8
 8004230:	08010ddc 	.word	0x08010ddc
 8004234:	08010de4 	.word	0x08010de4
 8004238:	08010dec 	.word	0x08010dec
 800423c:	08010df8 	.word	0x08010df8
 8004240:	08010e04 	.word	0x08010e04

08004244 <swtimerISR>:

  return true;
}

void swtimerISR(void)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
  uint8_t i;

  sw_timer_counter++;
 800424a:	4b3d      	ldr	r3, [pc, #244]	@ (8004340 <swtimerISR+0xfc>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	3301      	adds	r3, #1
 8004250:	4a3b      	ldr	r2, [pc, #236]	@ (8004340 <swtimerISR+0xfc>)
 8004252:	6013      	str	r3, [r2, #0]

  for (i=0; i<HW_SWTIMER_MAX_CH && i<sw_timer_handle_index; i++)  //  
 8004254:	2300      	movs	r3, #0
 8004256:	71fb      	strb	r3, [r7, #7]
 8004258:	e063      	b.n	8004322 <swtimerISR+0xde>
  {
    if ( swtimer_tbl[i].Timer_En == ON)                         //   ?
 800425a:	79fa      	ldrb	r2, [r7, #7]
 800425c:	4939      	ldr	r1, [pc, #228]	@ (8004344 <swtimerISR+0x100>)
 800425e:	4613      	mov	r3, r2
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	4413      	add	r3, r2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	440b      	add	r3, r1
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d156      	bne.n	800431c <swtimerISR+0xd8>
    {
      swtimer_tbl[i].Timer_Ctn--;                               //  
 800426e:	79fa      	ldrb	r2, [r7, #7]
 8004270:	4934      	ldr	r1, [pc, #208]	@ (8004344 <swtimerISR+0x100>)
 8004272:	4613      	mov	r3, r2
 8004274:	009b      	lsls	r3, r3, #2
 8004276:	4413      	add	r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	440b      	add	r3, r1
 800427c:	3304      	adds	r3, #4
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	1e59      	subs	r1, r3, #1
 8004282:	4830      	ldr	r0, [pc, #192]	@ (8004344 <swtimerISR+0x100>)
 8004284:	4613      	mov	r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	4413      	add	r3, r2
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	4403      	add	r3, r0
 800428e:	3304      	adds	r3, #4
 8004290:	6019      	str	r1, [r3, #0]

      if (swtimer_tbl[i].Timer_Ctn == 0)                        //  
 8004292:	79fa      	ldrb	r2, [r7, #7]
 8004294:	492b      	ldr	r1, [pc, #172]	@ (8004344 <swtimerISR+0x100>)
 8004296:	4613      	mov	r3, r2
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	4413      	add	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	440b      	add	r3, r1
 80042a0:	3304      	adds	r3, #4
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d139      	bne.n	800431c <swtimerISR+0xd8>
      {
        if(swtimer_tbl[i].Timer_Mode == ONE_TIME)               //  
 80042a8:	79fa      	ldrb	r2, [r7, #7]
 80042aa:	4926      	ldr	r1, [pc, #152]	@ (8004344 <swtimerISR+0x100>)
 80042ac:	4613      	mov	r3, r2
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	4413      	add	r3, r2
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	440b      	add	r3, r1
 80042b6:	3301      	adds	r3, #1
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d108      	bne.n	80042d0 <swtimerISR+0x8c>
        {
          swtimer_tbl[i].Timer_En = OFF;                        //  OFF .
 80042be:	79fa      	ldrb	r2, [r7, #7]
 80042c0:	4920      	ldr	r1, [pc, #128]	@ (8004344 <swtimerISR+0x100>)
 80042c2:	4613      	mov	r3, r2
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	4413      	add	r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	440b      	add	r3, r1
 80042cc:	2200      	movs	r2, #0
 80042ce:	701a      	strb	r2, [r3, #0]
        }

        swtimer_tbl[i].Timer_Ctn = swtimer_tbl[i].Timer_Init;   //  
 80042d0:	79f9      	ldrb	r1, [r7, #7]
 80042d2:	79fa      	ldrb	r2, [r7, #7]
 80042d4:	481b      	ldr	r0, [pc, #108]	@ (8004344 <swtimerISR+0x100>)
 80042d6:	460b      	mov	r3, r1
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	440b      	add	r3, r1
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	4403      	add	r3, r0
 80042e0:	3308      	adds	r3, #8
 80042e2:	6819      	ldr	r1, [r3, #0]
 80042e4:	4817      	ldr	r0, [pc, #92]	@ (8004344 <swtimerISR+0x100>)
 80042e6:	4613      	mov	r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	4413      	add	r3, r2
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	4403      	add	r3, r0
 80042f0:	3304      	adds	r3, #4
 80042f2:	6019      	str	r1, [r3, #0]

        (*swtimer_tbl[i].TmrFnct)(swtimer_tbl[i].TmrFnctArg);   //  
 80042f4:	79fa      	ldrb	r2, [r7, #7]
 80042f6:	4913      	ldr	r1, [pc, #76]	@ (8004344 <swtimerISR+0x100>)
 80042f8:	4613      	mov	r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	4413      	add	r3, r2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	440b      	add	r3, r1
 8004302:	330c      	adds	r3, #12
 8004304:	6819      	ldr	r1, [r3, #0]
 8004306:	79fa      	ldrb	r2, [r7, #7]
 8004308:	480e      	ldr	r0, [pc, #56]	@ (8004344 <swtimerISR+0x100>)
 800430a:	4613      	mov	r3, r2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	4413      	add	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4403      	add	r3, r0
 8004314:	3310      	adds	r3, #16
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4618      	mov	r0, r3
 800431a:	4788      	blx	r1
  for (i=0; i<HW_SWTIMER_MAX_CH && i<sw_timer_handle_index; i++)  //  
 800431c:	79fb      	ldrb	r3, [r7, #7]
 800431e:	3301      	adds	r3, #1
 8004320:	71fb      	strb	r3, [r7, #7]
 8004322:	79fb      	ldrb	r3, [r7, #7]
 8004324:	2b07      	cmp	r3, #7
 8004326:	d806      	bhi.n	8004336 <swtimerISR+0xf2>
 8004328:	79fb      	ldrb	r3, [r7, #7]
 800432a:	b29a      	uxth	r2, r3
 800432c:	4b06      	ldr	r3, [pc, #24]	@ (8004348 <swtimerISR+0x104>)
 800432e:	881b      	ldrh	r3, [r3, #0]
 8004330:	b29b      	uxth	r3, r3
 8004332:	429a      	cmp	r2, r3
 8004334:	d391      	bcc.n	800425a <swtimerISR+0x16>
      }
    }
  }
}
 8004336:	bf00      	nop
 8004338:	3708      	adds	r7, #8
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	20002b48 	.word	0x20002b48
 8004344:	20002b50 	.word	0x20002b50
 8004348:	20002b4c 	.word	0x20002b4c

0800434c <swtimerSet>:

void swtimerSet(swtimer_handle_t TmrNum, uint32_t TmrData, uint8_t TmrMode, void (*Fnct)(void *),void *arg)
{
 800434c:	b480      	push	{r7}
 800434e:	b085      	sub	sp, #20
 8004350:	af00      	add	r7, sp, #0
 8004352:	60b9      	str	r1, [r7, #8]
 8004354:	607b      	str	r3, [r7, #4]
 8004356:	4603      	mov	r3, r0
 8004358:	81fb      	strh	r3, [r7, #14]
 800435a:	4613      	mov	r3, r2
 800435c:	737b      	strb	r3, [r7, #13]
  if(TmrNum < 0) return;
 800435e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004362:	2b00      	cmp	r3, #0
 8004364:	db37      	blt.n	80043d6 <swtimerSet+0x8a>

  swtimer_tbl[TmrNum].Timer_Mode = TmrMode;    // 
 8004366:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800436a:	491e      	ldr	r1, [pc, #120]	@ (80043e4 <swtimerSet+0x98>)
 800436c:	4613      	mov	r3, r2
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	4413      	add	r3, r2
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	440b      	add	r3, r1
 8004376:	3301      	adds	r3, #1
 8004378:	7b7a      	ldrb	r2, [r7, #13]
 800437a:	701a      	strb	r2, [r3, #0]
  swtimer_tbl[TmrNum].TmrFnct    = Fnct;       //  
 800437c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004380:	4918      	ldr	r1, [pc, #96]	@ (80043e4 <swtimerSet+0x98>)
 8004382:	4613      	mov	r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	4413      	add	r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	440b      	add	r3, r1
 800438c:	330c      	adds	r3, #12
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].TmrFnctArg = arg;        // 
 8004392:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004396:	4913      	ldr	r1, [pc, #76]	@ (80043e4 <swtimerSet+0x98>)
 8004398:	4613      	mov	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	4413      	add	r3, r2
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	440b      	add	r3, r1
 80043a2:	3310      	adds	r3, #16
 80043a4:	69ba      	ldr	r2, [r7, #24]
 80043a6:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].Timer_Ctn  = TmrData;
 80043a8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80043ac:	490d      	ldr	r1, [pc, #52]	@ (80043e4 <swtimerSet+0x98>)
 80043ae:	4613      	mov	r3, r2
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	4413      	add	r3, r2
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	440b      	add	r3, r1
 80043b8:	3304      	adds	r3, #4
 80043ba:	68ba      	ldr	r2, [r7, #8]
 80043bc:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].Timer_Init = TmrData;
 80043be:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80043c2:	4908      	ldr	r1, [pc, #32]	@ (80043e4 <swtimerSet+0x98>)
 80043c4:	4613      	mov	r3, r2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	4413      	add	r3, r2
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	440b      	add	r3, r1
 80043ce:	3308      	adds	r3, #8
 80043d0:	68ba      	ldr	r2, [r7, #8]
 80043d2:	601a      	str	r2, [r3, #0]
 80043d4:	e000      	b.n	80043d8 <swtimerSet+0x8c>
  if(TmrNum < 0) return;
 80043d6:	bf00      	nop
}
 80043d8:	3714      	adds	r7, #20
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	20002b50 	.word	0x20002b50

080043e8 <swtimerStart>:

void swtimerStart(swtimer_handle_t TmrNum)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	4603      	mov	r3, r0
 80043f0:	80fb      	strh	r3, [r7, #6]
  if(TmrNum < 0) return;
 80043f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	db1e      	blt.n	8004438 <swtimerStart+0x50>

  swtimer_tbl[TmrNum].Timer_Ctn = swtimer_tbl[TmrNum].Timer_Init;
 80043fa:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80043fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004402:	4810      	ldr	r0, [pc, #64]	@ (8004444 <swtimerStart+0x5c>)
 8004404:	460b      	mov	r3, r1
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	440b      	add	r3, r1
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	4403      	add	r3, r0
 800440e:	3308      	adds	r3, #8
 8004410:	6819      	ldr	r1, [r3, #0]
 8004412:	480c      	ldr	r0, [pc, #48]	@ (8004444 <swtimerStart+0x5c>)
 8004414:	4613      	mov	r3, r2
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	4413      	add	r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4403      	add	r3, r0
 800441e:	3304      	adds	r3, #4
 8004420:	6019      	str	r1, [r3, #0]
  swtimer_tbl[TmrNum].Timer_En  = ON;
 8004422:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004426:	4907      	ldr	r1, [pc, #28]	@ (8004444 <swtimerStart+0x5c>)
 8004428:	4613      	mov	r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	4413      	add	r3, r2
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	440b      	add	r3, r1
 8004432:	2201      	movs	r2, #1
 8004434:	701a      	strb	r2, [r3, #0]
 8004436:	e000      	b.n	800443a <swtimerStart+0x52>
  if(TmrNum < 0) return;
 8004438:	bf00      	nop
}
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr
 8004444:	20002b50 	.word	0x20002b50

08004448 <swtimerGetHandle>:
  swtimer_tbl[TmrNum].Timer_En   = OFF;
  swtimer_tbl[TmrNum].Timer_Ctn  = swtimer_tbl[TmrNum].Timer_Init;
}

swtimer_handle_t swtimerGetHandle(void)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
  swtimer_handle_t TmrIndex = sw_timer_handle_index;
 800444e:	4b0d      	ldr	r3, [pc, #52]	@ (8004484 <swtimerGetHandle+0x3c>)
 8004450:	881b      	ldrh	r3, [r3, #0]
 8004452:	b29b      	uxth	r3, r3
 8004454:	80fb      	strh	r3, [r7, #6]

  if (TmrIndex < HW_SWTIMER_MAX_CH)
 8004456:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800445a:	2b07      	cmp	r3, #7
 800445c:	dc07      	bgt.n	800446e <swtimerGetHandle+0x26>
    sw_timer_handle_index++;
 800445e:	4b09      	ldr	r3, [pc, #36]	@ (8004484 <swtimerGetHandle+0x3c>)
 8004460:	881b      	ldrh	r3, [r3, #0]
 8004462:	b29b      	uxth	r3, r3
 8004464:	3301      	adds	r3, #1
 8004466:	b29a      	uxth	r2, r3
 8004468:	4b06      	ldr	r3, [pc, #24]	@ (8004484 <swtimerGetHandle+0x3c>)
 800446a:	801a      	strh	r2, [r3, #0]
 800446c:	e002      	b.n	8004474 <swtimerGetHandle+0x2c>
  else
    TmrIndex = -1;
 800446e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004472:	80fb      	strh	r3, [r7, #6]

  return TmrIndex;
 8004474:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8004478:	4618      	mov	r0, r3
 800447a:	370c      	adds	r7, #12
 800447c:	46bd      	mov	sp, r7
 800447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004482:	4770      	bx	lr
 8004484:	20002b4c 	.word	0x20002b4c

08004488 <uartInit>:
  {"USART1   DEBUG   ", USART1,   &huart1,    &hdma_usart1_rx,  NULL, UART_TYPE_NORMAL},
  {"USART2           ", USART2,   &huart2,    &hdma_usart2_rx,  NULL, UART_TYPE_NORMAL}
};

bool uartInit(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 800448e:	2300      	movs	r3, #0
 8004490:	607b      	str	r3, [r7, #4]
 8004492:	e030      	b.n	80044f6 <uartInit+0x6e>
  {
    uart_tbl[i].is_open = false;
 8004494:	4a1f      	ldr	r2, [pc, #124]	@ (8004514 <uartInit+0x8c>)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f240 412c 	movw	r1, #1068	@ 0x42c
 800449c:	fb01 f303 	mul.w	r3, r1, r3
 80044a0:	4413      	add	r3, r2
 80044a2:	2200      	movs	r2, #0
 80044a4:	701a      	strb	r2, [r3, #0]
 80044a6:	687b      	ldr	r3, [r7, #4]

    switch (i)
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d80b      	bhi.n	80044c4 <uartInit+0x3c>
    {
      case HW_UART_CH_DEBUG:
      case HW_UART_CH_DATA:
      //case HW_UART_CH_LIN:
      //case HW_UART_CH_RS232:
        uart_tbl[i].baud = 115200;
 80044ac:	4a19      	ldr	r2, [pc, #100]	@ (8004514 <uartInit+0x8c>)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f240 412c 	movw	r1, #1068	@ 0x42c
 80044b4:	fb01 f303 	mul.w	r3, r1, r3
 80044b8:	4413      	add	r3, r2
 80044ba:	3304      	adds	r3, #4
 80044bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80044c0:	601a      	str	r2, [r3, #0]
        if(uart_hw_tbl[i].uart_type == UART_TYPE_RS485)
        {
          //  RS485 Disable
          // HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
        }
        break;
 80044c2:	bf00      	nop
      //case HW_UART_CH_USB:
      //  break;
    }

    uart_tbl[i].rx_cnt = 0;
 80044c4:	4a13      	ldr	r2, [pc, #76]	@ (8004514 <uartInit+0x8c>)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f240 412c 	movw	r1, #1068	@ 0x42c
 80044cc:	fb01 f303 	mul.w	r3, r1, r3
 80044d0:	4413      	add	r3, r2
 80044d2:	f203 4324 	addw	r3, r3, #1060	@ 0x424
 80044d6:	2200      	movs	r2, #0
 80044d8:	601a      	str	r2, [r3, #0]
    uart_tbl[i].tx_cnt = 0;
 80044da:	4a0e      	ldr	r2, [pc, #56]	@ (8004514 <uartInit+0x8c>)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f240 412c 	movw	r1, #1068	@ 0x42c
 80044e2:	fb01 f303 	mul.w	r3, r1, r3
 80044e6:	4413      	add	r3, r2
 80044e8:	f503 6385 	add.w	r3, r3, #1064	@ 0x428
 80044ec:	2200      	movs	r2, #0
 80044ee:	601a      	str	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	3301      	adds	r3, #1
 80044f4:	607b      	str	r3, [r7, #4]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	ddcb      	ble.n	8004494 <uartInit+0xc>
  }

  is_init = true;
 80044fc:	4b06      	ldr	r3, [pc, #24]	@ (8004518 <uartInit+0x90>)
 80044fe:	2201      	movs	r2, #1
 8004500:	701a      	strb	r2, [r3, #0]

#ifdef _USE_HW_CLI
  cliAdd("uart", cliUart);
 8004502:	4906      	ldr	r1, [pc, #24]	@ (800451c <uartInit+0x94>)
 8004504:	4806      	ldr	r0, [pc, #24]	@ (8004520 <uartInit+0x98>)
 8004506:	f7fd fc8b 	bl	8001e20 <cliAdd>
#endif

  return true;
 800450a:	2301      	movs	r3, #1
}
 800450c:	4618      	mov	r0, r3
 800450e:	3708      	adds	r7, #8
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	20000234 	.word	0x20000234
 8004518:	20002bf0 	.word	0x20002bf0
 800451c:	08004b21 	.word	0x08004b21
 8004520:	08010e38 	.word	0x08010e38

08004524 <uartOpen>:
{
  return is_init;
}

bool uartOpen(uint8_t ch, uint32_t baud)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	4603      	mov	r3, r0
 800452c:	6039      	str	r1, [r7, #0]
 800452e:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8004530:	2300      	movs	r3, #0
 8004532:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef ret_hal;

  if (ch >= UART_MAX_CH) return false;
 8004534:	79fb      	ldrb	r3, [r7, #7]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d901      	bls.n	800453e <uartOpen+0x1a>
 800453a:	2300      	movs	r3, #0
 800453c:	e1b8      	b.n	80048b0 <uartOpen+0x38c>

  if (uart_tbl[ch].is_open == true && uart_tbl[ch].baud == baud)
 800453e:	79fb      	ldrb	r3, [r7, #7]
 8004540:	4a9f      	ldr	r2, [pc, #636]	@ (80047c0 <uartOpen+0x29c>)
 8004542:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004546:	fb01 f303 	mul.w	r3, r1, r3
 800454a:	4413      	add	r3, r2
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00d      	beq.n	800456e <uartOpen+0x4a>
 8004552:	79fb      	ldrb	r3, [r7, #7]
 8004554:	4a9a      	ldr	r2, [pc, #616]	@ (80047c0 <uartOpen+0x29c>)
 8004556:	f240 412c 	movw	r1, #1068	@ 0x42c
 800455a:	fb01 f303 	mul.w	r3, r1, r3
 800455e:	4413      	add	r3, r2
 8004560:	3304      	adds	r3, #4
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	683a      	ldr	r2, [r7, #0]
 8004566:	429a      	cmp	r2, r3
 8004568:	d101      	bne.n	800456e <uartOpen+0x4a>
  {
    return true;
 800456a:	2301      	movs	r3, #1
 800456c:	e1a0      	b.n	80048b0 <uartOpen+0x38c>
  }

  switch(ch)
 800456e:	79fb      	ldrb	r3, [r7, #7]
 8004570:	2b01      	cmp	r3, #1
 8004572:	f200 819c 	bhi.w	80048ae <uartOpen+0x38a>
  {
    case HW_UART_CH_DEBUG:
    case HW_UART_CH_DATA:
      uart_tbl[ch].baud      = baud;
 8004576:	79fb      	ldrb	r3, [r7, #7]
 8004578:	4a91      	ldr	r2, [pc, #580]	@ (80047c0 <uartOpen+0x29c>)
 800457a:	f240 412c 	movw	r1, #1068	@ 0x42c
 800457e:	fb01 f303 	mul.w	r3, r1, r3
 8004582:	4413      	add	r3, r2
 8004584:	3304      	adds	r3, #4
 8004586:	683a      	ldr	r2, [r7, #0]
 8004588:	601a      	str	r2, [r3, #0]
      uart_tbl[ch].p_huart   = uart_hw_tbl[ch].p_huart;
 800458a:	79fa      	ldrb	r2, [r7, #7]
 800458c:	79f9      	ldrb	r1, [r7, #7]
 800458e:	488d      	ldr	r0, [pc, #564]	@ (80047c4 <uartOpen+0x2a0>)
 8004590:	4613      	mov	r3, r2
 8004592:	005b      	lsls	r3, r3, #1
 8004594:	4413      	add	r3, r2
 8004596:	00db      	lsls	r3, r3, #3
 8004598:	4403      	add	r3, r0
 800459a:	3308      	adds	r3, #8
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	4888      	ldr	r0, [pc, #544]	@ (80047c0 <uartOpen+0x29c>)
 80045a0:	f240 432c 	movw	r3, #1068	@ 0x42c
 80045a4:	fb01 f303 	mul.w	r3, r1, r3
 80045a8:	4403      	add	r3, r0
 80045aa:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80045ae:	601a      	str	r2, [r3, #0]
      uart_tbl[ch].p_hdma_rx = uart_hw_tbl[ch].p_hdma_rx;
 80045b0:	79fa      	ldrb	r2, [r7, #7]
 80045b2:	79f9      	ldrb	r1, [r7, #7]
 80045b4:	4883      	ldr	r0, [pc, #524]	@ (80047c4 <uartOpen+0x2a0>)
 80045b6:	4613      	mov	r3, r2
 80045b8:	005b      	lsls	r3, r3, #1
 80045ba:	4413      	add	r3, r2
 80045bc:	00db      	lsls	r3, r3, #3
 80045be:	4403      	add	r3, r0
 80045c0:	330c      	adds	r3, #12
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	487e      	ldr	r0, [pc, #504]	@ (80047c0 <uartOpen+0x29c>)
 80045c6:	f240 432c 	movw	r3, #1068	@ 0x42c
 80045ca:	fb01 f303 	mul.w	r3, r1, r3
 80045ce:	4403      	add	r3, r0
 80045d0:	f503 6384 	add.w	r3, r3, #1056	@ 0x420
 80045d4:	601a      	str	r2, [r3, #0]
      uart_tbl[ch].p_huart->Instance = uart_hw_tbl[ch].p_uart;
 80045d6:	79fa      	ldrb	r2, [r7, #7]
 80045d8:	79fb      	ldrb	r3, [r7, #7]
 80045da:	4979      	ldr	r1, [pc, #484]	@ (80047c0 <uartOpen+0x29c>)
 80045dc:	f240 402c 	movw	r0, #1068	@ 0x42c
 80045e0:	fb00 f303 	mul.w	r3, r0, r3
 80045e4:	440b      	add	r3, r1
 80045e6:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80045ea:	6819      	ldr	r1, [r3, #0]
 80045ec:	4875      	ldr	r0, [pc, #468]	@ (80047c4 <uartOpen+0x2a0>)
 80045ee:	4613      	mov	r3, r2
 80045f0:	005b      	lsls	r3, r3, #1
 80045f2:	4413      	add	r3, r2
 80045f4:	00db      	lsls	r3, r3, #3
 80045f6:	4403      	add	r3, r0
 80045f8:	3304      	adds	r3, #4
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	600b      	str	r3, [r1, #0]

      uart_tbl[ch].p_huart->Init.BaudRate       = baud;
 80045fe:	79fb      	ldrb	r3, [r7, #7]
 8004600:	4a6f      	ldr	r2, [pc, #444]	@ (80047c0 <uartOpen+0x29c>)
 8004602:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004606:	fb01 f303 	mul.w	r3, r1, r3
 800460a:	4413      	add	r3, r2
 800460c:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	605a      	str	r2, [r3, #4]
      uart_tbl[ch].p_huart->Init.WordLength     = UART_WORDLENGTH_8B;
 8004616:	79fb      	ldrb	r3, [r7, #7]
 8004618:	4a69      	ldr	r2, [pc, #420]	@ (80047c0 <uartOpen+0x29c>)
 800461a:	f240 412c 	movw	r1, #1068	@ 0x42c
 800461e:	fb01 f303 	mul.w	r3, r1, r3
 8004622:	4413      	add	r3, r2
 8004624:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2200      	movs	r2, #0
 800462c:	609a      	str	r2, [r3, #8]
      uart_tbl[ch].p_huart->Init.StopBits       = UART_STOPBITS_1;
 800462e:	79fb      	ldrb	r3, [r7, #7]
 8004630:	4a63      	ldr	r2, [pc, #396]	@ (80047c0 <uartOpen+0x29c>)
 8004632:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004636:	fb01 f303 	mul.w	r3, r1, r3
 800463a:	4413      	add	r3, r2
 800463c:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2200      	movs	r2, #0
 8004644:	60da      	str	r2, [r3, #12]
      uart_tbl[ch].p_huart->Init.Parity         = UART_PARITY_NONE;
 8004646:	79fb      	ldrb	r3, [r7, #7]
 8004648:	4a5d      	ldr	r2, [pc, #372]	@ (80047c0 <uartOpen+0x29c>)
 800464a:	f240 412c 	movw	r1, #1068	@ 0x42c
 800464e:	fb01 f303 	mul.w	r3, r1, r3
 8004652:	4413      	add	r3, r2
 8004654:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2200      	movs	r2, #0
 800465c:	611a      	str	r2, [r3, #16]
      uart_tbl[ch].p_huart->Init.Mode           = UART_MODE_TX_RX;
 800465e:	79fb      	ldrb	r3, [r7, #7]
 8004660:	4a57      	ldr	r2, [pc, #348]	@ (80047c0 <uartOpen+0x29c>)
 8004662:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004666:	fb01 f303 	mul.w	r3, r1, r3
 800466a:	4413      	add	r3, r2
 800466c:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	220c      	movs	r2, #12
 8004674:	615a      	str	r2, [r3, #20]
      uart_tbl[ch].p_huart->Init.HwFlowCtl      = UART_HWCONTROL_NONE;
 8004676:	79fb      	ldrb	r3, [r7, #7]
 8004678:	4a51      	ldr	r2, [pc, #324]	@ (80047c0 <uartOpen+0x29c>)
 800467a:	f240 412c 	movw	r1, #1068	@ 0x42c
 800467e:	fb01 f303 	mul.w	r3, r1, r3
 8004682:	4413      	add	r3, r2
 8004684:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2200      	movs	r2, #0
 800468c:	619a      	str	r2, [r3, #24]
      uart_tbl[ch].p_huart->Init.OverSampling   = UART_OVERSAMPLING_16;
 800468e:	79fb      	ldrb	r3, [r7, #7]
 8004690:	4a4b      	ldr	r2, [pc, #300]	@ (80047c0 <uartOpen+0x29c>)
 8004692:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004696:	fb01 f303 	mul.w	r3, r1, r3
 800469a:	4413      	add	r3, r2
 800469c:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	2200      	movs	r2, #0
 80046a4:	61da      	str	r2, [r3, #28]
      uart_tbl[ch].p_huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80046a6:	79fb      	ldrb	r3, [r7, #7]
 80046a8:	4a45      	ldr	r2, [pc, #276]	@ (80047c0 <uartOpen+0x29c>)
 80046aa:	f240 412c 	movw	r1, #1068	@ 0x42c
 80046ae:	fb01 f303 	mul.w	r3, r1, r3
 80046b2:	4413      	add	r3, r2
 80046b4:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	2200      	movs	r2, #0
 80046bc:	621a      	str	r2, [r3, #32]
      uart_tbl[ch].p_huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80046be:	79fb      	ldrb	r3, [r7, #7]
 80046c0:	4a3f      	ldr	r2, [pc, #252]	@ (80047c0 <uartOpen+0x29c>)
 80046c2:	f240 412c 	movw	r1, #1068	@ 0x42c
 80046c6:	fb01 f303 	mul.w	r3, r1, r3
 80046ca:	4413      	add	r3, r2
 80046cc:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2200      	movs	r2, #0
 80046d4:	625a      	str	r2, [r3, #36]	@ 0x24
      uart_tbl[ch].p_huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	4a39      	ldr	r2, [pc, #228]	@ (80047c0 <uartOpen+0x29c>)
 80046da:	f240 412c 	movw	r1, #1068	@ 0x42c
 80046de:	fb01 f303 	mul.w	r3, r1, r3
 80046e2:	4413      	add	r3, r2
 80046e4:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	2200      	movs	r2, #0
 80046ec:	629a      	str	r2, [r3, #40]	@ 0x28

      qbufferCreate(&uart_tbl[ch].qbuffer, &uart_tbl[ch].rx_buf[0], UART_RX_BUF_LENGTH);
 80046ee:	79fb      	ldrb	r3, [r7, #7]
 80046f0:	f240 422c 	movw	r2, #1068	@ 0x42c
 80046f4:	fb02 f303 	mul.w	r3, r2, r3
 80046f8:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80046fc:	4a30      	ldr	r2, [pc, #192]	@ (80047c0 <uartOpen+0x29c>)
 80046fe:	1898      	adds	r0, r3, r2
 8004700:	79fb      	ldrb	r3, [r7, #7]
 8004702:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004706:	fb02 f303 	mul.w	r3, r2, r3
 800470a:	3308      	adds	r3, #8
 800470c:	4a2c      	ldr	r2, [pc, #176]	@ (80047c0 <uartOpen+0x29c>)
 800470e:	4413      	add	r3, r2
 8004710:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004714:	4619      	mov	r1, r3
 8004716:	f7fd fcc9 	bl	80020ac <qbufferCreate>

      __HAL_RCC_DMA1_CLK_ENABLE();
 800471a:	4b2b      	ldr	r3, [pc, #172]	@ (80047c8 <uartOpen+0x2a4>)
 800471c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800471e:	4a2a      	ldr	r2, [pc, #168]	@ (80047c8 <uartOpen+0x2a4>)
 8004720:	f043 0301 	orr.w	r3, r3, #1
 8004724:	6493      	str	r3, [r2, #72]	@ 0x48
 8004726:	4b28      	ldr	r3, [pc, #160]	@ (80047c8 <uartOpen+0x2a4>)
 8004728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	60bb      	str	r3, [r7, #8]
 8004730:	68bb      	ldr	r3, [r7, #8]

      HAL_UART_DeInit(uart_tbl[ch].p_huart);
 8004732:	79fb      	ldrb	r3, [r7, #7]
 8004734:	4a22      	ldr	r2, [pc, #136]	@ (80047c0 <uartOpen+0x29c>)
 8004736:	f240 412c 	movw	r1, #1068	@ 0x42c
 800473a:	fb01 f303 	mul.w	r3, r1, r3
 800473e:	4413      	add	r3, r2
 8004740:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4618      	mov	r0, r3
 8004748:	f006 f99a 	bl	800aa80 <HAL_UART_DeInit>

      if(uart_hw_tbl[ch].uart_type == UART_TYPE_RS485)
 800474c:	79fa      	ldrb	r2, [r7, #7]
 800474e:	491d      	ldr	r1, [pc, #116]	@ (80047c4 <uartOpen+0x2a0>)
 8004750:	4613      	mov	r3, r2
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	4413      	add	r3, r2
 8004756:	00db      	lsls	r3, r3, #3
 8004758:	440b      	add	r3, r1
 800475a:	3314      	adds	r3, #20
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	2b01      	cmp	r3, #1
 8004760:	d111      	bne.n	8004786 <uartOpen+0x262>
      {
        ret_hal = HAL_RS485Ex_Init(uart_tbl[ch].p_huart, UART_DE_POLARITY_HIGH, 0, 0);
 8004762:	79fb      	ldrb	r3, [r7, #7]
 8004764:	4a16      	ldr	r2, [pc, #88]	@ (80047c0 <uartOpen+0x29c>)
 8004766:	f240 412c 	movw	r1, #1068	@ 0x42c
 800476a:	fb01 f303 	mul.w	r3, r1, r3
 800476e:	4413      	add	r3, r2
 8004770:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004774:	6818      	ldr	r0, [r3, #0]
 8004776:	2300      	movs	r3, #0
 8004778:	2200      	movs	r2, #0
 800477a:	2100      	movs	r1, #0
 800477c:	f007 f9b6 	bl	800baec <HAL_RS485Ex_Init>
 8004780:	4603      	mov	r3, r0
 8004782:	73bb      	strb	r3, [r7, #14]
 8004784:	e031      	b.n	80047ea <uartOpen+0x2c6>
      }
      else if(uart_hw_tbl[ch].uart_type == UART_TYPE_LIN)
 8004786:	79fa      	ldrb	r2, [r7, #7]
 8004788:	490e      	ldr	r1, [pc, #56]	@ (80047c4 <uartOpen+0x2a0>)
 800478a:	4613      	mov	r3, r2
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	4413      	add	r3, r2
 8004790:	00db      	lsls	r3, r3, #3
 8004792:	440b      	add	r3, r1
 8004794:	3314      	adds	r3, #20
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	2b02      	cmp	r3, #2
 800479a:	d117      	bne.n	80047cc <uartOpen+0x2a8>
      {
        ret_hal = HAL_LIN_Init(uart_tbl[ch].p_huart, UART_LINBREAKDETECTLENGTH_11B);
 800479c:	79fb      	ldrb	r3, [r7, #7]
 800479e:	4a08      	ldr	r2, [pc, #32]	@ (80047c0 <uartOpen+0x29c>)
 80047a0:	f240 412c 	movw	r1, #1068	@ 0x42c
 80047a4:	fb01 f303 	mul.w	r3, r1, r3
 80047a8:	4413      	add	r3, r2
 80047aa:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2120      	movs	r1, #32
 80047b2:	4618      	mov	r0, r3
 80047b4:	f006 f8f4 	bl	800a9a0 <HAL_LIN_Init>
 80047b8:	4603      	mov	r3, r0
 80047ba:	73bb      	strb	r3, [r7, #14]
 80047bc:	e015      	b.n	80047ea <uartOpen+0x2c6>
 80047be:	bf00      	nop
 80047c0:	20000234 	.word	0x20000234
 80047c4:	08011148 	.word	0x08011148
 80047c8:	40021000 	.word	0x40021000
      }
      else
      {
        ret_hal = HAL_UART_Init(uart_tbl[ch].p_huart);
 80047cc:	79fb      	ldrb	r3, [r7, #7]
 80047ce:	4a3a      	ldr	r2, [pc, #232]	@ (80048b8 <uartOpen+0x394>)
 80047d0:	f240 412c 	movw	r1, #1068	@ 0x42c
 80047d4:	fb01 f303 	mul.w	r3, r1, r3
 80047d8:	4413      	add	r3, r2
 80047da:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f006 f88d 	bl	800a900 <HAL_UART_Init>
 80047e6:	4603      	mov	r3, r0
 80047e8:	73bb      	strb	r3, [r7, #14]
      }

      if (ret_hal == HAL_OK)
 80047ea:	7bbb      	ldrb	r3, [r7, #14]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d15d      	bne.n	80048ac <uartOpen+0x388>
      {
        ret = true;
 80047f0:	2301      	movs	r3, #1
 80047f2:	73fb      	strb	r3, [r7, #15]
        uart_tbl[ch].is_open = true;
 80047f4:	79fb      	ldrb	r3, [r7, #7]
 80047f6:	4a30      	ldr	r2, [pc, #192]	@ (80048b8 <uartOpen+0x394>)
 80047f8:	f240 412c 	movw	r1, #1068	@ 0x42c
 80047fc:	fb01 f303 	mul.w	r3, r1, r3
 8004800:	4413      	add	r3, r2
 8004802:	2201      	movs	r2, #1
 8004804:	701a      	strb	r2, [r3, #0]

        if(HAL_UART_Receive_DMA(uart_tbl[ch].p_huart, (uint8_t *)&uart_tbl[ch].rx_buf[0], UART_RX_BUF_LENGTH) != HAL_OK)
 8004806:	79fb      	ldrb	r3, [r7, #7]
 8004808:	4a2b      	ldr	r2, [pc, #172]	@ (80048b8 <uartOpen+0x394>)
 800480a:	f240 412c 	movw	r1, #1068	@ 0x42c
 800480e:	fb01 f303 	mul.w	r3, r1, r3
 8004812:	4413      	add	r3, r2
 8004814:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004818:	6818      	ldr	r0, [r3, #0]
 800481a:	79fb      	ldrb	r3, [r7, #7]
 800481c:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004820:	fb02 f303 	mul.w	r3, r2, r3
 8004824:	3308      	adds	r3, #8
 8004826:	4a24      	ldr	r2, [pc, #144]	@ (80048b8 <uartOpen+0x394>)
 8004828:	4413      	add	r3, r2
 800482a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800482e:	4619      	mov	r1, r3
 8004830:	f006 f9f4 	bl	800ac1c <HAL_UART_Receive_DMA>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <uartOpen+0x31a>
        {
          ret = false;
 800483a:	2300      	movs	r3, #0
 800483c:	73fb      	strb	r3, [r7, #15]
        }

        uart_tbl[ch].qbuffer.in  = uart_tbl[ch].qbuffer.len - ((DMA_Channel_TypeDef *)uart_tbl[ch].p_huart->hdmarx->Instance)->CNDTR;
 800483e:	79fb      	ldrb	r3, [r7, #7]
 8004840:	4a1d      	ldr	r2, [pc, #116]	@ (80048b8 <uartOpen+0x394>)
 8004842:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004846:	fb01 f303 	mul.w	r3, r1, r3
 800484a:	4413      	add	r3, r2
 800484c:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
 8004850:	6819      	ldr	r1, [r3, #0]
 8004852:	79fb      	ldrb	r3, [r7, #7]
 8004854:	4a18      	ldr	r2, [pc, #96]	@ (80048b8 <uartOpen+0x394>)
 8004856:	f240 402c 	movw	r0, #1068	@ 0x42c
 800485a:	fb00 f303 	mul.w	r3, r0, r3
 800485e:	4413      	add	r3, r2
 8004860:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	685a      	ldr	r2, [r3, #4]
 800486e:	79fb      	ldrb	r3, [r7, #7]
 8004870:	1a8a      	subs	r2, r1, r2
 8004872:	4911      	ldr	r1, [pc, #68]	@ (80048b8 <uartOpen+0x394>)
 8004874:	f240 402c 	movw	r0, #1068	@ 0x42c
 8004878:	fb00 f303 	mul.w	r3, r0, r3
 800487c:	440b      	add	r3, r1
 800487e:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004882:	601a      	str	r2, [r3, #0]
        uart_tbl[ch].qbuffer.out = uart_tbl[ch].qbuffer.in;
 8004884:	79fa      	ldrb	r2, [r7, #7]
 8004886:	79fb      	ldrb	r3, [r7, #7]
 8004888:	490b      	ldr	r1, [pc, #44]	@ (80048b8 <uartOpen+0x394>)
 800488a:	f240 402c 	movw	r0, #1068	@ 0x42c
 800488e:	fb00 f202 	mul.w	r2, r0, r2
 8004892:	440a      	add	r2, r1
 8004894:	f502 6281 	add.w	r2, r2, #1032	@ 0x408
 8004898:	6812      	ldr	r2, [r2, #0]
 800489a:	4907      	ldr	r1, [pc, #28]	@ (80048b8 <uartOpen+0x394>)
 800489c:	f240 402c 	movw	r0, #1068	@ 0x42c
 80048a0:	fb00 f303 	mul.w	r3, r0, r3
 80048a4:	440b      	add	r3, r1
 80048a6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80048aa:	601a      	str	r2, [r3, #0]
      }
      break;
 80048ac:	bf00      	nop
  }

  return ret;
 80048ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3710      	adds	r7, #16
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	20000234 	.word	0x20000234

080048bc <uartAvailable>:

  return true;
}

uint32_t uartAvailable(uint8_t ch)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	4603      	mov	r3, r0
 80048c4:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 80048c6:	2300      	movs	r3, #0
 80048c8:	60fb      	str	r3, [r7, #12]

  switch(ch)
 80048ca:	79fb      	ldrb	r3, [r7, #7]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d82e      	bhi.n	800492e <uartAvailable+0x72>
  {
    case HW_UART_CH_DEBUG:
    case HW_UART_CH_DATA:
    {
      uart_tbl[ch].qbuffer.in = (uart_tbl[ch].qbuffer.len - ((DMA_Channel_TypeDef *)uart_tbl[ch].p_hdma_rx->Instance)->CNDTR);
 80048d0:	79fb      	ldrb	r3, [r7, #7]
 80048d2:	4a19      	ldr	r2, [pc, #100]	@ (8004938 <uartAvailable+0x7c>)
 80048d4:	f240 412c 	movw	r1, #1068	@ 0x42c
 80048d8:	fb01 f303 	mul.w	r3, r1, r3
 80048dc:	4413      	add	r3, r2
 80048de:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
 80048e2:	6819      	ldr	r1, [r3, #0]
 80048e4:	79fb      	ldrb	r3, [r7, #7]
 80048e6:	4a14      	ldr	r2, [pc, #80]	@ (8004938 <uartAvailable+0x7c>)
 80048e8:	f240 402c 	movw	r0, #1068	@ 0x42c
 80048ec:	fb00 f303 	mul.w	r3, r0, r3
 80048f0:	4413      	add	r3, r2
 80048f2:	f503 6384 	add.w	r3, r3, #1056	@ 0x420
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	685a      	ldr	r2, [r3, #4]
 80048fc:	79fb      	ldrb	r3, [r7, #7]
 80048fe:	1a8a      	subs	r2, r1, r2
 8004900:	490d      	ldr	r1, [pc, #52]	@ (8004938 <uartAvailable+0x7c>)
 8004902:	f240 402c 	movw	r0, #1068	@ 0x42c
 8004906:	fb00 f303 	mul.w	r3, r0, r3
 800490a:	440b      	add	r3, r1
 800490c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004910:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&uart_tbl[ch].qbuffer);
 8004912:	79fb      	ldrb	r3, [r7, #7]
 8004914:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004918:	fb02 f303 	mul.w	r3, r2, r3
 800491c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004920:	4a05      	ldr	r2, [pc, #20]	@ (8004938 <uartAvailable+0x7c>)
 8004922:	4413      	add	r3, r2
 8004924:	4618      	mov	r0, r3
 8004926:	f7fd fc38 	bl	800219a <qbufferAvailable>
 800492a:	60f8      	str	r0, [r7, #12]
    }
    break;
 800492c:	bf00      	nop
  }

  return ret;
 800492e:	68fb      	ldr	r3, [r7, #12]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3710      	adds	r7, #16
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	20000234 	.word	0x20000234

0800493c <uartRead>:

  return true;
}

uint8_t uartRead(uint8_t ch)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	4603      	mov	r3, r0
 8004944:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 8004946:	2300      	movs	r3, #0
 8004948:	73fb      	strb	r3, [r7, #15]


  switch(ch)
 800494a:	79fb      	ldrb	r3, [r7, #7]
 800494c:	2b01      	cmp	r3, #1
 800494e:	d80f      	bhi.n	8004970 <uartRead+0x34>
  {
    case HW_UART_CH_DEBUG:
    case HW_UART_CH_DATA:
      qbufferRead(&uart_tbl[ch].qbuffer, &ret, 1);
 8004950:	79fb      	ldrb	r3, [r7, #7]
 8004952:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004956:	fb02 f303 	mul.w	r3, r2, r3
 800495a:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800495e:	4a11      	ldr	r2, [pc, #68]	@ (80049a4 <uartRead+0x68>)
 8004960:	4413      	add	r3, r2
 8004962:	f107 010f 	add.w	r1, r7, #15
 8004966:	2201      	movs	r2, #1
 8004968:	4618      	mov	r0, r3
 800496a:	f7fd fbbd 	bl	80020e8 <qbufferRead>
      break;
 800496e:	bf00      	nop
  }
  uart_tbl[ch].rx_cnt++;
 8004970:	79fb      	ldrb	r3, [r7, #7]
 8004972:	490c      	ldr	r1, [pc, #48]	@ (80049a4 <uartRead+0x68>)
 8004974:	f240 422c 	movw	r2, #1068	@ 0x42c
 8004978:	fb03 f202 	mul.w	r2, r3, r2
 800497c:	440a      	add	r2, r1
 800497e:	f202 4224 	addw	r2, r2, #1060	@ 0x424
 8004982:	6812      	ldr	r2, [r2, #0]
 8004984:	3201      	adds	r2, #1
 8004986:	4907      	ldr	r1, [pc, #28]	@ (80049a4 <uartRead+0x68>)
 8004988:	f240 402c 	movw	r0, #1068	@ 0x42c
 800498c:	fb00 f303 	mul.w	r3, r0, r3
 8004990:	440b      	add	r3, r1
 8004992:	f203 4324 	addw	r3, r3, #1060	@ 0x424
 8004996:	601a      	str	r2, [r3, #0]

  return ret;
 8004998:	7bfb      	ldrb	r3, [r7, #15]
}
 800499a:	4618      	mov	r0, r3
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	20000234 	.word	0x20000234

080049a8 <uartLinSendBreak>:

bool uartLinSendBreak(uint8_t ch)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	4603      	mov	r3, r0
 80049b0:	71fb      	strb	r3, [r7, #7]
   bool ret = false;
 80049b2:	2300      	movs	r3, #0
 80049b4:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 80049b6:	79fb      	ldrb	r3, [r7, #7]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d112      	bne.n	80049e2 <uartLinSendBreak+0x3a>
  {
  case HW_UART_CH_DEBUG:
      if (HAL_LIN_SendBreak(uart_tbl[ch].p_huart) == HAL_OK)
 80049bc:	79fb      	ldrb	r3, [r7, #7]
 80049be:	4a0b      	ldr	r2, [pc, #44]	@ (80049ec <uartLinSendBreak+0x44>)
 80049c0:	f240 412c 	movw	r1, #1068	@ 0x42c
 80049c4:	fb01 f303 	mul.w	r3, r1, r3
 80049c8:	4413      	add	r3, r2
 80049ca:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4618      	mov	r0, r3
 80049d2:	f006 f999 	bl	800ad08 <HAL_LIN_SendBreak>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d101      	bne.n	80049e0 <uartLinSendBreak+0x38>
      {
        ret = true;
 80049dc:	2301      	movs	r3, #1
 80049de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049e0:	bf00      	nop
  }

  return ret;
 80049e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3710      	adds	r7, #16
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	20000234 	.word	0x20000234

080049f0 <uartWrite>:


uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	4603      	mov	r3, r0
 80049f8:	60b9      	str	r1, [r7, #8]
 80049fa:	607a      	str	r2, [r7, #4]
 80049fc:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 80049fe:	2300      	movs	r3, #0
 8004a00:	617b      	str	r3, [r7, #20]


  switch(ch)
 8004a02:	7bfb      	ldrb	r3, [r7, #15]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d815      	bhi.n	8004a34 <uartWrite+0x44>
  {
      case HW_UART_CH_DEBUG:
      case HW_UART_CH_DATA:
      if (HAL_UART_Transmit(uart_tbl[ch].p_huart, p_data, length, 100) == HAL_OK)
 8004a08:	7bfb      	ldrb	r3, [r7, #15]
 8004a0a:	4a18      	ldr	r2, [pc, #96]	@ (8004a6c <uartWrite+0x7c>)
 8004a0c:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004a10:	fb01 f303 	mul.w	r3, r1, r3
 8004a14:	4413      	add	r3, r2
 8004a16:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004a1a:	6818      	ldr	r0, [r3, #0]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	b29a      	uxth	r2, r3
 8004a20:	2364      	movs	r3, #100	@ 0x64
 8004a22:	68b9      	ldr	r1, [r7, #8]
 8004a24:	f006 f86b 	bl	800aafe <HAL_UART_Transmit>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <uartWrite+0x42>
      {
        ret = length;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	617b      	str	r3, [r7, #20]
      }
      break;
 8004a32:	bf00      	nop
  }
  uart_tbl[ch].tx_cnt += ret;
 8004a34:	7bfb      	ldrb	r3, [r7, #15]
 8004a36:	4a0d      	ldr	r2, [pc, #52]	@ (8004a6c <uartWrite+0x7c>)
 8004a38:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004a3c:	fb01 f303 	mul.w	r3, r1, r3
 8004a40:	4413      	add	r3, r2
 8004a42:	f503 6385 	add.w	r3, r3, #1064	@ 0x428
 8004a46:	6819      	ldr	r1, [r3, #0]
 8004a48:	7bfb      	ldrb	r3, [r7, #15]
 8004a4a:	697a      	ldr	r2, [r7, #20]
 8004a4c:	440a      	add	r2, r1
 8004a4e:	4907      	ldr	r1, [pc, #28]	@ (8004a6c <uartWrite+0x7c>)
 8004a50:	f240 402c 	movw	r0, #1068	@ 0x42c
 8004a54:	fb00 f303 	mul.w	r3, r0, r3
 8004a58:	440b      	add	r3, r1
 8004a5a:	f503 6385 	add.w	r3, r3, #1064	@ 0x428
 8004a5e:	601a      	str	r2, [r3, #0]

  return ret;
 8004a60:	697b      	ldr	r3, [r7, #20]
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3718      	adds	r7, #24
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	20000234 	.word	0x20000234

08004a70 <uartPrintf>:

uint32_t uartPrintf(uint8_t ch, const char *fmt, ...)
{
 8004a70:	b40e      	push	{r1, r2, r3}
 8004a72:	b580      	push	{r7, lr}
 8004a74:	b0c7      	sub	sp, #284	@ 0x11c
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	4602      	mov	r2, r0
 8004a7a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004a7e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004a82:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 8004a84:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8004a88:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004a8c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004a90:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 256, fmt, args);
 8004a92:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004a96:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004a9a:	f107 0010 	add.w	r0, r7, #16
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8004aa4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004aa8:	f008 fe58 	bl	800d75c <vsniprintf>
 8004aac:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114

  ret = uartWrite(ch, (uint8_t *)buf, len);
 8004ab0:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8004ab4:	f107 0110 	add.w	r1, r7, #16
 8004ab8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004abc:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f7ff ff94 	bl	80049f0 <uartWrite>
 8004ac8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

  va_end(args);


  return ret;
 8004acc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004adc:	b003      	add	sp, #12
 8004ade:	4770      	bx	lr

08004ae0 <uartGetBaud>:

uint32_t uartGetBaud(uint8_t ch)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 8004aea:	2300      	movs	r3, #0
 8004aec:	60fb      	str	r3, [r7, #12]


  if (ch >= UART_MAX_CH)
 8004aee:	79fb      	ldrb	r3, [r7, #7]
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d901      	bls.n	8004af8 <uartGetBaud+0x18>
    return 0;
 8004af4:	2300      	movs	r3, #0
 8004af6:	e00a      	b.n	8004b0e <uartGetBaud+0x2e>
//  if (ch == HW_UART_CH_USB)
//    ret = cdcGetBaud();
//  else
//    ret = uart_tbl[ch].baud;
//#else
  ret = uart_tbl[ch].baud;
 8004af8:	79fb      	ldrb	r3, [r7, #7]
 8004afa:	4a08      	ldr	r2, [pc, #32]	@ (8004b1c <uartGetBaud+0x3c>)
 8004afc:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004b00:	fb01 f303 	mul.w	r3, r1, r3
 8004b04:	4413      	add	r3, r2
 8004b06:	3304      	adds	r3, #4
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	60fb      	str	r3, [r7, #12]
//#endif

  return ret;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3714      	adds	r7, #20
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	20000234 	.word	0x20000234

08004b20 <cliUart>:
  return uart_tbl[ch].tx_cnt;
}

#ifdef _USE_HW_CLI
void cliUart(cli_args_t *args)
{
 8004b20:	b5b0      	push	{r4, r5, r7, lr}
 8004b22:	b088      	sub	sp, #32
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	77fb      	strb	r3, [r7, #31]


  if (args->argc == 1 && args->isStr(0, "info"))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	881b      	ldrh	r3, [r3, #0]
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d127      	bne.n	8004b84 <cliUart+0x64>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	695b      	ldr	r3, [r3, #20]
 8004b38:	497e      	ldr	r1, [pc, #504]	@ (8004d34 <cliUart+0x214>)
 8004b3a:	2000      	movs	r0, #0
 8004b3c:	4798      	blx	r3
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d01f      	beq.n	8004b84 <cliUart+0x64>
  {
    for (int i=0; i<UART_MAX_CH; i++)
 8004b44:	2300      	movs	r3, #0
 8004b46:	61bb      	str	r3, [r7, #24]
 8004b48:	e017      	b.n	8004b7a <cliUart+0x5a>
    {
      cliPrintf("_DEF_UART%d : %s, %d bps\n", i+1, uart_hw_tbl[i].p_msg, uartGetBaud(i));
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	1c5c      	adds	r4, r3, #1
 8004b4e:	497a      	ldr	r1, [pc, #488]	@ (8004d38 <cliUart+0x218>)
 8004b50:	69ba      	ldr	r2, [r7, #24]
 8004b52:	4613      	mov	r3, r2
 8004b54:	005b      	lsls	r3, r3, #1
 8004b56:	4413      	add	r3, r2
 8004b58:	00db      	lsls	r3, r3, #3
 8004b5a:	440b      	add	r3, r1
 8004b5c:	681d      	ldr	r5, [r3, #0]
 8004b5e:	69bb      	ldr	r3, [r7, #24]
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7ff ffbc 	bl	8004ae0 <uartGetBaud>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	462a      	mov	r2, r5
 8004b6c:	4621      	mov	r1, r4
 8004b6e:	4873      	ldr	r0, [pc, #460]	@ (8004d3c <cliUart+0x21c>)
 8004b70:	f7fd f846 	bl	8001c00 <cliPrintf>
    for (int i=0; i<UART_MAX_CH; i++)
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	3301      	adds	r3, #1
 8004b78:	61bb      	str	r3, [r7, #24]
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	dde4      	ble.n	8004b4a <cliUart+0x2a>
    }
    ret = true;
 8004b80:	2301      	movs	r3, #1
 8004b82:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 2 && args->isStr(0, "test"))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	881b      	ldrh	r3, [r3, #0]
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d15f      	bne.n	8004c4c <cliUart+0x12c>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	496b      	ldr	r1, [pc, #428]	@ (8004d40 <cliUart+0x220>)
 8004b92:	2000      	movs	r0, #0
 8004b94:	4798      	blx	r3
 8004b96:	4603      	mov	r3, r0
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d057      	beq.n	8004c4c <cliUart+0x12c>
  {
    uint8_t uart_ch;

    uart_ch = constrain(args->getData(1), 1, UART_MAX_CH) - 1;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	2001      	movs	r0, #1
 8004ba2:	4798      	blx	r3
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	dd11      	ble.n	8004bce <cliUart+0xae>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	2001      	movs	r0, #1
 8004bb0:	4798      	blx	r3
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	dc08      	bgt.n	8004bca <cliUart+0xaa>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	2001      	movs	r0, #1
 8004bbe:	4798      	blx	r3
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	e002      	b.n	8004bd0 <cliUart+0xb0>
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e000      	b.n	8004bd0 <cliUart+0xb0>
 8004bce:	2300      	movs	r3, #0
 8004bd0:	75bb      	strb	r3, [r7, #22]

    if (uart_ch != cliGetPort())
 8004bd2:	f7fc fb2f 	bl	8001234 <cliGetPort>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	461a      	mov	r2, r3
 8004bda:	7dbb      	ldrb	r3, [r7, #22]
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d02e      	beq.n	8004c3e <cliUart+0x11e>
    {
      uint8_t rx_data;

      while(1)
      {
        if (uartAvailable(uart_ch) > 0)
 8004be0:	7dbb      	ldrb	r3, [r7, #22]
 8004be2:	4618      	mov	r0, r3
 8004be4:	f7ff fe6a 	bl	80048bc <uartAvailable>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00c      	beq.n	8004c08 <cliUart+0xe8>
        {
          rx_data = uartRead(uart_ch);
 8004bee:	7dbb      	ldrb	r3, [r7, #22]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7ff fea3 	bl	800493c <uartRead>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	753b      	strb	r3, [r7, #20]
          cliPrintf("<- _DEF_UART%d RX : 0x%X\n", uart_ch + 1, rx_data);
 8004bfa:	7dbb      	ldrb	r3, [r7, #22]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	7d3a      	ldrb	r2, [r7, #20]
 8004c00:	4619      	mov	r1, r3
 8004c02:	4850      	ldr	r0, [pc, #320]	@ (8004d44 <cliUart+0x224>)
 8004c04:	f7fc fffc 	bl	8001c00 <cliPrintf>
        }

        if (cliAvailable() > 0)
 8004c08:	f7fc fbdc 	bl	80013c4 <cliAvailable>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d0e6      	beq.n	8004be0 <cliUart+0xc0>
        {
          rx_data = cliRead();
 8004c12:	f7fc fbe3 	bl	80013dc <cliRead>
 8004c16:	4603      	mov	r3, r0
 8004c18:	753b      	strb	r3, [r7, #20]
          if (rx_data == 'q')
 8004c1a:	7d3b      	ldrb	r3, [r7, #20]
 8004c1c:	2b71      	cmp	r3, #113	@ 0x71
 8004c1e:	d012      	beq.n	8004c46 <cliUart+0x126>
          {
            break;
          }
          else
          {
            uartWrite(uart_ch, &rx_data, 1);
 8004c20:	f107 0114 	add.w	r1, r7, #20
 8004c24:	7dbb      	ldrb	r3, [r7, #22]
 8004c26:	2201      	movs	r2, #1
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f7ff fee1 	bl	80049f0 <uartWrite>
            cliPrintf("-> _DEF_UART%d TX : 0x%X\n", uart_ch + 1, rx_data);
 8004c2e:	7dbb      	ldrb	r3, [r7, #22]
 8004c30:	3301      	adds	r3, #1
 8004c32:	7d3a      	ldrb	r2, [r7, #20]
 8004c34:	4619      	mov	r1, r3
 8004c36:	4844      	ldr	r0, [pc, #272]	@ (8004d48 <cliUart+0x228>)
 8004c38:	f7fc ffe2 	bl	8001c00 <cliPrintf>
        if (uartAvailable(uart_ch) > 0)
 8004c3c:	e7d0      	b.n	8004be0 <cliUart+0xc0>
        }
      }
    }
    else
    {
      cliPrintf("This is cliPort\n");
 8004c3e:	4843      	ldr	r0, [pc, #268]	@ (8004d4c <cliUart+0x22c>)
 8004c40:	f7fc ffde 	bl	8001c00 <cliPrintf>
 8004c44:	e000      	b.n	8004c48 <cliUart+0x128>
            break;
 8004c46:	bf00      	nop
    }
    ret = true;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	77fb      	strb	r3, [r7, #31]
  }
  if (args->argc == 3 && args->isStr(0, "lin") && args->isStr(1, "test"))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	881b      	ldrh	r3, [r3, #0]
 8004c50:	2b03      	cmp	r3, #3
 8004c52:	d15a      	bne.n	8004d0a <cliUart+0x1ea>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	695b      	ldr	r3, [r3, #20]
 8004c58:	493d      	ldr	r1, [pc, #244]	@ (8004d50 <cliUart+0x230>)
 8004c5a:	2000      	movs	r0, #0
 8004c5c:	4798      	blx	r3
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d052      	beq.n	8004d0a <cliUart+0x1ea>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	695b      	ldr	r3, [r3, #20]
 8004c68:	4935      	ldr	r1, [pc, #212]	@ (8004d40 <cliUart+0x220>)
 8004c6a:	2001      	movs	r0, #1
 8004c6c:	4798      	blx	r3
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d04a      	beq.n	8004d0a <cliUart+0x1ea>
  {
  uint8_t uart_ch;
  //sync 0x55, id 0x16(0xD6), data: 0x11, 0x22, 0x33, checksum: 0xC2
    uint8_t tx_lin_data[6] = {0x55, 0xD6, 0x11, 0x22, 0x33, 0xC2};
 8004c74:	4a37      	ldr	r2, [pc, #220]	@ (8004d54 <cliUart+0x234>)
 8004c76:	f107 030c 	add.w	r3, r7, #12
 8004c7a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004c7e:	6018      	str	r0, [r3, #0]
 8004c80:	3304      	adds	r3, #4
 8004c82:	8019      	strh	r1, [r3, #0]

  uart_ch = constrain(args->getData(2), 1, UART_MAX_CH) - 1;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	2002      	movs	r0, #2
 8004c8a:	4798      	blx	r3
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	dd11      	ble.n	8004cb6 <cliUart+0x196>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	2002      	movs	r0, #2
 8004c98:	4798      	blx	r3
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	dc08      	bgt.n	8004cb2 <cliUart+0x192>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	2002      	movs	r0, #2
 8004ca6:	4798      	blx	r3
 8004ca8:	4603      	mov	r3, r0
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	3b01      	subs	r3, #1
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	e002      	b.n	8004cb8 <cliUart+0x198>
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e000      	b.n	8004cb8 <cliUart+0x198>
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	757b      	strb	r3, [r7, #21]
    uartLinSendBreak(uart_ch);
 8004cba:	7d7b      	ldrb	r3, [r7, #21]
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7ff fe73 	bl	80049a8 <uartLinSendBreak>
    uartWrite(uart_ch, tx_lin_data, 6);
 8004cc2:	f107 010c 	add.w	r1, r7, #12
 8004cc6:	7d7b      	ldrb	r3, [r7, #21]
 8004cc8:	2206      	movs	r2, #6
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7ff fe90 	bl	80049f0 <uartWrite>
  cliPrintf("-> _DEF_UART%d Send Lin Packet : ", uart_ch + 1);
 8004cd0:	7d7b      	ldrb	r3, [r7, #21]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	4820      	ldr	r0, [pc, #128]	@ (8004d58 <cliUart+0x238>)
 8004cd8:	f7fc ff92 	bl	8001c00 <cliPrintf>
  for(uint8_t i=0;i<6;i++)
 8004cdc:	2300      	movs	r3, #0
 8004cde:	75fb      	strb	r3, [r7, #23]
 8004ce0:	e00b      	b.n	8004cfa <cliUart+0x1da>
  {
    cliPrintf("%02X ", tx_lin_data[i]);
 8004ce2:	7dfb      	ldrb	r3, [r7, #23]
 8004ce4:	3320      	adds	r3, #32
 8004ce6:	443b      	add	r3, r7
 8004ce8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8004cec:	4619      	mov	r1, r3
 8004cee:	481b      	ldr	r0, [pc, #108]	@ (8004d5c <cliUart+0x23c>)
 8004cf0:	f7fc ff86 	bl	8001c00 <cliPrintf>
  for(uint8_t i=0;i<6;i++)
 8004cf4:	7dfb      	ldrb	r3, [r7, #23]
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	75fb      	strb	r3, [r7, #23]
 8004cfa:	7dfb      	ldrb	r3, [r7, #23]
 8004cfc:	2b05      	cmp	r3, #5
 8004cfe:	d9f0      	bls.n	8004ce2 <cliUart+0x1c2>
  }
  cliPrintf("\n");
 8004d00:	4817      	ldr	r0, [pc, #92]	@ (8004d60 <cliUart+0x240>)
 8004d02:	f7fc ff7d 	bl	8001c00 <cliPrintf>
  ret = true;
 8004d06:	2301      	movs	r3, #1
 8004d08:	77fb      	strb	r3, [r7, #31]
  }

  if (ret == false)
 8004d0a:	7ffb      	ldrb	r3, [r7, #31]
 8004d0c:	f083 0301 	eor.w	r3, r3, #1
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d00a      	beq.n	8004d2c <cliUart+0x20c>
  {
    cliPrintf("uart info\n");
 8004d16:	4813      	ldr	r0, [pc, #76]	@ (8004d64 <cliUart+0x244>)
 8004d18:	f7fc ff72 	bl	8001c00 <cliPrintf>
    cliPrintf("uart test ch[1~%d]\n", HW_UART_MAX_CH);
 8004d1c:	2102      	movs	r1, #2
 8004d1e:	4812      	ldr	r0, [pc, #72]	@ (8004d68 <cliUart+0x248>)
 8004d20:	f7fc ff6e 	bl	8001c00 <cliPrintf>
    cliPrintf("uart lin test ch[1~%d]\n", HW_UART_MAX_CH);
 8004d24:	2102      	movs	r1, #2
 8004d26:	4811      	ldr	r0, [pc, #68]	@ (8004d6c <cliUart+0x24c>)
 8004d28:	f7fc ff6a 	bl	8001c00 <cliPrintf>
  }
}
 8004d2c:	bf00      	nop
 8004d2e:	3720      	adds	r7, #32
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bdb0      	pop	{r4, r5, r7, pc}
 8004d34:	08010e40 	.word	0x08010e40
 8004d38:	08011148 	.word	0x08011148
 8004d3c:	08010e48 	.word	0x08010e48
 8004d40:	08010e64 	.word	0x08010e64
 8004d44:	08010e6c 	.word	0x08010e6c
 8004d48:	08010e88 	.word	0x08010e88
 8004d4c:	08010ea4 	.word	0x08010ea4
 8004d50:	08010eb8 	.word	0x08010eb8
 8004d54:	08010f24 	.word	0x08010f24
 8004d58:	08010ebc 	.word	0x08010ebc
 8004d5c:	08010ee0 	.word	0x08010ee0
 8004d60:	08010ee8 	.word	0x08010ee8
 8004d64:	08010eec 	.word	0x08010eec
 8004d68:	08010ef8 	.word	0x08010ef8
 8004d6c:	08010f0c 	.word	0x08010f0c

08004d70 <icm42670AccelRangeToReg>:
static uint8_t i2c_ch      = HW_I2C_CH_IMU;
static uint8_t i2c_addr    = ICM42670_I2C_ADDR_GND;
static bool    is_found    = false;

static uint8_t icm42670AccelRangeToReg(uint16_t fsr_g)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b083      	sub	sp, #12
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	4603      	mov	r3, r0
 8004d78:	80fb      	strh	r3, [r7, #6]
  switch (fsr_g)
 8004d7a:	88fb      	ldrh	r3, [r7, #6]
 8004d7c:	3b02      	subs	r3, #2
 8004d7e:	2b0e      	cmp	r3, #14
 8004d80:	d828      	bhi.n	8004dd4 <icm42670AccelRangeToReg+0x64>
 8004d82:	a201      	add	r2, pc, #4	@ (adr r2, 8004d88 <icm42670AccelRangeToReg+0x18>)
 8004d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d88:	08004dc5 	.word	0x08004dc5
 8004d8c:	08004dd5 	.word	0x08004dd5
 8004d90:	08004dc9 	.word	0x08004dc9
 8004d94:	08004dd5 	.word	0x08004dd5
 8004d98:	08004dd5 	.word	0x08004dd5
 8004d9c:	08004dd5 	.word	0x08004dd5
 8004da0:	08004dcd 	.word	0x08004dcd
 8004da4:	08004dd5 	.word	0x08004dd5
 8004da8:	08004dd5 	.word	0x08004dd5
 8004dac:	08004dd5 	.word	0x08004dd5
 8004db0:	08004dd5 	.word	0x08004dd5
 8004db4:	08004dd5 	.word	0x08004dd5
 8004db8:	08004dd5 	.word	0x08004dd5
 8004dbc:	08004dd5 	.word	0x08004dd5
 8004dc0:	08004dd1 	.word	0x08004dd1
  {
    case 2:  return ICM42670_ACCEL_RANGE_2G;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e006      	b.n	8004dd6 <icm42670AccelRangeToReg+0x66>
    case 4:  return ICM42670_ACCEL_RANGE_4G;
 8004dc8:	2302      	movs	r3, #2
 8004dca:	e004      	b.n	8004dd6 <icm42670AccelRangeToReg+0x66>
    case 8:  return ICM42670_ACCEL_RANGE_8G;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e002      	b.n	8004dd6 <icm42670AccelRangeToReg+0x66>
    case 16: return ICM42670_ACCEL_RANGE_16G;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	e000      	b.n	8004dd6 <icm42670AccelRangeToReg+0x66>
    default: return ICM42670_ACCEL_RANGE_8G;
 8004dd4:	2301      	movs	r3, #1
  }
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	370c      	adds	r7, #12
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop

08004de4 <icm42670GyroRangeToReg>:

static uint8_t icm42670GyroRangeToReg(uint16_t fsr_dps)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	4603      	mov	r3, r0
 8004dec:	80fb      	strh	r3, [r7, #6]
  switch (fsr_dps)
 8004dee:	88fb      	ldrh	r3, [r7, #6]
 8004df0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004df4:	d014      	beq.n	8004e20 <icm42670GyroRangeToReg+0x3c>
 8004df6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004dfa:	dc13      	bgt.n	8004e24 <icm42670GyroRangeToReg+0x40>
 8004dfc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004e00:	d00c      	beq.n	8004e1c <icm42670GyroRangeToReg+0x38>
 8004e02:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004e06:	dc0d      	bgt.n	8004e24 <icm42670GyroRangeToReg+0x40>
 8004e08:	2bfa      	cmp	r3, #250	@ 0xfa
 8004e0a:	d003      	beq.n	8004e14 <icm42670GyroRangeToReg+0x30>
 8004e0c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004e10:	d002      	beq.n	8004e18 <icm42670GyroRangeToReg+0x34>
 8004e12:	e007      	b.n	8004e24 <icm42670GyroRangeToReg+0x40>
  {
    case 250:  return ICM42670_GYRO_RANGE_250DPS;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e006      	b.n	8004e26 <icm42670GyroRangeToReg+0x42>
    case 500:  return ICM42670_GYRO_RANGE_500DPS;
 8004e18:	2302      	movs	r3, #2
 8004e1a:	e004      	b.n	8004e26 <icm42670GyroRangeToReg+0x42>
    case 1000: return ICM42670_GYRO_RANGE_1000DPS;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e002      	b.n	8004e26 <icm42670GyroRangeToReg+0x42>
    case 2000: return ICM42670_GYRO_RANGE_2000DPS;
 8004e20:	2300      	movs	r3, #0
 8004e22:	e000      	b.n	8004e26 <icm42670GyroRangeToReg+0x42>
    default:   return ICM42670_GYRO_RANGE_1000DPS;
 8004e24:	2301      	movs	r3, #1
  }
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	370c      	adds	r7, #12
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr

08004e32 <icm42670GyroOdrToReg>:

static uint8_t icm42670GyroOdrToReg(uint16_t odr_hz)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b083      	sub	sp, #12
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	4603      	mov	r3, r0
 8004e3a:	80fb      	strh	r3, [r7, #6]
  switch (odr_hz)
 8004e3c:	88fb      	ldrh	r3, [r7, #6]
 8004e3e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8004e42:	d02d      	beq.n	8004ea0 <icm42670GyroOdrToReg+0x6e>
 8004e44:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8004e48:	dc2c      	bgt.n	8004ea4 <icm42670GyroOdrToReg+0x72>
 8004e4a:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8004e4e:	d025      	beq.n	8004e9c <icm42670GyroOdrToReg+0x6a>
 8004e50:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8004e54:	dc26      	bgt.n	8004ea4 <icm42670GyroOdrToReg+0x72>
 8004e56:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8004e5a:	d01d      	beq.n	8004e98 <icm42670GyroOdrToReg+0x66>
 8004e5c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8004e60:	dc20      	bgt.n	8004ea4 <icm42670GyroOdrToReg+0x72>
 8004e62:	2bc8      	cmp	r3, #200	@ 0xc8
 8004e64:	d016      	beq.n	8004e94 <icm42670GyroOdrToReg+0x62>
 8004e66:	2bc8      	cmp	r3, #200	@ 0xc8
 8004e68:	dc1c      	bgt.n	8004ea4 <icm42670GyroOdrToReg+0x72>
 8004e6a:	2b64      	cmp	r3, #100	@ 0x64
 8004e6c:	d010      	beq.n	8004e90 <icm42670GyroOdrToReg+0x5e>
 8004e6e:	2b64      	cmp	r3, #100	@ 0x64
 8004e70:	dc18      	bgt.n	8004ea4 <icm42670GyroOdrToReg+0x72>
 8004e72:	2b32      	cmp	r3, #50	@ 0x32
 8004e74:	d00a      	beq.n	8004e8c <icm42670GyroOdrToReg+0x5a>
 8004e76:	2b32      	cmp	r3, #50	@ 0x32
 8004e78:	dc14      	bgt.n	8004ea4 <icm42670GyroOdrToReg+0x72>
 8004e7a:	2b0c      	cmp	r3, #12
 8004e7c:	d002      	beq.n	8004e84 <icm42670GyroOdrToReg+0x52>
 8004e7e:	2b19      	cmp	r3, #25
 8004e80:	d002      	beq.n	8004e88 <icm42670GyroOdrToReg+0x56>
 8004e82:	e00f      	b.n	8004ea4 <icm42670GyroOdrToReg+0x72>
  {
    case 12:   return ICM42670_GYRO_ODR_12_5HZ;
 8004e84:	230c      	movs	r3, #12
 8004e86:	e00e      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    case 25:   return ICM42670_GYRO_ODR_25HZ;
 8004e88:	230b      	movs	r3, #11
 8004e8a:	e00c      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    case 50:   return ICM42670_GYRO_ODR_50HZ;
 8004e8c:	230a      	movs	r3, #10
 8004e8e:	e00a      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    case 100:  return ICM42670_GYRO_ODR_100HZ;
 8004e90:	2309      	movs	r3, #9
 8004e92:	e008      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    case 200:  return ICM42670_GYRO_ODR_200HZ;
 8004e94:	2308      	movs	r3, #8
 8004e96:	e006      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    case 400:  return ICM42670_GYRO_ODR_400HZ;
 8004e98:	2307      	movs	r3, #7
 8004e9a:	e004      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    case 800:  return ICM42670_GYRO_ODR_800HZ;
 8004e9c:	2306      	movs	r3, #6
 8004e9e:	e002      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    case 1600: return ICM42670_GYRO_ODR_1_6KHZ;
 8004ea0:	2305      	movs	r3, #5
 8004ea2:	e000      	b.n	8004ea6 <icm42670GyroOdrToReg+0x74>
    default:   return ICM42670_GYRO_ODR_200HZ;
 8004ea4:	2308      	movs	r3, #8
  }
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	370c      	adds	r7, #12
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr

08004eb2 <icm42670AccelOdrToReg>:

static uint8_t icm42670AccelOdrToReg(uint16_t odr_hz)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b083      	sub	sp, #12
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	4603      	mov	r3, r0
 8004eba:	80fb      	strh	r3, [r7, #6]
  switch (odr_hz)
 8004ebc:	88fb      	ldrh	r3, [r7, #6]
 8004ebe:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8004ec2:	d02d      	beq.n	8004f20 <icm42670AccelOdrToReg+0x6e>
 8004ec4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8004ec8:	dc2c      	bgt.n	8004f24 <icm42670AccelOdrToReg+0x72>
 8004eca:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8004ece:	d025      	beq.n	8004f1c <icm42670AccelOdrToReg+0x6a>
 8004ed0:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8004ed4:	dc26      	bgt.n	8004f24 <icm42670AccelOdrToReg+0x72>
 8004ed6:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8004eda:	d01d      	beq.n	8004f18 <icm42670AccelOdrToReg+0x66>
 8004edc:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8004ee0:	dc20      	bgt.n	8004f24 <icm42670AccelOdrToReg+0x72>
 8004ee2:	2bc8      	cmp	r3, #200	@ 0xc8
 8004ee4:	d016      	beq.n	8004f14 <icm42670AccelOdrToReg+0x62>
 8004ee6:	2bc8      	cmp	r3, #200	@ 0xc8
 8004ee8:	dc1c      	bgt.n	8004f24 <icm42670AccelOdrToReg+0x72>
 8004eea:	2b64      	cmp	r3, #100	@ 0x64
 8004eec:	d010      	beq.n	8004f10 <icm42670AccelOdrToReg+0x5e>
 8004eee:	2b64      	cmp	r3, #100	@ 0x64
 8004ef0:	dc18      	bgt.n	8004f24 <icm42670AccelOdrToReg+0x72>
 8004ef2:	2b32      	cmp	r3, #50	@ 0x32
 8004ef4:	d00a      	beq.n	8004f0c <icm42670AccelOdrToReg+0x5a>
 8004ef6:	2b32      	cmp	r3, #50	@ 0x32
 8004ef8:	dc14      	bgt.n	8004f24 <icm42670AccelOdrToReg+0x72>
 8004efa:	2b0c      	cmp	r3, #12
 8004efc:	d002      	beq.n	8004f04 <icm42670AccelOdrToReg+0x52>
 8004efe:	2b19      	cmp	r3, #25
 8004f00:	d002      	beq.n	8004f08 <icm42670AccelOdrToReg+0x56>
 8004f02:	e00f      	b.n	8004f24 <icm42670AccelOdrToReg+0x72>
  {
    case 12:   return ICM42670_ACCEL_ODR_12_5HZ;
 8004f04:	230c      	movs	r3, #12
 8004f06:	e00e      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    case 25:   return ICM42670_ACCEL_ODR_25HZ;
 8004f08:	230b      	movs	r3, #11
 8004f0a:	e00c      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    case 50:   return ICM42670_ACCEL_ODR_50HZ;
 8004f0c:	230a      	movs	r3, #10
 8004f0e:	e00a      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    case 100:  return ICM42670_ACCEL_ODR_100HZ;
 8004f10:	2309      	movs	r3, #9
 8004f12:	e008      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    case 200:  return ICM42670_ACCEL_ODR_200HZ;
 8004f14:	2308      	movs	r3, #8
 8004f16:	e006      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    case 400:  return ICM42670_ACCEL_ODR_400HZ;
 8004f18:	2307      	movs	r3, #7
 8004f1a:	e004      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    case 800:  return ICM42670_ACCEL_ODR_800HZ;
 8004f1c:	2306      	movs	r3, #6
 8004f1e:	e002      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    case 1600: return ICM42670_ACCEL_ODR_1_6KHZ;
 8004f20:	2305      	movs	r3, #5
 8004f22:	e000      	b.n	8004f26 <icm42670AccelOdrToReg+0x74>
    default:   return ICM42670_ACCEL_ODR_200HZ;
 8004f24:	2308      	movs	r3, #8
  }
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
	...

08004f34 <icm42670Init>:




bool icm42670Init(void)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
  bool ret = true;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	71fb      	strb	r3, [r7, #7]


  if (!i2cIsBegin(i2c_ch))
 8004f3e:	4b20      	ldr	r3, [pc, #128]	@ (8004fc0 <icm42670Init+0x8c>)
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	4618      	mov	r0, r3
 8004f44:	f7fe f8ce 	bl	80030e4 <i2cIsBegin>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	f083 0301 	eor.w	r3, r3, #1
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d008      	beq.n	8004f66 <icm42670Init+0x32>
  {
    ret = i2cBegin(i2c_ch, ICM42670_I2C_FREQ_KHZ);
 8004f54:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc0 <icm42670Init+0x8c>)
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f7fe f83b 	bl	8002fd8 <i2cBegin>
 8004f62:	4603      	mov	r3, r0
 8004f64:	71fb      	strb	r3, [r7, #7]
  }

  if (ret)
 8004f66:	79fb      	ldrb	r3, [r7, #7]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00e      	beq.n	8004f8a <icm42670Init+0x56>
  {
    uint8_t data = 0;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	71bb      	strb	r3, [r7, #6]
   
    regReadByte(ICM42670_REG_WHO_AM_I, &data);
 8004f70:	1dbb      	adds	r3, r7, #6
 8004f72:	4619      	mov	r1, r3
 8004f74:	2075      	movs	r0, #117	@ 0x75
 8004f76:	f000 f921 	bl	80051bc <regReadByte>
    if (data == WHO_AM_I)
 8004f7a:	79bb      	ldrb	r3, [r7, #6]
 8004f7c:	2b67      	cmp	r3, #103	@ 0x67
 8004f7e:	d104      	bne.n	8004f8a <icm42670Init+0x56>
    {
      icm42670InitRegs();
 8004f80:	f000 f82c 	bl	8004fdc <icm42670InitRegs>
      is_found = true;
 8004f84:	4b0f      	ldr	r3, [pc, #60]	@ (8004fc4 <icm42670Init+0x90>)
 8004f86:	2201      	movs	r2, #1
 8004f88:	701a      	strb	r2, [r3, #0]
    }    
  }
  if (is_found)
 8004f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8004fc4 <icm42670Init+0x90>)
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d003      	beq.n	8004f9a <icm42670Init+0x66>
    logPrintf("[OK] ICM42670 Found\n");
 8004f92:	480d      	ldr	r0, [pc, #52]	@ (8004fc8 <icm42670Init+0x94>)
 8004f94:	f7ff f848 	bl	8004028 <logPrintf>
 8004f98:	e002      	b.n	8004fa0 <icm42670Init+0x6c>
  else
    logPrintf("[NG] ICM42670 Not Found\n");
 8004f9a:	480c      	ldr	r0, [pc, #48]	@ (8004fcc <icm42670Init+0x98>)
 8004f9c:	f7ff f844 	bl	8004028 <logPrintf>

#ifdef _USE_HW_CLI
  cliAdd("icm42670", cliCmd);
 8004fa0:	490b      	ldr	r1, [pc, #44]	@ (8004fd0 <icm42670Init+0x9c>)
 8004fa2:	480c      	ldr	r0, [pc, #48]	@ (8004fd4 <icm42670Init+0xa0>)
 8004fa4:	f7fc ff3c 	bl	8001e20 <cliAdd>
#endif

  is_init = is_found;
 8004fa8:	4b06      	ldr	r3, [pc, #24]	@ (8004fc4 <icm42670Init+0x90>)
 8004faa:	781a      	ldrb	r2, [r3, #0]
 8004fac:	4b0a      	ldr	r3, [pc, #40]	@ (8004fd8 <icm42670Init+0xa4>)
 8004fae:	701a      	strb	r2, [r3, #0]
  ret = is_init;
 8004fb0:	4b09      	ldr	r3, [pc, #36]	@ (8004fd8 <icm42670Init+0xa4>)
 8004fb2:	781b      	ldrb	r3, [r3, #0]
 8004fb4:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8004fb6:	79fb      	ldrb	r3, [r7, #7]
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3708      	adds	r7, #8
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}
 8004fc0:	20002bf2 	.word	0x20002bf2
 8004fc4:	20002bf3 	.word	0x20002bf3
 8004fc8:	08010f2c 	.word	0x08010f2c
 8004fcc:	08010f44 	.word	0x08010f44
 8004fd0:	080052dd 	.word	0x080052dd
 8004fd4:	08010f60 	.word	0x08010f60
 8004fd8:	20002bf1 	.word	0x20002bf1

08004fdc <icm42670InitRegs>:

bool icm42670InitRegs(void)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
  
  uint8_t data;


  data = 1 << ICM42670_FIFO_FLUSH_SHIFT;
 8004fe2:	2304      	movs	r3, #4
 8004fe4:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_SIGNAL_PATH_RESET, data);
 8004fe6:	79fb      	ldrb	r3, [r7, #7]
 8004fe8:	4619      	mov	r1, r3
 8004fea:	2002      	movs	r0, #2
 8004fec:	f000 f8f9 	bl	80051e2 <regWriteByte>
  delay(1);
 8004ff0:	2001      	movs	r0, #1
 8004ff2:	f7fd f945 	bl	8002280 <delay>

  data = 1 << ICM42670_SOFT_RESET_DEVICE_CONFIG_SHIFT;
 8004ff6:	2310      	movs	r3, #16
 8004ff8:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_SIGNAL_PATH_RESET, data);
 8004ffa:	79fb      	ldrb	r3, [r7, #7]
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	2002      	movs	r0, #2
 8005000:	f000 f8ef 	bl	80051e2 <regWriteByte>
  delay(10);
 8005004:	200a      	movs	r0, #10
 8005006:	f7fd f93b 	bl	8002280 <delay>


  data  = ICM42670_GYRO_ENABLE_LN_MODE  << ICM42670_GYRO_MODE_SHIFT;
 800500a:	230c      	movs	r3, #12
 800500c:	71fb      	strb	r3, [r7, #7]
  data |= ICM42670_ACCEL_ENABLE_LN_MODE << ICM42670_ACCEL_MODE_SHIFT;
 800500e:	79fb      	ldrb	r3, [r7, #7]
 8005010:	f043 0303 	orr.w	r3, r3, #3
 8005014:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_PWR_MGMT0, data);
 8005016:	79fb      	ldrb	r3, [r7, #7]
 8005018:	4619      	mov	r1, r3
 800501a:	201f      	movs	r0, #31
 800501c:	f000 f8e1 	bl	80051e2 <regWriteByte>
  delay(50);
 8005020:	2032      	movs	r0, #50	@ 0x32
 8005022:	f7fd f92d 	bl	8002280 <delay>


  data  = (ICM42670_INT_MODE_PULSED          << ICM42670_INT1_MODE_SHIFT);
 8005026:	2300      	movs	r3, #0
 8005028:	71fb      	strb	r3, [r7, #7]
  data |= (ICM42670_INT_DRIVE_PUSH_PULL      << ICM42670_INT1_DRIVE_CIRCUIT_SHIFT);
 800502a:	79fb      	ldrb	r3, [r7, #7]
 800502c:	f043 0302 	orr.w	r3, r3, #2
 8005030:	71fb      	strb	r3, [r7, #7]
  data |= (ICM42670_INT_POLARITY_ACTIVE_HIGH << ICM42670_INT1_POLARITY_SHIFT);
 8005032:	79fb      	ldrb	r3, [r7, #7]
 8005034:	f043 0301 	orr.w	r3, r3, #1
 8005038:	71fb      	strb	r3, [r7, #7]
  data |= (ICM42670_INT_MODE_PULSED          << ICM42670_INT2_MODE_SHIFT);
  data |= (ICM42670_INT_DRIVE_PUSH_PULL      << ICM42670_INT2_DRIVE_CIRCUIT_SHIFT);
 800503a:	79fb      	ldrb	r3, [r7, #7]
 800503c:	f043 0310 	orr.w	r3, r3, #16
 8005040:	71fb      	strb	r3, [r7, #7]
  data |= (ICM42670_INT_POLARITY_ACTIVE_HIGH << ICM42670_INT2_POLARITY_SHIFT);
 8005042:	79fb      	ldrb	r3, [r7, #7]
 8005044:	f043 0308 	orr.w	r3, r3, #8
 8005048:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_INT_CONFIG, data);
 800504a:	79fb      	ldrb	r3, [r7, #7]
 800504c:	4619      	mov	r1, r3
 800504e:	2006      	movs	r0, #6
 8005050:	f000 f8c7 	bl	80051e2 <regWriteByte>


  data = (1 << ICM42670_DRDY_INT1_EN_SHIFT);
 8005054:	2308      	movs	r3, #8
 8005056:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_INT_SOURCE0, data);
 8005058:	79fb      	ldrb	r3, [r7, #7]
 800505a:	4619      	mov	r1, r3
 800505c:	202b      	movs	r0, #43	@ 0x2b
 800505e:	f000 f8c0 	bl	80051e2 <regWriteByte>


  // GYRO
  //
  data  = icm42670GyroRangeToReg(ICM42670_GYRO_FSR_DPS) << ICM42670_GYRO_UI_FS_SEL_SHIFT;
 8005062:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005066:	f7ff febd 	bl	8004de4 <icm42670GyroRangeToReg>
 800506a:	4603      	mov	r3, r0
 800506c:	015b      	lsls	r3, r3, #5
 800506e:	71fb      	strb	r3, [r7, #7]
  data |= icm42670GyroOdrToReg(ICM42670_ODR_HZ) << ICM42670_GYRO_ODR_SHIFT;
 8005070:	20c8      	movs	r0, #200	@ 0xc8
 8005072:	f7ff fede 	bl	8004e32 <icm42670GyroOdrToReg>
 8005076:	4603      	mov	r3, r0
 8005078:	b25a      	sxtb	r2, r3
 800507a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800507e:	4313      	orrs	r3, r2
 8005080:	b25b      	sxtb	r3, r3
 8005082:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_GYRO_CONFIG0, data);
 8005084:	79fb      	ldrb	r3, [r7, #7]
 8005086:	4619      	mov	r1, r3
 8005088:	2020      	movs	r0, #32
 800508a:	f000 f8aa 	bl	80051e2 <regWriteByte>

  data = ICM42670_GYRO_LPF << ICM42670_GYRO_UI_FILT_BW_SHIFT;
 800508e:	2306      	movs	r3, #6
 8005090:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_GYRO_CONFIG1, data);
 8005092:	79fb      	ldrb	r3, [r7, #7]
 8005094:	4619      	mov	r1, r3
 8005096:	2023      	movs	r0, #35	@ 0x23
 8005098:	f000 f8a3 	bl	80051e2 <regWriteByte>

  // ACCEL
  //
  data  = icm42670AccelRangeToReg(ICM42670_ACCEL_FSR_G)  << ICM42670_ACCEL_UI_FS_SEL_SHIFT;
 800509c:	2008      	movs	r0, #8
 800509e:	f7ff fe67 	bl	8004d70 <icm42670AccelRangeToReg>
 80050a2:	4603      	mov	r3, r0
 80050a4:	015b      	lsls	r3, r3, #5
 80050a6:	71fb      	strb	r3, [r7, #7]
  data |= icm42670AccelOdrToReg(ICM42670_ODR_HZ) << ICM42670_ACCEL_ODR_SHIFT;
 80050a8:	20c8      	movs	r0, #200	@ 0xc8
 80050aa:	f7ff ff02 	bl	8004eb2 <icm42670AccelOdrToReg>
 80050ae:	4603      	mov	r3, r0
 80050b0:	b25a      	sxtb	r2, r3
 80050b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	b25b      	sxtb	r3, r3
 80050ba:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_ACCEL_CONFIG0, data);
 80050bc:	79fb      	ldrb	r3, [r7, #7]
 80050be:	4619      	mov	r1, r3
 80050c0:	2021      	movs	r0, #33	@ 0x21
 80050c2:	f000 f88e 	bl	80051e2 <regWriteByte>

  data  = ICM42670_ACCEL_AVG_2X << ICM42670_ACCEL_UI_AVG_SHIFT;
 80050c6:	2300      	movs	r3, #0
 80050c8:	71fb      	strb	r3, [r7, #7]
  data |= ICM42670_ACCEL_LPF << ICM42670_ACCEL_UI_FILT_BW_SHIFT;
 80050ca:	79fb      	ldrb	r3, [r7, #7]
 80050cc:	f043 0306 	orr.w	r3, r3, #6
 80050d0:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_ACCEL_CONFIG1, data);
 80050d2:	79fb      	ldrb	r3, [r7, #7]
 80050d4:	4619      	mov	r1, r3
 80050d6:	2024      	movs	r0, #36	@ 0x24
 80050d8:	f000 f883 	bl	80051e2 <regWriteByte>

  return true;
 80050dc:	2301      	movs	r3, #1
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3708      	adds	r7, #8
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
	...

080050e8 <icm42670GetInfo>:

bool icm42670GetInfo(icm42670_info_t *p_info)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  bool ret = true;
 80050f0:	2301      	movs	r3, #1
 80050f2:	75fb      	strb	r3, [r7, #23]
  uint8_t buf[14];
  
  if (is_found == false)
 80050f4:	4b30      	ldr	r3, [pc, #192]	@ (80051b8 <icm42670GetInfo+0xd0>)
 80050f6:	781b      	ldrb	r3, [r3, #0]
 80050f8:	f083 0301 	eor.w	r3, r3, #1
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d001      	beq.n	8005106 <icm42670GetInfo+0x1e>
    return false;
 8005102:	2300      	movs	r3, #0
 8005104:	e054      	b.n	80051b0 <icm42670GetInfo+0xc8>
  
  p_info->timestamp = micros();
 8005106:	f7fd f8e3 	bl	80022d0 <micros>
 800510a:	4602      	mov	r2, r0
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	611a      	str	r2, [r3, #16]
  ret = regRead(ICM42670_REG_TEMP_DATA1, buf, sizeof(buf));
 8005110:	f107 0308 	add.w	r3, r7, #8
 8005114:	220e      	movs	r2, #14
 8005116:	4619      	mov	r1, r3
 8005118:	2009      	movs	r0, #9
 800511a:	f000 f877 	bl	800520c <regRead>
 800511e:	4603      	mov	r3, r0
 8005120:	75fb      	strb	r3, [r7, #23]

  p_info->acc_x = (buf[2]<<8) | (buf[3]<<0);
 8005122:	7abb      	ldrb	r3, [r7, #10]
 8005124:	021b      	lsls	r3, r3, #8
 8005126:	b21a      	sxth	r2, r3
 8005128:	7afb      	ldrb	r3, [r7, #11]
 800512a:	b21b      	sxth	r3, r3
 800512c:	4313      	orrs	r3, r2
 800512e:	b21a      	sxth	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	801a      	strh	r2, [r3, #0]
  p_info->acc_y = (buf[4]<<8) | (buf[5]<<0);
 8005134:	7b3b      	ldrb	r3, [r7, #12]
 8005136:	021b      	lsls	r3, r3, #8
 8005138:	b21a      	sxth	r2, r3
 800513a:	7b7b      	ldrb	r3, [r7, #13]
 800513c:	b21b      	sxth	r3, r3
 800513e:	4313      	orrs	r3, r2
 8005140:	b21a      	sxth	r2, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	805a      	strh	r2, [r3, #2]
  p_info->acc_z = (buf[6]<<8) | (buf[7]<<0);
 8005146:	7bbb      	ldrb	r3, [r7, #14]
 8005148:	021b      	lsls	r3, r3, #8
 800514a:	b21a      	sxth	r2, r3
 800514c:	7bfb      	ldrb	r3, [r7, #15]
 800514e:	b21b      	sxth	r3, r3
 8005150:	4313      	orrs	r3, r2
 8005152:	b21a      	sxth	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	809a      	strh	r2, [r3, #4]

  p_info->gyro_x = (buf[8]<<8) | (buf[9]<<0);
 8005158:	7c3b      	ldrb	r3, [r7, #16]
 800515a:	021b      	lsls	r3, r3, #8
 800515c:	b21a      	sxth	r2, r3
 800515e:	7c7b      	ldrb	r3, [r7, #17]
 8005160:	b21b      	sxth	r3, r3
 8005162:	4313      	orrs	r3, r2
 8005164:	b21a      	sxth	r2, r3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	80da      	strh	r2, [r3, #6]
  p_info->gyro_y = (buf[10]<<8) | (buf[11]<<0);
 800516a:	7cbb      	ldrb	r3, [r7, #18]
 800516c:	021b      	lsls	r3, r3, #8
 800516e:	b21a      	sxth	r2, r3
 8005170:	7cfb      	ldrb	r3, [r7, #19]
 8005172:	b21b      	sxth	r3, r3
 8005174:	4313      	orrs	r3, r2
 8005176:	b21a      	sxth	r2, r3
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	811a      	strh	r2, [r3, #8]
  p_info->gyro_z = (buf[12]<<8) | (buf[13]<<0);
 800517c:	7d3b      	ldrb	r3, [r7, #20]
 800517e:	021b      	lsls	r3, r3, #8
 8005180:	b21a      	sxth	r2, r3
 8005182:	7d7b      	ldrb	r3, [r7, #21]
 8005184:	b21b      	sxth	r3, r3
 8005186:	4313      	orrs	r3, r2
 8005188:	b21a      	sxth	r2, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	815a      	strh	r2, [r3, #10]

  p_info->temp = (buf[0]<<8) | (buf[1]<<0);
 800518e:	7a3b      	ldrb	r3, [r7, #8]
 8005190:	021b      	lsls	r3, r3, #8
 8005192:	b21a      	sxth	r2, r3
 8005194:	7a7b      	ldrb	r3, [r7, #9]
 8005196:	b21b      	sxth	r3, r3
 8005198:	4313      	orrs	r3, r2
 800519a:	b21a      	sxth	r2, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	819a      	strh	r2, [r3, #12]

  p_info->acc_scale = 32768 / ICM42670_ACCEL_FSR_G;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80051a6:	829a      	strh	r2, [r3, #20]
  p_info->gyro_scale = 32768 / ICM42670_GYRO_FSR_DPS;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2220      	movs	r2, #32
 80051ac:	82da      	strh	r2, [r3, #22]
  
  return ret;
 80051ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3718      	adds	r7, #24
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	20002bf3 	.word	0x20002bf3

080051bc <regReadByte>:

bool regReadByte(uint16_t addr, uint8_t *p_data)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b084      	sub	sp, #16
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	4603      	mov	r3, r0
 80051c4:	6039      	str	r1, [r7, #0]
 80051c6:	80fb      	strh	r3, [r7, #6]
  bool ret;  

  ret = regRead(addr, p_data, 1);
 80051c8:	88fb      	ldrh	r3, [r7, #6]
 80051ca:	2201      	movs	r2, #1
 80051cc:	6839      	ldr	r1, [r7, #0]
 80051ce:	4618      	mov	r0, r3
 80051d0:	f000 f81c 	bl	800520c <regRead>
 80051d4:	4603      	mov	r3, r0
 80051d6:	73fb      	strb	r3, [r7, #15]
  return ret;
 80051d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3710      	adds	r7, #16
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}

080051e2 <regWriteByte>:

bool regWriteByte(uint16_t addr, uint8_t data)
{
 80051e2:	b580      	push	{r7, lr}
 80051e4:	b084      	sub	sp, #16
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	4603      	mov	r3, r0
 80051ea:	460a      	mov	r2, r1
 80051ec:	80fb      	strh	r3, [r7, #6]
 80051ee:	4613      	mov	r3, r2
 80051f0:	717b      	strb	r3, [r7, #5]
  bool ret;  

  ret = regWrite(addr, &data, 1);
 80051f2:	1d79      	adds	r1, r7, #5
 80051f4:	88fb      	ldrh	r3, [r7, #6]
 80051f6:	2201      	movs	r2, #1
 80051f8:	4618      	mov	r0, r3
 80051fa:	f000 f83b 	bl	8005274 <regWrite>
 80051fe:	4603      	mov	r3, r0
 8005200:	73fb      	strb	r3, [r7, #15]
  return ret;
 8005202:	7bfb      	ldrb	r3, [r7, #15]
}
 8005204:	4618      	mov	r0, r3
 8005206:	3710      	adds	r7, #16
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}

0800520c <regRead>:

bool regRead(uint16_t addr, uint8_t *p_data, uint16_t length)
{
 800520c:	b590      	push	{r4, r7, lr}
 800520e:	b087      	sub	sp, #28
 8005210:	af02      	add	r7, sp, #8
 8005212:	4603      	mov	r3, r0
 8005214:	6039      	str	r1, [r7, #0]
 8005216:	80fb      	strh	r3, [r7, #6]
 8005218:	4613      	mov	r3, r2
 800521a:	80bb      	strh	r3, [r7, #4]
  bool ret = true;  
 800521c:	2301      	movs	r3, #1
 800521e:	73fb      	strb	r3, [r7, #15]

  ret = i2cIsDeviceReady(i2c_ch, i2c_addr);
 8005220:	4b12      	ldr	r3, [pc, #72]	@ (800526c <regRead+0x60>)
 8005222:	781b      	ldrb	r3, [r3, #0]
 8005224:	4a12      	ldr	r2, [pc, #72]	@ (8005270 <regRead+0x64>)
 8005226:	7812      	ldrb	r2, [r2, #0]
 8005228:	4611      	mov	r1, r2
 800522a:	4618      	mov	r0, r3
 800522c:	f7fe f800 	bl	8003230 <i2cIsDeviceReady>
 8005230:	4603      	mov	r3, r0
 8005232:	73fb      	strb	r3, [r7, #15]
  if (ret)
 8005234:	7bfb      	ldrb	r3, [r7, #15]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d012      	beq.n	8005260 <regRead+0x54>
  {
    ret = i2cReadBytes(i2c_ch, i2c_addr, addr, p_data, length, length * 5);
 800523a:	4b0c      	ldr	r3, [pc, #48]	@ (800526c <regRead+0x60>)
 800523c:	7818      	ldrb	r0, [r3, #0]
 800523e:	4b0c      	ldr	r3, [pc, #48]	@ (8005270 <regRead+0x64>)
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	461c      	mov	r4, r3
 8005244:	88b9      	ldrh	r1, [r7, #4]
 8005246:	88ba      	ldrh	r2, [r7, #4]
 8005248:	4613      	mov	r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	4413      	add	r3, r2
 800524e:	88fa      	ldrh	r2, [r7, #6]
 8005250:	9301      	str	r3, [sp, #4]
 8005252:	9100      	str	r1, [sp, #0]
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	4621      	mov	r1, r4
 8005258:	f7fe f82e 	bl	80032b8 <i2cReadBytes>
 800525c:	4603      	mov	r3, r0
 800525e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005260:	7bfb      	ldrb	r3, [r7, #15]
}
 8005262:	4618      	mov	r0, r3
 8005264:	3714      	adds	r7, #20
 8005266:	46bd      	mov	sp, r7
 8005268:	bd90      	pop	{r4, r7, pc}
 800526a:	bf00      	nop
 800526c:	20002bf2 	.word	0x20002bf2
 8005270:	2000005c 	.word	0x2000005c

08005274 <regWrite>:

bool regWrite(uint16_t addr, uint8_t *p_data, uint16_t length)
{
 8005274:	b590      	push	{r4, r7, lr}
 8005276:	b087      	sub	sp, #28
 8005278:	af02      	add	r7, sp, #8
 800527a:	4603      	mov	r3, r0
 800527c:	6039      	str	r1, [r7, #0]
 800527e:	80fb      	strh	r3, [r7, #6]
 8005280:	4613      	mov	r3, r2
 8005282:	80bb      	strh	r3, [r7, #4]
  bool ret = true;  
 8005284:	2301      	movs	r3, #1
 8005286:	73fb      	strb	r3, [r7, #15]

  ret = i2cIsDeviceReady(i2c_ch, i2c_addr);
 8005288:	4b12      	ldr	r3, [pc, #72]	@ (80052d4 <regWrite+0x60>)
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	4a12      	ldr	r2, [pc, #72]	@ (80052d8 <regWrite+0x64>)
 800528e:	7812      	ldrb	r2, [r2, #0]
 8005290:	4611      	mov	r1, r2
 8005292:	4618      	mov	r0, r3
 8005294:	f7fd ffcc 	bl	8003230 <i2cIsDeviceReady>
 8005298:	4603      	mov	r3, r0
 800529a:	73fb      	strb	r3, [r7, #15]
  if (ret)
 800529c:	7bfb      	ldrb	r3, [r7, #15]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d012      	beq.n	80052c8 <regWrite+0x54>
  {
    ret = i2cWriteBytes(i2c_ch, i2c_addr, addr, p_data, length, length * 5);
 80052a2:	4b0c      	ldr	r3, [pc, #48]	@ (80052d4 <regWrite+0x60>)
 80052a4:	7818      	ldrb	r0, [r3, #0]
 80052a6:	4b0c      	ldr	r3, [pc, #48]	@ (80052d8 <regWrite+0x64>)
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	461c      	mov	r4, r3
 80052ac:	88b9      	ldrh	r1, [r7, #4]
 80052ae:	88ba      	ldrh	r2, [r7, #4]
 80052b0:	4613      	mov	r3, r2
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	4413      	add	r3, r2
 80052b6:	88fa      	ldrh	r2, [r7, #6]
 80052b8:	9301      	str	r3, [sp, #4]
 80052ba:	9100      	str	r1, [sp, #0]
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	4621      	mov	r1, r4
 80052c0:	f7fe f854 	bl	800336c <i2cWriteBytes>
 80052c4:	4603      	mov	r3, r0
 80052c6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80052c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3714      	adds	r7, #20
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd90      	pop	{r4, r7, pc}
 80052d2:	bf00      	nop
 80052d4:	20002bf2 	.word	0x20002bf2
 80052d8:	2000005c 	.word	0x2000005c

080052dc <cliCmd>:

#ifdef _USE_HW_CLI
void cliCmd(cli_args_t *args)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b08c      	sub	sp, #48	@ 0x30
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80052e4:	2300      	movs	r3, #0
 80052e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


  if (args->argc == 1 && args->isStr(0, "info") == true)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	881b      	ldrh	r3, [r3, #0]
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d11f      	bne.n	8005332 <cliCmd+0x56>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	695b      	ldr	r3, [r3, #20]
 80052f6:	4958      	ldr	r1, [pc, #352]	@ (8005458 <cliCmd+0x17c>)
 80052f8:	2000      	movs	r0, #0
 80052fa:	4798      	blx	r3
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d017      	beq.n	8005332 <cliCmd+0x56>
  {
    uint8_t data = 0;
 8005302:	2300      	movs	r3, #0
 8005304:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    regReadByte(REG_WHO_AM_I, &data);
 8005308:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800530c:	4619      	mov	r1, r3
 800530e:	2075      	movs	r0, #117	@ 0x75
 8005310:	f7ff ff54 	bl	80051bc <regReadByte>
    
    cliPrintf("is init  : %d\n", is_init);
 8005314:	4b51      	ldr	r3, [pc, #324]	@ (800545c <cliCmd+0x180>)
 8005316:	781b      	ldrb	r3, [r3, #0]
 8005318:	4619      	mov	r1, r3
 800531a:	4851      	ldr	r0, [pc, #324]	@ (8005460 <cliCmd+0x184>)
 800531c:	f7fc fc70 	bl	8001c00 <cliPrintf>
    cliPrintf("WHO_AM_I : 0x%02X\n", data);
 8005320:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005324:	4619      	mov	r1, r3
 8005326:	484f      	ldr	r0, [pc, #316]	@ (8005464 <cliCmd+0x188>)
 8005328:	f7fc fc6a 	bl	8001c00 <cliPrintf>
    ret = true;
 800532c:	2301      	movs	r3, #1
 800532e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  if (args->argc == 3 && args->isStr(0, "reg") == true)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	881b      	ldrh	r3, [r3, #0]
 8005336:	2b03      	cmp	r3, #3
 8005338:	d136      	bne.n	80053a8 <cliCmd+0xcc>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	494a      	ldr	r1, [pc, #296]	@ (8005468 <cliCmd+0x18c>)
 8005340:	2000      	movs	r0, #0
 8005342:	4798      	blx	r3
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d02e      	beq.n	80053a8 <cliCmd+0xcc>
  {
    uint16_t addr;
    uint8_t data;
    uint8_t len;

    addr = args->getData(1);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	2001      	movs	r0, #1
 8005350:	4798      	blx	r3
 8005352:	4603      	mov	r3, r0
 8005354:	84fb      	strh	r3, [r7, #38]	@ 0x26
    len  = args->getData(2);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	2002      	movs	r0, #2
 800535c:	4798      	blx	r3
 800535e:	4603      	mov	r3, r0
 8005360:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25


    for (int i=0; i<len; i++)
 8005364:	2300      	movs	r3, #0
 8005366:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005368:	e016      	b.n	8005398 <cliCmd+0xbc>
    {
      regReadByte(addr + i, &data);
 800536a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800536c:	b29a      	uxth	r2, r3
 800536e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005370:	4413      	add	r3, r2
 8005372:	b29b      	uxth	r3, r3
 8005374:	f107 0223 	add.w	r2, r7, #35	@ 0x23
 8005378:	4611      	mov	r1, r2
 800537a:	4618      	mov	r0, r3
 800537c:	f7ff ff1e 	bl	80051bc <regReadByte>
      cliPrintf("0x%02X : 0x%02X\n", addr + i, data);
 8005380:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005384:	4413      	add	r3, r2
 8005386:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800538a:	4619      	mov	r1, r3
 800538c:	4837      	ldr	r0, [pc, #220]	@ (800546c <cliCmd+0x190>)
 800538e:	f7fc fc37 	bl	8001c00 <cliPrintf>
    for (int i=0; i<len; i++)
 8005392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005394:	3301      	adds	r3, #1
 8005396:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005398:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800539c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800539e:	429a      	cmp	r2, r3
 80053a0:	dbe3      	blt.n	800536a <cliCmd+0x8e>
    }
    ret = true;
 80053a2:	2301      	movs	r3, #1
 80053a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  if (args->argc == 2 && args->isStr(0, "get") && args->isStr(1, "info"))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	881b      	ldrh	r3, [r3, #0]
 80053ac:	2b02      	cmp	r3, #2
 80053ae:	d13e      	bne.n	800542e <cliCmd+0x152>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	695b      	ldr	r3, [r3, #20]
 80053b4:	492e      	ldr	r1, [pc, #184]	@ (8005470 <cliCmd+0x194>)
 80053b6:	2000      	movs	r0, #0
 80053b8:	4798      	blx	r3
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d036      	beq.n	800542e <cliCmd+0x152>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	695b      	ldr	r3, [r3, #20]
 80053c4:	4924      	ldr	r1, [pc, #144]	@ (8005458 <cliCmd+0x17c>)
 80053c6:	2001      	movs	r0, #1
 80053c8:	4798      	blx	r3
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d02e      	beq.n	800542e <cliCmd+0x152>
  {
    icm42670_info_t info;


    while(cliKeepLoop())
 80053d0:	e025      	b.n	800541e <cliCmd+0x142>
    {
      if (icm42670GetInfo(&info))
 80053d2:	f107 0308 	add.w	r3, r7, #8
 80053d6:	4618      	mov	r0, r3
 80053d8:	f7ff fe86 	bl	80050e8 <icm42670GetInfo>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d016      	beq.n	8005410 <cliCmd+0x134>
      {
        cliPrintf("ax=%-5d ay=%-5d az=%-5d, ", info.acc_x, info.acc_y, info.acc_z);
 80053e2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80053e6:	4619      	mov	r1, r3
 80053e8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80053ec:	461a      	mov	r2, r3
 80053ee:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80053f2:	4820      	ldr	r0, [pc, #128]	@ (8005474 <cliCmd+0x198>)
 80053f4:	f7fc fc04 	bl	8001c00 <cliPrintf>
        cliPrintf("gx=%-5d gy=%-5d gz=%-5d\n", info.gyro_x, info.gyro_y, info.gyro_z);
 80053f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80053fc:	4619      	mov	r1, r3
 80053fe:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005402:	461a      	mov	r2, r3
 8005404:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005408:	481b      	ldr	r0, [pc, #108]	@ (8005478 <cliCmd+0x19c>)
 800540a:	f7fc fbf9 	bl	8001c00 <cliPrintf>
 800540e:	e003      	b.n	8005418 <cliCmd+0x13c>
      }
      else
      {
        cliPrintf("icm42670GetInfo() Err\n");
 8005410:	481a      	ldr	r0, [pc, #104]	@ (800547c <cliCmd+0x1a0>)
 8005412:	f7fc fbf5 	bl	8001c00 <cliPrintf>
        break;
 8005416:	e007      	b.n	8005428 <cliCmd+0x14c>
      }
      delay(10);
 8005418:	200a      	movs	r0, #10
 800541a:	f7fc ff31 	bl	8002280 <delay>
    while(cliKeepLoop())
 800541e:	f7fc fce9 	bl	8001df4 <cliKeepLoop>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d1d4      	bne.n	80053d2 <cliCmd+0xf6>
    }
    ret = true;
 8005428:	2301      	movs	r3, #1
 800542a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  if (ret != true)
 800542e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005432:	f083 0301 	eor.w	r3, r3, #1
 8005436:	b2db      	uxtb	r3, r3
 8005438:	2b00      	cmp	r3, #0
 800543a:	d008      	beq.n	800544e <cliCmd+0x172>
  {
    cliPrintf("icm42670 info\n");
 800543c:	4810      	ldr	r0, [pc, #64]	@ (8005480 <cliCmd+0x1a4>)
 800543e:	f7fc fbdf 	bl	8001c00 <cliPrintf>
    cliPrintf("icm42670 reg addr len\n");
 8005442:	4810      	ldr	r0, [pc, #64]	@ (8005484 <cliCmd+0x1a8>)
 8005444:	f7fc fbdc 	bl	8001c00 <cliPrintf>
    cliPrintf("icm42670 get info\n");
 8005448:	480f      	ldr	r0, [pc, #60]	@ (8005488 <cliCmd+0x1ac>)
 800544a:	f7fc fbd9 	bl	8001c00 <cliPrintf>
  }
}
 800544e:	bf00      	nop
 8005450:	3730      	adds	r7, #48	@ 0x30
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	08010f6c 	.word	0x08010f6c
 800545c:	20002bf1 	.word	0x20002bf1
 8005460:	08010f74 	.word	0x08010f74
 8005464:	08010f84 	.word	0x08010f84
 8005468:	08010f98 	.word	0x08010f98
 800546c:	08010f9c 	.word	0x08010f9c
 8005470:	08010fb0 	.word	0x08010fb0
 8005474:	08010fb4 	.word	0x08010fb4
 8005478:	08010fd0 	.word	0x08010fd0
 800547c:	08010fec 	.word	0x08010fec
 8005480:	08011004 	.word	0x08011004
 8005484:	08011014 	.word	0x08011014
 8005488:	0801102c 	.word	0x0801102c

0800548c <madgwickInit>:
static float q3;	// quaternion of sensor frame relative to auxiliary frame



bool madgwickInit(void)
{
 800548c:	b480      	push	{r7}
 800548e:	af00      	add	r7, sp, #0
	beta = betaDef;
 8005490:	4b15      	ldr	r3, [pc, #84]	@ (80054e8 <madgwickInit+0x5c>)
 8005492:	4a16      	ldr	r2, [pc, #88]	@ (80054ec <madgwickInit+0x60>)
 8005494:	601a      	str	r2, [r3, #0]

	q0 = 1.0f;
 8005496:	4b16      	ldr	r3, [pc, #88]	@ (80054f0 <madgwickInit+0x64>)
 8005498:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800549c:	601a      	str	r2, [r3, #0]
	q1 = 0.0f;
 800549e:	4b15      	ldr	r3, [pc, #84]	@ (80054f4 <madgwickInit+0x68>)
 80054a0:	f04f 0200 	mov.w	r2, #0
 80054a4:	601a      	str	r2, [r3, #0]
	q2 = 0.0f;
 80054a6:	4b14      	ldr	r3, [pc, #80]	@ (80054f8 <madgwickInit+0x6c>)
 80054a8:	f04f 0200 	mov.w	r2, #0
 80054ac:	601a      	str	r2, [r3, #0]
	q3 = 0.0f;
 80054ae:	4b13      	ldr	r3, [pc, #76]	@ (80054fc <madgwickInit+0x70>)
 80054b0:	f04f 0200 	mov.w	r2, #0
 80054b4:	601a      	str	r2, [r3, #0]
	invSampleFreq = 1.0f / sampleFreqDef;
 80054b6:	4b12      	ldr	r3, [pc, #72]	@ (8005500 <madgwickInit+0x74>)
 80054b8:	f04f 526c 	mov.w	r2, #989855744	@ 0x3b000000
 80054bc:	601a      	str	r2, [r3, #0]
	anglesComputed = 0;
 80054be:	4b11      	ldr	r3, [pc, #68]	@ (8005504 <madgwickInit+0x78>)
 80054c0:	2200      	movs	r2, #0
 80054c2:	701a      	strb	r2, [r3, #0]

  roll  = 0;
 80054c4:	4b10      	ldr	r3, [pc, #64]	@ (8005508 <madgwickInit+0x7c>)
 80054c6:	f04f 0200 	mov.w	r2, #0
 80054ca:	601a      	str	r2, [r3, #0]
  pitch = 0;
 80054cc:	4b0f      	ldr	r3, [pc, #60]	@ (800550c <madgwickInit+0x80>)
 80054ce:	f04f 0200 	mov.w	r2, #0
 80054d2:	601a      	str	r2, [r3, #0]
  yaw   = 0;
 80054d4:	4b0e      	ldr	r3, [pc, #56]	@ (8005510 <madgwickInit+0x84>)
 80054d6:	f04f 0200 	mov.w	r2, #0
 80054da:	601a      	str	r2, [r3, #0]

  return true;
 80054dc:	2301      	movs	r3, #1
}
 80054de:	4618      	mov	r0, r3
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr
 80054e8:	20002bf4 	.word	0x20002bf4
 80054ec:	3dcccccd 	.word	0x3dcccccd
 80054f0:	20002c0c 	.word	0x20002c0c
 80054f4:	20002c10 	.word	0x20002c10
 80054f8:	20002c14 	.word	0x20002c14
 80054fc:	20002c18 	.word	0x20002c18
 8005500:	20002c08 	.word	0x20002c08
 8005504:	20002c04 	.word	0x20002c04
 8005508:	20002bf8 	.word	0x20002bf8
 800550c:	20002bfc 	.word	0x20002bfc
 8005510:	20002c00 	.word	0x20002c00

08005514 <madgwickSetFreq>:

void madgwickSetFreq(float freq_hz)
{
 8005514:	b480      	push	{r7}
 8005516:	b083      	sub	sp, #12
 8005518:	af00      	add	r7, sp, #0
 800551a:	ed87 0a01 	vstr	s0, [r7, #4]
  invSampleFreq = 1.0f / freq_hz; 
 800551e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005522:	ed97 7a01 	vldr	s14, [r7, #4]
 8005526:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800552a:	4b04      	ldr	r3, [pc, #16]	@ (800553c <madgwickSetFreq+0x28>)
 800552c:	edc3 7a00 	vstr	s15, [r3]
}
 8005530:	bf00      	nop
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr
 800553c:	20002c08 	.word	0x20002c08

08005540 <madgwickSetFreqTime>:

void madgwickSetFreqTime(float freq_time)
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
 8005546:	ed87 0a01 	vstr	s0, [r7, #4]
  invSampleFreq = freq_time; 
 800554a:	4a04      	ldr	r2, [pc, #16]	@ (800555c <madgwickSetFreqTime+0x1c>)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6013      	str	r3, [r2, #0]
}
 8005550:	bf00      	nop
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr
 800555c:	20002c08 	.word	0x20002c08

08005560 <madgwickUpdate>:

void madgwickUpdate(float gx, float gy, float gz, float ax, float ay, float az)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b09c      	sub	sp, #112	@ 0x70
 8005564:	af00      	add	r7, sp, #0
 8005566:	ed87 0a05 	vstr	s0, [r7, #20]
 800556a:	edc7 0a04 	vstr	s1, [r7, #16]
 800556e:	ed87 1a03 	vstr	s2, [r7, #12]
 8005572:	edc7 1a02 	vstr	s3, [r7, #8]
 8005576:	ed87 2a01 	vstr	s4, [r7, #4]
 800557a:	edc7 2a00 	vstr	s5, [r7]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Convert gyroscope degrees/sec to radians/sec
	gx *= 0.0174533f;
 800557e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005582:	ed9f 7aec 	vldr	s14, [pc, #944]	@ 8005934 <madgwickUpdate+0x3d4>
 8005586:	ee67 7a87 	vmul.f32	s15, s15, s14
 800558a:	edc7 7a05 	vstr	s15, [r7, #20]
	gy *= 0.0174533f;
 800558e:	edd7 7a04 	vldr	s15, [r7, #16]
 8005592:	ed9f 7ae8 	vldr	s14, [pc, #928]	@ 8005934 <madgwickUpdate+0x3d4>
 8005596:	ee67 7a87 	vmul.f32	s15, s15, s14
 800559a:	edc7 7a04 	vstr	s15, [r7, #16]
	gz *= 0.0174533f;
 800559e:	edd7 7a03 	vldr	s15, [r7, #12]
 80055a2:	ed9f 7ae4 	vldr	s14, [pc, #912]	@ 8005934 <madgwickUpdate+0x3d4>
 80055a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80055aa:	edc7 7a03 	vstr	s15, [r7, #12]

	// Rate of change of quaternion from gyroscope
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80055ae:	4be2      	ldr	r3, [pc, #904]	@ (8005938 <madgwickUpdate+0x3d8>)
 80055b0:	edd3 7a00 	vldr	s15, [r3]
 80055b4:	eeb1 7a67 	vneg.f32	s14, s15
 80055b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80055bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80055c0:	4bde      	ldr	r3, [pc, #888]	@ (800593c <madgwickUpdate+0x3dc>)
 80055c2:	edd3 6a00 	vldr	s13, [r3]
 80055c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80055ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80055ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80055d2:	4bdb      	ldr	r3, [pc, #876]	@ (8005940 <madgwickUpdate+0x3e0>)
 80055d4:	edd3 6a00 	vldr	s13, [r3]
 80055d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80055dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80055e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055e4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80055e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80055ec:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80055f0:	4bd4      	ldr	r3, [pc, #848]	@ (8005944 <madgwickUpdate+0x3e4>)
 80055f2:	ed93 7a00 	vldr	s14, [r3]
 80055f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80055fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80055fe:	4bcf      	ldr	r3, [pc, #828]	@ (800593c <madgwickUpdate+0x3dc>)
 8005600:	edd3 6a00 	vldr	s13, [r3]
 8005604:	edd7 7a03 	vldr	s15, [r7, #12]
 8005608:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800560c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005610:	4bcb      	ldr	r3, [pc, #812]	@ (8005940 <madgwickUpdate+0x3e0>)
 8005612:	edd3 6a00 	vldr	s13, [r3]
 8005616:	edd7 7a04 	vldr	s15, [r7, #16]
 800561a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800561e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005622:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005626:	ee67 7a87 	vmul.f32	s15, s15, s14
 800562a:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800562e:	4bc5      	ldr	r3, [pc, #788]	@ (8005944 <madgwickUpdate+0x3e4>)
 8005630:	ed93 7a00 	vldr	s14, [r3]
 8005634:	edd7 7a04 	vldr	s15, [r7, #16]
 8005638:	ee27 7a27 	vmul.f32	s14, s14, s15
 800563c:	4bbe      	ldr	r3, [pc, #760]	@ (8005938 <madgwickUpdate+0x3d8>)
 800563e:	edd3 6a00 	vldr	s13, [r3]
 8005642:	edd7 7a03 	vldr	s15, [r7, #12]
 8005646:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800564a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800564e:	4bbc      	ldr	r3, [pc, #752]	@ (8005940 <madgwickUpdate+0x3e0>)
 8005650:	edd3 6a00 	vldr	s13, [r3]
 8005654:	edd7 7a05 	vldr	s15, [r7, #20]
 8005658:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800565c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005660:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005664:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005668:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800566c:	4bb5      	ldr	r3, [pc, #724]	@ (8005944 <madgwickUpdate+0x3e4>)
 800566e:	ed93 7a00 	vldr	s14, [r3]
 8005672:	edd7 7a03 	vldr	s15, [r7, #12]
 8005676:	ee27 7a27 	vmul.f32	s14, s14, s15
 800567a:	4baf      	ldr	r3, [pc, #700]	@ (8005938 <madgwickUpdate+0x3d8>)
 800567c:	edd3 6a00 	vldr	s13, [r3]
 8005680:	edd7 7a04 	vldr	s15, [r7, #16]
 8005684:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005688:	ee37 7a27 	vadd.f32	s14, s14, s15
 800568c:	4bab      	ldr	r3, [pc, #684]	@ (800593c <madgwickUpdate+0x3dc>)
 800568e:	edd3 6a00 	vldr	s13, [r3]
 8005692:	edd7 7a05 	vldr	s15, [r7, #20]
 8005696:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800569a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800569e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80056a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80056a6:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

  // Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) 
 80056aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80056ae:	eef5 7a40 	vcmp.f32	s15, #0.0
 80056b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056b6:	d10e      	bne.n	80056d6 <madgwickUpdate+0x176>
 80056b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80056bc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80056c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056c4:	d107      	bne.n	80056d6 <madgwickUpdate+0x176>
 80056c6:	edd7 7a00 	vldr	s15, [r7]
 80056ca:	eef5 7a40 	vcmp.f32	s15, #0.0
 80056ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056d2:	f000 81e7 	beq.w	8005aa4 <madgwickUpdate+0x544>
  {
		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80056d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80056da:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80056de:	edd7 7a01 	vldr	s15, [r7, #4]
 80056e2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80056e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056ea:	edd7 7a00 	vldr	s15, [r7]
 80056ee:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80056f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80056f6:	eeb0 0a67 	vmov.f32	s0, s15
 80056fa:	f000 fadb 	bl	8005cb4 <invSqrt>
 80056fe:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		ax *= recipNorm;
 8005702:	ed97 7a02 	vldr	s14, [r7, #8]
 8005706:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800570a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800570e:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 8005712:	ed97 7a01 	vldr	s14, [r7, #4]
 8005716:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800571a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800571e:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;
 8005722:	ed97 7a00 	vldr	s14, [r7]
 8005726:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800572a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800572e:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 8005732:	4b84      	ldr	r3, [pc, #528]	@ (8005944 <madgwickUpdate+0x3e4>)
 8005734:	edd3 7a00 	vldr	s15, [r3]
 8005738:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800573c:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		_2q1 = 2.0f * q1;
 8005740:	4b7d      	ldr	r3, [pc, #500]	@ (8005938 <madgwickUpdate+0x3d8>)
 8005742:	edd3 7a00 	vldr	s15, [r3]
 8005746:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800574a:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		_2q2 = 2.0f * q2;
 800574e:	4b7b      	ldr	r3, [pc, #492]	@ (800593c <madgwickUpdate+0x3dc>)
 8005750:	edd3 7a00 	vldr	s15, [r3]
 8005754:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005758:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		_2q3 = 2.0f * q3;
 800575c:	4b78      	ldr	r3, [pc, #480]	@ (8005940 <madgwickUpdate+0x3e0>)
 800575e:	edd3 7a00 	vldr	s15, [r3]
 8005762:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005766:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_4q0 = 4.0f * q0;
 800576a:	4b76      	ldr	r3, [pc, #472]	@ (8005944 <madgwickUpdate+0x3e4>)
 800576c:	edd3 7a00 	vldr	s15, [r3]
 8005770:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005774:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005778:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		_4q1 = 4.0f * q1;
 800577c:	4b6e      	ldr	r3, [pc, #440]	@ (8005938 <madgwickUpdate+0x3d8>)
 800577e:	edd3 7a00 	vldr	s15, [r3]
 8005782:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005786:	ee67 7a87 	vmul.f32	s15, s15, s14
 800578a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4q2 = 4.0f * q2;
 800578e:	4b6b      	ldr	r3, [pc, #428]	@ (800593c <madgwickUpdate+0x3dc>)
 8005790:	edd3 7a00 	vldr	s15, [r3]
 8005794:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005798:	ee67 7a87 	vmul.f32	s15, s15, s14
 800579c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_8q1 = 8.0f * q1;
 80057a0:	4b65      	ldr	r3, [pc, #404]	@ (8005938 <madgwickUpdate+0x3d8>)
 80057a2:	edd3 7a00 	vldr	s15, [r3]
 80057a6:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80057aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057ae:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		_8q2 = 8.0f * q2;
 80057b2:	4b62      	ldr	r3, [pc, #392]	@ (800593c <madgwickUpdate+0x3dc>)
 80057b4:	edd3 7a00 	vldr	s15, [r3]
 80057b8:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80057bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057c0:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		q0q0 = q0 * q0;
 80057c4:	4b5f      	ldr	r3, [pc, #380]	@ (8005944 <madgwickUpdate+0x3e4>)
 80057c6:	ed93 7a00 	vldr	s14, [r3]
 80057ca:	4b5e      	ldr	r3, [pc, #376]	@ (8005944 <madgwickUpdate+0x3e4>)
 80057cc:	edd3 7a00 	vldr	s15, [r3]
 80057d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057d4:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		q1q1 = q1 * q1;
 80057d8:	4b57      	ldr	r3, [pc, #348]	@ (8005938 <madgwickUpdate+0x3d8>)
 80057da:	ed93 7a00 	vldr	s14, [r3]
 80057de:	4b56      	ldr	r3, [pc, #344]	@ (8005938 <madgwickUpdate+0x3d8>)
 80057e0:	edd3 7a00 	vldr	s15, [r3]
 80057e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057e8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		q2q2 = q2 * q2;
 80057ec:	4b53      	ldr	r3, [pc, #332]	@ (800593c <madgwickUpdate+0x3dc>)
 80057ee:	ed93 7a00 	vldr	s14, [r3]
 80057f2:	4b52      	ldr	r3, [pc, #328]	@ (800593c <madgwickUpdate+0x3dc>)
 80057f4:	edd3 7a00 	vldr	s15, [r3]
 80057f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057fc:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		q3q3 = q3 * q3;
 8005800:	4b4f      	ldr	r3, [pc, #316]	@ (8005940 <madgwickUpdate+0x3e0>)
 8005802:	ed93 7a00 	vldr	s14, [r3]
 8005806:	4b4e      	ldr	r3, [pc, #312]	@ (8005940 <madgwickUpdate+0x3e0>)
 8005808:	edd3 7a00 	vldr	s15, [r3]
 800580c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005810:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8005814:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8005818:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800581c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005820:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8005824:	edd7 7a02 	vldr	s15, [r7, #8]
 8005828:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800582c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005830:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8005834:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8005838:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800583c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005840:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8005844:	edd7 7a01 	vldr	s15, [r7, #4]
 8005848:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800584c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005850:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8005854:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8005858:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800585c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005860:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8005864:	edd7 7a02 	vldr	s15, [r7, #8]
 8005868:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800586c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005870:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8005874:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8005878:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800587c:	4b2e      	ldr	r3, [pc, #184]	@ (8005938 <madgwickUpdate+0x3d8>)
 800587e:	edd3 7a00 	vldr	s15, [r3]
 8005882:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005886:	ee37 7a27 	vadd.f32	s14, s14, s15
 800588a:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 800588e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005892:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005896:	ee37 7a67 	vsub.f32	s14, s14, s15
 800589a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800589e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80058a2:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80058a6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80058aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80058b2:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80058b6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80058ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80058c2:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80058c6:	edd7 7a00 	vldr	s15, [r7]
 80058ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058d2:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80058d6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80058da:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80058de:	ee27 7a87 	vmul.f32	s14, s15, s14
 80058e2:	4b16      	ldr	r3, [pc, #88]	@ (800593c <madgwickUpdate+0x3dc>)
 80058e4:	edd3 7a00 	vldr	s15, [r3]
 80058e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80058ec:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 80058f0:	edd7 7a02 	vldr	s15, [r7, #8]
 80058f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80058fc:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8005900:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8005904:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005908:	ee37 7a27 	vadd.f32	s14, s14, s15
 800590c:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8005910:	edd7 7a01 	vldr	s15, [r7, #4]
 8005914:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005918:	ee37 7a67 	vsub.f32	s14, s14, s15
 800591c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8005920:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005924:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8005928:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800592c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005930:	e00a      	b.n	8005948 <madgwickUpdate+0x3e8>
 8005932:	bf00      	nop
 8005934:	3c8efa39 	.word	0x3c8efa39
 8005938:	20002c10 	.word	0x20002c10
 800593c:	20002c14 	.word	0x20002c14
 8005940:	20002c18 	.word	0x20002c18
 8005944:	20002c0c 	.word	0x20002c0c
 8005948:	ee37 7a27 	vadd.f32	s14, s14, s15
 800594c:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8005950:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005954:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005958:	ee37 7a27 	vadd.f32	s14, s14, s15
 800595c:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8005960:	edd7 7a00 	vldr	s15, [r7]
 8005964:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005968:	ee77 7a27 	vadd.f32	s15, s14, s15
 800596c:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8005970:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8005974:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005978:	ee27 7a87 	vmul.f32	s14, s15, s14
 800597c:	4b95      	ldr	r3, [pc, #596]	@ (8005bd4 <madgwickUpdate+0x674>)
 800597e:	edd3 7a00 	vldr	s15, [r3]
 8005982:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005986:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 800598a:	edd7 7a02 	vldr	s15, [r7, #8]
 800598e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005992:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005996:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800599a:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800599e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80059a2:	4b8c      	ldr	r3, [pc, #560]	@ (8005bd4 <madgwickUpdate+0x674>)
 80059a4:	edd3 7a00 	vldr	s15, [r3]
 80059a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80059b0:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80059b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80059b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059c0:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80059c4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80059c8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80059cc:	edd7 7a08 	vldr	s15, [r7, #32]
 80059d0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80059d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80059d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80059dc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80059e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80059e4:	edd7 7a06 	vldr	s15, [r7, #24]
 80059e8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80059ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059f0:	eeb0 0a67 	vmov.f32	s0, s15
 80059f4:	f000 f95e 	bl	8005cb4 <invSqrt>
 80059f8:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		s0 *= recipNorm;
 80059fc:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8005a00:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005a04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a08:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 *= recipNorm;
 8005a0c:	ed97 7a08 	vldr	s14, [r7, #32]
 8005a10:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005a14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a18:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 8005a1c:	ed97 7a07 	vldr	s14, [r7, #28]
 8005a20:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005a24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a28:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 8005a2c:	ed97 7a06 	vldr	s14, [r7, #24]
 8005a30:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005a34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a38:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 8005a3c:	4b66      	ldr	r3, [pc, #408]	@ (8005bd8 <madgwickUpdate+0x678>)
 8005a3e:	ed93 7a00 	vldr	s14, [r3]
 8005a42:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005a46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a4a:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8005a4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a52:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		qDot2 -= beta * s1;
 8005a56:	4b60      	ldr	r3, [pc, #384]	@ (8005bd8 <madgwickUpdate+0x678>)
 8005a58:	ed93 7a00 	vldr	s14, [r3]
 8005a5c:	edd7 7a08 	vldr	s15, [r7, #32]
 8005a60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a64:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8005a68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a6c:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		qDot3 -= beta * s2;
 8005a70:	4b59      	ldr	r3, [pc, #356]	@ (8005bd8 <madgwickUpdate+0x678>)
 8005a72:	ed93 7a00 	vldr	s14, [r3]
 8005a76:	edd7 7a07 	vldr	s15, [r7, #28]
 8005a7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a7e:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8005a82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a86:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		qDot4 -= beta * s3;
 8005a8a:	4b53      	ldr	r3, [pc, #332]	@ (8005bd8 <madgwickUpdate+0x678>)
 8005a8c:	ed93 7a00 	vldr	s14, [r3]
 8005a90:	edd7 7a06 	vldr	s15, [r7, #24]
 8005a94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a98:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8005a9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005aa0:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * invSampleFreq;
 8005aa4:	4b4d      	ldr	r3, [pc, #308]	@ (8005bdc <madgwickUpdate+0x67c>)
 8005aa6:	ed93 7a00 	vldr	s14, [r3]
 8005aaa:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8005aae:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ab2:	4b4b      	ldr	r3, [pc, #300]	@ (8005be0 <madgwickUpdate+0x680>)
 8005ab4:	edd3 7a00 	vldr	s15, [r3]
 8005ab8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005abc:	4b48      	ldr	r3, [pc, #288]	@ (8005be0 <madgwickUpdate+0x680>)
 8005abe:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * invSampleFreq;
 8005ac2:	4b46      	ldr	r3, [pc, #280]	@ (8005bdc <madgwickUpdate+0x67c>)
 8005ac4:	ed93 7a00 	vldr	s14, [r3]
 8005ac8:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8005acc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ad0:	4b44      	ldr	r3, [pc, #272]	@ (8005be4 <madgwickUpdate+0x684>)
 8005ad2:	edd3 7a00 	vldr	s15, [r3]
 8005ad6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ada:	4b42      	ldr	r3, [pc, #264]	@ (8005be4 <madgwickUpdate+0x684>)
 8005adc:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * invSampleFreq;
 8005ae0:	4b3e      	ldr	r3, [pc, #248]	@ (8005bdc <madgwickUpdate+0x67c>)
 8005ae2:	ed93 7a00 	vldr	s14, [r3]
 8005ae6:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8005aea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005aee:	4b3e      	ldr	r3, [pc, #248]	@ (8005be8 <madgwickUpdate+0x688>)
 8005af0:	edd3 7a00 	vldr	s15, [r3]
 8005af4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005af8:	4b3b      	ldr	r3, [pc, #236]	@ (8005be8 <madgwickUpdate+0x688>)
 8005afa:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * invSampleFreq;
 8005afe:	4b37      	ldr	r3, [pc, #220]	@ (8005bdc <madgwickUpdate+0x67c>)
 8005b00:	ed93 7a00 	vldr	s14, [r3]
 8005b04:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8005b08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b0c:	4b31      	ldr	r3, [pc, #196]	@ (8005bd4 <madgwickUpdate+0x674>)
 8005b0e:	edd3 7a00 	vldr	s15, [r3]
 8005b12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b16:	4b2f      	ldr	r3, [pc, #188]	@ (8005bd4 <madgwickUpdate+0x674>)
 8005b18:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8005b1c:	4b30      	ldr	r3, [pc, #192]	@ (8005be0 <madgwickUpdate+0x680>)
 8005b1e:	ed93 7a00 	vldr	s14, [r3]
 8005b22:	4b2f      	ldr	r3, [pc, #188]	@ (8005be0 <madgwickUpdate+0x680>)
 8005b24:	edd3 7a00 	vldr	s15, [r3]
 8005b28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b2c:	4b2d      	ldr	r3, [pc, #180]	@ (8005be4 <madgwickUpdate+0x684>)
 8005b2e:	edd3 6a00 	vldr	s13, [r3]
 8005b32:	4b2c      	ldr	r3, [pc, #176]	@ (8005be4 <madgwickUpdate+0x684>)
 8005b34:	edd3 7a00 	vldr	s15, [r3]
 8005b38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b40:	4b29      	ldr	r3, [pc, #164]	@ (8005be8 <madgwickUpdate+0x688>)
 8005b42:	edd3 6a00 	vldr	s13, [r3]
 8005b46:	4b28      	ldr	r3, [pc, #160]	@ (8005be8 <madgwickUpdate+0x688>)
 8005b48:	edd3 7a00 	vldr	s15, [r3]
 8005b4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b54:	4b1f      	ldr	r3, [pc, #124]	@ (8005bd4 <madgwickUpdate+0x674>)
 8005b56:	edd3 6a00 	vldr	s13, [r3]
 8005b5a:	4b1e      	ldr	r3, [pc, #120]	@ (8005bd4 <madgwickUpdate+0x674>)
 8005b5c:	edd3 7a00 	vldr	s15, [r3]
 8005b60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b68:	eeb0 0a67 	vmov.f32	s0, s15
 8005b6c:	f000 f8a2 	bl	8005cb4 <invSqrt>
 8005b70:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
	q0 *= recipNorm;
 8005b74:	4b1a      	ldr	r3, [pc, #104]	@ (8005be0 <madgwickUpdate+0x680>)
 8005b76:	ed93 7a00 	vldr	s14, [r3]
 8005b7a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b82:	4b17      	ldr	r3, [pc, #92]	@ (8005be0 <madgwickUpdate+0x680>)
 8005b84:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8005b88:	4b16      	ldr	r3, [pc, #88]	@ (8005be4 <madgwickUpdate+0x684>)
 8005b8a:	ed93 7a00 	vldr	s14, [r3]
 8005b8e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005b92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b96:	4b13      	ldr	r3, [pc, #76]	@ (8005be4 <madgwickUpdate+0x684>)
 8005b98:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8005b9c:	4b12      	ldr	r3, [pc, #72]	@ (8005be8 <madgwickUpdate+0x688>)
 8005b9e:	ed93 7a00 	vldr	s14, [r3]
 8005ba2:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005baa:	4b0f      	ldr	r3, [pc, #60]	@ (8005be8 <madgwickUpdate+0x688>)
 8005bac:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8005bb0:	4b08      	ldr	r3, [pc, #32]	@ (8005bd4 <madgwickUpdate+0x674>)
 8005bb2:	ed93 7a00 	vldr	s14, [r3]
 8005bb6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bbe:	4b05      	ldr	r3, [pc, #20]	@ (8005bd4 <madgwickUpdate+0x674>)
 8005bc0:	edc3 7a00 	vstr	s15, [r3]
	anglesComputed = 0;
 8005bc4:	4b09      	ldr	r3, [pc, #36]	@ (8005bec <madgwickUpdate+0x68c>)
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	701a      	strb	r2, [r3, #0]
}
 8005bca:	bf00      	nop
 8005bcc:	3770      	adds	r7, #112	@ 0x70
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	20002c18 	.word	0x20002c18
 8005bd8:	20002bf4 	.word	0x20002bf4
 8005bdc:	20002c08 	.word	0x20002c08
 8005be0:	20002c0c 	.word	0x20002c0c
 8005be4:	20002c10 	.word	0x20002c10
 8005be8:	20002c14 	.word	0x20002c14
 8005bec:	20002c04 	.word	0x20002c04

08005bf0 <madgwickGetInfo>:

bool madgwickGetInfo(madgwick_info_t *p_info)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b082      	sub	sp, #8
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  if (!anglesComputed)
 8005bf8:	4b24      	ldr	r3, [pc, #144]	@ (8005c8c <madgwickGetInfo+0x9c>)
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <madgwickGetInfo+0x14>
    computeAngles();
 8005c00:	f000 f8a8 	bl	8005d54 <computeAngles>

  p_info->deg_roll  = roll * 57.29578f;
 8005c04:	4b22      	ldr	r3, [pc, #136]	@ (8005c90 <madgwickGetInfo+0xa0>)
 8005c06:	edd3 7a00 	vldr	s15, [r3]
 8005c0a:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8005c94 <madgwickGetInfo+0xa4>
 8005c0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	edc3 7a04 	vstr	s15, [r3, #16]
  p_info->deg_pitch = pitch * 57.29578f;
 8005c18:	4b1f      	ldr	r3, [pc, #124]	@ (8005c98 <madgwickGetInfo+0xa8>)
 8005c1a:	edd3 7a00 	vldr	s15, [r3]
 8005c1e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8005c94 <madgwickGetInfo+0xa4>
 8005c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	edc3 7a05 	vstr	s15, [r3, #20]
  p_info->deg_yaw   = yaw * 57.29578f + 180.0f;
 8005c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8005c9c <madgwickGetInfo+0xac>)
 8005c2e:	edd3 7a00 	vldr	s15, [r3]
 8005c32:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8005c94 <madgwickGetInfo+0xa4>
 8005c36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c3a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8005ca0 <madgwickGetInfo+0xb0>
 8005c3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	edc3 7a06 	vstr	s15, [r3, #24]

  p_info->rad_roll  = roll;
 8005c48:	4b11      	ldr	r3, [pc, #68]	@ (8005c90 <madgwickGetInfo+0xa0>)
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	61da      	str	r2, [r3, #28]
  p_info->rad_pitch = pitch;
 8005c50:	4b11      	ldr	r3, [pc, #68]	@ (8005c98 <madgwickGetInfo+0xa8>)
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	621a      	str	r2, [r3, #32]
  p_info->rad_yaw   = pitch;
 8005c58:	4b0f      	ldr	r3, [pc, #60]	@ (8005c98 <madgwickGetInfo+0xa8>)
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	625a      	str	r2, [r3, #36]	@ 0x24

  p_info->quat[0] = q0;
 8005c60:	4b10      	ldr	r3, [pc, #64]	@ (8005ca4 <madgwickGetInfo+0xb4>)
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	601a      	str	r2, [r3, #0]
  p_info->quat[1] = q1;
 8005c68:	4b0f      	ldr	r3, [pc, #60]	@ (8005ca8 <madgwickGetInfo+0xb8>)
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	605a      	str	r2, [r3, #4]
  p_info->quat[2] = q2;
 8005c70:	4b0e      	ldr	r3, [pc, #56]	@ (8005cac <madgwickGetInfo+0xbc>)
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	609a      	str	r2, [r3, #8]
  p_info->quat[3] = q3;
 8005c78:	4b0d      	ldr	r3, [pc, #52]	@ (8005cb0 <madgwickGetInfo+0xc0>)
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	60da      	str	r2, [r3, #12]

  return true;
 8005c80:	2301      	movs	r3, #1
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3708      	adds	r7, #8
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	20002c04 	.word	0x20002c04
 8005c90:	20002bf8 	.word	0x20002bf8
 8005c94:	42652ee1 	.word	0x42652ee1
 8005c98:	20002bfc 	.word	0x20002bfc
 8005c9c:	20002c00 	.word	0x20002c00
 8005ca0:	43340000 	.word	0x43340000
 8005ca4:	20002c0c 	.word	0x20002c0c
 8005ca8:	20002c10 	.word	0x20002c10
 8005cac:	20002c14 	.word	0x20002c14
 8005cb0:	20002c18 	.word	0x20002c18

08005cb4 <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) 
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b087      	sub	sp, #28
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	ed87 0a01 	vstr	s0, [r7, #4]
  float halfx = 0.5f * x;
 8005cbe:	edd7 7a01 	vldr	s15, [r7, #4]
 8005cc2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005cc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005cca:	edc7 7a05 	vstr	s15, [r7, #20]
  float y     = x;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	613b      	str	r3, [r7, #16]
  long  i     = *(long *)&y;
 8005cd2:	f107 0310 	add.w	r3, r7, #16
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	60fb      	str	r3, [r7, #12]
  i           = 0x5f3759df - (i >> 1);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	105a      	asrs	r2, r3, #1
 8005cde:	4b1c      	ldr	r3, [pc, #112]	@ (8005d50 <invSqrt+0x9c>)
 8005ce0:	1a9b      	subs	r3, r3, r2
 8005ce2:	60fb      	str	r3, [r7, #12]
  y           = *(float *)&i;
 8005ce4:	f107 030c 	add.w	r3, r7, #12
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	613b      	str	r3, [r7, #16]
  y           = y * (1.5f - (halfx * y * y));
 8005cec:	ed97 7a04 	vldr	s14, [r7, #16]
 8005cf0:	edd7 7a05 	vldr	s15, [r7, #20]
 8005cf4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005cf8:	edd7 7a04 	vldr	s15, [r7, #16]
 8005cfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d00:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8005d04:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d08:	edd7 7a04 	vldr	s15, [r7, #16]
 8005d0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d10:	edc7 7a04 	vstr	s15, [r7, #16]
  y           = y * (1.5f - (halfx * y * y));
 8005d14:	ed97 7a04 	vldr	s14, [r7, #16]
 8005d18:	edd7 7a05 	vldr	s15, [r7, #20]
 8005d1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d20:	edd7 7a04 	vldr	s15, [r7, #16]
 8005d24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d28:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8005d2c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d30:	edd7 7a04 	vldr	s15, [r7, #16]
 8005d34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d38:	edc7 7a04 	vstr	s15, [r7, #16]
  return y;
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	ee07 3a90 	vmov	s15, r3
}
 8005d42:	eeb0 0a67 	vmov.f32	s0, s15
 8005d46:	371c      	adds	r7, #28
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr
 8005d50:	5f3759df 	.word	0x5f3759df

08005d54 <computeAngles>:

void computeAngles(void)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	af00      	add	r7, sp, #0
  roll           = atan2f(q0 * q1 + q2 * q3, 0.5f - q1 * q1 - q2 * q2);
 8005d58:	4b44      	ldr	r3, [pc, #272]	@ (8005e6c <computeAngles+0x118>)
 8005d5a:	ed93 7a00 	vldr	s14, [r3]
 8005d5e:	4b44      	ldr	r3, [pc, #272]	@ (8005e70 <computeAngles+0x11c>)
 8005d60:	edd3 7a00 	vldr	s15, [r3]
 8005d64:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d68:	4b42      	ldr	r3, [pc, #264]	@ (8005e74 <computeAngles+0x120>)
 8005d6a:	edd3 6a00 	vldr	s13, [r3]
 8005d6e:	4b42      	ldr	r3, [pc, #264]	@ (8005e78 <computeAngles+0x124>)
 8005d70:	edd3 7a00 	vldr	s15, [r3]
 8005d74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d78:	ee37 6a27 	vadd.f32	s12, s14, s15
 8005d7c:	4b3c      	ldr	r3, [pc, #240]	@ (8005e70 <computeAngles+0x11c>)
 8005d7e:	ed93 7a00 	vldr	s14, [r3]
 8005d82:	4b3b      	ldr	r3, [pc, #236]	@ (8005e70 <computeAngles+0x11c>)
 8005d84:	edd3 7a00 	vldr	s15, [r3]
 8005d88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d8c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005d90:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d94:	4b37      	ldr	r3, [pc, #220]	@ (8005e74 <computeAngles+0x120>)
 8005d96:	edd3 6a00 	vldr	s13, [r3]
 8005d9a:	4b36      	ldr	r3, [pc, #216]	@ (8005e74 <computeAngles+0x120>)
 8005d9c:	edd3 7a00 	vldr	s15, [r3]
 8005da0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005da4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005da8:	eef0 0a67 	vmov.f32	s1, s15
 8005dac:	eeb0 0a46 	vmov.f32	s0, s12
 8005db0:	f00a fa66 	bl	8010280 <atan2f>
 8005db4:	eef0 7a40 	vmov.f32	s15, s0
 8005db8:	4b30      	ldr	r3, [pc, #192]	@ (8005e7c <computeAngles+0x128>)
 8005dba:	edc3 7a00 	vstr	s15, [r3]
  pitch          = asinf(-2.0f * (q1 * q3 - q0 * q2));
 8005dbe:	4b2c      	ldr	r3, [pc, #176]	@ (8005e70 <computeAngles+0x11c>)
 8005dc0:	ed93 7a00 	vldr	s14, [r3]
 8005dc4:	4b2c      	ldr	r3, [pc, #176]	@ (8005e78 <computeAngles+0x124>)
 8005dc6:	edd3 7a00 	vldr	s15, [r3]
 8005dca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005dce:	4b27      	ldr	r3, [pc, #156]	@ (8005e6c <computeAngles+0x118>)
 8005dd0:	edd3 6a00 	vldr	s13, [r3]
 8005dd4:	4b27      	ldr	r3, [pc, #156]	@ (8005e74 <computeAngles+0x120>)
 8005dd6:	edd3 7a00 	vldr	s15, [r3]
 8005dda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005dde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005de2:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8005de6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005dea:	eeb0 0a67 	vmov.f32	s0, s15
 8005dee:	f00a fa1b 	bl	8010228 <asinf>
 8005df2:	eef0 7a40 	vmov.f32	s15, s0
 8005df6:	4b22      	ldr	r3, [pc, #136]	@ (8005e80 <computeAngles+0x12c>)
 8005df8:	edc3 7a00 	vstr	s15, [r3]
  yaw            = atan2f(q1 * q2 + q0 * q3, 0.5f - q2 * q2 - q3 * q3);
 8005dfc:	4b1c      	ldr	r3, [pc, #112]	@ (8005e70 <computeAngles+0x11c>)
 8005dfe:	ed93 7a00 	vldr	s14, [r3]
 8005e02:	4b1c      	ldr	r3, [pc, #112]	@ (8005e74 <computeAngles+0x120>)
 8005e04:	edd3 7a00 	vldr	s15, [r3]
 8005e08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e0c:	4b17      	ldr	r3, [pc, #92]	@ (8005e6c <computeAngles+0x118>)
 8005e0e:	edd3 6a00 	vldr	s13, [r3]
 8005e12:	4b19      	ldr	r3, [pc, #100]	@ (8005e78 <computeAngles+0x124>)
 8005e14:	edd3 7a00 	vldr	s15, [r3]
 8005e18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e1c:	ee37 6a27 	vadd.f32	s12, s14, s15
 8005e20:	4b14      	ldr	r3, [pc, #80]	@ (8005e74 <computeAngles+0x120>)
 8005e22:	ed93 7a00 	vldr	s14, [r3]
 8005e26:	4b13      	ldr	r3, [pc, #76]	@ (8005e74 <computeAngles+0x120>)
 8005e28:	edd3 7a00 	vldr	s15, [r3]
 8005e2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e30:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005e34:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005e38:	4b0f      	ldr	r3, [pc, #60]	@ (8005e78 <computeAngles+0x124>)
 8005e3a:	edd3 6a00 	vldr	s13, [r3]
 8005e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8005e78 <computeAngles+0x124>)
 8005e40:	edd3 7a00 	vldr	s15, [r3]
 8005e44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005e4c:	eef0 0a67 	vmov.f32	s1, s15
 8005e50:	eeb0 0a46 	vmov.f32	s0, s12
 8005e54:	f00a fa14 	bl	8010280 <atan2f>
 8005e58:	eef0 7a40 	vmov.f32	s15, s0
 8005e5c:	4b09      	ldr	r3, [pc, #36]	@ (8005e84 <computeAngles+0x130>)
 8005e5e:	edc3 7a00 	vstr	s15, [r3]
  anglesComputed = 1;
 8005e62:	4b09      	ldr	r3, [pc, #36]	@ (8005e88 <computeAngles+0x134>)
 8005e64:	2201      	movs	r2, #1
 8005e66:	701a      	strb	r2, [r3, #0]
 8005e68:	bf00      	nop
 8005e6a:	bd80      	pop	{r7, pc}
 8005e6c:	20002c0c 	.word	0x20002c0c
 8005e70:	20002c10 	.word	0x20002c10
 8005e74:	20002c14 	.word	0x20002c14
 8005e78:	20002c18 	.word	0x20002c18
 8005e7c:	20002bf8 	.word	0x20002bf8
 8005e80:	20002bfc 	.word	0x20002bfc
 8005e84:	20002c00 	.word	0x20002c00
 8005e88:	20002c04 	.word	0x20002c04

08005e8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8005e92:	4b0f      	ldr	r3, [pc, #60]	@ (8005ed0 <MX_DMA_Init+0x44>)
 8005e94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e96:	4a0e      	ldr	r2, [pc, #56]	@ (8005ed0 <MX_DMA_Init+0x44>)
 8005e98:	f043 0304 	orr.w	r3, r3, #4
 8005e9c:	6493      	str	r3, [r2, #72]	@ 0x48
 8005e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8005ed0 <MX_DMA_Init+0x44>)
 8005ea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ea2:	f003 0304 	and.w	r3, r3, #4
 8005ea6:	607b      	str	r3, [r7, #4]
 8005ea8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005eaa:	4b09      	ldr	r3, [pc, #36]	@ (8005ed0 <MX_DMA_Init+0x44>)
 8005eac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005eae:	4a08      	ldr	r2, [pc, #32]	@ (8005ed0 <MX_DMA_Init+0x44>)
 8005eb0:	f043 0301 	orr.w	r3, r3, #1
 8005eb4:	6493      	str	r3, [r2, #72]	@ 0x48
 8005eb6:	4b06      	ldr	r3, [pc, #24]	@ (8005ed0 <MX_DMA_Init+0x44>)
 8005eb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005eba:	f003 0301 	and.w	r3, r3, #1
 8005ebe:	603b      	str	r3, [r7, #0]
 8005ec0:	683b      	ldr	r3, [r7, #0]

}
 8005ec2:	bf00      	nop
 8005ec4:	370c      	adds	r7, #12
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	40021000 	.word	0x40021000

08005ed4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b088      	sub	sp, #32
 8005ed8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005eda:	f107 030c 	add.w	r3, r7, #12
 8005ede:	2200      	movs	r2, #0
 8005ee0:	601a      	str	r2, [r3, #0]
 8005ee2:	605a      	str	r2, [r3, #4]
 8005ee4:	609a      	str	r2, [r3, #8]
 8005ee6:	60da      	str	r2, [r3, #12]
 8005ee8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005eea:	4b50      	ldr	r3, [pc, #320]	@ (800602c <MX_GPIO_Init+0x158>)
 8005eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005eee:	4a4f      	ldr	r2, [pc, #316]	@ (800602c <MX_GPIO_Init+0x158>)
 8005ef0:	f043 0320 	orr.w	r3, r3, #32
 8005ef4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ef6:	4b4d      	ldr	r3, [pc, #308]	@ (800602c <MX_GPIO_Init+0x158>)
 8005ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005efa:	f003 0320 	and.w	r3, r3, #32
 8005efe:	60bb      	str	r3, [r7, #8]
 8005f00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f02:	4b4a      	ldr	r3, [pc, #296]	@ (800602c <MX_GPIO_Init+0x158>)
 8005f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f06:	4a49      	ldr	r2, [pc, #292]	@ (800602c <MX_GPIO_Init+0x158>)
 8005f08:	f043 0301 	orr.w	r3, r3, #1
 8005f0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005f0e:	4b47      	ldr	r3, [pc, #284]	@ (800602c <MX_GPIO_Init+0x158>)
 8005f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f12:	f003 0301 	and.w	r3, r3, #1
 8005f16:	607b      	str	r3, [r7, #4]
 8005f18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f1a:	4b44      	ldr	r3, [pc, #272]	@ (800602c <MX_GPIO_Init+0x158>)
 8005f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f1e:	4a43      	ldr	r2, [pc, #268]	@ (800602c <MX_GPIO_Init+0x158>)
 8005f20:	f043 0302 	orr.w	r3, r3, #2
 8005f24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005f26:	4b41      	ldr	r3, [pc, #260]	@ (800602c <MX_GPIO_Init+0x158>)
 8005f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f2a:	f003 0302 	and.w	r3, r3, #2
 8005f2e:	603b      	str	r3, [r7, #0]
 8005f30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MT_L_IN_1_Pin|MT_L_IN_2_Pin|MT_R_IN_1_Pin|MT_R_IN_2_Pin, GPIO_PIN_RESET);
 8005f32:	2200      	movs	r2, #0
 8005f34:	f641 4104 	movw	r1, #7172	@ 0x1c04
 8005f38:	483d      	ldr	r0, [pc, #244]	@ (8006030 <MX_GPIO_Init+0x15c>)
 8005f3a:	f001 fd65 	bl	8007a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005f44:	483a      	ldr	r0, [pc, #232]	@ (8006030 <MX_GPIO_Init+0x15c>)
 8005f46:	f001 fd5f 	bl	8007a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005f50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005f54:	f001 fd58 	bl	8007a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IMU_INT1_Pin */
  GPIO_InitStruct.Pin = IMU_INT1_Pin;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005f5c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8005f60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f62:	2300      	movs	r3, #0
 8005f64:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 8005f66:	f107 030c 	add.w	r3, r7, #12
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005f70:	f001 face 	bl	8007510 <HAL_GPIO_Init>

  /*Configure GPIO pins : IMU_INT2_Pin SW_Pin */
  GPIO_InitStruct.Pin = IMU_INT2_Pin|SW_Pin;
 8005f74:	2312      	movs	r3, #18
 8005f76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f80:	f107 030c 	add.w	r3, r7, #12
 8005f84:	4619      	mov	r1, r3
 8005f86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005f8a:	f001 fac1 	bl	8007510 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_ENC1_Pin L_ENC2_Pin */
  GPIO_InitStruct.Pin = L_ENC1_Pin|L_ENC2_Pin;
 8005f8e:	2360      	movs	r3, #96	@ 0x60
 8005f90:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8005f92:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8005f96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f9c:	f107 030c 	add.w	r3, r7, #12
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005fa6:	f001 fab3 	bl	8007510 <HAL_GPIO_Init>

  /*Configure GPIO pins : MT_L_IN_1_Pin MT_L_IN_2_Pin MT_R_IN_1_Pin MT_R_IN_2_Pin
                           LED_Pin */
  GPIO_InitStruct.Pin = MT_L_IN_1_Pin|MT_L_IN_2_Pin|MT_R_IN_1_Pin|MT_R_IN_2_Pin
 8005faa:	f649 4304 	movw	r3, #39940	@ 0x9c04
 8005fae:	60fb      	str	r3, [r7, #12]
                          |LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fbc:	f107 030c 	add.w	r3, r7, #12
 8005fc0:	4619      	mov	r1, r3
 8005fc2:	481b      	ldr	r0, [pc, #108]	@ (8006030 <MX_GPIO_Init+0x15c>)
 8005fc4:	f001 faa4 	bl	8007510 <HAL_GPIO_Init>

  /*Configure GPIO pins : R_ENC1_Pin R_ENC2_Pin */
  GPIO_InitStruct.Pin = R_ENC1_Pin|R_ENC2_Pin;
 8005fc8:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8005fcc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8005fce:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8005fd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fd8:	f107 030c 	add.w	r3, r7, #12
 8005fdc:	4619      	mov	r1, r3
 8005fde:	4814      	ldr	r0, [pc, #80]	@ (8006030 <MX_GPIO_Init+0x15c>)
 8005fe0:	f001 fa96 	bl	8007510 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8005fe4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005fe8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005fea:	2301      	movs	r3, #1
 8005fec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8005ff6:	f107 030c 	add.w	r3, r7, #12
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006000:	f001 fa86 	bl	8007510 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8006004:	2200      	movs	r2, #0
 8006006:	2100      	movs	r1, #0
 8006008:	2017      	movs	r0, #23
 800600a:	f000 fff2 	bl	8006ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800600e:	2017      	movs	r0, #23
 8006010:	f001 f809 	bl	8007026 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8006014:	2200      	movs	r2, #0
 8006016:	2100      	movs	r1, #0
 8006018:	2028      	movs	r0, #40	@ 0x28
 800601a:	f000 ffea 	bl	8006ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800601e:	2028      	movs	r0, #40	@ 0x28
 8006020:	f001 f801 	bl	8007026 <HAL_NVIC_EnableIRQ>

}
 8006024:	bf00      	nop
 8006026:	3720      	adds	r7, #32
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}
 800602c:	40021000 	.word	0x40021000
 8006030:	48000400 	.word	0x48000400

08006034 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8006038:	4b1b      	ldr	r3, [pc, #108]	@ (80060a8 <MX_I2C2_Init+0x74>)
 800603a:	4a1c      	ldr	r2, [pc, #112]	@ (80060ac <MX_I2C2_Init+0x78>)
 800603c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30D29DE4;
 800603e:	4b1a      	ldr	r3, [pc, #104]	@ (80060a8 <MX_I2C2_Init+0x74>)
 8006040:	4a1b      	ldr	r2, [pc, #108]	@ (80060b0 <MX_I2C2_Init+0x7c>)
 8006042:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8006044:	4b18      	ldr	r3, [pc, #96]	@ (80060a8 <MX_I2C2_Init+0x74>)
 8006046:	2200      	movs	r2, #0
 8006048:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800604a:	4b17      	ldr	r3, [pc, #92]	@ (80060a8 <MX_I2C2_Init+0x74>)
 800604c:	2201      	movs	r2, #1
 800604e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006050:	4b15      	ldr	r3, [pc, #84]	@ (80060a8 <MX_I2C2_Init+0x74>)
 8006052:	2200      	movs	r2, #0
 8006054:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8006056:	4b14      	ldr	r3, [pc, #80]	@ (80060a8 <MX_I2C2_Init+0x74>)
 8006058:	2200      	movs	r2, #0
 800605a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800605c:	4b12      	ldr	r3, [pc, #72]	@ (80060a8 <MX_I2C2_Init+0x74>)
 800605e:	2200      	movs	r2, #0
 8006060:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006062:	4b11      	ldr	r3, [pc, #68]	@ (80060a8 <MX_I2C2_Init+0x74>)
 8006064:	2200      	movs	r2, #0
 8006066:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006068:	4b0f      	ldr	r3, [pc, #60]	@ (80060a8 <MX_I2C2_Init+0x74>)
 800606a:	2200      	movs	r2, #0
 800606c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800606e:	480e      	ldr	r0, [pc, #56]	@ (80060a8 <MX_I2C2_Init+0x74>)
 8006070:	f001 fd14 	bl	8007a9c <HAL_I2C_Init>
 8006074:	4603      	mov	r3, r0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d001      	beq.n	800607e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800607a:	f000 f900 	bl	800627e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800607e:	2100      	movs	r1, #0
 8006080:	4809      	ldr	r0, [pc, #36]	@ (80060a8 <MX_I2C2_Init+0x74>)
 8006082:	f002 fbb1 	bl	80087e8 <HAL_I2CEx_ConfigAnalogFilter>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d001      	beq.n	8006090 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800608c:	f000 f8f7 	bl	800627e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8006090:	2100      	movs	r1, #0
 8006092:	4805      	ldr	r0, [pc, #20]	@ (80060a8 <MX_I2C2_Init+0x74>)
 8006094:	f002 fbf3 	bl	800887e <HAL_I2CEx_ConfigDigitalFilter>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800609e:	f000 f8ee 	bl	800627e <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80060a2:	bf00      	nop
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	20002c1c 	.word	0x20002c1c
 80060ac:	40005800 	.word	0x40005800
 80060b0:	30d29de4 	.word	0x30d29de4

080060b4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b09a      	sub	sp, #104	@ 0x68
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80060c0:	2200      	movs	r2, #0
 80060c2:	601a      	str	r2, [r3, #0]
 80060c4:	605a      	str	r2, [r3, #4]
 80060c6:	609a      	str	r2, [r3, #8]
 80060c8:	60da      	str	r2, [r3, #12]
 80060ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80060cc:	f107 0310 	add.w	r3, r7, #16
 80060d0:	2244      	movs	r2, #68	@ 0x44
 80060d2:	2100      	movs	r1, #0
 80060d4:	4618      	mov	r0, r3
 80060d6:	f007 fb4f 	bl	800d778 <memset>
  if(i2cHandle->Instance==I2C2)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a1f      	ldr	r2, [pc, #124]	@ (800615c <HAL_I2C_MspInit+0xa8>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d137      	bne.n	8006154 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80060e4:	2380      	movs	r3, #128	@ 0x80
 80060e6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80060e8:	2300      	movs	r3, #0
 80060ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80060ec:	f107 0310 	add.w	r3, r7, #16
 80060f0:	4618      	mov	r0, r3
 80060f2:	f003 f9f3 	bl	80094dc <HAL_RCCEx_PeriphCLKConfig>
 80060f6:	4603      	mov	r3, r0
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d001      	beq.n	8006100 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80060fc:	f000 f8bf 	bl	800627e <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006100:	4b17      	ldr	r3, [pc, #92]	@ (8006160 <HAL_I2C_MspInit+0xac>)
 8006102:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006104:	4a16      	ldr	r2, [pc, #88]	@ (8006160 <HAL_I2C_MspInit+0xac>)
 8006106:	f043 0301 	orr.w	r3, r3, #1
 800610a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800610c:	4b14      	ldr	r3, [pc, #80]	@ (8006160 <HAL_I2C_MspInit+0xac>)
 800610e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006110:	f003 0301 	and.w	r3, r3, #1
 8006114:	60fb      	str	r3, [r7, #12]
 8006116:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006118:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800611c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800611e:	2312      	movs	r3, #18
 8006120:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006122:	2300      	movs	r3, #0
 8006124:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006126:	2300      	movs	r3, #0
 8006128:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800612a:	2304      	movs	r3, #4
 800612c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800612e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8006132:	4619      	mov	r1, r3
 8006134:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006138:	f001 f9ea 	bl	8007510 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800613c:	4b08      	ldr	r3, [pc, #32]	@ (8006160 <HAL_I2C_MspInit+0xac>)
 800613e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006140:	4a07      	ldr	r2, [pc, #28]	@ (8006160 <HAL_I2C_MspInit+0xac>)
 8006142:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006146:	6593      	str	r3, [r2, #88]	@ 0x58
 8006148:	4b05      	ldr	r3, [pc, #20]	@ (8006160 <HAL_I2C_MspInit+0xac>)
 800614a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800614c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006150:	60bb      	str	r3, [r7, #8]
 8006152:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8006154:	bf00      	nop
 8006156:	3768      	adds	r7, #104	@ 0x68
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}
 800615c:	40005800 	.word	0x40005800
 8006160:	40021000 	.word	0x40021000

08006164 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C2)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a0c      	ldr	r2, [pc, #48]	@ (80061a4 <HAL_I2C_MspDeInit+0x40>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d111      	bne.n	800619a <HAL_I2C_MspDeInit+0x36>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8006176:	4b0c      	ldr	r3, [pc, #48]	@ (80061a8 <HAL_I2C_MspDeInit+0x44>)
 8006178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800617a:	4a0b      	ldr	r2, [pc, #44]	@ (80061a8 <HAL_I2C_MspDeInit+0x44>)
 800617c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8006180:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8006182:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006186:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800618a:	f001 fb43 	bl	8007814 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9);
 800618e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006192:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006196:	f001 fb3d 	bl	8007814 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 800619a:	bf00      	nop
 800619c:	3708      	adds	r7, #8
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop
 80061a4:	40005800 	.word	0x40005800
 80061a8:	40021000 	.word	0x40021000

080061ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80061b0:	f000 fdb1 	bl	8006d16 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80061b4:	f000 f81a 	bl	80061ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80061b8:	f7ff fe8c 	bl	8005ed4 <MX_GPIO_Init>
  MX_DMA_Init();
 80061bc:	f7ff fe66 	bl	8005e8c <MX_DMA_Init>
  MX_USART1_UART_Init();
 80061c0:	f000 fbb8 	bl	8006934 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80061c4:	f000 fc02 	bl	80069cc <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80061c8:	f000 fa8a 	bl	80066e0 <MX_TIM3_Init>
  MX_I2C2_Init();
 80061cc:	f7ff ff32 	bl	8006034 <MX_I2C2_Init>
  MX_TIM1_Init();
 80061d0:	f000 fa32 	bl	8006638 <MX_TIM1_Init>
  MX_TIM17_Init();
 80061d4:	f000 fb06 	bl	80067e4 <MX_TIM17_Init>
  MX_SPI3_Init();
 80061d8:	f000 f858 	bl	800628c <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  hwInit();
 80061dc:	f7fb fff8 	bl	80021d0 <hwInit>
  apInit();
 80061e0:	f7fa ff88 	bl	80010f4 <apInit>
  apMain();
 80061e4:	f7fa ff92 	bl	800110c <apMain>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80061e8:	bf00      	nop
 80061ea:	e7fd      	b.n	80061e8 <main+0x3c>

080061ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b094      	sub	sp, #80	@ 0x50
 80061f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80061f2:	f107 0318 	add.w	r3, r7, #24
 80061f6:	2238      	movs	r2, #56	@ 0x38
 80061f8:	2100      	movs	r1, #0
 80061fa:	4618      	mov	r0, r3
 80061fc:	f007 fabc 	bl	800d778 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006200:	1d3b      	adds	r3, r7, #4
 8006202:	2200      	movs	r2, #0
 8006204:	601a      	str	r2, [r3, #0]
 8006206:	605a      	str	r2, [r3, #4]
 8006208:	609a      	str	r2, [r3, #8]
 800620a:	60da      	str	r2, [r3, #12]
 800620c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800620e:	2000      	movs	r0, #0
 8006210:	f002 fb82 	bl	8008918 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006214:	2301      	movs	r3, #1
 8006216:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006218:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800621c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800621e:	2302      	movs	r3, #2
 8006220:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006222:	2303      	movs	r3, #3
 8006224:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8006226:	2301      	movs	r3, #1
 8006228:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 800622a:	2328      	movs	r3, #40	@ 0x28
 800622c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800622e:	2302      	movs	r3, #2
 8006230:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8006232:	2304      	movs	r3, #4
 8006234:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006236:	2302      	movs	r3, #2
 8006238:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800623a:	f107 0318 	add.w	r3, r7, #24
 800623e:	4618      	mov	r0, r3
 8006240:	f002 fc1e 	bl	8008a80 <HAL_RCC_OscConfig>
 8006244:	4603      	mov	r3, r0
 8006246:	2b00      	cmp	r3, #0
 8006248:	d001      	beq.n	800624e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800624a:	f000 f818 	bl	800627e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800624e:	230f      	movs	r3, #15
 8006250:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006252:	2303      	movs	r3, #3
 8006254:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006256:	2300      	movs	r3, #0
 8006258:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800625a:	2300      	movs	r3, #0
 800625c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800625e:	2300      	movs	r3, #0
 8006260:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006262:	1d3b      	adds	r3, r7, #4
 8006264:	2104      	movs	r1, #4
 8006266:	4618      	mov	r0, r3
 8006268:	f002 ff1c 	bl	80090a4 <HAL_RCC_ClockConfig>
 800626c:	4603      	mov	r3, r0
 800626e:	2b00      	cmp	r3, #0
 8006270:	d001      	beq.n	8006276 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8006272:	f000 f804 	bl	800627e <Error_Handler>
  }
}
 8006276:	bf00      	nop
 8006278:	3750      	adds	r7, #80	@ 0x50
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}

0800627e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800627e:	b480      	push	{r7}
 8006280:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006282:	b672      	cpsid	i
}
 8006284:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006286:	bf00      	nop
 8006288:	e7fd      	b.n	8006286 <Error_Handler+0x8>
	...

0800628c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8006290:	4b1b      	ldr	r3, [pc, #108]	@ (8006300 <MX_SPI3_Init+0x74>)
 8006292:	4a1c      	ldr	r2, [pc, #112]	@ (8006304 <MX_SPI3_Init+0x78>)
 8006294:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8006296:	4b1a      	ldr	r3, [pc, #104]	@ (8006300 <MX_SPI3_Init+0x74>)
 8006298:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800629c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800629e:	4b18      	ldr	r3, [pc, #96]	@ (8006300 <MX_SPI3_Init+0x74>)
 80062a0:	2200      	movs	r2, #0
 80062a2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80062a4:	4b16      	ldr	r3, [pc, #88]	@ (8006300 <MX_SPI3_Init+0x74>)
 80062a6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80062aa:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80062ac:	4b14      	ldr	r3, [pc, #80]	@ (8006300 <MX_SPI3_Init+0x74>)
 80062ae:	2200      	movs	r2, #0
 80062b0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80062b2:	4b13      	ldr	r3, [pc, #76]	@ (8006300 <MX_SPI3_Init+0x74>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80062b8:	4b11      	ldr	r3, [pc, #68]	@ (8006300 <MX_SPI3_Init+0x74>)
 80062ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062be:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80062c0:	4b0f      	ldr	r3, [pc, #60]	@ (8006300 <MX_SPI3_Init+0x74>)
 80062c2:	2238      	movs	r2, #56	@ 0x38
 80062c4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_LSB;
 80062c6:	4b0e      	ldr	r3, [pc, #56]	@ (8006300 <MX_SPI3_Init+0x74>)
 80062c8:	2280      	movs	r2, #128	@ 0x80
 80062ca:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80062cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006300 <MX_SPI3_Init+0x74>)
 80062ce:	2200      	movs	r2, #0
 80062d0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006300 <MX_SPI3_Init+0x74>)
 80062d4:	2200      	movs	r2, #0
 80062d6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80062d8:	4b09      	ldr	r3, [pc, #36]	@ (8006300 <MX_SPI3_Init+0x74>)
 80062da:	2207      	movs	r2, #7
 80062dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80062de:	4b08      	ldr	r3, [pc, #32]	@ (8006300 <MX_SPI3_Init+0x74>)
 80062e0:	2200      	movs	r2, #0
 80062e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80062e4:	4b06      	ldr	r3, [pc, #24]	@ (8006300 <MX_SPI3_Init+0x74>)
 80062e6:	2208      	movs	r2, #8
 80062e8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80062ea:	4805      	ldr	r0, [pc, #20]	@ (8006300 <MX_SPI3_Init+0x74>)
 80062ec:	f003 fae6 	bl	80098bc <HAL_SPI_Init>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d001      	beq.n	80062fa <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80062f6:	f7ff ffc2 	bl	800627e <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80062fa:	bf00      	nop
 80062fc:	bd80      	pop	{r7, pc}
 80062fe:	bf00      	nop
 8006300:	20002c70 	.word	0x20002c70
 8006304:	40003c00 	.word	0x40003c00

08006308 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b08a      	sub	sp, #40	@ 0x28
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006310:	f107 0314 	add.w	r3, r7, #20
 8006314:	2200      	movs	r2, #0
 8006316:	601a      	str	r2, [r3, #0]
 8006318:	605a      	str	r2, [r3, #4]
 800631a:	609a      	str	r2, [r3, #8]
 800631c:	60da      	str	r2, [r3, #12]
 800631e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a1f      	ldr	r2, [pc, #124]	@ (80063a4 <HAL_SPI_MspInit+0x9c>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d137      	bne.n	800639a <HAL_SPI_MspInit+0x92>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800632a:	4b1f      	ldr	r3, [pc, #124]	@ (80063a8 <HAL_SPI_MspInit+0xa0>)
 800632c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800632e:	4a1e      	ldr	r2, [pc, #120]	@ (80063a8 <HAL_SPI_MspInit+0xa0>)
 8006330:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006334:	6593      	str	r3, [r2, #88]	@ 0x58
 8006336:	4b1c      	ldr	r3, [pc, #112]	@ (80063a8 <HAL_SPI_MspInit+0xa0>)
 8006338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800633a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800633e:	613b      	str	r3, [r7, #16]
 8006340:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006342:	4b19      	ldr	r3, [pc, #100]	@ (80063a8 <HAL_SPI_MspInit+0xa0>)
 8006344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006346:	4a18      	ldr	r2, [pc, #96]	@ (80063a8 <HAL_SPI_MspInit+0xa0>)
 8006348:	f043 0302 	orr.w	r3, r3, #2
 800634c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800634e:	4b16      	ldr	r3, [pc, #88]	@ (80063a8 <HAL_SPI_MspInit+0xa0>)
 8006350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006352:	f003 0302 	and.w	r3, r3, #2
 8006356:	60fb      	str	r3, [r7, #12]
 8006358:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 800635a:	2328      	movs	r3, #40	@ 0x28
 800635c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800635e:	2302      	movs	r3, #2
 8006360:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006362:	2300      	movs	r3, #0
 8006364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006366:	2302      	movs	r3, #2
 8006368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800636a:	2306      	movs	r3, #6
 800636c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800636e:	f107 0314 	add.w	r3, r7, #20
 8006372:	4619      	mov	r1, r3
 8006374:	480d      	ldr	r0, [pc, #52]	@ (80063ac <HAL_SPI_MspInit+0xa4>)
 8006376:	f001 f8cb 	bl	8007510 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800637a:	2310      	movs	r3, #16
 800637c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800637e:	2302      	movs	r3, #2
 8006380:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006382:	2300      	movs	r3, #0
 8006384:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006386:	2300      	movs	r3, #0
 8006388:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800638a:	2306      	movs	r3, #6
 800638c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800638e:	f107 0314 	add.w	r3, r7, #20
 8006392:	4619      	mov	r1, r3
 8006394:	4805      	ldr	r0, [pc, #20]	@ (80063ac <HAL_SPI_MspInit+0xa4>)
 8006396:	f001 f8bb 	bl	8007510 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800639a:	bf00      	nop
 800639c:	3728      	adds	r7, #40	@ 0x28
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop
 80063a4:	40003c00 	.word	0x40003c00
 80063a8:	40021000 	.word	0x40021000
 80063ac:	48000400 	.word	0x48000400

080063b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b082      	sub	sp, #8
 80063b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80063b6:	4b0f      	ldr	r3, [pc, #60]	@ (80063f4 <HAL_MspInit+0x44>)
 80063b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063ba:	4a0e      	ldr	r2, [pc, #56]	@ (80063f4 <HAL_MspInit+0x44>)
 80063bc:	f043 0301 	orr.w	r3, r3, #1
 80063c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80063c2:	4b0c      	ldr	r3, [pc, #48]	@ (80063f4 <HAL_MspInit+0x44>)
 80063c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063c6:	f003 0301 	and.w	r3, r3, #1
 80063ca:	607b      	str	r3, [r7, #4]
 80063cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80063ce:	4b09      	ldr	r3, [pc, #36]	@ (80063f4 <HAL_MspInit+0x44>)
 80063d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063d2:	4a08      	ldr	r2, [pc, #32]	@ (80063f4 <HAL_MspInit+0x44>)
 80063d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80063da:	4b06      	ldr	r3, [pc, #24]	@ (80063f4 <HAL_MspInit+0x44>)
 80063dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063e2:	603b      	str	r3, [r7, #0]
 80063e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80063e6:	f002 fb3b 	bl	8008a60 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80063ea:	bf00      	nop
 80063ec:	3708      	adds	r7, #8
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop
 80063f4:	40021000 	.word	0x40021000

080063f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80063f8:	b480      	push	{r7}
 80063fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80063fc:	bf00      	nop
 80063fe:	e7fd      	b.n	80063fc <NMI_Handler+0x4>

08006400 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006400:	b480      	push	{r7}
 8006402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006404:	bf00      	nop
 8006406:	e7fd      	b.n	8006404 <HardFault_Handler+0x4>

08006408 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006408:	b480      	push	{r7}
 800640a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800640c:	bf00      	nop
 800640e:	e7fd      	b.n	800640c <MemManage_Handler+0x4>

08006410 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006410:	b480      	push	{r7}
 8006412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006414:	bf00      	nop
 8006416:	e7fd      	b.n	8006414 <BusFault_Handler+0x4>

08006418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006418:	b480      	push	{r7}
 800641a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800641c:	bf00      	nop
 800641e:	e7fd      	b.n	800641c <UsageFault_Handler+0x4>

08006420 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006420:	b480      	push	{r7}
 8006422:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006424:	bf00      	nop
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr

0800642e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800642e:	b480      	push	{r7}
 8006430:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006432:	bf00      	nop
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800643c:	b480      	push	{r7}
 800643e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006440:	bf00      	nop
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr

0800644a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800644a:	b580      	push	{r7, lr}
 800644c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  swtimerISR();
 800644e:	f7fd fef9 	bl	8004244 <swtimerISR>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006452:	f000 fcb3 	bl	8006dbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006456:	bf00      	nop
 8006458:	bd80      	pop	{r7, pc}

0800645a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800645a:	b580      	push	{r7, lr}
 800645c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(L_ENC1_Pin);
 800645e:	2020      	movs	r0, #32
 8006460:	f001 fb04 	bl	8007a6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(L_ENC2_Pin);
 8006464:	2040      	movs	r0, #64	@ 0x40
 8006466:	f001 fb01 	bl	8007a6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800646a:	bf00      	nop
 800646c:	bd80      	pop	{r7, pc}

0800646e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800646e:	b580      	push	{r7, lr}
 8006470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(R_ENC1_Pin);
 8006472:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006476:	f001 faf9 	bl	8007a6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R_ENC2_Pin);
 800647a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800647e:	f001 faf5 	bl	8007a6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006482:	bf00      	nop
 8006484:	bd80      	pop	{r7, pc}

08006486 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006486:	b480      	push	{r7}
 8006488:	af00      	add	r7, sp, #0
  return 1;
 800648a:	2301      	movs	r3, #1
}
 800648c:	4618      	mov	r0, r3
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr

08006496 <_kill>:

int _kill(int pid, int sig)
{
 8006496:	b580      	push	{r7, lr}
 8006498:	b082      	sub	sp, #8
 800649a:	af00      	add	r7, sp, #0
 800649c:	6078      	str	r0, [r7, #4]
 800649e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80064a0:	f007 f9fa 	bl	800d898 <__errno>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2216      	movs	r2, #22
 80064a8:	601a      	str	r2, [r3, #0]
  return -1;
 80064aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3708      	adds	r7, #8
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}

080064b6 <_exit>:

void _exit (int status)
{
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b082      	sub	sp, #8
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80064be:	f04f 31ff 	mov.w	r1, #4294967295
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f7ff ffe7 	bl	8006496 <_kill>
  while (1) {}    /* Make sure we hang here */
 80064c8:	bf00      	nop
 80064ca:	e7fd      	b.n	80064c8 <_exit+0x12>

080064cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b086      	sub	sp, #24
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	60b9      	str	r1, [r7, #8]
 80064d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80064d8:	2300      	movs	r3, #0
 80064da:	617b      	str	r3, [r7, #20]
 80064dc:	e00a      	b.n	80064f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80064de:	f3af 8000 	nop.w
 80064e2:	4601      	mov	r1, r0
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	1c5a      	adds	r2, r3, #1
 80064e8:	60ba      	str	r2, [r7, #8]
 80064ea:	b2ca      	uxtb	r2, r1
 80064ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	3301      	adds	r3, #1
 80064f2:	617b      	str	r3, [r7, #20]
 80064f4:	697a      	ldr	r2, [r7, #20]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	429a      	cmp	r2, r3
 80064fa:	dbf0      	blt.n	80064de <_read+0x12>
  }

  return len;
 80064fc:	687b      	ldr	r3, [r7, #4]
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3718      	adds	r7, #24
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006506:	b580      	push	{r7, lr}
 8006508:	b086      	sub	sp, #24
 800650a:	af00      	add	r7, sp, #0
 800650c:	60f8      	str	r0, [r7, #12]
 800650e:	60b9      	str	r1, [r7, #8]
 8006510:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006512:	2300      	movs	r3, #0
 8006514:	617b      	str	r3, [r7, #20]
 8006516:	e009      	b.n	800652c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	1c5a      	adds	r2, r3, #1
 800651c:	60ba      	str	r2, [r7, #8]
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	4618      	mov	r0, r3
 8006522:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	3301      	adds	r3, #1
 800652a:	617b      	str	r3, [r7, #20]
 800652c:	697a      	ldr	r2, [r7, #20]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	429a      	cmp	r2, r3
 8006532:	dbf1      	blt.n	8006518 <_write+0x12>
  }
  return len;
 8006534:	687b      	ldr	r3, [r7, #4]
}
 8006536:	4618      	mov	r0, r3
 8006538:	3718      	adds	r7, #24
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}

0800653e <_close>:

int _close(int file)
{
 800653e:	b480      	push	{r7}
 8006540:	b083      	sub	sp, #12
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006546:	f04f 33ff 	mov.w	r3, #4294967295
}
 800654a:	4618      	mov	r0, r3
 800654c:	370c      	adds	r7, #12
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr

08006556 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006556:	b480      	push	{r7}
 8006558:	b083      	sub	sp, #12
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
 800655e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006566:	605a      	str	r2, [r3, #4]
  return 0;
 8006568:	2300      	movs	r3, #0
}
 800656a:	4618      	mov	r0, r3
 800656c:	370c      	adds	r7, #12
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr

08006576 <_isatty>:

int _isatty(int file)
{
 8006576:	b480      	push	{r7}
 8006578:	b083      	sub	sp, #12
 800657a:	af00      	add	r7, sp, #0
 800657c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800657e:	2301      	movs	r3, #1
}
 8006580:	4618      	mov	r0, r3
 8006582:	370c      	adds	r7, #12
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr

0800658c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800658c:	b480      	push	{r7}
 800658e:	b085      	sub	sp, #20
 8006590:	af00      	add	r7, sp, #0
 8006592:	60f8      	str	r0, [r7, #12]
 8006594:	60b9      	str	r1, [r7, #8]
 8006596:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006598:	2300      	movs	r3, #0
}
 800659a:	4618      	mov	r0, r3
 800659c:	3714      	adds	r7, #20
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr
	...

080065a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b086      	sub	sp, #24
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80065b0:	4a14      	ldr	r2, [pc, #80]	@ (8006604 <_sbrk+0x5c>)
 80065b2:	4b15      	ldr	r3, [pc, #84]	@ (8006608 <_sbrk+0x60>)
 80065b4:	1ad3      	subs	r3, r2, r3
 80065b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80065bc:	4b13      	ldr	r3, [pc, #76]	@ (800660c <_sbrk+0x64>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d102      	bne.n	80065ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80065c4:	4b11      	ldr	r3, [pc, #68]	@ (800660c <_sbrk+0x64>)
 80065c6:	4a12      	ldr	r2, [pc, #72]	@ (8006610 <_sbrk+0x68>)
 80065c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80065ca:	4b10      	ldr	r3, [pc, #64]	@ (800660c <_sbrk+0x64>)
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4413      	add	r3, r2
 80065d2:	693a      	ldr	r2, [r7, #16]
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d207      	bcs.n	80065e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80065d8:	f007 f95e 	bl	800d898 <__errno>
 80065dc:	4603      	mov	r3, r0
 80065de:	220c      	movs	r2, #12
 80065e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80065e2:	f04f 33ff 	mov.w	r3, #4294967295
 80065e6:	e009      	b.n	80065fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80065e8:	4b08      	ldr	r3, [pc, #32]	@ (800660c <_sbrk+0x64>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80065ee:	4b07      	ldr	r3, [pc, #28]	@ (800660c <_sbrk+0x64>)
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4413      	add	r3, r2
 80065f6:	4a05      	ldr	r2, [pc, #20]	@ (800660c <_sbrk+0x64>)
 80065f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80065fa:	68fb      	ldr	r3, [r7, #12]
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3718      	adds	r7, #24
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}
 8006604:	20008000 	.word	0x20008000
 8006608:	00000400 	.word	0x00000400
 800660c:	20002cd4 	.word	0x20002cd4
 8006610:	200030f8 	.word	0x200030f8

08006614 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8006614:	b480      	push	{r7}
 8006616:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006618:	4b06      	ldr	r3, [pc, #24]	@ (8006634 <SystemInit+0x20>)
 800661a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800661e:	4a05      	ldr	r2, [pc, #20]	@ (8006634 <SystemInit+0x20>)
 8006620:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006624:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006628:	bf00      	nop
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	e000ed00 	.word	0xe000ed00

08006638 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b088      	sub	sp, #32
 800663c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800663e:	f107 0310 	add.w	r3, r7, #16
 8006642:	2200      	movs	r2, #0
 8006644:	601a      	str	r2, [r3, #0]
 8006646:	605a      	str	r2, [r3, #4]
 8006648:	609a      	str	r2, [r3, #8]
 800664a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800664c:	1d3b      	adds	r3, r7, #4
 800664e:	2200      	movs	r2, #0
 8006650:	601a      	str	r2, [r3, #0]
 8006652:	605a      	str	r2, [r3, #4]
 8006654:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8006656:	4b20      	ldr	r3, [pc, #128]	@ (80066d8 <MX_TIM1_Init+0xa0>)
 8006658:	4a20      	ldr	r2, [pc, #128]	@ (80066dc <MX_TIM1_Init+0xa4>)
 800665a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 319;
 800665c:	4b1e      	ldr	r3, [pc, #120]	@ (80066d8 <MX_TIM1_Init+0xa0>)
 800665e:	f240 123f 	movw	r2, #319	@ 0x13f
 8006662:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006664:	4b1c      	ldr	r3, [pc, #112]	@ (80066d8 <MX_TIM1_Init+0xa0>)
 8006666:	2200      	movs	r2, #0
 8006668:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 800666a:	4b1b      	ldr	r3, [pc, #108]	@ (80066d8 <MX_TIM1_Init+0xa0>)
 800666c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8006670:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006672:	4b19      	ldr	r3, [pc, #100]	@ (80066d8 <MX_TIM1_Init+0xa0>)
 8006674:	2200      	movs	r2, #0
 8006676:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8006678:	4b17      	ldr	r3, [pc, #92]	@ (80066d8 <MX_TIM1_Init+0xa0>)
 800667a:	2200      	movs	r2, #0
 800667c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800667e:	4b16      	ldr	r3, [pc, #88]	@ (80066d8 <MX_TIM1_Init+0xa0>)
 8006680:	2200      	movs	r2, #0
 8006682:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8006684:	4814      	ldr	r0, [pc, #80]	@ (80066d8 <MX_TIM1_Init+0xa0>)
 8006686:	f003 f9c4 	bl	8009a12 <HAL_TIM_Base_Init>
 800668a:	4603      	mov	r3, r0
 800668c:	2b00      	cmp	r3, #0
 800668e:	d001      	beq.n	8006694 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8006690:	f7ff fdf5 	bl	800627e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006694:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006698:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800669a:	f107 0310 	add.w	r3, r7, #16
 800669e:	4619      	mov	r1, r3
 80066a0:	480d      	ldr	r0, [pc, #52]	@ (80066d8 <MX_TIM1_Init+0xa0>)
 80066a2:	f003 fb83 	bl	8009dac <HAL_TIM_ConfigClockSource>
 80066a6:	4603      	mov	r3, r0
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d001      	beq.n	80066b0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80066ac:	f7ff fde7 	bl	800627e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80066b0:	2300      	movs	r3, #0
 80066b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80066b4:	2300      	movs	r3, #0
 80066b6:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80066b8:	2300      	movs	r3, #0
 80066ba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80066bc:	1d3b      	adds	r3, r7, #4
 80066be:	4619      	mov	r1, r3
 80066c0:	4805      	ldr	r0, [pc, #20]	@ (80066d8 <MX_TIM1_Init+0xa0>)
 80066c2:	f004 f89b 	bl	800a7fc <HAL_TIMEx_MasterConfigSynchronization>
 80066c6:	4603      	mov	r3, r0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d001      	beq.n	80066d0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80066cc:	f7ff fdd7 	bl	800627e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80066d0:	bf00      	nop
 80066d2:	3720      	adds	r7, #32
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}
 80066d8:	20002cd8 	.word	0x20002cd8
 80066dc:	40012c00 	.word	0x40012c00

080066e0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b08e      	sub	sp, #56	@ 0x38
 80066e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80066e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80066ea:	2200      	movs	r2, #0
 80066ec:	601a      	str	r2, [r3, #0]
 80066ee:	605a      	str	r2, [r3, #4]
 80066f0:	609a      	str	r2, [r3, #8]
 80066f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80066f4:	f107 031c 	add.w	r3, r7, #28
 80066f8:	2200      	movs	r2, #0
 80066fa:	601a      	str	r2, [r3, #0]
 80066fc:	605a      	str	r2, [r3, #4]
 80066fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006700:	463b      	mov	r3, r7
 8006702:	2200      	movs	r2, #0
 8006704:	601a      	str	r2, [r3, #0]
 8006706:	605a      	str	r2, [r3, #4]
 8006708:	609a      	str	r2, [r3, #8]
 800670a:	60da      	str	r2, [r3, #12]
 800670c:	611a      	str	r2, [r3, #16]
 800670e:	615a      	str	r2, [r3, #20]
 8006710:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006712:	4b32      	ldr	r3, [pc, #200]	@ (80067dc <MX_TIM3_Init+0xfc>)
 8006714:	4a32      	ldr	r2, [pc, #200]	@ (80067e0 <MX_TIM3_Init+0x100>)
 8006716:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 8006718:	4b30      	ldr	r3, [pc, #192]	@ (80067dc <MX_TIM3_Init+0xfc>)
 800671a:	2207      	movs	r2, #7
 800671c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800671e:	4b2f      	ldr	r3, [pc, #188]	@ (80067dc <MX_TIM3_Init+0xfc>)
 8006720:	2200      	movs	r2, #0
 8006722:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8006724:	4b2d      	ldr	r3, [pc, #180]	@ (80067dc <MX_TIM3_Init+0xfc>)
 8006726:	22ff      	movs	r2, #255	@ 0xff
 8006728:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800672a:	4b2c      	ldr	r3, [pc, #176]	@ (80067dc <MX_TIM3_Init+0xfc>)
 800672c:	2200      	movs	r2, #0
 800672e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006730:	4b2a      	ldr	r3, [pc, #168]	@ (80067dc <MX_TIM3_Init+0xfc>)
 8006732:	2200      	movs	r2, #0
 8006734:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8006736:	4829      	ldr	r0, [pc, #164]	@ (80067dc <MX_TIM3_Init+0xfc>)
 8006738:	f003 f96b 	bl	8009a12 <HAL_TIM_Base_Init>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d001      	beq.n	8006746 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8006742:	f7ff fd9c 	bl	800627e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006746:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800674a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800674c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006750:	4619      	mov	r1, r3
 8006752:	4822      	ldr	r0, [pc, #136]	@ (80067dc <MX_TIM3_Init+0xfc>)
 8006754:	f003 fb2a 	bl	8009dac <HAL_TIM_ConfigClockSource>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d001      	beq.n	8006762 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800675e:	f7ff fd8e 	bl	800627e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8006762:	481e      	ldr	r0, [pc, #120]	@ (80067dc <MX_TIM3_Init+0xfc>)
 8006764:	f003 f9ac 	bl	8009ac0 <HAL_TIM_PWM_Init>
 8006768:	4603      	mov	r3, r0
 800676a:	2b00      	cmp	r3, #0
 800676c:	d001      	beq.n	8006772 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800676e:	f7ff fd86 	bl	800627e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006772:	2300      	movs	r3, #0
 8006774:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006776:	2300      	movs	r3, #0
 8006778:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800677a:	f107 031c 	add.w	r3, r7, #28
 800677e:	4619      	mov	r1, r3
 8006780:	4816      	ldr	r0, [pc, #88]	@ (80067dc <MX_TIM3_Init+0xfc>)
 8006782:	f004 f83b 	bl	800a7fc <HAL_TIMEx_MasterConfigSynchronization>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d001      	beq.n	8006790 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800678c:	f7ff fd77 	bl	800627e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006790:	2360      	movs	r3, #96	@ 0x60
 8006792:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8006794:	2300      	movs	r3, #0
 8006796:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006798:	2300      	movs	r3, #0
 800679a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800679c:	2300      	movs	r3, #0
 800679e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80067a0:	463b      	mov	r3, r7
 80067a2:	2208      	movs	r2, #8
 80067a4:	4619      	mov	r1, r3
 80067a6:	480d      	ldr	r0, [pc, #52]	@ (80067dc <MX_TIM3_Init+0xfc>)
 80067a8:	f003 f9ec 	bl	8009b84 <HAL_TIM_PWM_ConfigChannel>
 80067ac:	4603      	mov	r3, r0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d001      	beq.n	80067b6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80067b2:	f7ff fd64 	bl	800627e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80067b6:	463b      	mov	r3, r7
 80067b8:	220c      	movs	r2, #12
 80067ba:	4619      	mov	r1, r3
 80067bc:	4807      	ldr	r0, [pc, #28]	@ (80067dc <MX_TIM3_Init+0xfc>)
 80067be:	f003 f9e1 	bl	8009b84 <HAL_TIM_PWM_ConfigChannel>
 80067c2:	4603      	mov	r3, r0
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d001      	beq.n	80067cc <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80067c8:	f7ff fd59 	bl	800627e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80067cc:	4803      	ldr	r0, [pc, #12]	@ (80067dc <MX_TIM3_Init+0xfc>)
 80067ce:	f000 f879 	bl	80068c4 <HAL_TIM_MspPostInit>

}
 80067d2:	bf00      	nop
 80067d4:	3738      	adds	r7, #56	@ 0x38
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	20002d24 	.word	0x20002d24
 80067e0:	40000400 	.word	0x40000400

080067e4 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80067e8:	4b10      	ldr	r3, [pc, #64]	@ (800682c <MX_TIM17_Init+0x48>)
 80067ea:	4a11      	ldr	r2, [pc, #68]	@ (8006830 <MX_TIM17_Init+0x4c>)
 80067ec:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 319;
 80067ee:	4b0f      	ldr	r3, [pc, #60]	@ (800682c <MX_TIM17_Init+0x48>)
 80067f0:	f240 123f 	movw	r2, #319	@ 0x13f
 80067f4:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80067f6:	4b0d      	ldr	r3, [pc, #52]	@ (800682c <MX_TIM17_Init+0x48>)
 80067f8:	2200      	movs	r2, #0
 80067fa:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 9999;
 80067fc:	4b0b      	ldr	r3, [pc, #44]	@ (800682c <MX_TIM17_Init+0x48>)
 80067fe:	f242 720f 	movw	r2, #9999	@ 0x270f
 8006802:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006804:	4b09      	ldr	r3, [pc, #36]	@ (800682c <MX_TIM17_Init+0x48>)
 8006806:	2200      	movs	r2, #0
 8006808:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800680a:	4b08      	ldr	r3, [pc, #32]	@ (800682c <MX_TIM17_Init+0x48>)
 800680c:	2200      	movs	r2, #0
 800680e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006810:	4b06      	ldr	r3, [pc, #24]	@ (800682c <MX_TIM17_Init+0x48>)
 8006812:	2200      	movs	r2, #0
 8006814:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8006816:	4805      	ldr	r0, [pc, #20]	@ (800682c <MX_TIM17_Init+0x48>)
 8006818:	f003 f8fb 	bl	8009a12 <HAL_TIM_Base_Init>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d001      	beq.n	8006826 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8006822:	f7ff fd2c 	bl	800627e <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8006826:	bf00      	nop
 8006828:	bd80      	pop	{r7, pc}
 800682a:	bf00      	nop
 800682c:	20002d70 	.word	0x20002d70
 8006830:	40014800 	.word	0x40014800

08006834 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006834:	b480      	push	{r7}
 8006836:	b087      	sub	sp, #28
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a1c      	ldr	r2, [pc, #112]	@ (80068b4 <HAL_TIM_Base_MspInit+0x80>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d10c      	bne.n	8006860 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006846:	4b1c      	ldr	r3, [pc, #112]	@ (80068b8 <HAL_TIM_Base_MspInit+0x84>)
 8006848:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800684a:	4a1b      	ldr	r2, [pc, #108]	@ (80068b8 <HAL_TIM_Base_MspInit+0x84>)
 800684c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006850:	6613      	str	r3, [r2, #96]	@ 0x60
 8006852:	4b19      	ldr	r3, [pc, #100]	@ (80068b8 <HAL_TIM_Base_MspInit+0x84>)
 8006854:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006856:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800685a:	617b      	str	r3, [r7, #20]
 800685c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 800685e:	e022      	b.n	80068a6 <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM3)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a15      	ldr	r2, [pc, #84]	@ (80068bc <HAL_TIM_Base_MspInit+0x88>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d10c      	bne.n	8006884 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800686a:	4b13      	ldr	r3, [pc, #76]	@ (80068b8 <HAL_TIM_Base_MspInit+0x84>)
 800686c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800686e:	4a12      	ldr	r2, [pc, #72]	@ (80068b8 <HAL_TIM_Base_MspInit+0x84>)
 8006870:	f043 0302 	orr.w	r3, r3, #2
 8006874:	6593      	str	r3, [r2, #88]	@ 0x58
 8006876:	4b10      	ldr	r3, [pc, #64]	@ (80068b8 <HAL_TIM_Base_MspInit+0x84>)
 8006878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800687a:	f003 0302 	and.w	r3, r3, #2
 800687e:	613b      	str	r3, [r7, #16]
 8006880:	693b      	ldr	r3, [r7, #16]
}
 8006882:	e010      	b.n	80068a6 <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM17)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a0d      	ldr	r2, [pc, #52]	@ (80068c0 <HAL_TIM_Base_MspInit+0x8c>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d10b      	bne.n	80068a6 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800688e:	4b0a      	ldr	r3, [pc, #40]	@ (80068b8 <HAL_TIM_Base_MspInit+0x84>)
 8006890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006892:	4a09      	ldr	r2, [pc, #36]	@ (80068b8 <HAL_TIM_Base_MspInit+0x84>)
 8006894:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006898:	6613      	str	r3, [r2, #96]	@ 0x60
 800689a:	4b07      	ldr	r3, [pc, #28]	@ (80068b8 <HAL_TIM_Base_MspInit+0x84>)
 800689c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800689e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80068a2:	60fb      	str	r3, [r7, #12]
 80068a4:	68fb      	ldr	r3, [r7, #12]
}
 80068a6:	bf00      	nop
 80068a8:	371c      	adds	r7, #28
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	40012c00 	.word	0x40012c00
 80068b8:	40021000 	.word	0x40021000
 80068bc:	40000400 	.word	0x40000400
 80068c0:	40014800 	.word	0x40014800

080068c4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b088      	sub	sp, #32
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068cc:	f107 030c 	add.w	r3, r7, #12
 80068d0:	2200      	movs	r2, #0
 80068d2:	601a      	str	r2, [r3, #0]
 80068d4:	605a      	str	r2, [r3, #4]
 80068d6:	609a      	str	r2, [r3, #8]
 80068d8:	60da      	str	r2, [r3, #12]
 80068da:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a11      	ldr	r2, [pc, #68]	@ (8006928 <HAL_TIM_MspPostInit+0x64>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d11b      	bne.n	800691e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80068e6:	4b11      	ldr	r3, [pc, #68]	@ (800692c <HAL_TIM_MspPostInit+0x68>)
 80068e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068ea:	4a10      	ldr	r2, [pc, #64]	@ (800692c <HAL_TIM_MspPostInit+0x68>)
 80068ec:	f043 0302 	orr.w	r3, r3, #2
 80068f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80068f2:	4b0e      	ldr	r3, [pc, #56]	@ (800692c <HAL_TIM_MspPostInit+0x68>)
 80068f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068f6:	f003 0302 	and.w	r3, r3, #2
 80068fa:	60bb      	str	r3, [r7, #8]
 80068fc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = MT_L_IN_PWM_Pin|MT_R_IN_PWM_Pin;
 80068fe:	2303      	movs	r3, #3
 8006900:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006902:	2302      	movs	r3, #2
 8006904:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006906:	2300      	movs	r3, #0
 8006908:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800690a:	2300      	movs	r3, #0
 800690c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800690e:	2302      	movs	r3, #2
 8006910:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006912:	f107 030c 	add.w	r3, r7, #12
 8006916:	4619      	mov	r1, r3
 8006918:	4805      	ldr	r0, [pc, #20]	@ (8006930 <HAL_TIM_MspPostInit+0x6c>)
 800691a:	f000 fdf9 	bl	8007510 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800691e:	bf00      	nop
 8006920:	3720      	adds	r7, #32
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	40000400 	.word	0x40000400
 800692c:	40021000 	.word	0x40021000
 8006930:	48000400 	.word	0x48000400

08006934 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006938:	4b22      	ldr	r3, [pc, #136]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 800693a:	4a23      	ldr	r2, [pc, #140]	@ (80069c8 <MX_USART1_UART_Init+0x94>)
 800693c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800693e:	4b21      	ldr	r3, [pc, #132]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 8006940:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006944:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006946:	4b1f      	ldr	r3, [pc, #124]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 8006948:	2200      	movs	r2, #0
 800694a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800694c:	4b1d      	ldr	r3, [pc, #116]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 800694e:	2200      	movs	r2, #0
 8006950:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006952:	4b1c      	ldr	r3, [pc, #112]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 8006954:	2200      	movs	r2, #0
 8006956:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006958:	4b1a      	ldr	r3, [pc, #104]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 800695a:	220c      	movs	r2, #12
 800695c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800695e:	4b19      	ldr	r3, [pc, #100]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 8006960:	2200      	movs	r2, #0
 8006962:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006964:	4b17      	ldr	r3, [pc, #92]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 8006966:	2200      	movs	r2, #0
 8006968:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800696a:	4b16      	ldr	r3, [pc, #88]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 800696c:	2200      	movs	r2, #0
 800696e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006970:	4b14      	ldr	r3, [pc, #80]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 8006972:	2200      	movs	r2, #0
 8006974:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006976:	4b13      	ldr	r3, [pc, #76]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 8006978:	2200      	movs	r2, #0
 800697a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800697c:	4811      	ldr	r0, [pc, #68]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 800697e:	f003 ffbf 	bl	800a900 <HAL_UART_Init>
 8006982:	4603      	mov	r3, r0
 8006984:	2b00      	cmp	r3, #0
 8006986:	d001      	beq.n	800698c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8006988:	f7ff fc79 	bl	800627e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800698c:	2100      	movs	r1, #0
 800698e:	480d      	ldr	r0, [pc, #52]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 8006990:	f005 f94e 	bl	800bc30 <HAL_UARTEx_SetTxFifoThreshold>
 8006994:	4603      	mov	r3, r0
 8006996:	2b00      	cmp	r3, #0
 8006998:	d001      	beq.n	800699e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800699a:	f7ff fc70 	bl	800627e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800699e:	2100      	movs	r1, #0
 80069a0:	4808      	ldr	r0, [pc, #32]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 80069a2:	f005 f983 	bl	800bcac <HAL_UARTEx_SetRxFifoThreshold>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d001      	beq.n	80069b0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80069ac:	f7ff fc67 	bl	800627e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80069b0:	4804      	ldr	r0, [pc, #16]	@ (80069c4 <MX_USART1_UART_Init+0x90>)
 80069b2:	f005 f904 	bl	800bbbe <HAL_UARTEx_DisableFifoMode>
 80069b6:	4603      	mov	r3, r0
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d001      	beq.n	80069c0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80069bc:	f7ff fc5f 	bl	800627e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80069c0:	bf00      	nop
 80069c2:	bd80      	pop	{r7, pc}
 80069c4:	20002dbc 	.word	0x20002dbc
 80069c8:	40013800 	.word	0x40013800

080069cc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80069d0:	4b22      	ldr	r3, [pc, #136]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 80069d2:	4a23      	ldr	r2, [pc, #140]	@ (8006a60 <MX_USART2_UART_Init+0x94>)
 80069d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80069d6:	4b21      	ldr	r3, [pc, #132]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 80069d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80069dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80069de:	4b1f      	ldr	r3, [pc, #124]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 80069e0:	2200      	movs	r2, #0
 80069e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80069e4:	4b1d      	ldr	r3, [pc, #116]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 80069e6:	2200      	movs	r2, #0
 80069e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80069ea:	4b1c      	ldr	r3, [pc, #112]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 80069ec:	2200      	movs	r2, #0
 80069ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80069f0:	4b1a      	ldr	r3, [pc, #104]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 80069f2:	220c      	movs	r2, #12
 80069f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80069f6:	4b19      	ldr	r3, [pc, #100]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 80069f8:	2200      	movs	r2, #0
 80069fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80069fc:	4b17      	ldr	r3, [pc, #92]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 80069fe:	2200      	movs	r2, #0
 8006a00:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006a02:	4b16      	ldr	r3, [pc, #88]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 8006a04:	2200      	movs	r2, #0
 8006a06:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006a08:	4b14      	ldr	r3, [pc, #80]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006a0e:	4b13      	ldr	r3, [pc, #76]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 8006a10:	2200      	movs	r2, #0
 8006a12:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006a14:	4811      	ldr	r0, [pc, #68]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 8006a16:	f003 ff73 	bl	800a900 <HAL_UART_Init>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d001      	beq.n	8006a24 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8006a20:	f7ff fc2d 	bl	800627e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006a24:	2100      	movs	r1, #0
 8006a26:	480d      	ldr	r0, [pc, #52]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 8006a28:	f005 f902 	bl	800bc30 <HAL_UARTEx_SetTxFifoThreshold>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d001      	beq.n	8006a36 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8006a32:	f7ff fc24 	bl	800627e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006a36:	2100      	movs	r1, #0
 8006a38:	4808      	ldr	r0, [pc, #32]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 8006a3a:	f005 f937 	bl	800bcac <HAL_UARTEx_SetRxFifoThreshold>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d001      	beq.n	8006a48 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8006a44:	f7ff fc1b 	bl	800627e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8006a48:	4804      	ldr	r0, [pc, #16]	@ (8006a5c <MX_USART2_UART_Init+0x90>)
 8006a4a:	f005 f8b8 	bl	800bbbe <HAL_UARTEx_DisableFifoMode>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d001      	beq.n	8006a58 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8006a54:	f7ff fc13 	bl	800627e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006a58:	bf00      	nop
 8006a5a:	bd80      	pop	{r7, pc}
 8006a5c:	20002e50 	.word	0x20002e50
 8006a60:	40004400 	.word	0x40004400

08006a64 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b09c      	sub	sp, #112	@ 0x70
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a6c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006a70:	2200      	movs	r2, #0
 8006a72:	601a      	str	r2, [r3, #0]
 8006a74:	605a      	str	r2, [r3, #4]
 8006a76:	609a      	str	r2, [r3, #8]
 8006a78:	60da      	str	r2, [r3, #12]
 8006a7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006a7c:	f107 0318 	add.w	r3, r7, #24
 8006a80:	2244      	movs	r2, #68	@ 0x44
 8006a82:	2100      	movs	r1, #0
 8006a84:	4618      	mov	r0, r3
 8006a86:	f006 fe77 	bl	800d778 <memset>
  if(uartHandle->Instance==USART1)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a67      	ldr	r2, [pc, #412]	@ (8006c2c <HAL_UART_MspInit+0x1c8>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d160      	bne.n	8006b56 <HAL_UART_MspInit+0xf2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8006a94:	2301      	movs	r3, #1
 8006a96:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006a9c:	f107 0318 	add.w	r3, r7, #24
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	f002 fd1b 	bl	80094dc <HAL_RCCEx_PeriphCLKConfig>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d001      	beq.n	8006ab0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8006aac:	f7ff fbe7 	bl	800627e <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006ab0:	4b5f      	ldr	r3, [pc, #380]	@ (8006c30 <HAL_UART_MspInit+0x1cc>)
 8006ab2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ab4:	4a5e      	ldr	r2, [pc, #376]	@ (8006c30 <HAL_UART_MspInit+0x1cc>)
 8006ab6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006aba:	6613      	str	r3, [r2, #96]	@ 0x60
 8006abc:	4b5c      	ldr	r3, [pc, #368]	@ (8006c30 <HAL_UART_MspInit+0x1cc>)
 8006abe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ac0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ac4:	617b      	str	r3, [r7, #20]
 8006ac6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ac8:	4b59      	ldr	r3, [pc, #356]	@ (8006c30 <HAL_UART_MspInit+0x1cc>)
 8006aca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006acc:	4a58      	ldr	r2, [pc, #352]	@ (8006c30 <HAL_UART_MspInit+0x1cc>)
 8006ace:	f043 0302 	orr.w	r3, r3, #2
 8006ad2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006ad4:	4b56      	ldr	r3, [pc, #344]	@ (8006c30 <HAL_UART_MspInit+0x1cc>)
 8006ad6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ad8:	f003 0302 	and.w	r3, r3, #2
 8006adc:	613b      	str	r3, [r7, #16]
 8006ade:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006ae0:	23c0      	movs	r3, #192	@ 0xc0
 8006ae2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ae4:	2302      	movs	r3, #2
 8006ae6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006aec:	2300      	movs	r3, #0
 8006aee:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006af0:	2307      	movs	r3, #7
 8006af2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006af4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006af8:	4619      	mov	r1, r3
 8006afa:	484e      	ldr	r0, [pc, #312]	@ (8006c34 <HAL_UART_MspInit+0x1d0>)
 8006afc:	f000 fd08 	bl	8007510 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8006b00:	4b4d      	ldr	r3, [pc, #308]	@ (8006c38 <HAL_UART_MspInit+0x1d4>)
 8006b02:	4a4e      	ldr	r2, [pc, #312]	@ (8006c3c <HAL_UART_MspInit+0x1d8>)
 8006b04:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8006b06:	4b4c      	ldr	r3, [pc, #304]	@ (8006c38 <HAL_UART_MspInit+0x1d4>)
 8006b08:	2218      	movs	r2, #24
 8006b0a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006b0c:	4b4a      	ldr	r3, [pc, #296]	@ (8006c38 <HAL_UART_MspInit+0x1d4>)
 8006b0e:	2200      	movs	r2, #0
 8006b10:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006b12:	4b49      	ldr	r3, [pc, #292]	@ (8006c38 <HAL_UART_MspInit+0x1d4>)
 8006b14:	2200      	movs	r2, #0
 8006b16:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006b18:	4b47      	ldr	r3, [pc, #284]	@ (8006c38 <HAL_UART_MspInit+0x1d4>)
 8006b1a:	2280      	movs	r2, #128	@ 0x80
 8006b1c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006b1e:	4b46      	ldr	r3, [pc, #280]	@ (8006c38 <HAL_UART_MspInit+0x1d4>)
 8006b20:	2200      	movs	r2, #0
 8006b22:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006b24:	4b44      	ldr	r3, [pc, #272]	@ (8006c38 <HAL_UART_MspInit+0x1d4>)
 8006b26:	2200      	movs	r2, #0
 8006b28:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8006b2a:	4b43      	ldr	r3, [pc, #268]	@ (8006c38 <HAL_UART_MspInit+0x1d4>)
 8006b2c:	2220      	movs	r2, #32
 8006b2e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006b30:	4b41      	ldr	r3, [pc, #260]	@ (8006c38 <HAL_UART_MspInit+0x1d4>)
 8006b32:	2200      	movs	r2, #0
 8006b34:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8006b36:	4840      	ldr	r0, [pc, #256]	@ (8006c38 <HAL_UART_MspInit+0x1d4>)
 8006b38:	f000 fa90 	bl	800705c <HAL_DMA_Init>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d001      	beq.n	8006b46 <HAL_UART_MspInit+0xe2>
    {
      Error_Handler();
 8006b42:	f7ff fb9c 	bl	800627e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	4a3b      	ldr	r2, [pc, #236]	@ (8006c38 <HAL_UART_MspInit+0x1d4>)
 8006b4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8006b4e:	4a3a      	ldr	r2, [pc, #232]	@ (8006c38 <HAL_UART_MspInit+0x1d4>)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006b54:	e065      	b.n	8006c22 <HAL_UART_MspInit+0x1be>
  else if(uartHandle->Instance==USART2)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a39      	ldr	r2, [pc, #228]	@ (8006c40 <HAL_UART_MspInit+0x1dc>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d160      	bne.n	8006c22 <HAL_UART_MspInit+0x1be>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8006b60:	2302      	movs	r3, #2
 8006b62:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8006b64:	2300      	movs	r3, #0
 8006b66:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006b68:	f107 0318 	add.w	r3, r7, #24
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f002 fcb5 	bl	80094dc <HAL_RCCEx_PeriphCLKConfig>
 8006b72:	4603      	mov	r3, r0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d001      	beq.n	8006b7c <HAL_UART_MspInit+0x118>
      Error_Handler();
 8006b78:	f7ff fb81 	bl	800627e <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006b7c:	4b2c      	ldr	r3, [pc, #176]	@ (8006c30 <HAL_UART_MspInit+0x1cc>)
 8006b7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b80:	4a2b      	ldr	r2, [pc, #172]	@ (8006c30 <HAL_UART_MspInit+0x1cc>)
 8006b82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b86:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b88:	4b29      	ldr	r3, [pc, #164]	@ (8006c30 <HAL_UART_MspInit+0x1cc>)
 8006b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b90:	60fb      	str	r3, [r7, #12]
 8006b92:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b94:	4b26      	ldr	r3, [pc, #152]	@ (8006c30 <HAL_UART_MspInit+0x1cc>)
 8006b96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b98:	4a25      	ldr	r2, [pc, #148]	@ (8006c30 <HAL_UART_MspInit+0x1cc>)
 8006b9a:	f043 0301 	orr.w	r3, r3, #1
 8006b9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006ba0:	4b23      	ldr	r3, [pc, #140]	@ (8006c30 <HAL_UART_MspInit+0x1cc>)
 8006ba2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ba4:	f003 0301 	and.w	r3, r3, #1
 8006ba8:	60bb      	str	r3, [r7, #8]
 8006baa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006bac:	230c      	movs	r3, #12
 8006bae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bb0:	2302      	movs	r3, #2
 8006bb2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006bbc:	2307      	movs	r3, #7
 8006bbe:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bc0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006bc4:	4619      	mov	r1, r3
 8006bc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006bca:	f000 fca1 	bl	8007510 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8006bce:	4b1d      	ldr	r3, [pc, #116]	@ (8006c44 <HAL_UART_MspInit+0x1e0>)
 8006bd0:	4a1d      	ldr	r2, [pc, #116]	@ (8006c48 <HAL_UART_MspInit+0x1e4>)
 8006bd2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8006bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8006c44 <HAL_UART_MspInit+0x1e0>)
 8006bd6:	221a      	movs	r2, #26
 8006bd8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006bda:	4b1a      	ldr	r3, [pc, #104]	@ (8006c44 <HAL_UART_MspInit+0x1e0>)
 8006bdc:	2200      	movs	r2, #0
 8006bde:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006be0:	4b18      	ldr	r3, [pc, #96]	@ (8006c44 <HAL_UART_MspInit+0x1e0>)
 8006be2:	2200      	movs	r2, #0
 8006be4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006be6:	4b17      	ldr	r3, [pc, #92]	@ (8006c44 <HAL_UART_MspInit+0x1e0>)
 8006be8:	2280      	movs	r2, #128	@ 0x80
 8006bea:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006bec:	4b15      	ldr	r3, [pc, #84]	@ (8006c44 <HAL_UART_MspInit+0x1e0>)
 8006bee:	2200      	movs	r2, #0
 8006bf0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006bf2:	4b14      	ldr	r3, [pc, #80]	@ (8006c44 <HAL_UART_MspInit+0x1e0>)
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8006bf8:	4b12      	ldr	r3, [pc, #72]	@ (8006c44 <HAL_UART_MspInit+0x1e0>)
 8006bfa:	2220      	movs	r2, #32
 8006bfc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006bfe:	4b11      	ldr	r3, [pc, #68]	@ (8006c44 <HAL_UART_MspInit+0x1e0>)
 8006c00:	2200      	movs	r2, #0
 8006c02:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8006c04:	480f      	ldr	r0, [pc, #60]	@ (8006c44 <HAL_UART_MspInit+0x1e0>)
 8006c06:	f000 fa29 	bl	800705c <HAL_DMA_Init>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d001      	beq.n	8006c14 <HAL_UART_MspInit+0x1b0>
      Error_Handler();
 8006c10:	f7ff fb35 	bl	800627e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	4a0b      	ldr	r2, [pc, #44]	@ (8006c44 <HAL_UART_MspInit+0x1e0>)
 8006c18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8006c1c:	4a09      	ldr	r2, [pc, #36]	@ (8006c44 <HAL_UART_MspInit+0x1e0>)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8006c22:	bf00      	nop
 8006c24:	3770      	adds	r7, #112	@ 0x70
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
 8006c2a:	bf00      	nop
 8006c2c:	40013800 	.word	0x40013800
 8006c30:	40021000 	.word	0x40021000
 8006c34:	48000400 	.word	0x48000400
 8006c38:	20002ee4 	.word	0x20002ee4
 8006c3c:	40020008 	.word	0x40020008
 8006c40:	40004400 	.word	0x40004400
 8006c44:	20002f44 	.word	0x20002f44
 8006c48:	4002001c 	.word	0x4002001c

08006c4c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b082      	sub	sp, #8
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a16      	ldr	r2, [pc, #88]	@ (8006cb4 <HAL_UART_MspDeInit+0x68>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d110      	bne.n	8006c80 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8006c5e:	4b16      	ldr	r3, [pc, #88]	@ (8006cb8 <HAL_UART_MspDeInit+0x6c>)
 8006c60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c62:	4a15      	ldr	r2, [pc, #84]	@ (8006cb8 <HAL_UART_MspDeInit+0x6c>)
 8006c64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c68:	6613      	str	r3, [r2, #96]	@ 0x60

    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 8006c6a:	21c0      	movs	r1, #192	@ 0xc0
 8006c6c:	4813      	ldr	r0, [pc, #76]	@ (8006cbc <HAL_UART_MspDeInit+0x70>)
 8006c6e:	f000 fdd1 	bl	8007814 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f000 fa97 	bl	80071ac <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8006c7e:	e015      	b.n	8006cac <HAL_UART_MspDeInit+0x60>
  else if(uartHandle->Instance==USART2)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a0e      	ldr	r2, [pc, #56]	@ (8006cc0 <HAL_UART_MspDeInit+0x74>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d110      	bne.n	8006cac <HAL_UART_MspDeInit+0x60>
    __HAL_RCC_USART2_CLK_DISABLE();
 8006c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8006cb8 <HAL_UART_MspDeInit+0x6c>)
 8006c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8006cb8 <HAL_UART_MspDeInit+0x6c>)
 8006c90:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006c94:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8006c96:	210c      	movs	r1, #12
 8006c98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006c9c:	f000 fdba 	bl	8007814 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f000 fa80 	bl	80071ac <HAL_DMA_DeInit>
}
 8006cac:	bf00      	nop
 8006cae:	3708      	adds	r7, #8
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	40013800 	.word	0x40013800
 8006cb8:	40021000 	.word	0x40021000
 8006cbc:	48000400 	.word	0x48000400
 8006cc0:	40004400 	.word	0x40004400

08006cc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006cc4:	480d      	ldr	r0, [pc, #52]	@ (8006cfc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006cc6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8006cc8:	f7ff fca4 	bl	8006614 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006ccc:	480c      	ldr	r0, [pc, #48]	@ (8006d00 <LoopForever+0x6>)
  ldr r1, =_edata
 8006cce:	490d      	ldr	r1, [pc, #52]	@ (8006d04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8006d08 <LoopForever+0xe>)
  movs r3, #0
 8006cd2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006cd4:	e002      	b.n	8006cdc <LoopCopyDataInit>

08006cd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006cd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006cd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006cda:	3304      	adds	r3, #4

08006cdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006cdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006cde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006ce0:	d3f9      	bcc.n	8006cd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8006d0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8006ce4:	4c0a      	ldr	r4, [pc, #40]	@ (8006d10 <LoopForever+0x16>)
  movs r3, #0
 8006ce6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006ce8:	e001      	b.n	8006cee <LoopFillZerobss>

08006cea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006cea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006cec:	3204      	adds	r2, #4

08006cee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006cee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006cf0:	d3fb      	bcc.n	8006cea <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8006cf2:	f006 fdd7 	bl	800d8a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006cf6:	f7ff fa59 	bl	80061ac <main>

08006cfa <LoopForever>:

LoopForever:
    b LoopForever
 8006cfa:	e7fe      	b.n	8006cfa <LoopForever>
  ldr   r0, =_estack
 8006cfc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8006d00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006d04:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 8006d08:	08011624 	.word	0x08011624
  ldr r2, =_sbss
 8006d0c:	20000a8c 	.word	0x20000a8c
  ldr r4, =_ebss
 8006d10:	200030f4 	.word	0x200030f4

08006d14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006d14:	e7fe      	b.n	8006d14 <ADC1_2_IRQHandler>

08006d16 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006d16:	b580      	push	{r7, lr}
 8006d18:	b082      	sub	sp, #8
 8006d1a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006d20:	2003      	movs	r0, #3
 8006d22:	f000 f95b 	bl	8006fdc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006d26:	200f      	movs	r0, #15
 8006d28:	f000 f80e 	bl	8006d48 <HAL_InitTick>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d002      	beq.n	8006d38 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006d32:	2301      	movs	r3, #1
 8006d34:	71fb      	strb	r3, [r7, #7]
 8006d36:	e001      	b.n	8006d3c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006d38:	f7ff fb3a 	bl	80063b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006d3c:	79fb      	ldrb	r3, [r7, #7]

}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3708      	adds	r7, #8
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
	...

08006d48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b084      	sub	sp, #16
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006d50:	2300      	movs	r3, #0
 8006d52:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8006d54:	4b16      	ldr	r3, [pc, #88]	@ (8006db0 <HAL_InitTick+0x68>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d022      	beq.n	8006da2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006d5c:	4b15      	ldr	r3, [pc, #84]	@ (8006db4 <HAL_InitTick+0x6c>)
 8006d5e:	681a      	ldr	r2, [r3, #0]
 8006d60:	4b13      	ldr	r3, [pc, #76]	@ (8006db0 <HAL_InitTick+0x68>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8006d68:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d70:	4618      	mov	r0, r3
 8006d72:	f000 f966 	bl	8007042 <HAL_SYSTICK_Config>
 8006d76:	4603      	mov	r3, r0
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d10f      	bne.n	8006d9c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2b0f      	cmp	r3, #15
 8006d80:	d809      	bhi.n	8006d96 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006d82:	2200      	movs	r2, #0
 8006d84:	6879      	ldr	r1, [r7, #4]
 8006d86:	f04f 30ff 	mov.w	r0, #4294967295
 8006d8a:	f000 f932 	bl	8006ff2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8006db8 <HAL_InitTick+0x70>)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6013      	str	r3, [r2, #0]
 8006d94:	e007      	b.n	8006da6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	73fb      	strb	r3, [r7, #15]
 8006d9a:	e004      	b.n	8006da6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	73fb      	strb	r3, [r7, #15]
 8006da0:	e001      	b.n	8006da6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3710      	adds	r7, #16
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}
 8006db0:	20000068 	.word	0x20000068
 8006db4:	20000060 	.word	0x20000060
 8006db8:	20000064 	.word	0x20000064

08006dbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006dc0:	4b05      	ldr	r3, [pc, #20]	@ (8006dd8 <HAL_IncTick+0x1c>)
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	4b05      	ldr	r3, [pc, #20]	@ (8006ddc <HAL_IncTick+0x20>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4413      	add	r3, r2
 8006dca:	4a03      	ldr	r2, [pc, #12]	@ (8006dd8 <HAL_IncTick+0x1c>)
 8006dcc:	6013      	str	r3, [r2, #0]
}
 8006dce:	bf00      	nop
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr
 8006dd8:	20002fa4 	.word	0x20002fa4
 8006ddc:	20000068 	.word	0x20000068

08006de0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006de0:	b480      	push	{r7}
 8006de2:	af00      	add	r7, sp, #0
  return uwTick;
 8006de4:	4b03      	ldr	r3, [pc, #12]	@ (8006df4 <HAL_GetTick+0x14>)
 8006de6:	681b      	ldr	r3, [r3, #0]
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	20002fa4 	.word	0x20002fa4

08006df8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006e00:	f7ff ffee 	bl	8006de0 <HAL_GetTick>
 8006e04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e10:	d004      	beq.n	8006e1c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8006e12:	4b09      	ldr	r3, [pc, #36]	@ (8006e38 <HAL_Delay+0x40>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68fa      	ldr	r2, [r7, #12]
 8006e18:	4413      	add	r3, r2
 8006e1a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006e1c:	bf00      	nop
 8006e1e:	f7ff ffdf 	bl	8006de0 <HAL_GetTick>
 8006e22:	4602      	mov	r2, r0
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	1ad3      	subs	r3, r2, r3
 8006e28:	68fa      	ldr	r2, [r7, #12]
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d8f7      	bhi.n	8006e1e <HAL_Delay+0x26>
  {
  }
}
 8006e2e:	bf00      	nop
 8006e30:	bf00      	nop
 8006e32:	3710      	adds	r7, #16
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}
 8006e38:	20000068 	.word	0x20000068

08006e3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b085      	sub	sp, #20
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f003 0307 	and.w	r3, r3, #7
 8006e4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8006e80 <__NVIC_SetPriorityGrouping+0x44>)
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006e52:	68ba      	ldr	r2, [r7, #8]
 8006e54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006e58:	4013      	ands	r3, r2
 8006e5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006e64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006e68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006e6e:	4a04      	ldr	r2, [pc, #16]	@ (8006e80 <__NVIC_SetPriorityGrouping+0x44>)
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	60d3      	str	r3, [r2, #12]
}
 8006e74:	bf00      	nop
 8006e76:	3714      	adds	r7, #20
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7e:	4770      	bx	lr
 8006e80:	e000ed00 	.word	0xe000ed00

08006e84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006e84:	b480      	push	{r7}
 8006e86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e88:	4b04      	ldr	r3, [pc, #16]	@ (8006e9c <__NVIC_GetPriorityGrouping+0x18>)
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	0a1b      	lsrs	r3, r3, #8
 8006e8e:	f003 0307 	and.w	r3, r3, #7
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr
 8006e9c:	e000ed00 	.word	0xe000ed00

08006ea0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	db0b      	blt.n	8006eca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006eb2:	79fb      	ldrb	r3, [r7, #7]
 8006eb4:	f003 021f 	and.w	r2, r3, #31
 8006eb8:	4907      	ldr	r1, [pc, #28]	@ (8006ed8 <__NVIC_EnableIRQ+0x38>)
 8006eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ebe:	095b      	lsrs	r3, r3, #5
 8006ec0:	2001      	movs	r0, #1
 8006ec2:	fa00 f202 	lsl.w	r2, r0, r2
 8006ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006eca:	bf00      	nop
 8006ecc:	370c      	adds	r7, #12
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr
 8006ed6:	bf00      	nop
 8006ed8:	e000e100 	.word	0xe000e100

08006edc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b083      	sub	sp, #12
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	6039      	str	r1, [r7, #0]
 8006ee6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	db0a      	blt.n	8006f06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	b2da      	uxtb	r2, r3
 8006ef4:	490c      	ldr	r1, [pc, #48]	@ (8006f28 <__NVIC_SetPriority+0x4c>)
 8006ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006efa:	0112      	lsls	r2, r2, #4
 8006efc:	b2d2      	uxtb	r2, r2
 8006efe:	440b      	add	r3, r1
 8006f00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006f04:	e00a      	b.n	8006f1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	b2da      	uxtb	r2, r3
 8006f0a:	4908      	ldr	r1, [pc, #32]	@ (8006f2c <__NVIC_SetPriority+0x50>)
 8006f0c:	79fb      	ldrb	r3, [r7, #7]
 8006f0e:	f003 030f 	and.w	r3, r3, #15
 8006f12:	3b04      	subs	r3, #4
 8006f14:	0112      	lsls	r2, r2, #4
 8006f16:	b2d2      	uxtb	r2, r2
 8006f18:	440b      	add	r3, r1
 8006f1a:	761a      	strb	r2, [r3, #24]
}
 8006f1c:	bf00      	nop
 8006f1e:	370c      	adds	r7, #12
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr
 8006f28:	e000e100 	.word	0xe000e100
 8006f2c:	e000ed00 	.word	0xe000ed00

08006f30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b089      	sub	sp, #36	@ 0x24
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f003 0307 	and.w	r3, r3, #7
 8006f42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006f44:	69fb      	ldr	r3, [r7, #28]
 8006f46:	f1c3 0307 	rsb	r3, r3, #7
 8006f4a:	2b04      	cmp	r3, #4
 8006f4c:	bf28      	it	cs
 8006f4e:	2304      	movcs	r3, #4
 8006f50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006f52:	69fb      	ldr	r3, [r7, #28]
 8006f54:	3304      	adds	r3, #4
 8006f56:	2b06      	cmp	r3, #6
 8006f58:	d902      	bls.n	8006f60 <NVIC_EncodePriority+0x30>
 8006f5a:	69fb      	ldr	r3, [r7, #28]
 8006f5c:	3b03      	subs	r3, #3
 8006f5e:	e000      	b.n	8006f62 <NVIC_EncodePriority+0x32>
 8006f60:	2300      	movs	r3, #0
 8006f62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f64:	f04f 32ff 	mov.w	r2, #4294967295
 8006f68:	69bb      	ldr	r3, [r7, #24]
 8006f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f6e:	43da      	mvns	r2, r3
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	401a      	ands	r2, r3
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f78:	f04f 31ff 	mov.w	r1, #4294967295
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8006f82:	43d9      	mvns	r1, r3
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f88:	4313      	orrs	r3, r2
         );
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3724      	adds	r7, #36	@ 0x24
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr
	...

08006f98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b082      	sub	sp, #8
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	3b01      	subs	r3, #1
 8006fa4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fa8:	d301      	bcc.n	8006fae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006faa:	2301      	movs	r3, #1
 8006fac:	e00f      	b.n	8006fce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006fae:	4a0a      	ldr	r2, [pc, #40]	@ (8006fd8 <SysTick_Config+0x40>)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	3b01      	subs	r3, #1
 8006fb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006fb6:	210f      	movs	r1, #15
 8006fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fbc:	f7ff ff8e 	bl	8006edc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006fc0:	4b05      	ldr	r3, [pc, #20]	@ (8006fd8 <SysTick_Config+0x40>)
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006fc6:	4b04      	ldr	r3, [pc, #16]	@ (8006fd8 <SysTick_Config+0x40>)
 8006fc8:	2207      	movs	r2, #7
 8006fca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006fcc:	2300      	movs	r3, #0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3708      	adds	r7, #8
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
 8006fd6:	bf00      	nop
 8006fd8:	e000e010 	.word	0xe000e010

08006fdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b082      	sub	sp, #8
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f7ff ff29 	bl	8006e3c <__NVIC_SetPriorityGrouping>
}
 8006fea:	bf00      	nop
 8006fec:	3708      	adds	r7, #8
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}

08006ff2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006ff2:	b580      	push	{r7, lr}
 8006ff4:	b086      	sub	sp, #24
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	60b9      	str	r1, [r7, #8]
 8006ffc:	607a      	str	r2, [r7, #4]
 8006ffe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007000:	f7ff ff40 	bl	8006e84 <__NVIC_GetPriorityGrouping>
 8007004:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	68b9      	ldr	r1, [r7, #8]
 800700a:	6978      	ldr	r0, [r7, #20]
 800700c:	f7ff ff90 	bl	8006f30 <NVIC_EncodePriority>
 8007010:	4602      	mov	r2, r0
 8007012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007016:	4611      	mov	r1, r2
 8007018:	4618      	mov	r0, r3
 800701a:	f7ff ff5f 	bl	8006edc <__NVIC_SetPriority>
}
 800701e:	bf00      	nop
 8007020:	3718      	adds	r7, #24
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}

08007026 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007026:	b580      	push	{r7, lr}
 8007028:	b082      	sub	sp, #8
 800702a:	af00      	add	r7, sp, #0
 800702c:	4603      	mov	r3, r0
 800702e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007034:	4618      	mov	r0, r3
 8007036:	f7ff ff33 	bl	8006ea0 <__NVIC_EnableIRQ>
}
 800703a:	bf00      	nop
 800703c:	3708      	adds	r7, #8
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}

08007042 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007042:	b580      	push	{r7, lr}
 8007044:	b082      	sub	sp, #8
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f7ff ffa4 	bl	8006f98 <SysTick_Config>
 8007050:	4603      	mov	r3, r0
}
 8007052:	4618      	mov	r0, r3
 8007054:	3708      	adds	r7, #8
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}
	...

0800705c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b084      	sub	sp, #16
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d101      	bne.n	800706e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	e08d      	b.n	800718a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	461a      	mov	r2, r3
 8007074:	4b47      	ldr	r3, [pc, #284]	@ (8007194 <HAL_DMA_Init+0x138>)
 8007076:	429a      	cmp	r2, r3
 8007078:	d80f      	bhi.n	800709a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	461a      	mov	r2, r3
 8007080:	4b45      	ldr	r3, [pc, #276]	@ (8007198 <HAL_DMA_Init+0x13c>)
 8007082:	4413      	add	r3, r2
 8007084:	4a45      	ldr	r2, [pc, #276]	@ (800719c <HAL_DMA_Init+0x140>)
 8007086:	fba2 2303 	umull	r2, r3, r2, r3
 800708a:	091b      	lsrs	r3, r3, #4
 800708c:	009a      	lsls	r2, r3, #2
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a42      	ldr	r2, [pc, #264]	@ (80071a0 <HAL_DMA_Init+0x144>)
 8007096:	641a      	str	r2, [r3, #64]	@ 0x40
 8007098:	e00e      	b.n	80070b8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	461a      	mov	r2, r3
 80070a0:	4b40      	ldr	r3, [pc, #256]	@ (80071a4 <HAL_DMA_Init+0x148>)
 80070a2:	4413      	add	r3, r2
 80070a4:	4a3d      	ldr	r2, [pc, #244]	@ (800719c <HAL_DMA_Init+0x140>)
 80070a6:	fba2 2303 	umull	r2, r3, r2, r3
 80070aa:	091b      	lsrs	r3, r3, #4
 80070ac:	009a      	lsls	r2, r3, #2
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a3c      	ldr	r2, [pc, #240]	@ (80071a8 <HAL_DMA_Init+0x14c>)
 80070b6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2202      	movs	r2, #2
 80070bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80070ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070d2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80070dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	691b      	ldr	r3, [r3, #16]
 80070e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80070e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	699b      	ldr	r3, [r3, #24]
 80070ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80070f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a1b      	ldr	r3, [r3, #32]
 80070fa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80070fc:	68fa      	ldr	r2, [r7, #12]
 80070fe:	4313      	orrs	r3, r2
 8007100:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	68fa      	ldr	r2, [r7, #12]
 8007108:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 f99e 	bl	800744c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007118:	d102      	bne.n	8007120 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2200      	movs	r2, #0
 800711e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	685a      	ldr	r2, [r3, #4]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007128:	b2d2      	uxtb	r2, r2
 800712a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007130:	687a      	ldr	r2, [r7, #4]
 8007132:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007134:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	685b      	ldr	r3, [r3, #4]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d010      	beq.n	8007160 <HAL_DMA_Init+0x104>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	2b04      	cmp	r3, #4
 8007144:	d80c      	bhi.n	8007160 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 f9be 	bl	80074c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007150:	2200      	movs	r2, #0
 8007152:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007158:	687a      	ldr	r2, [r7, #4]
 800715a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800715c:	605a      	str	r2, [r3, #4]
 800715e:	e008      	b.n	8007172 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2200      	movs	r2, #0
 8007176:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2201      	movs	r2, #1
 800717c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007188:	2300      	movs	r3, #0
}
 800718a:	4618      	mov	r0, r3
 800718c:	3710      	adds	r7, #16
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	40020407 	.word	0x40020407
 8007198:	bffdfff8 	.word	0xbffdfff8
 800719c:	cccccccd 	.word	0xcccccccd
 80071a0:	40020000 	.word	0x40020000
 80071a4:	bffdfbf8 	.word	0xbffdfbf8
 80071a8:	40020400 	.word	0x40020400

080071ac <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b082      	sub	sp, #8
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d101      	bne.n	80071be <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e07b      	b.n	80072b6 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	681a      	ldr	r2, [r3, #0]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f022 0201 	bic.w	r2, r2, #1
 80071cc:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	461a      	mov	r2, r3
 80071d4:	4b3a      	ldr	r3, [pc, #232]	@ (80072c0 <HAL_DMA_DeInit+0x114>)
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d80f      	bhi.n	80071fa <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	461a      	mov	r2, r3
 80071e0:	4b38      	ldr	r3, [pc, #224]	@ (80072c4 <HAL_DMA_DeInit+0x118>)
 80071e2:	4413      	add	r3, r2
 80071e4:	4a38      	ldr	r2, [pc, #224]	@ (80072c8 <HAL_DMA_DeInit+0x11c>)
 80071e6:	fba2 2303 	umull	r2, r3, r2, r3
 80071ea:	091b      	lsrs	r3, r3, #4
 80071ec:	009a      	lsls	r2, r3, #2
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a35      	ldr	r2, [pc, #212]	@ (80072cc <HAL_DMA_DeInit+0x120>)
 80071f6:	641a      	str	r2, [r3, #64]	@ 0x40
 80071f8:	e00e      	b.n	8007218 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	461a      	mov	r2, r3
 8007200:	4b33      	ldr	r3, [pc, #204]	@ (80072d0 <HAL_DMA_DeInit+0x124>)
 8007202:	4413      	add	r3, r2
 8007204:	4a30      	ldr	r2, [pc, #192]	@ (80072c8 <HAL_DMA_DeInit+0x11c>)
 8007206:	fba2 2303 	umull	r2, r3, r2, r3
 800720a:	091b      	lsrs	r3, r3, #4
 800720c:	009a      	lsls	r2, r3, #2
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	4a2f      	ldr	r2, [pc, #188]	@ (80072d4 <HAL_DMA_DeInit+0x128>)
 8007216:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2200      	movs	r2, #0
 800721e:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007224:	f003 021f 	and.w	r2, r3, #31
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800722c:	2101      	movs	r1, #1
 800722e:	fa01 f202 	lsl.w	r2, r1, r2
 8007232:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f909 	bl	800744c <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800723e:	2200      	movs	r2, #0
 8007240:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800724a:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d00f      	beq.n	8007274 <HAL_DMA_DeInit+0xc8>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	2b04      	cmp	r3, #4
 800725a:	d80b      	bhi.n	8007274 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 f933 	bl	80074c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007266:	2200      	movs	r2, #0
 8007268:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007272:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2200      	movs	r2, #0
 8007278:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2200      	movs	r2, #0
 8007290:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2200      	movs	r2, #0
 80072a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2200      	movs	r2, #0
 80072b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80072b4:	2300      	movs	r3, #0
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	3708      	adds	r7, #8
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}
 80072be:	bf00      	nop
 80072c0:	40020407 	.word	0x40020407
 80072c4:	bffdfff8 	.word	0xbffdfff8
 80072c8:	cccccccd 	.word	0xcccccccd
 80072cc:	40020000 	.word	0x40020000
 80072d0:	bffdfbf8 	.word	0xbffdfbf8
 80072d4:	40020400 	.word	0x40020400

080072d8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b086      	sub	sp, #24
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	607a      	str	r2, [r7, #4]
 80072e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072e6:	2300      	movs	r3, #0
 80072e8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d101      	bne.n	80072f8 <HAL_DMA_Start_IT+0x20>
 80072f4:	2302      	movs	r3, #2
 80072f6:	e066      	b.n	80073c6 <HAL_DMA_Start_IT+0xee>
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2201      	movs	r2, #1
 80072fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007306:	b2db      	uxtb	r3, r3
 8007308:	2b01      	cmp	r3, #1
 800730a:	d155      	bne.n	80073b8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2202      	movs	r2, #2
 8007310:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2200      	movs	r2, #0
 8007318:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f022 0201 	bic.w	r2, r2, #1
 8007328:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	68b9      	ldr	r1, [r7, #8]
 8007330:	68f8      	ldr	r0, [r7, #12]
 8007332:	f000 f84c 	bl	80073ce <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800733a:	2b00      	cmp	r3, #0
 800733c:	d008      	beq.n	8007350 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f042 020e 	orr.w	r2, r2, #14
 800734c:	601a      	str	r2, [r3, #0]
 800734e:	e00f      	b.n	8007370 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f022 0204 	bic.w	r2, r2, #4
 800735e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f042 020a 	orr.w	r2, r2, #10
 800736e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800737a:	2b00      	cmp	r3, #0
 800737c:	d007      	beq.n	800738e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007388:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800738c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007392:	2b00      	cmp	r3, #0
 8007394:	d007      	beq.n	80073a6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80073a4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f042 0201 	orr.w	r2, r2, #1
 80073b4:	601a      	str	r2, [r3, #0]
 80073b6:	e005      	b.n	80073c4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2200      	movs	r2, #0
 80073bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80073c0:	2302      	movs	r3, #2
 80073c2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80073c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3718      	adds	r7, #24
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}

080073ce <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80073ce:	b480      	push	{r7}
 80073d0:	b085      	sub	sp, #20
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	60f8      	str	r0, [r7, #12]
 80073d6:	60b9      	str	r1, [r7, #8]
 80073d8:	607a      	str	r2, [r7, #4]
 80073da:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073e0:	68fa      	ldr	r2, [r7, #12]
 80073e2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80073e4:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d004      	beq.n	80073f8 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073f2:	68fa      	ldr	r2, [r7, #12]
 80073f4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80073f6:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073fc:	f003 021f 	and.w	r2, r3, #31
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007404:	2101      	movs	r1, #1
 8007406:	fa01 f202 	lsl.w	r2, r1, r2
 800740a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	683a      	ldr	r2, [r7, #0]
 8007412:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	2b10      	cmp	r3, #16
 800741a:	d108      	bne.n	800742e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	687a      	ldr	r2, [r7, #4]
 8007422:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	68ba      	ldr	r2, [r7, #8]
 800742a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800742c:	e007      	b.n	800743e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68ba      	ldr	r2, [r7, #8]
 8007434:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	687a      	ldr	r2, [r7, #4]
 800743c:	60da      	str	r2, [r3, #12]
}
 800743e:	bf00      	nop
 8007440:	3714      	adds	r7, #20
 8007442:	46bd      	mov	sp, r7
 8007444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007448:	4770      	bx	lr
	...

0800744c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800744c:	b480      	push	{r7}
 800744e:	b087      	sub	sp, #28
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	461a      	mov	r2, r3
 800745a:	4b16      	ldr	r3, [pc, #88]	@ (80074b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800745c:	429a      	cmp	r2, r3
 800745e:	d802      	bhi.n	8007466 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007460:	4b15      	ldr	r3, [pc, #84]	@ (80074b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007462:	617b      	str	r3, [r7, #20]
 8007464:	e001      	b.n	800746a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8007466:	4b15      	ldr	r3, [pc, #84]	@ (80074bc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007468:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	b2db      	uxtb	r3, r3
 8007474:	3b08      	subs	r3, #8
 8007476:	4a12      	ldr	r2, [pc, #72]	@ (80074c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007478:	fba2 2303 	umull	r2, r3, r2, r3
 800747c:	091b      	lsrs	r3, r3, #4
 800747e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007484:	089b      	lsrs	r3, r3, #2
 8007486:	009a      	lsls	r2, r3, #2
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	4413      	add	r3, r2
 800748c:	461a      	mov	r2, r3
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	4a0b      	ldr	r2, [pc, #44]	@ (80074c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007496:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f003 031f 	and.w	r3, r3, #31
 800749e:	2201      	movs	r2, #1
 80074a0:	409a      	lsls	r2, r3
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80074a6:	bf00      	nop
 80074a8:	371c      	adds	r7, #28
 80074aa:	46bd      	mov	sp, r7
 80074ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b0:	4770      	bx	lr
 80074b2:	bf00      	nop
 80074b4:	40020407 	.word	0x40020407
 80074b8:	40020800 	.word	0x40020800
 80074bc:	40020820 	.word	0x40020820
 80074c0:	cccccccd 	.word	0xcccccccd
 80074c4:	40020880 	.word	0x40020880

080074c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b085      	sub	sp, #20
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80074d8:	68fa      	ldr	r2, [r7, #12]
 80074da:	4b0b      	ldr	r3, [pc, #44]	@ (8007508 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80074dc:	4413      	add	r3, r2
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	461a      	mov	r2, r3
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a08      	ldr	r2, [pc, #32]	@ (800750c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80074ea:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	3b01      	subs	r3, #1
 80074f0:	f003 031f 	and.w	r3, r3, #31
 80074f4:	2201      	movs	r2, #1
 80074f6:	409a      	lsls	r2, r3
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80074fc:	bf00      	nop
 80074fe:	3714      	adds	r7, #20
 8007500:	46bd      	mov	sp, r7
 8007502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007506:	4770      	bx	lr
 8007508:	1000823f 	.word	0x1000823f
 800750c:	40020940 	.word	0x40020940

08007510 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007510:	b480      	push	{r7}
 8007512:	b087      	sub	sp, #28
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800751a:	2300      	movs	r3, #0
 800751c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800751e:	e15a      	b.n	80077d6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	2101      	movs	r1, #1
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	fa01 f303 	lsl.w	r3, r1, r3
 800752c:	4013      	ands	r3, r2
 800752e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2b00      	cmp	r3, #0
 8007534:	f000 814c 	beq.w	80077d0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	f003 0303 	and.w	r3, r3, #3
 8007540:	2b01      	cmp	r3, #1
 8007542:	d005      	beq.n	8007550 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800754c:	2b02      	cmp	r3, #2
 800754e:	d130      	bne.n	80075b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	689b      	ldr	r3, [r3, #8]
 8007554:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	005b      	lsls	r3, r3, #1
 800755a:	2203      	movs	r2, #3
 800755c:	fa02 f303 	lsl.w	r3, r2, r3
 8007560:	43db      	mvns	r3, r3
 8007562:	693a      	ldr	r2, [r7, #16]
 8007564:	4013      	ands	r3, r2
 8007566:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	68da      	ldr	r2, [r3, #12]
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	005b      	lsls	r3, r3, #1
 8007570:	fa02 f303 	lsl.w	r3, r2, r3
 8007574:	693a      	ldr	r2, [r7, #16]
 8007576:	4313      	orrs	r3, r2
 8007578:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	693a      	ldr	r2, [r7, #16]
 800757e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007586:	2201      	movs	r2, #1
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	fa02 f303 	lsl.w	r3, r2, r3
 800758e:	43db      	mvns	r3, r3
 8007590:	693a      	ldr	r2, [r7, #16]
 8007592:	4013      	ands	r3, r2
 8007594:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	091b      	lsrs	r3, r3, #4
 800759c:	f003 0201 	and.w	r2, r3, #1
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	fa02 f303 	lsl.w	r3, r2, r3
 80075a6:	693a      	ldr	r2, [r7, #16]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	693a      	ldr	r2, [r7, #16]
 80075b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	f003 0303 	and.w	r3, r3, #3
 80075ba:	2b03      	cmp	r3, #3
 80075bc:	d017      	beq.n	80075ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	68db      	ldr	r3, [r3, #12]
 80075c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	005b      	lsls	r3, r3, #1
 80075c8:	2203      	movs	r2, #3
 80075ca:	fa02 f303 	lsl.w	r3, r2, r3
 80075ce:	43db      	mvns	r3, r3
 80075d0:	693a      	ldr	r2, [r7, #16]
 80075d2:	4013      	ands	r3, r2
 80075d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	689a      	ldr	r2, [r3, #8]
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	005b      	lsls	r3, r3, #1
 80075de:	fa02 f303 	lsl.w	r3, r2, r3
 80075e2:	693a      	ldr	r2, [r7, #16]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	693a      	ldr	r2, [r7, #16]
 80075ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	685b      	ldr	r3, [r3, #4]
 80075f2:	f003 0303 	and.w	r3, r3, #3
 80075f6:	2b02      	cmp	r3, #2
 80075f8:	d123      	bne.n	8007642 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	08da      	lsrs	r2, r3, #3
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	3208      	adds	r2, #8
 8007602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007606:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	f003 0307 	and.w	r3, r3, #7
 800760e:	009b      	lsls	r3, r3, #2
 8007610:	220f      	movs	r2, #15
 8007612:	fa02 f303 	lsl.w	r3, r2, r3
 8007616:	43db      	mvns	r3, r3
 8007618:	693a      	ldr	r2, [r7, #16]
 800761a:	4013      	ands	r3, r2
 800761c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	691a      	ldr	r2, [r3, #16]
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	f003 0307 	and.w	r3, r3, #7
 8007628:	009b      	lsls	r3, r3, #2
 800762a:	fa02 f303 	lsl.w	r3, r2, r3
 800762e:	693a      	ldr	r2, [r7, #16]
 8007630:	4313      	orrs	r3, r2
 8007632:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	08da      	lsrs	r2, r3, #3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	3208      	adds	r2, #8
 800763c:	6939      	ldr	r1, [r7, #16]
 800763e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	005b      	lsls	r3, r3, #1
 800764c:	2203      	movs	r2, #3
 800764e:	fa02 f303 	lsl.w	r3, r2, r3
 8007652:	43db      	mvns	r3, r3
 8007654:	693a      	ldr	r2, [r7, #16]
 8007656:	4013      	ands	r3, r2
 8007658:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	f003 0203 	and.w	r2, r3, #3
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	005b      	lsls	r3, r3, #1
 8007666:	fa02 f303 	lsl.w	r3, r2, r3
 800766a:	693a      	ldr	r2, [r7, #16]
 800766c:	4313      	orrs	r3, r2
 800766e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	693a      	ldr	r2, [r7, #16]
 8007674:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800767e:	2b00      	cmp	r3, #0
 8007680:	f000 80a6 	beq.w	80077d0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007684:	4b5b      	ldr	r3, [pc, #364]	@ (80077f4 <HAL_GPIO_Init+0x2e4>)
 8007686:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007688:	4a5a      	ldr	r2, [pc, #360]	@ (80077f4 <HAL_GPIO_Init+0x2e4>)
 800768a:	f043 0301 	orr.w	r3, r3, #1
 800768e:	6613      	str	r3, [r2, #96]	@ 0x60
 8007690:	4b58      	ldr	r3, [pc, #352]	@ (80077f4 <HAL_GPIO_Init+0x2e4>)
 8007692:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007694:	f003 0301 	and.w	r3, r3, #1
 8007698:	60bb      	str	r3, [r7, #8]
 800769a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800769c:	4a56      	ldr	r2, [pc, #344]	@ (80077f8 <HAL_GPIO_Init+0x2e8>)
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	089b      	lsrs	r3, r3, #2
 80076a2:	3302      	adds	r3, #2
 80076a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	f003 0303 	and.w	r3, r3, #3
 80076b0:	009b      	lsls	r3, r3, #2
 80076b2:	220f      	movs	r2, #15
 80076b4:	fa02 f303 	lsl.w	r3, r2, r3
 80076b8:	43db      	mvns	r3, r3
 80076ba:	693a      	ldr	r2, [r7, #16]
 80076bc:	4013      	ands	r3, r2
 80076be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80076c6:	d01f      	beq.n	8007708 <HAL_GPIO_Init+0x1f8>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	4a4c      	ldr	r2, [pc, #304]	@ (80077fc <HAL_GPIO_Init+0x2ec>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d019      	beq.n	8007704 <HAL_GPIO_Init+0x1f4>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	4a4b      	ldr	r2, [pc, #300]	@ (8007800 <HAL_GPIO_Init+0x2f0>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d013      	beq.n	8007700 <HAL_GPIO_Init+0x1f0>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	4a4a      	ldr	r2, [pc, #296]	@ (8007804 <HAL_GPIO_Init+0x2f4>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d00d      	beq.n	80076fc <HAL_GPIO_Init+0x1ec>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	4a49      	ldr	r2, [pc, #292]	@ (8007808 <HAL_GPIO_Init+0x2f8>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d007      	beq.n	80076f8 <HAL_GPIO_Init+0x1e8>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	4a48      	ldr	r2, [pc, #288]	@ (800780c <HAL_GPIO_Init+0x2fc>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d101      	bne.n	80076f4 <HAL_GPIO_Init+0x1e4>
 80076f0:	2305      	movs	r3, #5
 80076f2:	e00a      	b.n	800770a <HAL_GPIO_Init+0x1fa>
 80076f4:	2306      	movs	r3, #6
 80076f6:	e008      	b.n	800770a <HAL_GPIO_Init+0x1fa>
 80076f8:	2304      	movs	r3, #4
 80076fa:	e006      	b.n	800770a <HAL_GPIO_Init+0x1fa>
 80076fc:	2303      	movs	r3, #3
 80076fe:	e004      	b.n	800770a <HAL_GPIO_Init+0x1fa>
 8007700:	2302      	movs	r3, #2
 8007702:	e002      	b.n	800770a <HAL_GPIO_Init+0x1fa>
 8007704:	2301      	movs	r3, #1
 8007706:	e000      	b.n	800770a <HAL_GPIO_Init+0x1fa>
 8007708:	2300      	movs	r3, #0
 800770a:	697a      	ldr	r2, [r7, #20]
 800770c:	f002 0203 	and.w	r2, r2, #3
 8007710:	0092      	lsls	r2, r2, #2
 8007712:	4093      	lsls	r3, r2
 8007714:	693a      	ldr	r2, [r7, #16]
 8007716:	4313      	orrs	r3, r2
 8007718:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800771a:	4937      	ldr	r1, [pc, #220]	@ (80077f8 <HAL_GPIO_Init+0x2e8>)
 800771c:	697b      	ldr	r3, [r7, #20]
 800771e:	089b      	lsrs	r3, r3, #2
 8007720:	3302      	adds	r3, #2
 8007722:	693a      	ldr	r2, [r7, #16]
 8007724:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007728:	4b39      	ldr	r3, [pc, #228]	@ (8007810 <HAL_GPIO_Init+0x300>)
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	43db      	mvns	r3, r3
 8007732:	693a      	ldr	r2, [r7, #16]
 8007734:	4013      	ands	r3, r2
 8007736:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007740:	2b00      	cmp	r3, #0
 8007742:	d003      	beq.n	800774c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007744:	693a      	ldr	r2, [r7, #16]
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	4313      	orrs	r3, r2
 800774a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800774c:	4a30      	ldr	r2, [pc, #192]	@ (8007810 <HAL_GPIO_Init+0x300>)
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007752:	4b2f      	ldr	r3, [pc, #188]	@ (8007810 <HAL_GPIO_Init+0x300>)
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	43db      	mvns	r3, r3
 800775c:	693a      	ldr	r2, [r7, #16]
 800775e:	4013      	ands	r3, r2
 8007760:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800776a:	2b00      	cmp	r3, #0
 800776c:	d003      	beq.n	8007776 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800776e:	693a      	ldr	r2, [r7, #16]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	4313      	orrs	r3, r2
 8007774:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007776:	4a26      	ldr	r2, [pc, #152]	@ (8007810 <HAL_GPIO_Init+0x300>)
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800777c:	4b24      	ldr	r3, [pc, #144]	@ (8007810 <HAL_GPIO_Init+0x300>)
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	43db      	mvns	r3, r3
 8007786:	693a      	ldr	r2, [r7, #16]
 8007788:	4013      	ands	r3, r2
 800778a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	685b      	ldr	r3, [r3, #4]
 8007790:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007794:	2b00      	cmp	r3, #0
 8007796:	d003      	beq.n	80077a0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007798:	693a      	ldr	r2, [r7, #16]
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	4313      	orrs	r3, r2
 800779e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80077a0:	4a1b      	ldr	r2, [pc, #108]	@ (8007810 <HAL_GPIO_Init+0x300>)
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80077a6:	4b1a      	ldr	r3, [pc, #104]	@ (8007810 <HAL_GPIO_Init+0x300>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	43db      	mvns	r3, r3
 80077b0:	693a      	ldr	r2, [r7, #16]
 80077b2:	4013      	ands	r3, r2
 80077b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d003      	beq.n	80077ca <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80077c2:	693a      	ldr	r2, [r7, #16]
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	4313      	orrs	r3, r2
 80077c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80077ca:	4a11      	ldr	r2, [pc, #68]	@ (8007810 <HAL_GPIO_Init+0x300>)
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	3301      	adds	r3, #1
 80077d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	fa22 f303 	lsr.w	r3, r2, r3
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	f47f ae9d 	bne.w	8007520 <HAL_GPIO_Init+0x10>
  }
}
 80077e6:	bf00      	nop
 80077e8:	bf00      	nop
 80077ea:	371c      	adds	r7, #28
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr
 80077f4:	40021000 	.word	0x40021000
 80077f8:	40010000 	.word	0x40010000
 80077fc:	48000400 	.word	0x48000400
 8007800:	48000800 	.word	0x48000800
 8007804:	48000c00 	.word	0x48000c00
 8007808:	48001000 	.word	0x48001000
 800780c:	48001400 	.word	0x48001400
 8007810:	40010400 	.word	0x40010400

08007814 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007814:	b480      	push	{r7}
 8007816:	b087      	sub	sp, #28
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800781e:	2300      	movs	r3, #0
 8007820:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8007822:	e0bd      	b.n	80079a0 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8007824:	2201      	movs	r2, #1
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	fa02 f303 	lsl.w	r3, r2, r3
 800782c:	683a      	ldr	r2, [r7, #0]
 800782e:	4013      	ands	r3, r2
 8007830:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	2b00      	cmp	r3, #0
 8007836:	f000 80b0 	beq.w	800799a <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800783a:	4a60      	ldr	r2, [pc, #384]	@ (80079bc <HAL_GPIO_DeInit+0x1a8>)
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	089b      	lsrs	r3, r3, #2
 8007840:	3302      	adds	r3, #2
 8007842:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007846:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	f003 0303 	and.w	r3, r3, #3
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	220f      	movs	r2, #15
 8007852:	fa02 f303 	lsl.w	r3, r2, r3
 8007856:	68fa      	ldr	r2, [r7, #12]
 8007858:	4013      	ands	r3, r2
 800785a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007862:	d01f      	beq.n	80078a4 <HAL_GPIO_DeInit+0x90>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	4a56      	ldr	r2, [pc, #344]	@ (80079c0 <HAL_GPIO_DeInit+0x1ac>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d019      	beq.n	80078a0 <HAL_GPIO_DeInit+0x8c>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	4a55      	ldr	r2, [pc, #340]	@ (80079c4 <HAL_GPIO_DeInit+0x1b0>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d013      	beq.n	800789c <HAL_GPIO_DeInit+0x88>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	4a54      	ldr	r2, [pc, #336]	@ (80079c8 <HAL_GPIO_DeInit+0x1b4>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d00d      	beq.n	8007898 <HAL_GPIO_DeInit+0x84>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	4a53      	ldr	r2, [pc, #332]	@ (80079cc <HAL_GPIO_DeInit+0x1b8>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d007      	beq.n	8007894 <HAL_GPIO_DeInit+0x80>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4a52      	ldr	r2, [pc, #328]	@ (80079d0 <HAL_GPIO_DeInit+0x1bc>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d101      	bne.n	8007890 <HAL_GPIO_DeInit+0x7c>
 800788c:	2305      	movs	r3, #5
 800788e:	e00a      	b.n	80078a6 <HAL_GPIO_DeInit+0x92>
 8007890:	2306      	movs	r3, #6
 8007892:	e008      	b.n	80078a6 <HAL_GPIO_DeInit+0x92>
 8007894:	2304      	movs	r3, #4
 8007896:	e006      	b.n	80078a6 <HAL_GPIO_DeInit+0x92>
 8007898:	2303      	movs	r3, #3
 800789a:	e004      	b.n	80078a6 <HAL_GPIO_DeInit+0x92>
 800789c:	2302      	movs	r3, #2
 800789e:	e002      	b.n	80078a6 <HAL_GPIO_DeInit+0x92>
 80078a0:	2301      	movs	r3, #1
 80078a2:	e000      	b.n	80078a6 <HAL_GPIO_DeInit+0x92>
 80078a4:	2300      	movs	r3, #0
 80078a6:	697a      	ldr	r2, [r7, #20]
 80078a8:	f002 0203 	and.w	r2, r2, #3
 80078ac:	0092      	lsls	r2, r2, #2
 80078ae:	4093      	lsls	r3, r2
 80078b0:	68fa      	ldr	r2, [r7, #12]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d132      	bne.n	800791c <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80078b6:	4b47      	ldr	r3, [pc, #284]	@ (80079d4 <HAL_GPIO_DeInit+0x1c0>)
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	43db      	mvns	r3, r3
 80078be:	4945      	ldr	r1, [pc, #276]	@ (80079d4 <HAL_GPIO_DeInit+0x1c0>)
 80078c0:	4013      	ands	r3, r2
 80078c2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80078c4:	4b43      	ldr	r3, [pc, #268]	@ (80079d4 <HAL_GPIO_DeInit+0x1c0>)
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	43db      	mvns	r3, r3
 80078cc:	4941      	ldr	r1, [pc, #260]	@ (80079d4 <HAL_GPIO_DeInit+0x1c0>)
 80078ce:	4013      	ands	r3, r2
 80078d0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80078d2:	4b40      	ldr	r3, [pc, #256]	@ (80079d4 <HAL_GPIO_DeInit+0x1c0>)
 80078d4:	68da      	ldr	r2, [r3, #12]
 80078d6:	693b      	ldr	r3, [r7, #16]
 80078d8:	43db      	mvns	r3, r3
 80078da:	493e      	ldr	r1, [pc, #248]	@ (80079d4 <HAL_GPIO_DeInit+0x1c0>)
 80078dc:	4013      	ands	r3, r2
 80078de:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80078e0:	4b3c      	ldr	r3, [pc, #240]	@ (80079d4 <HAL_GPIO_DeInit+0x1c0>)
 80078e2:	689a      	ldr	r2, [r3, #8]
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	43db      	mvns	r3, r3
 80078e8:	493a      	ldr	r1, [pc, #232]	@ (80079d4 <HAL_GPIO_DeInit+0x1c0>)
 80078ea:	4013      	ands	r3, r2
 80078ec:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	f003 0303 	and.w	r3, r3, #3
 80078f4:	009b      	lsls	r3, r3, #2
 80078f6:	220f      	movs	r2, #15
 80078f8:	fa02 f303 	lsl.w	r3, r2, r3
 80078fc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80078fe:	4a2f      	ldr	r2, [pc, #188]	@ (80079bc <HAL_GPIO_DeInit+0x1a8>)
 8007900:	697b      	ldr	r3, [r7, #20]
 8007902:	089b      	lsrs	r3, r3, #2
 8007904:	3302      	adds	r3, #2
 8007906:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	43da      	mvns	r2, r3
 800790e:	482b      	ldr	r0, [pc, #172]	@ (80079bc <HAL_GPIO_DeInit+0x1a8>)
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	089b      	lsrs	r3, r3, #2
 8007914:	400a      	ands	r2, r1
 8007916:	3302      	adds	r3, #2
 8007918:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	005b      	lsls	r3, r3, #1
 8007924:	2103      	movs	r1, #3
 8007926:	fa01 f303 	lsl.w	r3, r1, r3
 800792a:	431a      	orrs	r2, r3
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	08da      	lsrs	r2, r3, #3
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	3208      	adds	r2, #8
 8007938:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	f003 0307 	and.w	r3, r3, #7
 8007942:	009b      	lsls	r3, r3, #2
 8007944:	220f      	movs	r2, #15
 8007946:	fa02 f303 	lsl.w	r3, r2, r3
 800794a:	43db      	mvns	r3, r3
 800794c:	697a      	ldr	r2, [r7, #20]
 800794e:	08d2      	lsrs	r2, r2, #3
 8007950:	4019      	ands	r1, r3
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	3208      	adds	r2, #8
 8007956:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	68da      	ldr	r2, [r3, #12]
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	005b      	lsls	r3, r3, #1
 8007962:	2103      	movs	r1, #3
 8007964:	fa01 f303 	lsl.w	r3, r1, r3
 8007968:	43db      	mvns	r3, r3
 800796a:	401a      	ands	r2, r3
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	685a      	ldr	r2, [r3, #4]
 8007974:	2101      	movs	r1, #1
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	fa01 f303 	lsl.w	r3, r1, r3
 800797c:	43db      	mvns	r3, r3
 800797e:	401a      	ands	r2, r3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	689a      	ldr	r2, [r3, #8]
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	005b      	lsls	r3, r3, #1
 800798c:	2103      	movs	r1, #3
 800798e:	fa01 f303 	lsl.w	r3, r1, r3
 8007992:	43db      	mvns	r3, r3
 8007994:	401a      	ands	r2, r3
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	609a      	str	r2, [r3, #8]
    }

    position++;
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	3301      	adds	r3, #1
 800799e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 80079a0:	683a      	ldr	r2, [r7, #0]
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	fa22 f303 	lsr.w	r3, r2, r3
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	f47f af3b 	bne.w	8007824 <HAL_GPIO_DeInit+0x10>
  }
}
 80079ae:	bf00      	nop
 80079b0:	bf00      	nop
 80079b2:	371c      	adds	r7, #28
 80079b4:	46bd      	mov	sp, r7
 80079b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ba:	4770      	bx	lr
 80079bc:	40010000 	.word	0x40010000
 80079c0:	48000400 	.word	0x48000400
 80079c4:	48000800 	.word	0x48000800
 80079c8:	48000c00 	.word	0x48000c00
 80079cc:	48001000 	.word	0x48001000
 80079d0:	48001400 	.word	0x48001400
 80079d4:	40010400 	.word	0x40010400

080079d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80079d8:	b480      	push	{r7}
 80079da:	b085      	sub	sp, #20
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	460b      	mov	r3, r1
 80079e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	691a      	ldr	r2, [r3, #16]
 80079e8:	887b      	ldrh	r3, [r7, #2]
 80079ea:	4013      	ands	r3, r2
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d002      	beq.n	80079f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80079f0:	2301      	movs	r3, #1
 80079f2:	73fb      	strb	r3, [r7, #15]
 80079f4:	e001      	b.n	80079fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80079f6:	2300      	movs	r3, #0
 80079f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80079fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	3714      	adds	r7, #20
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr

08007a08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
 8007a10:	460b      	mov	r3, r1
 8007a12:	807b      	strh	r3, [r7, #2]
 8007a14:	4613      	mov	r3, r2
 8007a16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007a18:	787b      	ldrb	r3, [r7, #1]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d003      	beq.n	8007a26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007a1e:	887a      	ldrh	r2, [r7, #2]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007a24:	e002      	b.n	8007a2c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007a26:	887a      	ldrh	r2, [r7, #2]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007a2c:	bf00      	nop
 8007a2e:	370c      	adds	r7, #12
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr

08007a38 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b085      	sub	sp, #20
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	460b      	mov	r3, r1
 8007a42:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	695b      	ldr	r3, [r3, #20]
 8007a48:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007a4a:	887a      	ldrh	r2, [r7, #2]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	4013      	ands	r3, r2
 8007a50:	041a      	lsls	r2, r3, #16
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	43d9      	mvns	r1, r3
 8007a56:	887b      	ldrh	r3, [r7, #2]
 8007a58:	400b      	ands	r3, r1
 8007a5a:	431a      	orrs	r2, r3
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	619a      	str	r2, [r3, #24]
}
 8007a60:	bf00      	nop
 8007a62:	3714      	adds	r7, #20
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr

08007a6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b082      	sub	sp, #8
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	4603      	mov	r3, r0
 8007a74:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007a76:	4b08      	ldr	r3, [pc, #32]	@ (8007a98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007a78:	695a      	ldr	r2, [r3, #20]
 8007a7a:	88fb      	ldrh	r3, [r7, #6]
 8007a7c:	4013      	ands	r3, r2
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d006      	beq.n	8007a90 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007a82:	4a05      	ldr	r2, [pc, #20]	@ (8007a98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007a84:	88fb      	ldrh	r3, [r7, #6]
 8007a86:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007a88:	88fb      	ldrh	r3, [r7, #6]
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f7fb f83a 	bl	8002b04 <HAL_GPIO_EXTI_Callback>
  }
}
 8007a90:	bf00      	nop
 8007a92:	3708      	adds	r7, #8
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}
 8007a98:	40010400 	.word	0x40010400

08007a9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b082      	sub	sp, #8
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d101      	bne.n	8007aae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	e08d      	b.n	8007bca <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ab4:	b2db      	uxtb	r3, r3
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d106      	bne.n	8007ac8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2200      	movs	r2, #0
 8007abe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f7fe faf6 	bl	80060b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2224      	movs	r2, #36	@ 0x24
 8007acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	681a      	ldr	r2, [r3, #0]
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f022 0201 	bic.w	r2, r2, #1
 8007ade:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	685a      	ldr	r2, [r3, #4]
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007aec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	689a      	ldr	r2, [r3, #8]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007afc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	68db      	ldr	r3, [r3, #12]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	d107      	bne.n	8007b16 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	689a      	ldr	r2, [r3, #8]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007b12:	609a      	str	r2, [r3, #8]
 8007b14:	e006      	b.n	8007b24 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	689a      	ldr	r2, [r3, #8]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007b22:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	68db      	ldr	r3, [r3, #12]
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d108      	bne.n	8007b3e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	685a      	ldr	r2, [r3, #4]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b3a:	605a      	str	r2, [r3, #4]
 8007b3c:	e007      	b.n	8007b4e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	685a      	ldr	r2, [r3, #4]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007b4c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	687a      	ldr	r2, [r7, #4]
 8007b56:	6812      	ldr	r2, [r2, #0]
 8007b58:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007b5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b60:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	68da      	ldr	r2, [r3, #12]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007b70:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	691a      	ldr	r2, [r3, #16]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	695b      	ldr	r3, [r3, #20]
 8007b7a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	699b      	ldr	r3, [r3, #24]
 8007b82:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	430a      	orrs	r2, r1
 8007b8a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	69d9      	ldr	r1, [r3, #28]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6a1a      	ldr	r2, [r3, #32]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	430a      	orrs	r2, r1
 8007b9a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	681a      	ldr	r2, [r3, #0]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f042 0201 	orr.w	r2, r2, #1
 8007baa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2220      	movs	r2, #32
 8007bb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007bc8:	2300      	movs	r3, #0
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3708      	adds	r7, #8
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}

08007bd2 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007bd2:	b580      	push	{r7, lr}
 8007bd4:	b082      	sub	sp, #8
 8007bd6:	af00      	add	r7, sp, #0
 8007bd8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d101      	bne.n	8007be4 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007be0:	2301      	movs	r3, #1
 8007be2:	e021      	b.n	8007c28 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2224      	movs	r2, #36	@ 0x24
 8007be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	681a      	ldr	r2, [r3, #0]
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f022 0201 	bic.w	r2, r2, #1
 8007bfa:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f7fe fab1 	bl	8006164 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2200      	movs	r2, #0
 8007c14:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2200      	movs	r2, #0
 8007c22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007c26:	2300      	movs	r3, #0
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3708      	adds	r7, #8
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}

08007c30 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b088      	sub	sp, #32
 8007c34:	af02      	add	r7, sp, #8
 8007c36:	60f8      	str	r0, [r7, #12]
 8007c38:	4608      	mov	r0, r1
 8007c3a:	4611      	mov	r1, r2
 8007c3c:	461a      	mov	r2, r3
 8007c3e:	4603      	mov	r3, r0
 8007c40:	817b      	strh	r3, [r7, #10]
 8007c42:	460b      	mov	r3, r1
 8007c44:	813b      	strh	r3, [r7, #8]
 8007c46:	4613      	mov	r3, r2
 8007c48:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	2b20      	cmp	r3, #32
 8007c54:	f040 80f9 	bne.w	8007e4a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c58:	6a3b      	ldr	r3, [r7, #32]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d002      	beq.n	8007c64 <HAL_I2C_Mem_Write+0x34>
 8007c5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d105      	bne.n	8007c70 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c6a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	e0ed      	b.n	8007e4c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d101      	bne.n	8007c7e <HAL_I2C_Mem_Write+0x4e>
 8007c7a:	2302      	movs	r3, #2
 8007c7c:	e0e6      	b.n	8007e4c <HAL_I2C_Mem_Write+0x21c>
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2201      	movs	r2, #1
 8007c82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007c86:	f7ff f8ab 	bl	8006de0 <HAL_GetTick>
 8007c8a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	9300      	str	r3, [sp, #0]
 8007c90:	2319      	movs	r3, #25
 8007c92:	2201      	movs	r2, #1
 8007c94:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007c98:	68f8      	ldr	r0, [r7, #12]
 8007c9a:	f000 fbaf 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d001      	beq.n	8007ca8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	e0d1      	b.n	8007e4c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2221      	movs	r2, #33	@ 0x21
 8007cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2240      	movs	r2, #64	@ 0x40
 8007cb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	6a3a      	ldr	r2, [r7, #32]
 8007cc2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007cc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007cd0:	88f8      	ldrh	r0, [r7, #6]
 8007cd2:	893a      	ldrh	r2, [r7, #8]
 8007cd4:	8979      	ldrh	r1, [r7, #10]
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	9301      	str	r3, [sp, #4]
 8007cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cdc:	9300      	str	r3, [sp, #0]
 8007cde:	4603      	mov	r3, r0
 8007ce0:	68f8      	ldr	r0, [r7, #12]
 8007ce2:	f000 fabf 	bl	8008264 <I2C_RequestMemoryWrite>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d005      	beq.n	8007cf8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e0a9      	b.n	8007e4c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	2bff      	cmp	r3, #255	@ 0xff
 8007d00:	d90e      	bls.n	8007d20 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	22ff      	movs	r2, #255	@ 0xff
 8007d06:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d0c:	b2da      	uxtb	r2, r3
 8007d0e:	8979      	ldrh	r1, [r7, #10]
 8007d10:	2300      	movs	r3, #0
 8007d12:	9300      	str	r3, [sp, #0]
 8007d14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007d18:	68f8      	ldr	r0, [r7, #12]
 8007d1a:	f000 fd33 	bl	8008784 <I2C_TransferConfig>
 8007d1e:	e00f      	b.n	8007d40 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d24:	b29a      	uxth	r2, r3
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d2e:	b2da      	uxtb	r2, r3
 8007d30:	8979      	ldrh	r1, [r7, #10]
 8007d32:	2300      	movs	r3, #0
 8007d34:	9300      	str	r3, [sp, #0]
 8007d36:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007d3a:	68f8      	ldr	r0, [r7, #12]
 8007d3c:	f000 fd22 	bl	8008784 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d40:	697a      	ldr	r2, [r7, #20]
 8007d42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d44:	68f8      	ldr	r0, [r7, #12]
 8007d46:	f000 fbb2 	bl	80084ae <I2C_WaitOnTXISFlagUntilTimeout>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d001      	beq.n	8007d54 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007d50:	2301      	movs	r3, #1
 8007d52:	e07b      	b.n	8007e4c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d58:	781a      	ldrb	r2, [r3, #0]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d64:	1c5a      	adds	r2, r3, #1
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	3b01      	subs	r3, #1
 8007d72:	b29a      	uxth	r2, r3
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d7c:	3b01      	subs	r3, #1
 8007d7e:	b29a      	uxth	r2, r3
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d034      	beq.n	8007df8 <HAL_I2C_Mem_Write+0x1c8>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d130      	bne.n	8007df8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	9300      	str	r3, [sp, #0]
 8007d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	2180      	movs	r1, #128	@ 0x80
 8007da0:	68f8      	ldr	r0, [r7, #12]
 8007da2:	f000 fb2b 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 8007da6:	4603      	mov	r3, r0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d001      	beq.n	8007db0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007dac:	2301      	movs	r3, #1
 8007dae:	e04d      	b.n	8007e4c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	2bff      	cmp	r3, #255	@ 0xff
 8007db8:	d90e      	bls.n	8007dd8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	22ff      	movs	r2, #255	@ 0xff
 8007dbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dc4:	b2da      	uxtb	r2, r3
 8007dc6:	8979      	ldrh	r1, [r7, #10]
 8007dc8:	2300      	movs	r3, #0
 8007dca:	9300      	str	r3, [sp, #0]
 8007dcc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007dd0:	68f8      	ldr	r0, [r7, #12]
 8007dd2:	f000 fcd7 	bl	8008784 <I2C_TransferConfig>
 8007dd6:	e00f      	b.n	8007df8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ddc:	b29a      	uxth	r2, r3
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007de6:	b2da      	uxtb	r2, r3
 8007de8:	8979      	ldrh	r1, [r7, #10]
 8007dea:	2300      	movs	r3, #0
 8007dec:	9300      	str	r3, [sp, #0]
 8007dee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007df2:	68f8      	ldr	r0, [r7, #12]
 8007df4:	f000 fcc6 	bl	8008784 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dfc:	b29b      	uxth	r3, r3
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d19e      	bne.n	8007d40 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e02:	697a      	ldr	r2, [r7, #20]
 8007e04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e06:	68f8      	ldr	r0, [r7, #12]
 8007e08:	f000 fb98 	bl	800853c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d001      	beq.n	8007e16 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007e12:	2301      	movs	r3, #1
 8007e14:	e01a      	b.n	8007e4c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	2220      	movs	r2, #32
 8007e1c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	6859      	ldr	r1, [r3, #4]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	4b0a      	ldr	r3, [pc, #40]	@ (8007e54 <HAL_I2C_Mem_Write+0x224>)
 8007e2a:	400b      	ands	r3, r1
 8007e2c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2220      	movs	r2, #32
 8007e32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007e46:	2300      	movs	r3, #0
 8007e48:	e000      	b.n	8007e4c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007e4a:	2302      	movs	r3, #2
  }
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3718      	adds	r7, #24
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}
 8007e54:	fe00e800 	.word	0xfe00e800

08007e58 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b088      	sub	sp, #32
 8007e5c:	af02      	add	r7, sp, #8
 8007e5e:	60f8      	str	r0, [r7, #12]
 8007e60:	4608      	mov	r0, r1
 8007e62:	4611      	mov	r1, r2
 8007e64:	461a      	mov	r2, r3
 8007e66:	4603      	mov	r3, r0
 8007e68:	817b      	strh	r3, [r7, #10]
 8007e6a:	460b      	mov	r3, r1
 8007e6c:	813b      	strh	r3, [r7, #8]
 8007e6e:	4613      	mov	r3, r2
 8007e70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e78:	b2db      	uxtb	r3, r3
 8007e7a:	2b20      	cmp	r3, #32
 8007e7c:	f040 80fd 	bne.w	800807a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e80:	6a3b      	ldr	r3, [r7, #32]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d002      	beq.n	8007e8c <HAL_I2C_Mem_Read+0x34>
 8007e86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d105      	bne.n	8007e98 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e92:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007e94:	2301      	movs	r3, #1
 8007e96:	e0f1      	b.n	800807c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d101      	bne.n	8007ea6 <HAL_I2C_Mem_Read+0x4e>
 8007ea2:	2302      	movs	r3, #2
 8007ea4:	e0ea      	b.n	800807c <HAL_I2C_Mem_Read+0x224>
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007eae:	f7fe ff97 	bl	8006de0 <HAL_GetTick>
 8007eb2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	9300      	str	r3, [sp, #0]
 8007eb8:	2319      	movs	r3, #25
 8007eba:	2201      	movs	r2, #1
 8007ebc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007ec0:	68f8      	ldr	r0, [r7, #12]
 8007ec2:	f000 fa9b 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d001      	beq.n	8007ed0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007ecc:	2301      	movs	r3, #1
 8007ece:	e0d5      	b.n	800807c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2222      	movs	r2, #34	@ 0x22
 8007ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2240      	movs	r2, #64	@ 0x40
 8007edc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	6a3a      	ldr	r2, [r7, #32]
 8007eea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007ef0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007ef8:	88f8      	ldrh	r0, [r7, #6]
 8007efa:	893a      	ldrh	r2, [r7, #8]
 8007efc:	8979      	ldrh	r1, [r7, #10]
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	9301      	str	r3, [sp, #4]
 8007f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f04:	9300      	str	r3, [sp, #0]
 8007f06:	4603      	mov	r3, r0
 8007f08:	68f8      	ldr	r0, [r7, #12]
 8007f0a:	f000 f9ff 	bl	800830c <I2C_RequestMemoryRead>
 8007f0e:	4603      	mov	r3, r0
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d005      	beq.n	8007f20 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2200      	movs	r2, #0
 8007f18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	e0ad      	b.n	800807c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	2bff      	cmp	r3, #255	@ 0xff
 8007f28:	d90e      	bls.n	8007f48 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	22ff      	movs	r2, #255	@ 0xff
 8007f2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f34:	b2da      	uxtb	r2, r3
 8007f36:	8979      	ldrh	r1, [r7, #10]
 8007f38:	4b52      	ldr	r3, [pc, #328]	@ (8008084 <HAL_I2C_Mem_Read+0x22c>)
 8007f3a:	9300      	str	r3, [sp, #0]
 8007f3c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007f40:	68f8      	ldr	r0, [r7, #12]
 8007f42:	f000 fc1f 	bl	8008784 <I2C_TransferConfig>
 8007f46:	e00f      	b.n	8007f68 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f4c:	b29a      	uxth	r2, r3
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f56:	b2da      	uxtb	r2, r3
 8007f58:	8979      	ldrh	r1, [r7, #10]
 8007f5a:	4b4a      	ldr	r3, [pc, #296]	@ (8008084 <HAL_I2C_Mem_Read+0x22c>)
 8007f5c:	9300      	str	r3, [sp, #0]
 8007f5e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007f62:	68f8      	ldr	r0, [r7, #12]
 8007f64:	f000 fc0e 	bl	8008784 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	9300      	str	r3, [sp, #0]
 8007f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f6e:	2200      	movs	r2, #0
 8007f70:	2104      	movs	r1, #4
 8007f72:	68f8      	ldr	r0, [r7, #12]
 8007f74:	f000 fa42 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d001      	beq.n	8007f82 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e07c      	b.n	800807c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f8c:	b2d2      	uxtb	r2, r2
 8007f8e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f94:	1c5a      	adds	r2, r3, #1
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f9e:	3b01      	subs	r3, #1
 8007fa0:	b29a      	uxth	r2, r3
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	3b01      	subs	r3, #1
 8007fae:	b29a      	uxth	r2, r3
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fb8:	b29b      	uxth	r3, r3
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d034      	beq.n	8008028 <HAL_I2C_Mem_Read+0x1d0>
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d130      	bne.n	8008028 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	9300      	str	r3, [sp, #0]
 8007fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fcc:	2200      	movs	r2, #0
 8007fce:	2180      	movs	r1, #128	@ 0x80
 8007fd0:	68f8      	ldr	r0, [r7, #12]
 8007fd2:	f000 fa13 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d001      	beq.n	8007fe0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e04d      	b.n	800807c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fe4:	b29b      	uxth	r3, r3
 8007fe6:	2bff      	cmp	r3, #255	@ 0xff
 8007fe8:	d90e      	bls.n	8008008 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	22ff      	movs	r2, #255	@ 0xff
 8007fee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ff4:	b2da      	uxtb	r2, r3
 8007ff6:	8979      	ldrh	r1, [r7, #10]
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	9300      	str	r3, [sp, #0]
 8007ffc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008000:	68f8      	ldr	r0, [r7, #12]
 8008002:	f000 fbbf 	bl	8008784 <I2C_TransferConfig>
 8008006:	e00f      	b.n	8008028 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800800c:	b29a      	uxth	r2, r3
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008016:	b2da      	uxtb	r2, r3
 8008018:	8979      	ldrh	r1, [r7, #10]
 800801a:	2300      	movs	r3, #0
 800801c:	9300      	str	r3, [sp, #0]
 800801e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	f000 fbae 	bl	8008784 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800802c:	b29b      	uxth	r3, r3
 800802e:	2b00      	cmp	r3, #0
 8008030:	d19a      	bne.n	8007f68 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008032:	697a      	ldr	r2, [r7, #20]
 8008034:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008036:	68f8      	ldr	r0, [r7, #12]
 8008038:	f000 fa80 	bl	800853c <I2C_WaitOnSTOPFlagUntilTimeout>
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	d001      	beq.n	8008046 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e01a      	b.n	800807c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	2220      	movs	r2, #32
 800804c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	6859      	ldr	r1, [r3, #4]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681a      	ldr	r2, [r3, #0]
 8008058:	4b0b      	ldr	r3, [pc, #44]	@ (8008088 <HAL_I2C_Mem_Read+0x230>)
 800805a:	400b      	ands	r3, r1
 800805c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2220      	movs	r2, #32
 8008062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	2200      	movs	r2, #0
 800806a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2200      	movs	r2, #0
 8008072:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008076:	2300      	movs	r3, #0
 8008078:	e000      	b.n	800807c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800807a:	2302      	movs	r3, #2
  }
}
 800807c:	4618      	mov	r0, r3
 800807e:	3718      	adds	r7, #24
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}
 8008084:	80002400 	.word	0x80002400
 8008088:	fe00e800 	.word	0xfe00e800

0800808c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b08a      	sub	sp, #40	@ 0x28
 8008090:	af02      	add	r7, sp, #8
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	607a      	str	r2, [r7, #4]
 8008096:	603b      	str	r3, [r7, #0]
 8008098:	460b      	mov	r3, r1
 800809a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800809c:	2300      	movs	r3, #0
 800809e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	2b20      	cmp	r3, #32
 80080aa:	f040 80d6 	bne.w	800825a <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	699b      	ldr	r3, [r3, #24]
 80080b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80080b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080bc:	d101      	bne.n	80080c2 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80080be:	2302      	movs	r3, #2
 80080c0:	e0cc      	b.n	800825c <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	d101      	bne.n	80080d0 <HAL_I2C_IsDeviceReady+0x44>
 80080cc:	2302      	movs	r3, #2
 80080ce:	e0c5      	b.n	800825c <HAL_I2C_IsDeviceReady+0x1d0>
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2201      	movs	r2, #1
 80080d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2224      	movs	r2, #36	@ 0x24
 80080dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	2200      	movs	r2, #0
 80080e4:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	68db      	ldr	r3, [r3, #12]
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d107      	bne.n	80080fe <HAL_I2C_IsDeviceReady+0x72>
 80080ee:	897b      	ldrh	r3, [r7, #10]
 80080f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80080f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80080f8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80080fc:	e006      	b.n	800810c <HAL_I2C_IsDeviceReady+0x80>
 80080fe:	897b      	ldrh	r3, [r7, #10]
 8008100:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008104:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008108:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 800810c:	68fa      	ldr	r2, [r7, #12]
 800810e:	6812      	ldr	r2, [r2, #0]
 8008110:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8008112:	f7fe fe65 	bl	8006de0 <HAL_GetTick>
 8008116:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	699b      	ldr	r3, [r3, #24]
 800811e:	f003 0320 	and.w	r3, r3, #32
 8008122:	2b20      	cmp	r3, #32
 8008124:	bf0c      	ite	eq
 8008126:	2301      	moveq	r3, #1
 8008128:	2300      	movne	r3, #0
 800812a:	b2db      	uxtb	r3, r3
 800812c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	699b      	ldr	r3, [r3, #24]
 8008134:	f003 0310 	and.w	r3, r3, #16
 8008138:	2b10      	cmp	r3, #16
 800813a:	bf0c      	ite	eq
 800813c:	2301      	moveq	r3, #1
 800813e:	2300      	movne	r3, #0
 8008140:	b2db      	uxtb	r3, r3
 8008142:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008144:	e034      	b.n	80081b0 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800814c:	d01a      	beq.n	8008184 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800814e:	f7fe fe47 	bl	8006de0 <HAL_GetTick>
 8008152:	4602      	mov	r2, r0
 8008154:	69bb      	ldr	r3, [r7, #24]
 8008156:	1ad3      	subs	r3, r2, r3
 8008158:	683a      	ldr	r2, [r7, #0]
 800815a:	429a      	cmp	r2, r3
 800815c:	d302      	bcc.n	8008164 <HAL_I2C_IsDeviceReady+0xd8>
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d10f      	bne.n	8008184 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2220      	movs	r2, #32
 8008168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008170:	f043 0220 	orr.w	r2, r3, #32
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2200      	movs	r2, #0
 800817c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8008180:	2301      	movs	r3, #1
 8008182:	e06b      	b.n	800825c <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	699b      	ldr	r3, [r3, #24]
 800818a:	f003 0320 	and.w	r3, r3, #32
 800818e:	2b20      	cmp	r3, #32
 8008190:	bf0c      	ite	eq
 8008192:	2301      	moveq	r3, #1
 8008194:	2300      	movne	r3, #0
 8008196:	b2db      	uxtb	r3, r3
 8008198:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	699b      	ldr	r3, [r3, #24]
 80081a0:	f003 0310 	and.w	r3, r3, #16
 80081a4:	2b10      	cmp	r3, #16
 80081a6:	bf0c      	ite	eq
 80081a8:	2301      	moveq	r3, #1
 80081aa:	2300      	movne	r3, #0
 80081ac:	b2db      	uxtb	r3, r3
 80081ae:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80081b0:	7ffb      	ldrb	r3, [r7, #31]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d102      	bne.n	80081bc <HAL_I2C_IsDeviceReady+0x130>
 80081b6:	7fbb      	ldrb	r3, [r7, #30]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d0c4      	beq.n	8008146 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	699b      	ldr	r3, [r3, #24]
 80081c2:	f003 0310 	and.w	r3, r3, #16
 80081c6:	2b10      	cmp	r3, #16
 80081c8:	d01a      	beq.n	8008200 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80081ca:	69bb      	ldr	r3, [r7, #24]
 80081cc:	9300      	str	r3, [sp, #0]
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	2200      	movs	r2, #0
 80081d2:	2120      	movs	r1, #32
 80081d4:	68f8      	ldr	r0, [r7, #12]
 80081d6:	f000 f911 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 80081da:	4603      	mov	r3, r0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d001      	beq.n	80081e4 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 80081e0:	2301      	movs	r3, #1
 80081e2:	e03b      	b.n	800825c <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	2220      	movs	r2, #32
 80081ea:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2220      	movs	r2, #32
 80081f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2200      	movs	r2, #0
 80081f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 80081fc:	2300      	movs	r3, #0
 80081fe:	e02d      	b.n	800825c <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008200:	69bb      	ldr	r3, [r7, #24]
 8008202:	9300      	str	r3, [sp, #0]
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	2200      	movs	r2, #0
 8008208:	2120      	movs	r1, #32
 800820a:	68f8      	ldr	r0, [r7, #12]
 800820c:	f000 f8f6 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 8008210:	4603      	mov	r3, r0
 8008212:	2b00      	cmp	r3, #0
 8008214:	d001      	beq.n	800821a <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	e020      	b.n	800825c <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	2210      	movs	r2, #16
 8008220:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	2220      	movs	r2, #32
 8008228:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	3301      	adds	r3, #1
 800822e:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	687a      	ldr	r2, [r7, #4]
 8008234:	429a      	cmp	r2, r3
 8008236:	f63f af56 	bhi.w	80080e6 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	2220      	movs	r2, #32
 800823e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008246:	f043 0220 	orr.w	r2, r3, #32
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	2200      	movs	r2, #0
 8008252:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8008256:	2301      	movs	r3, #1
 8008258:	e000      	b.n	800825c <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 800825a:	2302      	movs	r3, #2
  }
}
 800825c:	4618      	mov	r0, r3
 800825e:	3720      	adds	r7, #32
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}

08008264 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b086      	sub	sp, #24
 8008268:	af02      	add	r7, sp, #8
 800826a:	60f8      	str	r0, [r7, #12]
 800826c:	4608      	mov	r0, r1
 800826e:	4611      	mov	r1, r2
 8008270:	461a      	mov	r2, r3
 8008272:	4603      	mov	r3, r0
 8008274:	817b      	strh	r3, [r7, #10]
 8008276:	460b      	mov	r3, r1
 8008278:	813b      	strh	r3, [r7, #8]
 800827a:	4613      	mov	r3, r2
 800827c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800827e:	88fb      	ldrh	r3, [r7, #6]
 8008280:	b2da      	uxtb	r2, r3
 8008282:	8979      	ldrh	r1, [r7, #10]
 8008284:	4b20      	ldr	r3, [pc, #128]	@ (8008308 <I2C_RequestMemoryWrite+0xa4>)
 8008286:	9300      	str	r3, [sp, #0]
 8008288:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800828c:	68f8      	ldr	r0, [r7, #12]
 800828e:	f000 fa79 	bl	8008784 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008292:	69fa      	ldr	r2, [r7, #28]
 8008294:	69b9      	ldr	r1, [r7, #24]
 8008296:	68f8      	ldr	r0, [r7, #12]
 8008298:	f000 f909 	bl	80084ae <I2C_WaitOnTXISFlagUntilTimeout>
 800829c:	4603      	mov	r3, r0
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d001      	beq.n	80082a6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80082a2:	2301      	movs	r3, #1
 80082a4:	e02c      	b.n	8008300 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80082a6:	88fb      	ldrh	r3, [r7, #6]
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	d105      	bne.n	80082b8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80082ac:	893b      	ldrh	r3, [r7, #8]
 80082ae:	b2da      	uxtb	r2, r3
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80082b6:	e015      	b.n	80082e4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80082b8:	893b      	ldrh	r3, [r7, #8]
 80082ba:	0a1b      	lsrs	r3, r3, #8
 80082bc:	b29b      	uxth	r3, r3
 80082be:	b2da      	uxtb	r2, r3
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80082c6:	69fa      	ldr	r2, [r7, #28]
 80082c8:	69b9      	ldr	r1, [r7, #24]
 80082ca:	68f8      	ldr	r0, [r7, #12]
 80082cc:	f000 f8ef 	bl	80084ae <I2C_WaitOnTXISFlagUntilTimeout>
 80082d0:	4603      	mov	r3, r0
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d001      	beq.n	80082da <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80082d6:	2301      	movs	r3, #1
 80082d8:	e012      	b.n	8008300 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80082da:	893b      	ldrh	r3, [r7, #8]
 80082dc:	b2da      	uxtb	r2, r3
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80082e4:	69fb      	ldr	r3, [r7, #28]
 80082e6:	9300      	str	r3, [sp, #0]
 80082e8:	69bb      	ldr	r3, [r7, #24]
 80082ea:	2200      	movs	r2, #0
 80082ec:	2180      	movs	r1, #128	@ 0x80
 80082ee:	68f8      	ldr	r0, [r7, #12]
 80082f0:	f000 f884 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 80082f4:	4603      	mov	r3, r0
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d001      	beq.n	80082fe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80082fa:	2301      	movs	r3, #1
 80082fc:	e000      	b.n	8008300 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80082fe:	2300      	movs	r3, #0
}
 8008300:	4618      	mov	r0, r3
 8008302:	3710      	adds	r7, #16
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}
 8008308:	80002000 	.word	0x80002000

0800830c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b086      	sub	sp, #24
 8008310:	af02      	add	r7, sp, #8
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	4608      	mov	r0, r1
 8008316:	4611      	mov	r1, r2
 8008318:	461a      	mov	r2, r3
 800831a:	4603      	mov	r3, r0
 800831c:	817b      	strh	r3, [r7, #10]
 800831e:	460b      	mov	r3, r1
 8008320:	813b      	strh	r3, [r7, #8]
 8008322:	4613      	mov	r3, r2
 8008324:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008326:	88fb      	ldrh	r3, [r7, #6]
 8008328:	b2da      	uxtb	r2, r3
 800832a:	8979      	ldrh	r1, [r7, #10]
 800832c:	4b20      	ldr	r3, [pc, #128]	@ (80083b0 <I2C_RequestMemoryRead+0xa4>)
 800832e:	9300      	str	r3, [sp, #0]
 8008330:	2300      	movs	r3, #0
 8008332:	68f8      	ldr	r0, [r7, #12]
 8008334:	f000 fa26 	bl	8008784 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008338:	69fa      	ldr	r2, [r7, #28]
 800833a:	69b9      	ldr	r1, [r7, #24]
 800833c:	68f8      	ldr	r0, [r7, #12]
 800833e:	f000 f8b6 	bl	80084ae <I2C_WaitOnTXISFlagUntilTimeout>
 8008342:	4603      	mov	r3, r0
 8008344:	2b00      	cmp	r3, #0
 8008346:	d001      	beq.n	800834c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008348:	2301      	movs	r3, #1
 800834a:	e02c      	b.n	80083a6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800834c:	88fb      	ldrh	r3, [r7, #6]
 800834e:	2b01      	cmp	r3, #1
 8008350:	d105      	bne.n	800835e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008352:	893b      	ldrh	r3, [r7, #8]
 8008354:	b2da      	uxtb	r2, r3
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	629a      	str	r2, [r3, #40]	@ 0x28
 800835c:	e015      	b.n	800838a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800835e:	893b      	ldrh	r3, [r7, #8]
 8008360:	0a1b      	lsrs	r3, r3, #8
 8008362:	b29b      	uxth	r3, r3
 8008364:	b2da      	uxtb	r2, r3
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800836c:	69fa      	ldr	r2, [r7, #28]
 800836e:	69b9      	ldr	r1, [r7, #24]
 8008370:	68f8      	ldr	r0, [r7, #12]
 8008372:	f000 f89c 	bl	80084ae <I2C_WaitOnTXISFlagUntilTimeout>
 8008376:	4603      	mov	r3, r0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d001      	beq.n	8008380 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	e012      	b.n	80083a6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008380:	893b      	ldrh	r3, [r7, #8]
 8008382:	b2da      	uxtb	r2, r3
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800838a:	69fb      	ldr	r3, [r7, #28]
 800838c:	9300      	str	r3, [sp, #0]
 800838e:	69bb      	ldr	r3, [r7, #24]
 8008390:	2200      	movs	r2, #0
 8008392:	2140      	movs	r1, #64	@ 0x40
 8008394:	68f8      	ldr	r0, [r7, #12]
 8008396:	f000 f831 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 800839a:	4603      	mov	r3, r0
 800839c:	2b00      	cmp	r3, #0
 800839e:	d001      	beq.n	80083a4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80083a0:	2301      	movs	r3, #1
 80083a2:	e000      	b.n	80083a6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80083a4:	2300      	movs	r3, #0
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3710      	adds	r7, #16
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}
 80083ae:	bf00      	nop
 80083b0:	80002000 	.word	0x80002000

080083b4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	699b      	ldr	r3, [r3, #24]
 80083c2:	f003 0302 	and.w	r3, r3, #2
 80083c6:	2b02      	cmp	r3, #2
 80083c8:	d103      	bne.n	80083d2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	2200      	movs	r2, #0
 80083d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	699b      	ldr	r3, [r3, #24]
 80083d8:	f003 0301 	and.w	r3, r3, #1
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d007      	beq.n	80083f0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	699a      	ldr	r2, [r3, #24]
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f042 0201 	orr.w	r2, r2, #1
 80083ee:	619a      	str	r2, [r3, #24]
  }
}
 80083f0:	bf00      	nop
 80083f2:	370c      	adds	r7, #12
 80083f4:	46bd      	mov	sp, r7
 80083f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fa:	4770      	bx	lr

080083fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b084      	sub	sp, #16
 8008400:	af00      	add	r7, sp, #0
 8008402:	60f8      	str	r0, [r7, #12]
 8008404:	60b9      	str	r1, [r7, #8]
 8008406:	603b      	str	r3, [r7, #0]
 8008408:	4613      	mov	r3, r2
 800840a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800840c:	e03b      	b.n	8008486 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800840e:	69ba      	ldr	r2, [r7, #24]
 8008410:	6839      	ldr	r1, [r7, #0]
 8008412:	68f8      	ldr	r0, [r7, #12]
 8008414:	f000 f8d6 	bl	80085c4 <I2C_IsErrorOccurred>
 8008418:	4603      	mov	r3, r0
 800841a:	2b00      	cmp	r3, #0
 800841c:	d001      	beq.n	8008422 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800841e:	2301      	movs	r3, #1
 8008420:	e041      	b.n	80084a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008428:	d02d      	beq.n	8008486 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800842a:	f7fe fcd9 	bl	8006de0 <HAL_GetTick>
 800842e:	4602      	mov	r2, r0
 8008430:	69bb      	ldr	r3, [r7, #24]
 8008432:	1ad3      	subs	r3, r2, r3
 8008434:	683a      	ldr	r2, [r7, #0]
 8008436:	429a      	cmp	r2, r3
 8008438:	d302      	bcc.n	8008440 <I2C_WaitOnFlagUntilTimeout+0x44>
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d122      	bne.n	8008486 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	699a      	ldr	r2, [r3, #24]
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	4013      	ands	r3, r2
 800844a:	68ba      	ldr	r2, [r7, #8]
 800844c:	429a      	cmp	r2, r3
 800844e:	bf0c      	ite	eq
 8008450:	2301      	moveq	r3, #1
 8008452:	2300      	movne	r3, #0
 8008454:	b2db      	uxtb	r3, r3
 8008456:	461a      	mov	r2, r3
 8008458:	79fb      	ldrb	r3, [r7, #7]
 800845a:	429a      	cmp	r2, r3
 800845c:	d113      	bne.n	8008486 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008462:	f043 0220 	orr.w	r2, r3, #32
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2220      	movs	r2, #32
 800846e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2200      	movs	r2, #0
 8008476:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	2200      	movs	r2, #0
 800847e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	e00f      	b.n	80084a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	699a      	ldr	r2, [r3, #24]
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	4013      	ands	r3, r2
 8008490:	68ba      	ldr	r2, [r7, #8]
 8008492:	429a      	cmp	r2, r3
 8008494:	bf0c      	ite	eq
 8008496:	2301      	moveq	r3, #1
 8008498:	2300      	movne	r3, #0
 800849a:	b2db      	uxtb	r3, r3
 800849c:	461a      	mov	r2, r3
 800849e:	79fb      	ldrb	r3, [r7, #7]
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d0b4      	beq.n	800840e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80084a4:	2300      	movs	r3, #0
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3710      	adds	r7, #16
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bd80      	pop	{r7, pc}

080084ae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80084ae:	b580      	push	{r7, lr}
 80084b0:	b084      	sub	sp, #16
 80084b2:	af00      	add	r7, sp, #0
 80084b4:	60f8      	str	r0, [r7, #12]
 80084b6:	60b9      	str	r1, [r7, #8]
 80084b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80084ba:	e033      	b.n	8008524 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80084bc:	687a      	ldr	r2, [r7, #4]
 80084be:	68b9      	ldr	r1, [r7, #8]
 80084c0:	68f8      	ldr	r0, [r7, #12]
 80084c2:	f000 f87f 	bl	80085c4 <I2C_IsErrorOccurred>
 80084c6:	4603      	mov	r3, r0
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d001      	beq.n	80084d0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80084cc:	2301      	movs	r3, #1
 80084ce:	e031      	b.n	8008534 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084d6:	d025      	beq.n	8008524 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084d8:	f7fe fc82 	bl	8006de0 <HAL_GetTick>
 80084dc:	4602      	mov	r2, r0
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	1ad3      	subs	r3, r2, r3
 80084e2:	68ba      	ldr	r2, [r7, #8]
 80084e4:	429a      	cmp	r2, r3
 80084e6:	d302      	bcc.n	80084ee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d11a      	bne.n	8008524 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	699b      	ldr	r3, [r3, #24]
 80084f4:	f003 0302 	and.w	r3, r3, #2
 80084f8:	2b02      	cmp	r3, #2
 80084fa:	d013      	beq.n	8008524 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008500:	f043 0220 	orr.w	r2, r3, #32
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	2220      	movs	r2, #32
 800850c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	2200      	movs	r2, #0
 8008514:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	2200      	movs	r2, #0
 800851c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008520:	2301      	movs	r3, #1
 8008522:	e007      	b.n	8008534 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	699b      	ldr	r3, [r3, #24]
 800852a:	f003 0302 	and.w	r3, r3, #2
 800852e:	2b02      	cmp	r3, #2
 8008530:	d1c4      	bne.n	80084bc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008532:	2300      	movs	r3, #0
}
 8008534:	4618      	mov	r0, r3
 8008536:	3710      	adds	r7, #16
 8008538:	46bd      	mov	sp, r7
 800853a:	bd80      	pop	{r7, pc}

0800853c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	60f8      	str	r0, [r7, #12]
 8008544:	60b9      	str	r1, [r7, #8]
 8008546:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008548:	e02f      	b.n	80085aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800854a:	687a      	ldr	r2, [r7, #4]
 800854c:	68b9      	ldr	r1, [r7, #8]
 800854e:	68f8      	ldr	r0, [r7, #12]
 8008550:	f000 f838 	bl	80085c4 <I2C_IsErrorOccurred>
 8008554:	4603      	mov	r3, r0
 8008556:	2b00      	cmp	r3, #0
 8008558:	d001      	beq.n	800855e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800855a:	2301      	movs	r3, #1
 800855c:	e02d      	b.n	80085ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800855e:	f7fe fc3f 	bl	8006de0 <HAL_GetTick>
 8008562:	4602      	mov	r2, r0
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	1ad3      	subs	r3, r2, r3
 8008568:	68ba      	ldr	r2, [r7, #8]
 800856a:	429a      	cmp	r2, r3
 800856c:	d302      	bcc.n	8008574 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d11a      	bne.n	80085aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	699b      	ldr	r3, [r3, #24]
 800857a:	f003 0320 	and.w	r3, r3, #32
 800857e:	2b20      	cmp	r3, #32
 8008580:	d013      	beq.n	80085aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008586:	f043 0220 	orr.w	r2, r3, #32
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2220      	movs	r2, #32
 8008592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	2200      	movs	r2, #0
 800859a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2200      	movs	r2, #0
 80085a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	e007      	b.n	80085ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	699b      	ldr	r3, [r3, #24]
 80085b0:	f003 0320 	and.w	r3, r3, #32
 80085b4:	2b20      	cmp	r3, #32
 80085b6:	d1c8      	bne.n	800854a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80085b8:	2300      	movs	r3, #0
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3710      	adds	r7, #16
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}
	...

080085c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b08a      	sub	sp, #40	@ 0x28
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	60f8      	str	r0, [r7, #12]
 80085cc:	60b9      	str	r1, [r7, #8]
 80085ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80085d0:	2300      	movs	r3, #0
 80085d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	699b      	ldr	r3, [r3, #24]
 80085dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80085de:	2300      	movs	r3, #0
 80085e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80085e6:	69bb      	ldr	r3, [r7, #24]
 80085e8:	f003 0310 	and.w	r3, r3, #16
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d068      	beq.n	80086c2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	2210      	movs	r2, #16
 80085f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80085f8:	e049      	b.n	800868e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008600:	d045      	beq.n	800868e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008602:	f7fe fbed 	bl	8006de0 <HAL_GetTick>
 8008606:	4602      	mov	r2, r0
 8008608:	69fb      	ldr	r3, [r7, #28]
 800860a:	1ad3      	subs	r3, r2, r3
 800860c:	68ba      	ldr	r2, [r7, #8]
 800860e:	429a      	cmp	r2, r3
 8008610:	d302      	bcc.n	8008618 <I2C_IsErrorOccurred+0x54>
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d13a      	bne.n	800868e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008622:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800862a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	699b      	ldr	r3, [r3, #24]
 8008632:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008636:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800863a:	d121      	bne.n	8008680 <I2C_IsErrorOccurred+0xbc>
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008642:	d01d      	beq.n	8008680 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008644:	7cfb      	ldrb	r3, [r7, #19]
 8008646:	2b20      	cmp	r3, #32
 8008648:	d01a      	beq.n	8008680 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	685a      	ldr	r2, [r3, #4]
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008658:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800865a:	f7fe fbc1 	bl	8006de0 <HAL_GetTick>
 800865e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008660:	e00e      	b.n	8008680 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008662:	f7fe fbbd 	bl	8006de0 <HAL_GetTick>
 8008666:	4602      	mov	r2, r0
 8008668:	69fb      	ldr	r3, [r7, #28]
 800866a:	1ad3      	subs	r3, r2, r3
 800866c:	2b19      	cmp	r3, #25
 800866e:	d907      	bls.n	8008680 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008670:	6a3b      	ldr	r3, [r7, #32]
 8008672:	f043 0320 	orr.w	r3, r3, #32
 8008676:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008678:	2301      	movs	r3, #1
 800867a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800867e:	e006      	b.n	800868e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	699b      	ldr	r3, [r3, #24]
 8008686:	f003 0320 	and.w	r3, r3, #32
 800868a:	2b20      	cmp	r3, #32
 800868c:	d1e9      	bne.n	8008662 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	699b      	ldr	r3, [r3, #24]
 8008694:	f003 0320 	and.w	r3, r3, #32
 8008698:	2b20      	cmp	r3, #32
 800869a:	d003      	beq.n	80086a4 <I2C_IsErrorOccurred+0xe0>
 800869c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d0aa      	beq.n	80085fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80086a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d103      	bne.n	80086b4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2220      	movs	r2, #32
 80086b2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80086b4:	6a3b      	ldr	r3, [r7, #32]
 80086b6:	f043 0304 	orr.w	r3, r3, #4
 80086ba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80086bc:	2301      	movs	r3, #1
 80086be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	699b      	ldr	r3, [r3, #24]
 80086c8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80086ca:	69bb      	ldr	r3, [r7, #24]
 80086cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d00b      	beq.n	80086ec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80086d4:	6a3b      	ldr	r3, [r7, #32]
 80086d6:	f043 0301 	orr.w	r3, r3, #1
 80086da:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80086e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80086e6:	2301      	movs	r3, #1
 80086e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80086ec:	69bb      	ldr	r3, [r7, #24]
 80086ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d00b      	beq.n	800870e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80086f6:	6a3b      	ldr	r3, [r7, #32]
 80086f8:	f043 0308 	orr.w	r3, r3, #8
 80086fc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008706:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008708:	2301      	movs	r3, #1
 800870a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800870e:	69bb      	ldr	r3, [r7, #24]
 8008710:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008714:	2b00      	cmp	r3, #0
 8008716:	d00b      	beq.n	8008730 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008718:	6a3b      	ldr	r3, [r7, #32]
 800871a:	f043 0302 	orr.w	r3, r3, #2
 800871e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008728:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008730:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008734:	2b00      	cmp	r3, #0
 8008736:	d01c      	beq.n	8008772 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008738:	68f8      	ldr	r0, [r7, #12]
 800873a:	f7ff fe3b 	bl	80083b4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	6859      	ldr	r1, [r3, #4]
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	4b0d      	ldr	r3, [pc, #52]	@ (8008780 <I2C_IsErrorOccurred+0x1bc>)
 800874a:	400b      	ands	r3, r1
 800874c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008752:	6a3b      	ldr	r3, [r7, #32]
 8008754:	431a      	orrs	r2, r3
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	2220      	movs	r2, #32
 800875e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2200      	movs	r2, #0
 8008766:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2200      	movs	r2, #0
 800876e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8008772:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008776:	4618      	mov	r0, r3
 8008778:	3728      	adds	r7, #40	@ 0x28
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}
 800877e:	bf00      	nop
 8008780:	fe00e800 	.word	0xfe00e800

08008784 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008784:	b480      	push	{r7}
 8008786:	b087      	sub	sp, #28
 8008788:	af00      	add	r7, sp, #0
 800878a:	60f8      	str	r0, [r7, #12]
 800878c:	607b      	str	r3, [r7, #4]
 800878e:	460b      	mov	r3, r1
 8008790:	817b      	strh	r3, [r7, #10]
 8008792:	4613      	mov	r3, r2
 8008794:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008796:	897b      	ldrh	r3, [r7, #10]
 8008798:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800879c:	7a7b      	ldrb	r3, [r7, #9]
 800879e:	041b      	lsls	r3, r3, #16
 80087a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80087a4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80087aa:	6a3b      	ldr	r3, [r7, #32]
 80087ac:	4313      	orrs	r3, r2
 80087ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80087b2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	685a      	ldr	r2, [r3, #4]
 80087ba:	6a3b      	ldr	r3, [r7, #32]
 80087bc:	0d5b      	lsrs	r3, r3, #21
 80087be:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80087c2:	4b08      	ldr	r3, [pc, #32]	@ (80087e4 <I2C_TransferConfig+0x60>)
 80087c4:	430b      	orrs	r3, r1
 80087c6:	43db      	mvns	r3, r3
 80087c8:	ea02 0103 	and.w	r1, r2, r3
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	697a      	ldr	r2, [r7, #20]
 80087d2:	430a      	orrs	r2, r1
 80087d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80087d6:	bf00      	nop
 80087d8:	371c      	adds	r7, #28
 80087da:	46bd      	mov	sp, r7
 80087dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e0:	4770      	bx	lr
 80087e2:	bf00      	nop
 80087e4:	03ff63ff 	.word	0x03ff63ff

080087e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80087e8:	b480      	push	{r7}
 80087ea:	b083      	sub	sp, #12
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087f8:	b2db      	uxtb	r3, r3
 80087fa:	2b20      	cmp	r3, #32
 80087fc:	d138      	bne.n	8008870 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008804:	2b01      	cmp	r3, #1
 8008806:	d101      	bne.n	800880c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008808:	2302      	movs	r3, #2
 800880a:	e032      	b.n	8008872 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2224      	movs	r2, #36	@ 0x24
 8008818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	681a      	ldr	r2, [r3, #0]
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f022 0201 	bic.w	r2, r2, #1
 800882a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	681a      	ldr	r2, [r3, #0]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800883a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	6819      	ldr	r1, [r3, #0]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	683a      	ldr	r2, [r7, #0]
 8008848:	430a      	orrs	r2, r1
 800884a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	681a      	ldr	r2, [r3, #0]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f042 0201 	orr.w	r2, r2, #1
 800885a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2220      	movs	r2, #32
 8008860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2200      	movs	r2, #0
 8008868:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800886c:	2300      	movs	r3, #0
 800886e:	e000      	b.n	8008872 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008870:	2302      	movs	r3, #2
  }
}
 8008872:	4618      	mov	r0, r3
 8008874:	370c      	adds	r7, #12
 8008876:	46bd      	mov	sp, r7
 8008878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887c:	4770      	bx	lr

0800887e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800887e:	b480      	push	{r7}
 8008880:	b085      	sub	sp, #20
 8008882:	af00      	add	r7, sp, #0
 8008884:	6078      	str	r0, [r7, #4]
 8008886:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800888e:	b2db      	uxtb	r3, r3
 8008890:	2b20      	cmp	r3, #32
 8008892:	d139      	bne.n	8008908 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800889a:	2b01      	cmp	r3, #1
 800889c:	d101      	bne.n	80088a2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800889e:	2302      	movs	r3, #2
 80088a0:	e033      	b.n	800890a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2201      	movs	r2, #1
 80088a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2224      	movs	r2, #36	@ 0x24
 80088ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f022 0201 	bic.w	r2, r2, #1
 80088c0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80088d0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	021b      	lsls	r3, r3, #8
 80088d6:	68fa      	ldr	r2, [r7, #12]
 80088d8:	4313      	orrs	r3, r2
 80088da:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	68fa      	ldr	r2, [r7, #12]
 80088e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	681a      	ldr	r2, [r3, #0]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f042 0201 	orr.w	r2, r2, #1
 80088f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2220      	movs	r2, #32
 80088f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2200      	movs	r2, #0
 8008900:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008904:	2300      	movs	r3, #0
 8008906:	e000      	b.n	800890a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008908:	2302      	movs	r3, #2
  }
}
 800890a:	4618      	mov	r0, r3
 800890c:	3714      	adds	r7, #20
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr
	...

08008918 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008918:	b480      	push	{r7}
 800891a:	b085      	sub	sp, #20
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d141      	bne.n	80089aa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008926:	4b4b      	ldr	r3, [pc, #300]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800892e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008932:	d131      	bne.n	8008998 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008934:	4b47      	ldr	r3, [pc, #284]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800893a:	4a46      	ldr	r2, [pc, #280]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800893c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008940:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008944:	4b43      	ldr	r3, [pc, #268]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800894c:	4a41      	ldr	r2, [pc, #260]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800894e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008952:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008954:	4b40      	ldr	r3, [pc, #256]	@ (8008a58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	2232      	movs	r2, #50	@ 0x32
 800895a:	fb02 f303 	mul.w	r3, r2, r3
 800895e:	4a3f      	ldr	r2, [pc, #252]	@ (8008a5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008960:	fba2 2303 	umull	r2, r3, r2, r3
 8008964:	0c9b      	lsrs	r3, r3, #18
 8008966:	3301      	adds	r3, #1
 8008968:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800896a:	e002      	b.n	8008972 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	3b01      	subs	r3, #1
 8008970:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008972:	4b38      	ldr	r3, [pc, #224]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008974:	695b      	ldr	r3, [r3, #20]
 8008976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800897a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800897e:	d102      	bne.n	8008986 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d1f2      	bne.n	800896c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008986:	4b33      	ldr	r3, [pc, #204]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008988:	695b      	ldr	r3, [r3, #20]
 800898a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800898e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008992:	d158      	bne.n	8008a46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008994:	2303      	movs	r3, #3
 8008996:	e057      	b.n	8008a48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008998:	4b2e      	ldr	r3, [pc, #184]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800899a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800899e:	4a2d      	ldr	r2, [pc, #180]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80089a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80089a8:	e04d      	b.n	8008a46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089b0:	d141      	bne.n	8008a36 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80089b2:	4b28      	ldr	r3, [pc, #160]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80089ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089be:	d131      	bne.n	8008a24 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80089c0:	4b24      	ldr	r3, [pc, #144]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089c6:	4a23      	ldr	r2, [pc, #140]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80089d0:	4b20      	ldr	r3, [pc, #128]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80089d8:	4a1e      	ldr	r2, [pc, #120]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80089de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80089e0:	4b1d      	ldr	r3, [pc, #116]	@ (8008a58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2232      	movs	r2, #50	@ 0x32
 80089e6:	fb02 f303 	mul.w	r3, r2, r3
 80089ea:	4a1c      	ldr	r2, [pc, #112]	@ (8008a5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80089ec:	fba2 2303 	umull	r2, r3, r2, r3
 80089f0:	0c9b      	lsrs	r3, r3, #18
 80089f2:	3301      	adds	r3, #1
 80089f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80089f6:	e002      	b.n	80089fe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	3b01      	subs	r3, #1
 80089fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80089fe:	4b15      	ldr	r3, [pc, #84]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a00:	695b      	ldr	r3, [r3, #20]
 8008a02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a0a:	d102      	bne.n	8008a12 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d1f2      	bne.n	80089f8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008a12:	4b10      	ldr	r3, [pc, #64]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a14:	695b      	ldr	r3, [r3, #20]
 8008a16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a1e:	d112      	bne.n	8008a46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008a20:	2303      	movs	r3, #3
 8008a22:	e011      	b.n	8008a48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008a24:	4b0b      	ldr	r3, [pc, #44]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a2a:	4a0a      	ldr	r2, [pc, #40]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008a34:	e007      	b.n	8008a46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008a36:	4b07      	ldr	r3, [pc, #28]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008a3e:	4a05      	ldr	r2, [pc, #20]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008a44:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008a46:	2300      	movs	r3, #0
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3714      	adds	r7, #20
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr
 8008a54:	40007000 	.word	0x40007000
 8008a58:	20000060 	.word	0x20000060
 8008a5c:	431bde83 	.word	0x431bde83

08008a60 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008a60:	b480      	push	{r7}
 8008a62:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008a64:	4b05      	ldr	r3, [pc, #20]	@ (8008a7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	4a04      	ldr	r2, [pc, #16]	@ (8008a7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008a6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008a6e:	6093      	str	r3, [r2, #8]
}
 8008a70:	bf00      	nop
 8008a72:	46bd      	mov	sp, r7
 8008a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a78:	4770      	bx	lr
 8008a7a:	bf00      	nop
 8008a7c:	40007000 	.word	0x40007000

08008a80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b088      	sub	sp, #32
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d101      	bne.n	8008a92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008a8e:	2301      	movs	r3, #1
 8008a90:	e2fe      	b.n	8009090 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f003 0301 	and.w	r3, r3, #1
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d075      	beq.n	8008b8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008a9e:	4b97      	ldr	r3, [pc, #604]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008aa0:	689b      	ldr	r3, [r3, #8]
 8008aa2:	f003 030c 	and.w	r3, r3, #12
 8008aa6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008aa8:	4b94      	ldr	r3, [pc, #592]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008aaa:	68db      	ldr	r3, [r3, #12]
 8008aac:	f003 0303 	and.w	r3, r3, #3
 8008ab0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008ab2:	69bb      	ldr	r3, [r7, #24]
 8008ab4:	2b0c      	cmp	r3, #12
 8008ab6:	d102      	bne.n	8008abe <HAL_RCC_OscConfig+0x3e>
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	2b03      	cmp	r3, #3
 8008abc:	d002      	beq.n	8008ac4 <HAL_RCC_OscConfig+0x44>
 8008abe:	69bb      	ldr	r3, [r7, #24]
 8008ac0:	2b08      	cmp	r3, #8
 8008ac2:	d10b      	bne.n	8008adc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ac4:	4b8d      	ldr	r3, [pc, #564]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d05b      	beq.n	8008b88 <HAL_RCC_OscConfig+0x108>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d157      	bne.n	8008b88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	e2d9      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	685b      	ldr	r3, [r3, #4]
 8008ae0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ae4:	d106      	bne.n	8008af4 <HAL_RCC_OscConfig+0x74>
 8008ae6:	4b85      	ldr	r3, [pc, #532]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4a84      	ldr	r2, [pc, #528]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008aec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008af0:	6013      	str	r3, [r2, #0]
 8008af2:	e01d      	b.n	8008b30 <HAL_RCC_OscConfig+0xb0>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008afc:	d10c      	bne.n	8008b18 <HAL_RCC_OscConfig+0x98>
 8008afe:	4b7f      	ldr	r3, [pc, #508]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4a7e      	ldr	r2, [pc, #504]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008b08:	6013      	str	r3, [r2, #0]
 8008b0a:	4b7c      	ldr	r3, [pc, #496]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	4a7b      	ldr	r2, [pc, #492]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008b14:	6013      	str	r3, [r2, #0]
 8008b16:	e00b      	b.n	8008b30 <HAL_RCC_OscConfig+0xb0>
 8008b18:	4b78      	ldr	r3, [pc, #480]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	4a77      	ldr	r2, [pc, #476]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b22:	6013      	str	r3, [r2, #0]
 8008b24:	4b75      	ldr	r3, [pc, #468]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a74      	ldr	r2, [pc, #464]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008b2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d013      	beq.n	8008b60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b38:	f7fe f952 	bl	8006de0 <HAL_GetTick>
 8008b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008b3e:	e008      	b.n	8008b52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008b40:	f7fe f94e 	bl	8006de0 <HAL_GetTick>
 8008b44:	4602      	mov	r2, r0
 8008b46:	693b      	ldr	r3, [r7, #16]
 8008b48:	1ad3      	subs	r3, r2, r3
 8008b4a:	2b64      	cmp	r3, #100	@ 0x64
 8008b4c:	d901      	bls.n	8008b52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008b4e:	2303      	movs	r3, #3
 8008b50:	e29e      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008b52:	4b6a      	ldr	r3, [pc, #424]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d0f0      	beq.n	8008b40 <HAL_RCC_OscConfig+0xc0>
 8008b5e:	e014      	b.n	8008b8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b60:	f7fe f93e 	bl	8006de0 <HAL_GetTick>
 8008b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008b66:	e008      	b.n	8008b7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008b68:	f7fe f93a 	bl	8006de0 <HAL_GetTick>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	1ad3      	subs	r3, r2, r3
 8008b72:	2b64      	cmp	r3, #100	@ 0x64
 8008b74:	d901      	bls.n	8008b7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008b76:	2303      	movs	r3, #3
 8008b78:	e28a      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008b7a:	4b60      	ldr	r3, [pc, #384]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d1f0      	bne.n	8008b68 <HAL_RCC_OscConfig+0xe8>
 8008b86:	e000      	b.n	8008b8a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008b88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	f003 0302 	and.w	r3, r3, #2
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d075      	beq.n	8008c82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008b96:	4b59      	ldr	r3, [pc, #356]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b98:	689b      	ldr	r3, [r3, #8]
 8008b9a:	f003 030c 	and.w	r3, r3, #12
 8008b9e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008ba0:	4b56      	ldr	r3, [pc, #344]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008ba2:	68db      	ldr	r3, [r3, #12]
 8008ba4:	f003 0303 	and.w	r3, r3, #3
 8008ba8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008baa:	69bb      	ldr	r3, [r7, #24]
 8008bac:	2b0c      	cmp	r3, #12
 8008bae:	d102      	bne.n	8008bb6 <HAL_RCC_OscConfig+0x136>
 8008bb0:	697b      	ldr	r3, [r7, #20]
 8008bb2:	2b02      	cmp	r3, #2
 8008bb4:	d002      	beq.n	8008bbc <HAL_RCC_OscConfig+0x13c>
 8008bb6:	69bb      	ldr	r3, [r7, #24]
 8008bb8:	2b04      	cmp	r3, #4
 8008bba:	d11f      	bne.n	8008bfc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008bbc:	4b4f      	ldr	r3, [pc, #316]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d005      	beq.n	8008bd4 <HAL_RCC_OscConfig+0x154>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	68db      	ldr	r3, [r3, #12]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d101      	bne.n	8008bd4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	e25d      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008bd4:	4b49      	ldr	r3, [pc, #292]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	691b      	ldr	r3, [r3, #16]
 8008be0:	061b      	lsls	r3, r3, #24
 8008be2:	4946      	ldr	r1, [pc, #280]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008be4:	4313      	orrs	r3, r2
 8008be6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008be8:	4b45      	ldr	r3, [pc, #276]	@ (8008d00 <HAL_RCC_OscConfig+0x280>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4618      	mov	r0, r3
 8008bee:	f7fe f8ab 	bl	8006d48 <HAL_InitTick>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d043      	beq.n	8008c80 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	e249      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	68db      	ldr	r3, [r3, #12]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d023      	beq.n	8008c4c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008c04:	4b3d      	ldr	r3, [pc, #244]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4a3c      	ldr	r2, [pc, #240]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c10:	f7fe f8e6 	bl	8006de0 <HAL_GetTick>
 8008c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008c16:	e008      	b.n	8008c2a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008c18:	f7fe f8e2 	bl	8006de0 <HAL_GetTick>
 8008c1c:	4602      	mov	r2, r0
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	1ad3      	subs	r3, r2, r3
 8008c22:	2b02      	cmp	r3, #2
 8008c24:	d901      	bls.n	8008c2a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008c26:	2303      	movs	r3, #3
 8008c28:	e232      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008c2a:	4b34      	ldr	r3, [pc, #208]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d0f0      	beq.n	8008c18 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008c36:	4b31      	ldr	r3, [pc, #196]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c38:	685b      	ldr	r3, [r3, #4]
 8008c3a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	691b      	ldr	r3, [r3, #16]
 8008c42:	061b      	lsls	r3, r3, #24
 8008c44:	492d      	ldr	r1, [pc, #180]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c46:	4313      	orrs	r3, r2
 8008c48:	604b      	str	r3, [r1, #4]
 8008c4a:	e01a      	b.n	8008c82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008c4c:	4b2b      	ldr	r3, [pc, #172]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a2a      	ldr	r2, [pc, #168]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c58:	f7fe f8c2 	bl	8006de0 <HAL_GetTick>
 8008c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008c5e:	e008      	b.n	8008c72 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008c60:	f7fe f8be 	bl	8006de0 <HAL_GetTick>
 8008c64:	4602      	mov	r2, r0
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	1ad3      	subs	r3, r2, r3
 8008c6a:	2b02      	cmp	r3, #2
 8008c6c:	d901      	bls.n	8008c72 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008c6e:	2303      	movs	r3, #3
 8008c70:	e20e      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008c72:	4b22      	ldr	r3, [pc, #136]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d1f0      	bne.n	8008c60 <HAL_RCC_OscConfig+0x1e0>
 8008c7e:	e000      	b.n	8008c82 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008c80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f003 0308 	and.w	r3, r3, #8
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d041      	beq.n	8008d12 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	695b      	ldr	r3, [r3, #20]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d01c      	beq.n	8008cd0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008c96:	4b19      	ldr	r3, [pc, #100]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c9c:	4a17      	ldr	r2, [pc, #92]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c9e:	f043 0301 	orr.w	r3, r3, #1
 8008ca2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ca6:	f7fe f89b 	bl	8006de0 <HAL_GetTick>
 8008caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008cac:	e008      	b.n	8008cc0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008cae:	f7fe f897 	bl	8006de0 <HAL_GetTick>
 8008cb2:	4602      	mov	r2, r0
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	1ad3      	subs	r3, r2, r3
 8008cb8:	2b02      	cmp	r3, #2
 8008cba:	d901      	bls.n	8008cc0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008cbc:	2303      	movs	r3, #3
 8008cbe:	e1e7      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008cc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008cc6:	f003 0302 	and.w	r3, r3, #2
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d0ef      	beq.n	8008cae <HAL_RCC_OscConfig+0x22e>
 8008cce:	e020      	b.n	8008d12 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008cd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008cd6:	4a09      	ldr	r2, [pc, #36]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008cd8:	f023 0301 	bic.w	r3, r3, #1
 8008cdc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ce0:	f7fe f87e 	bl	8006de0 <HAL_GetTick>
 8008ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008ce6:	e00d      	b.n	8008d04 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ce8:	f7fe f87a 	bl	8006de0 <HAL_GetTick>
 8008cec:	4602      	mov	r2, r0
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	1ad3      	subs	r3, r2, r3
 8008cf2:	2b02      	cmp	r3, #2
 8008cf4:	d906      	bls.n	8008d04 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008cf6:	2303      	movs	r3, #3
 8008cf8:	e1ca      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
 8008cfa:	bf00      	nop
 8008cfc:	40021000 	.word	0x40021000
 8008d00:	20000064 	.word	0x20000064
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008d04:	4b8c      	ldr	r3, [pc, #560]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008d06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d0a:	f003 0302 	and.w	r3, r3, #2
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d1ea      	bne.n	8008ce8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f003 0304 	and.w	r3, r3, #4
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	f000 80a6 	beq.w	8008e6c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008d20:	2300      	movs	r3, #0
 8008d22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008d24:	4b84      	ldr	r3, [pc, #528]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d101      	bne.n	8008d34 <HAL_RCC_OscConfig+0x2b4>
 8008d30:	2301      	movs	r3, #1
 8008d32:	e000      	b.n	8008d36 <HAL_RCC_OscConfig+0x2b6>
 8008d34:	2300      	movs	r3, #0
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d00d      	beq.n	8008d56 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008d3a:	4b7f      	ldr	r3, [pc, #508]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d3e:	4a7e      	ldr	r2, [pc, #504]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008d40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d44:	6593      	str	r3, [r2, #88]	@ 0x58
 8008d46:	4b7c      	ldr	r3, [pc, #496]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d4e:	60fb      	str	r3, [r7, #12]
 8008d50:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008d52:	2301      	movs	r3, #1
 8008d54:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d56:	4b79      	ldr	r3, [pc, #484]	@ (8008f3c <HAL_RCC_OscConfig+0x4bc>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d118      	bne.n	8008d94 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008d62:	4b76      	ldr	r3, [pc, #472]	@ (8008f3c <HAL_RCC_OscConfig+0x4bc>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a75      	ldr	r2, [pc, #468]	@ (8008f3c <HAL_RCC_OscConfig+0x4bc>)
 8008d68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008d6e:	f7fe f837 	bl	8006de0 <HAL_GetTick>
 8008d72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d74:	e008      	b.n	8008d88 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008d76:	f7fe f833 	bl	8006de0 <HAL_GetTick>
 8008d7a:	4602      	mov	r2, r0
 8008d7c:	693b      	ldr	r3, [r7, #16]
 8008d7e:	1ad3      	subs	r3, r2, r3
 8008d80:	2b02      	cmp	r3, #2
 8008d82:	d901      	bls.n	8008d88 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008d84:	2303      	movs	r3, #3
 8008d86:	e183      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d88:	4b6c      	ldr	r3, [pc, #432]	@ (8008f3c <HAL_RCC_OscConfig+0x4bc>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d0f0      	beq.n	8008d76 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	689b      	ldr	r3, [r3, #8]
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d108      	bne.n	8008dae <HAL_RCC_OscConfig+0x32e>
 8008d9c:	4b66      	ldr	r3, [pc, #408]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008da2:	4a65      	ldr	r2, [pc, #404]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008da4:	f043 0301 	orr.w	r3, r3, #1
 8008da8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008dac:	e024      	b.n	8008df8 <HAL_RCC_OscConfig+0x378>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	689b      	ldr	r3, [r3, #8]
 8008db2:	2b05      	cmp	r3, #5
 8008db4:	d110      	bne.n	8008dd8 <HAL_RCC_OscConfig+0x358>
 8008db6:	4b60      	ldr	r3, [pc, #384]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dbc:	4a5e      	ldr	r2, [pc, #376]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008dbe:	f043 0304 	orr.w	r3, r3, #4
 8008dc2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008dc6:	4b5c      	ldr	r3, [pc, #368]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dcc:	4a5a      	ldr	r2, [pc, #360]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008dce:	f043 0301 	orr.w	r3, r3, #1
 8008dd2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008dd6:	e00f      	b.n	8008df8 <HAL_RCC_OscConfig+0x378>
 8008dd8:	4b57      	ldr	r3, [pc, #348]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dde:	4a56      	ldr	r2, [pc, #344]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008de0:	f023 0301 	bic.w	r3, r3, #1
 8008de4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008de8:	4b53      	ldr	r3, [pc, #332]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dee:	4a52      	ldr	r2, [pc, #328]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008df0:	f023 0304 	bic.w	r3, r3, #4
 8008df4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	689b      	ldr	r3, [r3, #8]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d016      	beq.n	8008e2e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e00:	f7fd ffee 	bl	8006de0 <HAL_GetTick>
 8008e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008e06:	e00a      	b.n	8008e1e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e08:	f7fd ffea 	bl	8006de0 <HAL_GetTick>
 8008e0c:	4602      	mov	r2, r0
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	1ad3      	subs	r3, r2, r3
 8008e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d901      	bls.n	8008e1e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008e1a:	2303      	movs	r3, #3
 8008e1c:	e138      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008e1e:	4b46      	ldr	r3, [pc, #280]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e24:	f003 0302 	and.w	r3, r3, #2
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d0ed      	beq.n	8008e08 <HAL_RCC_OscConfig+0x388>
 8008e2c:	e015      	b.n	8008e5a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e2e:	f7fd ffd7 	bl	8006de0 <HAL_GetTick>
 8008e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008e34:	e00a      	b.n	8008e4c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e36:	f7fd ffd3 	bl	8006de0 <HAL_GetTick>
 8008e3a:	4602      	mov	r2, r0
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	1ad3      	subs	r3, r2, r3
 8008e40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d901      	bls.n	8008e4c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008e48:	2303      	movs	r3, #3
 8008e4a:	e121      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008e4c:	4b3a      	ldr	r3, [pc, #232]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e52:	f003 0302 	and.w	r3, r3, #2
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d1ed      	bne.n	8008e36 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008e5a:	7ffb      	ldrb	r3, [r7, #31]
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d105      	bne.n	8008e6c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008e60:	4b35      	ldr	r3, [pc, #212]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e64:	4a34      	ldr	r2, [pc, #208]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008e66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008e6a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f003 0320 	and.w	r3, r3, #32
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d03c      	beq.n	8008ef2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	699b      	ldr	r3, [r3, #24]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d01c      	beq.n	8008eba <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008e80:	4b2d      	ldr	r3, [pc, #180]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008e82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008e86:	4a2c      	ldr	r2, [pc, #176]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008e88:	f043 0301 	orr.w	r3, r3, #1
 8008e8c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e90:	f7fd ffa6 	bl	8006de0 <HAL_GetTick>
 8008e94:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008e96:	e008      	b.n	8008eaa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008e98:	f7fd ffa2 	bl	8006de0 <HAL_GetTick>
 8008e9c:	4602      	mov	r2, r0
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	1ad3      	subs	r3, r2, r3
 8008ea2:	2b02      	cmp	r3, #2
 8008ea4:	d901      	bls.n	8008eaa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008ea6:	2303      	movs	r3, #3
 8008ea8:	e0f2      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008eaa:	4b23      	ldr	r3, [pc, #140]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008eac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008eb0:	f003 0302 	and.w	r3, r3, #2
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d0ef      	beq.n	8008e98 <HAL_RCC_OscConfig+0x418>
 8008eb8:	e01b      	b.n	8008ef2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008eba:	4b1f      	ldr	r3, [pc, #124]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008ebc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008ec0:	4a1d      	ldr	r2, [pc, #116]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008ec2:	f023 0301 	bic.w	r3, r3, #1
 8008ec6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008eca:	f7fd ff89 	bl	8006de0 <HAL_GetTick>
 8008ece:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008ed0:	e008      	b.n	8008ee4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008ed2:	f7fd ff85 	bl	8006de0 <HAL_GetTick>
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	1ad3      	subs	r3, r2, r3
 8008edc:	2b02      	cmp	r3, #2
 8008ede:	d901      	bls.n	8008ee4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008ee0:	2303      	movs	r3, #3
 8008ee2:	e0d5      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008ee4:	4b14      	ldr	r3, [pc, #80]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008ee6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008eea:	f003 0302 	and.w	r3, r3, #2
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d1ef      	bne.n	8008ed2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	69db      	ldr	r3, [r3, #28]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	f000 80c9 	beq.w	800908e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008efc:	4b0e      	ldr	r3, [pc, #56]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	f003 030c 	and.w	r3, r3, #12
 8008f04:	2b0c      	cmp	r3, #12
 8008f06:	f000 8083 	beq.w	8009010 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	69db      	ldr	r3, [r3, #28]
 8008f0e:	2b02      	cmp	r3, #2
 8008f10:	d15e      	bne.n	8008fd0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008f12:	4b09      	ldr	r3, [pc, #36]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4a08      	ldr	r2, [pc, #32]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008f18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008f1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f1e:	f7fd ff5f 	bl	8006de0 <HAL_GetTick>
 8008f22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008f24:	e00c      	b.n	8008f40 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008f26:	f7fd ff5b 	bl	8006de0 <HAL_GetTick>
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	1ad3      	subs	r3, r2, r3
 8008f30:	2b02      	cmp	r3, #2
 8008f32:	d905      	bls.n	8008f40 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008f34:	2303      	movs	r3, #3
 8008f36:	e0ab      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
 8008f38:	40021000 	.word	0x40021000
 8008f3c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008f40:	4b55      	ldr	r3, [pc, #340]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d1ec      	bne.n	8008f26 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008f4c:	4b52      	ldr	r3, [pc, #328]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008f4e:	68da      	ldr	r2, [r3, #12]
 8008f50:	4b52      	ldr	r3, [pc, #328]	@ (800909c <HAL_RCC_OscConfig+0x61c>)
 8008f52:	4013      	ands	r3, r2
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	6a11      	ldr	r1, [r2, #32]
 8008f58:	687a      	ldr	r2, [r7, #4]
 8008f5a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008f5c:	3a01      	subs	r2, #1
 8008f5e:	0112      	lsls	r2, r2, #4
 8008f60:	4311      	orrs	r1, r2
 8008f62:	687a      	ldr	r2, [r7, #4]
 8008f64:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008f66:	0212      	lsls	r2, r2, #8
 8008f68:	4311      	orrs	r1, r2
 8008f6a:	687a      	ldr	r2, [r7, #4]
 8008f6c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008f6e:	0852      	lsrs	r2, r2, #1
 8008f70:	3a01      	subs	r2, #1
 8008f72:	0552      	lsls	r2, r2, #21
 8008f74:	4311      	orrs	r1, r2
 8008f76:	687a      	ldr	r2, [r7, #4]
 8008f78:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008f7a:	0852      	lsrs	r2, r2, #1
 8008f7c:	3a01      	subs	r2, #1
 8008f7e:	0652      	lsls	r2, r2, #25
 8008f80:	4311      	orrs	r1, r2
 8008f82:	687a      	ldr	r2, [r7, #4]
 8008f84:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008f86:	06d2      	lsls	r2, r2, #27
 8008f88:	430a      	orrs	r2, r1
 8008f8a:	4943      	ldr	r1, [pc, #268]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008f90:	4b41      	ldr	r3, [pc, #260]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a40      	ldr	r2, [pc, #256]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008f96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008f9a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008f9c:	4b3e      	ldr	r3, [pc, #248]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008f9e:	68db      	ldr	r3, [r3, #12]
 8008fa0:	4a3d      	ldr	r2, [pc, #244]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008fa2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008fa6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fa8:	f7fd ff1a 	bl	8006de0 <HAL_GetTick>
 8008fac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008fae:	e008      	b.n	8008fc2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008fb0:	f7fd ff16 	bl	8006de0 <HAL_GetTick>
 8008fb4:	4602      	mov	r2, r0
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	1ad3      	subs	r3, r2, r3
 8008fba:	2b02      	cmp	r3, #2
 8008fbc:	d901      	bls.n	8008fc2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008fbe:	2303      	movs	r3, #3
 8008fc0:	e066      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008fc2:	4b35      	ldr	r3, [pc, #212]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d0f0      	beq.n	8008fb0 <HAL_RCC_OscConfig+0x530>
 8008fce:	e05e      	b.n	800908e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008fd0:	4b31      	ldr	r3, [pc, #196]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	4a30      	ldr	r2, [pc, #192]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008fd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008fda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fdc:	f7fd ff00 	bl	8006de0 <HAL_GetTick>
 8008fe0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008fe2:	e008      	b.n	8008ff6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008fe4:	f7fd fefc 	bl	8006de0 <HAL_GetTick>
 8008fe8:	4602      	mov	r2, r0
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	1ad3      	subs	r3, r2, r3
 8008fee:	2b02      	cmp	r3, #2
 8008ff0:	d901      	bls.n	8008ff6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008ff2:	2303      	movs	r3, #3
 8008ff4:	e04c      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008ff6:	4b28      	ldr	r3, [pc, #160]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d1f0      	bne.n	8008fe4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009002:	4b25      	ldr	r3, [pc, #148]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8009004:	68da      	ldr	r2, [r3, #12]
 8009006:	4924      	ldr	r1, [pc, #144]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8009008:	4b25      	ldr	r3, [pc, #148]	@ (80090a0 <HAL_RCC_OscConfig+0x620>)
 800900a:	4013      	ands	r3, r2
 800900c:	60cb      	str	r3, [r1, #12]
 800900e:	e03e      	b.n	800908e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	69db      	ldr	r3, [r3, #28]
 8009014:	2b01      	cmp	r3, #1
 8009016:	d101      	bne.n	800901c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009018:	2301      	movs	r3, #1
 800901a:	e039      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800901c:	4b1e      	ldr	r3, [pc, #120]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 800901e:	68db      	ldr	r3, [r3, #12]
 8009020:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	f003 0203 	and.w	r2, r3, #3
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6a1b      	ldr	r3, [r3, #32]
 800902c:	429a      	cmp	r2, r3
 800902e:	d12c      	bne.n	800908a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800903a:	3b01      	subs	r3, #1
 800903c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800903e:	429a      	cmp	r2, r3
 8009040:	d123      	bne.n	800908a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800904c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800904e:	429a      	cmp	r2, r3
 8009050:	d11b      	bne.n	800908a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800905c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800905e:	429a      	cmp	r2, r3
 8009060:	d113      	bne.n	800908a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800906c:	085b      	lsrs	r3, r3, #1
 800906e:	3b01      	subs	r3, #1
 8009070:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009072:	429a      	cmp	r2, r3
 8009074:	d109      	bne.n	800908a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009080:	085b      	lsrs	r3, r3, #1
 8009082:	3b01      	subs	r3, #1
 8009084:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009086:	429a      	cmp	r2, r3
 8009088:	d001      	beq.n	800908e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	e000      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800908e:	2300      	movs	r3, #0
}
 8009090:	4618      	mov	r0, r3
 8009092:	3720      	adds	r7, #32
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}
 8009098:	40021000 	.word	0x40021000
 800909c:	019f800c 	.word	0x019f800c
 80090a0:	feeefffc 	.word	0xfeeefffc

080090a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b086      	sub	sp, #24
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80090ae:	2300      	movs	r3, #0
 80090b0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d101      	bne.n	80090bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80090b8:	2301      	movs	r3, #1
 80090ba:	e11e      	b.n	80092fa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80090bc:	4b91      	ldr	r3, [pc, #580]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f003 030f 	and.w	r3, r3, #15
 80090c4:	683a      	ldr	r2, [r7, #0]
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d910      	bls.n	80090ec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80090ca:	4b8e      	ldr	r3, [pc, #568]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f023 020f 	bic.w	r2, r3, #15
 80090d2:	498c      	ldr	r1, [pc, #560]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	4313      	orrs	r3, r2
 80090d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80090da:	4b8a      	ldr	r3, [pc, #552]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f003 030f 	and.w	r3, r3, #15
 80090e2:	683a      	ldr	r2, [r7, #0]
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d001      	beq.n	80090ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80090e8:	2301      	movs	r3, #1
 80090ea:	e106      	b.n	80092fa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f003 0301 	and.w	r3, r3, #1
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d073      	beq.n	80091e0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	685b      	ldr	r3, [r3, #4]
 80090fc:	2b03      	cmp	r3, #3
 80090fe:	d129      	bne.n	8009154 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009100:	4b81      	ldr	r3, [pc, #516]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009108:	2b00      	cmp	r3, #0
 800910a:	d101      	bne.n	8009110 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800910c:	2301      	movs	r3, #1
 800910e:	e0f4      	b.n	80092fa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009110:	f000 f99e 	bl	8009450 <RCC_GetSysClockFreqFromPLLSource>
 8009114:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	4a7c      	ldr	r2, [pc, #496]	@ (800930c <HAL_RCC_ClockConfig+0x268>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d93f      	bls.n	800919e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800911e:	4b7a      	ldr	r3, [pc, #488]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009120:	689b      	ldr	r3, [r3, #8]
 8009122:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009126:	2b00      	cmp	r3, #0
 8009128:	d009      	beq.n	800913e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009132:	2b00      	cmp	r3, #0
 8009134:	d033      	beq.n	800919e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800913a:	2b00      	cmp	r3, #0
 800913c:	d12f      	bne.n	800919e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800913e:	4b72      	ldr	r3, [pc, #456]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009140:	689b      	ldr	r3, [r3, #8]
 8009142:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009146:	4a70      	ldr	r2, [pc, #448]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009148:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800914c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800914e:	2380      	movs	r3, #128	@ 0x80
 8009150:	617b      	str	r3, [r7, #20]
 8009152:	e024      	b.n	800919e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	2b02      	cmp	r3, #2
 800915a:	d107      	bne.n	800916c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800915c:	4b6a      	ldr	r3, [pc, #424]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009164:	2b00      	cmp	r3, #0
 8009166:	d109      	bne.n	800917c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009168:	2301      	movs	r3, #1
 800916a:	e0c6      	b.n	80092fa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800916c:	4b66      	ldr	r3, [pc, #408]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009174:	2b00      	cmp	r3, #0
 8009176:	d101      	bne.n	800917c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009178:	2301      	movs	r3, #1
 800917a:	e0be      	b.n	80092fa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800917c:	f000 f8ce 	bl	800931c <HAL_RCC_GetSysClockFreq>
 8009180:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	4a61      	ldr	r2, [pc, #388]	@ (800930c <HAL_RCC_ClockConfig+0x268>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d909      	bls.n	800919e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800918a:	4b5f      	ldr	r3, [pc, #380]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009192:	4a5d      	ldr	r2, [pc, #372]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009194:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009198:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800919a:	2380      	movs	r3, #128	@ 0x80
 800919c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800919e:	4b5a      	ldr	r3, [pc, #360]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80091a0:	689b      	ldr	r3, [r3, #8]
 80091a2:	f023 0203 	bic.w	r2, r3, #3
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	4957      	ldr	r1, [pc, #348]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80091ac:	4313      	orrs	r3, r2
 80091ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80091b0:	f7fd fe16 	bl	8006de0 <HAL_GetTick>
 80091b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091b6:	e00a      	b.n	80091ce <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80091b8:	f7fd fe12 	bl	8006de0 <HAL_GetTick>
 80091bc:	4602      	mov	r2, r0
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	1ad3      	subs	r3, r2, r3
 80091c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d901      	bls.n	80091ce <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80091ca:	2303      	movs	r3, #3
 80091cc:	e095      	b.n	80092fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091ce:	4b4e      	ldr	r3, [pc, #312]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80091d0:	689b      	ldr	r3, [r3, #8]
 80091d2:	f003 020c 	and.w	r2, r3, #12
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	009b      	lsls	r3, r3, #2
 80091dc:	429a      	cmp	r2, r3
 80091de:	d1eb      	bne.n	80091b8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f003 0302 	and.w	r3, r3, #2
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d023      	beq.n	8009234 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f003 0304 	and.w	r3, r3, #4
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d005      	beq.n	8009204 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80091f8:	4b43      	ldr	r3, [pc, #268]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80091fa:	689b      	ldr	r3, [r3, #8]
 80091fc:	4a42      	ldr	r2, [pc, #264]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80091fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009202:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f003 0308 	and.w	r3, r3, #8
 800920c:	2b00      	cmp	r3, #0
 800920e:	d007      	beq.n	8009220 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009210:	4b3d      	ldr	r3, [pc, #244]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009212:	689b      	ldr	r3, [r3, #8]
 8009214:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009218:	4a3b      	ldr	r2, [pc, #236]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 800921a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800921e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009220:	4b39      	ldr	r3, [pc, #228]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009222:	689b      	ldr	r3, [r3, #8]
 8009224:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	689b      	ldr	r3, [r3, #8]
 800922c:	4936      	ldr	r1, [pc, #216]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 800922e:	4313      	orrs	r3, r2
 8009230:	608b      	str	r3, [r1, #8]
 8009232:	e008      	b.n	8009246 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	2b80      	cmp	r3, #128	@ 0x80
 8009238:	d105      	bne.n	8009246 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800923a:	4b33      	ldr	r3, [pc, #204]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	4a32      	ldr	r2, [pc, #200]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009240:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009244:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009246:	4b2f      	ldr	r3, [pc, #188]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f003 030f 	and.w	r3, r3, #15
 800924e:	683a      	ldr	r2, [r7, #0]
 8009250:	429a      	cmp	r2, r3
 8009252:	d21d      	bcs.n	8009290 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009254:	4b2b      	ldr	r3, [pc, #172]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f023 020f 	bic.w	r2, r3, #15
 800925c:	4929      	ldr	r1, [pc, #164]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	4313      	orrs	r3, r2
 8009262:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009264:	f7fd fdbc 	bl	8006de0 <HAL_GetTick>
 8009268:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800926a:	e00a      	b.n	8009282 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800926c:	f7fd fdb8 	bl	8006de0 <HAL_GetTick>
 8009270:	4602      	mov	r2, r0
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	1ad3      	subs	r3, r2, r3
 8009276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800927a:	4293      	cmp	r3, r2
 800927c:	d901      	bls.n	8009282 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800927e:	2303      	movs	r3, #3
 8009280:	e03b      	b.n	80092fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009282:	4b20      	ldr	r3, [pc, #128]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f003 030f 	and.w	r3, r3, #15
 800928a:	683a      	ldr	r2, [r7, #0]
 800928c:	429a      	cmp	r2, r3
 800928e:	d1ed      	bne.n	800926c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f003 0304 	and.w	r3, r3, #4
 8009298:	2b00      	cmp	r3, #0
 800929a:	d008      	beq.n	80092ae <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800929c:	4b1a      	ldr	r3, [pc, #104]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 800929e:	689b      	ldr	r3, [r3, #8]
 80092a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	4917      	ldr	r1, [pc, #92]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80092aa:	4313      	orrs	r3, r2
 80092ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f003 0308 	and.w	r3, r3, #8
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d009      	beq.n	80092ce <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80092ba:	4b13      	ldr	r3, [pc, #76]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80092bc:	689b      	ldr	r3, [r3, #8]
 80092be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	691b      	ldr	r3, [r3, #16]
 80092c6:	00db      	lsls	r3, r3, #3
 80092c8:	490f      	ldr	r1, [pc, #60]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80092ca:	4313      	orrs	r3, r2
 80092cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80092ce:	f000 f825 	bl	800931c <HAL_RCC_GetSysClockFreq>
 80092d2:	4602      	mov	r2, r0
 80092d4:	4b0c      	ldr	r3, [pc, #48]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80092d6:	689b      	ldr	r3, [r3, #8]
 80092d8:	091b      	lsrs	r3, r3, #4
 80092da:	f003 030f 	and.w	r3, r3, #15
 80092de:	490c      	ldr	r1, [pc, #48]	@ (8009310 <HAL_RCC_ClockConfig+0x26c>)
 80092e0:	5ccb      	ldrb	r3, [r1, r3]
 80092e2:	f003 031f 	and.w	r3, r3, #31
 80092e6:	fa22 f303 	lsr.w	r3, r2, r3
 80092ea:	4a0a      	ldr	r2, [pc, #40]	@ (8009314 <HAL_RCC_ClockConfig+0x270>)
 80092ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80092ee:	4b0a      	ldr	r3, [pc, #40]	@ (8009318 <HAL_RCC_ClockConfig+0x274>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	4618      	mov	r0, r3
 80092f4:	f7fd fd28 	bl	8006d48 <HAL_InitTick>
 80092f8:	4603      	mov	r3, r0
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3718      	adds	r7, #24
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
 8009302:	bf00      	nop
 8009304:	40022000 	.word	0x40022000
 8009308:	40021000 	.word	0x40021000
 800930c:	04c4b400 	.word	0x04c4b400
 8009310:	08011178 	.word	0x08011178
 8009314:	20000060 	.word	0x20000060
 8009318:	20000064 	.word	0x20000064

0800931c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800931c:	b480      	push	{r7}
 800931e:	b087      	sub	sp, #28
 8009320:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009322:	4b2c      	ldr	r3, [pc, #176]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009324:	689b      	ldr	r3, [r3, #8]
 8009326:	f003 030c 	and.w	r3, r3, #12
 800932a:	2b04      	cmp	r3, #4
 800932c:	d102      	bne.n	8009334 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800932e:	4b2a      	ldr	r3, [pc, #168]	@ (80093d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009330:	613b      	str	r3, [r7, #16]
 8009332:	e047      	b.n	80093c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009334:	4b27      	ldr	r3, [pc, #156]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009336:	689b      	ldr	r3, [r3, #8]
 8009338:	f003 030c 	and.w	r3, r3, #12
 800933c:	2b08      	cmp	r3, #8
 800933e:	d102      	bne.n	8009346 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009340:	4b26      	ldr	r3, [pc, #152]	@ (80093dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8009342:	613b      	str	r3, [r7, #16]
 8009344:	e03e      	b.n	80093c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009346:	4b23      	ldr	r3, [pc, #140]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	f003 030c 	and.w	r3, r3, #12
 800934e:	2b0c      	cmp	r3, #12
 8009350:	d136      	bne.n	80093c0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009352:	4b20      	ldr	r3, [pc, #128]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009354:	68db      	ldr	r3, [r3, #12]
 8009356:	f003 0303 	and.w	r3, r3, #3
 800935a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800935c:	4b1d      	ldr	r3, [pc, #116]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800935e:	68db      	ldr	r3, [r3, #12]
 8009360:	091b      	lsrs	r3, r3, #4
 8009362:	f003 030f 	and.w	r3, r3, #15
 8009366:	3301      	adds	r3, #1
 8009368:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	2b03      	cmp	r3, #3
 800936e:	d10c      	bne.n	800938a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009370:	4a1a      	ldr	r2, [pc, #104]	@ (80093dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	fbb2 f3f3 	udiv	r3, r2, r3
 8009378:	4a16      	ldr	r2, [pc, #88]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800937a:	68d2      	ldr	r2, [r2, #12]
 800937c:	0a12      	lsrs	r2, r2, #8
 800937e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009382:	fb02 f303 	mul.w	r3, r2, r3
 8009386:	617b      	str	r3, [r7, #20]
      break;
 8009388:	e00c      	b.n	80093a4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800938a:	4a13      	ldr	r2, [pc, #76]	@ (80093d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009392:	4a10      	ldr	r2, [pc, #64]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009394:	68d2      	ldr	r2, [r2, #12]
 8009396:	0a12      	lsrs	r2, r2, #8
 8009398:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800939c:	fb02 f303 	mul.w	r3, r2, r3
 80093a0:	617b      	str	r3, [r7, #20]
      break;
 80093a2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80093a4:	4b0b      	ldr	r3, [pc, #44]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80093a6:	68db      	ldr	r3, [r3, #12]
 80093a8:	0e5b      	lsrs	r3, r3, #25
 80093aa:	f003 0303 	and.w	r3, r3, #3
 80093ae:	3301      	adds	r3, #1
 80093b0:	005b      	lsls	r3, r3, #1
 80093b2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80093b4:	697a      	ldr	r2, [r7, #20]
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80093bc:	613b      	str	r3, [r7, #16]
 80093be:	e001      	b.n	80093c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80093c0:	2300      	movs	r3, #0
 80093c2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80093c4:	693b      	ldr	r3, [r7, #16]
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	371c      	adds	r7, #28
 80093ca:	46bd      	mov	sp, r7
 80093cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d0:	4770      	bx	lr
 80093d2:	bf00      	nop
 80093d4:	40021000 	.word	0x40021000
 80093d8:	00f42400 	.word	0x00f42400
 80093dc:	007a1200 	.word	0x007a1200

080093e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80093e0:	b480      	push	{r7}
 80093e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80093e4:	4b03      	ldr	r3, [pc, #12]	@ (80093f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80093e6:	681b      	ldr	r3, [r3, #0]
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	46bd      	mov	sp, r7
 80093ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f0:	4770      	bx	lr
 80093f2:	bf00      	nop
 80093f4:	20000060 	.word	0x20000060

080093f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80093fc:	f7ff fff0 	bl	80093e0 <HAL_RCC_GetHCLKFreq>
 8009400:	4602      	mov	r2, r0
 8009402:	4b06      	ldr	r3, [pc, #24]	@ (800941c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009404:	689b      	ldr	r3, [r3, #8]
 8009406:	0a1b      	lsrs	r3, r3, #8
 8009408:	f003 0307 	and.w	r3, r3, #7
 800940c:	4904      	ldr	r1, [pc, #16]	@ (8009420 <HAL_RCC_GetPCLK1Freq+0x28>)
 800940e:	5ccb      	ldrb	r3, [r1, r3]
 8009410:	f003 031f 	and.w	r3, r3, #31
 8009414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009418:	4618      	mov	r0, r3
 800941a:	bd80      	pop	{r7, pc}
 800941c:	40021000 	.word	0x40021000
 8009420:	08011188 	.word	0x08011188

08009424 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009428:	f7ff ffda 	bl	80093e0 <HAL_RCC_GetHCLKFreq>
 800942c:	4602      	mov	r2, r0
 800942e:	4b06      	ldr	r3, [pc, #24]	@ (8009448 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009430:	689b      	ldr	r3, [r3, #8]
 8009432:	0adb      	lsrs	r3, r3, #11
 8009434:	f003 0307 	and.w	r3, r3, #7
 8009438:	4904      	ldr	r1, [pc, #16]	@ (800944c <HAL_RCC_GetPCLK2Freq+0x28>)
 800943a:	5ccb      	ldrb	r3, [r1, r3]
 800943c:	f003 031f 	and.w	r3, r3, #31
 8009440:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009444:	4618      	mov	r0, r3
 8009446:	bd80      	pop	{r7, pc}
 8009448:	40021000 	.word	0x40021000
 800944c:	08011188 	.word	0x08011188

08009450 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009450:	b480      	push	{r7}
 8009452:	b087      	sub	sp, #28
 8009454:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009456:	4b1e      	ldr	r3, [pc, #120]	@ (80094d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009458:	68db      	ldr	r3, [r3, #12]
 800945a:	f003 0303 	and.w	r3, r3, #3
 800945e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009460:	4b1b      	ldr	r3, [pc, #108]	@ (80094d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009462:	68db      	ldr	r3, [r3, #12]
 8009464:	091b      	lsrs	r3, r3, #4
 8009466:	f003 030f 	and.w	r3, r3, #15
 800946a:	3301      	adds	r3, #1
 800946c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	2b03      	cmp	r3, #3
 8009472:	d10c      	bne.n	800948e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009474:	4a17      	ldr	r2, [pc, #92]	@ (80094d4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	fbb2 f3f3 	udiv	r3, r2, r3
 800947c:	4a14      	ldr	r2, [pc, #80]	@ (80094d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800947e:	68d2      	ldr	r2, [r2, #12]
 8009480:	0a12      	lsrs	r2, r2, #8
 8009482:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009486:	fb02 f303 	mul.w	r3, r2, r3
 800948a:	617b      	str	r3, [r7, #20]
    break;
 800948c:	e00c      	b.n	80094a8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800948e:	4a12      	ldr	r2, [pc, #72]	@ (80094d8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	fbb2 f3f3 	udiv	r3, r2, r3
 8009496:	4a0e      	ldr	r2, [pc, #56]	@ (80094d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009498:	68d2      	ldr	r2, [r2, #12]
 800949a:	0a12      	lsrs	r2, r2, #8
 800949c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80094a0:	fb02 f303 	mul.w	r3, r2, r3
 80094a4:	617b      	str	r3, [r7, #20]
    break;
 80094a6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80094a8:	4b09      	ldr	r3, [pc, #36]	@ (80094d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80094aa:	68db      	ldr	r3, [r3, #12]
 80094ac:	0e5b      	lsrs	r3, r3, #25
 80094ae:	f003 0303 	and.w	r3, r3, #3
 80094b2:	3301      	adds	r3, #1
 80094b4:	005b      	lsls	r3, r3, #1
 80094b6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80094b8:	697a      	ldr	r2, [r7, #20]
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80094c0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80094c2:	687b      	ldr	r3, [r7, #4]
}
 80094c4:	4618      	mov	r0, r3
 80094c6:	371c      	adds	r7, #28
 80094c8:	46bd      	mov	sp, r7
 80094ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ce:	4770      	bx	lr
 80094d0:	40021000 	.word	0x40021000
 80094d4:	007a1200 	.word	0x007a1200
 80094d8:	00f42400 	.word	0x00f42400

080094dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b086      	sub	sp, #24
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80094e4:	2300      	movs	r3, #0
 80094e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80094e8:	2300      	movs	r3, #0
 80094ea:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	f000 8098 	beq.w	800962a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80094fa:	2300      	movs	r3, #0
 80094fc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80094fe:	4b43      	ldr	r3, [pc, #268]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009502:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009506:	2b00      	cmp	r3, #0
 8009508:	d10d      	bne.n	8009526 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800950a:	4b40      	ldr	r3, [pc, #256]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800950c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800950e:	4a3f      	ldr	r2, [pc, #252]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009510:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009514:	6593      	str	r3, [r2, #88]	@ 0x58
 8009516:	4b3d      	ldr	r3, [pc, #244]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800951a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800951e:	60bb      	str	r3, [r7, #8]
 8009520:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009522:	2301      	movs	r3, #1
 8009524:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009526:	4b3a      	ldr	r3, [pc, #232]	@ (8009610 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	4a39      	ldr	r2, [pc, #228]	@ (8009610 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800952c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009530:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009532:	f7fd fc55 	bl	8006de0 <HAL_GetTick>
 8009536:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009538:	e009      	b.n	800954e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800953a:	f7fd fc51 	bl	8006de0 <HAL_GetTick>
 800953e:	4602      	mov	r2, r0
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	1ad3      	subs	r3, r2, r3
 8009544:	2b02      	cmp	r3, #2
 8009546:	d902      	bls.n	800954e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009548:	2303      	movs	r3, #3
 800954a:	74fb      	strb	r3, [r7, #19]
        break;
 800954c:	e005      	b.n	800955a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800954e:	4b30      	ldr	r3, [pc, #192]	@ (8009610 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009556:	2b00      	cmp	r3, #0
 8009558:	d0ef      	beq.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800955a:	7cfb      	ldrb	r3, [r7, #19]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d159      	bne.n	8009614 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009560:	4b2a      	ldr	r3, [pc, #168]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800956a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d01e      	beq.n	80095b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009576:	697a      	ldr	r2, [r7, #20]
 8009578:	429a      	cmp	r2, r3
 800957a:	d019      	beq.n	80095b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800957c:	4b23      	ldr	r3, [pc, #140]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800957e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009582:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009586:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009588:	4b20      	ldr	r3, [pc, #128]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800958a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800958e:	4a1f      	ldr	r2, [pc, #124]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009590:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009594:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009598:	4b1c      	ldr	r3, [pc, #112]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800959a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800959e:	4a1b      	ldr	r2, [pc, #108]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80095a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80095a8:	4a18      	ldr	r2, [pc, #96]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	f003 0301 	and.w	r3, r3, #1
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d016      	beq.n	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095ba:	f7fd fc11 	bl	8006de0 <HAL_GetTick>
 80095be:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80095c0:	e00b      	b.n	80095da <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095c2:	f7fd fc0d 	bl	8006de0 <HAL_GetTick>
 80095c6:	4602      	mov	r2, r0
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	1ad3      	subs	r3, r2, r3
 80095cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d902      	bls.n	80095da <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80095d4:	2303      	movs	r3, #3
 80095d6:	74fb      	strb	r3, [r7, #19]
            break;
 80095d8:	e006      	b.n	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80095da:	4b0c      	ldr	r3, [pc, #48]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095e0:	f003 0302 	and.w	r3, r3, #2
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d0ec      	beq.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80095e8:	7cfb      	ldrb	r3, [r7, #19]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d10b      	bne.n	8009606 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80095ee:	4b07      	ldr	r3, [pc, #28]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095fc:	4903      	ldr	r1, [pc, #12]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095fe:	4313      	orrs	r3, r2
 8009600:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009604:	e008      	b.n	8009618 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009606:	7cfb      	ldrb	r3, [r7, #19]
 8009608:	74bb      	strb	r3, [r7, #18]
 800960a:	e005      	b.n	8009618 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800960c:	40021000 	.word	0x40021000
 8009610:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009614:	7cfb      	ldrb	r3, [r7, #19]
 8009616:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009618:	7c7b      	ldrb	r3, [r7, #17]
 800961a:	2b01      	cmp	r3, #1
 800961c:	d105      	bne.n	800962a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800961e:	4ba6      	ldr	r3, [pc, #664]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009622:	4aa5      	ldr	r2, [pc, #660]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009624:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009628:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f003 0301 	and.w	r3, r3, #1
 8009632:	2b00      	cmp	r3, #0
 8009634:	d00a      	beq.n	800964c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009636:	4ba0      	ldr	r3, [pc, #640]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009638:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800963c:	f023 0203 	bic.w	r2, r3, #3
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	685b      	ldr	r3, [r3, #4]
 8009644:	499c      	ldr	r1, [pc, #624]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009646:	4313      	orrs	r3, r2
 8009648:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f003 0302 	and.w	r3, r3, #2
 8009654:	2b00      	cmp	r3, #0
 8009656:	d00a      	beq.n	800966e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009658:	4b97      	ldr	r3, [pc, #604]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800965a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800965e:	f023 020c 	bic.w	r2, r3, #12
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	689b      	ldr	r3, [r3, #8]
 8009666:	4994      	ldr	r1, [pc, #592]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009668:	4313      	orrs	r3, r2
 800966a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f003 0304 	and.w	r3, r3, #4
 8009676:	2b00      	cmp	r3, #0
 8009678:	d00a      	beq.n	8009690 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800967a:	4b8f      	ldr	r3, [pc, #572]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800967c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009680:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	68db      	ldr	r3, [r3, #12]
 8009688:	498b      	ldr	r1, [pc, #556]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800968a:	4313      	orrs	r3, r2
 800968c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f003 0308 	and.w	r3, r3, #8
 8009698:	2b00      	cmp	r3, #0
 800969a:	d00a      	beq.n	80096b2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800969c:	4b86      	ldr	r3, [pc, #536]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800969e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096a2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	691b      	ldr	r3, [r3, #16]
 80096aa:	4983      	ldr	r1, [pc, #524]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80096ac:	4313      	orrs	r3, r2
 80096ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f003 0320 	and.w	r3, r3, #32
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d00a      	beq.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80096be:	4b7e      	ldr	r3, [pc, #504]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80096c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096c4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	695b      	ldr	r3, [r3, #20]
 80096cc:	497a      	ldr	r1, [pc, #488]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80096ce:	4313      	orrs	r3, r2
 80096d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d00a      	beq.n	80096f6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80096e0:	4b75      	ldr	r3, [pc, #468]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80096e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096e6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	699b      	ldr	r3, [r3, #24]
 80096ee:	4972      	ldr	r1, [pc, #456]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80096f0:	4313      	orrs	r3, r2
 80096f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d00a      	beq.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009702:	4b6d      	ldr	r3, [pc, #436]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009704:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009708:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	69db      	ldr	r3, [r3, #28]
 8009710:	4969      	ldr	r1, [pc, #420]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009712:	4313      	orrs	r3, r2
 8009714:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009720:	2b00      	cmp	r3, #0
 8009722:	d00a      	beq.n	800973a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009724:	4b64      	ldr	r3, [pc, #400]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800972a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6a1b      	ldr	r3, [r3, #32]
 8009732:	4961      	ldr	r1, [pc, #388]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009734:	4313      	orrs	r3, r2
 8009736:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009742:	2b00      	cmp	r3, #0
 8009744:	d00a      	beq.n	800975c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009746:	4b5c      	ldr	r3, [pc, #368]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800974c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009754:	4958      	ldr	r1, [pc, #352]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009756:	4313      	orrs	r3, r2
 8009758:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009764:	2b00      	cmp	r3, #0
 8009766:	d015      	beq.n	8009794 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009768:	4b53      	ldr	r3, [pc, #332]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800976a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800976e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009776:	4950      	ldr	r1, [pc, #320]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009778:	4313      	orrs	r3, r2
 800977a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009782:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009786:	d105      	bne.n	8009794 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009788:	4b4b      	ldr	r3, [pc, #300]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800978a:	68db      	ldr	r3, [r3, #12]
 800978c:	4a4a      	ldr	r2, [pc, #296]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800978e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009792:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800979c:	2b00      	cmp	r3, #0
 800979e:	d015      	beq.n	80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80097a0:	4b45      	ldr	r3, [pc, #276]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80097a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ae:	4942      	ldr	r1, [pc, #264]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80097b0:	4313      	orrs	r3, r2
 80097b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80097be:	d105      	bne.n	80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80097c0:	4b3d      	ldr	r3, [pc, #244]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80097c2:	68db      	ldr	r3, [r3, #12]
 80097c4:	4a3c      	ldr	r2, [pc, #240]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80097c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80097ca:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d015      	beq.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80097d8:	4b37      	ldr	r3, [pc, #220]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80097da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097de:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097e6:	4934      	ldr	r1, [pc, #208]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80097e8:	4313      	orrs	r3, r2
 80097ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80097f6:	d105      	bne.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80097f8:	4b2f      	ldr	r3, [pc, #188]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80097fa:	68db      	ldr	r3, [r3, #12]
 80097fc:	4a2e      	ldr	r2, [pc, #184]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80097fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009802:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800980c:	2b00      	cmp	r3, #0
 800980e:	d015      	beq.n	800983c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009810:	4b29      	ldr	r3, [pc, #164]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009812:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009816:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800981e:	4926      	ldr	r1, [pc, #152]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009820:	4313      	orrs	r3, r2
 8009822:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800982a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800982e:	d105      	bne.n	800983c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009830:	4b21      	ldr	r3, [pc, #132]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009832:	68db      	ldr	r3, [r3, #12]
 8009834:	4a20      	ldr	r2, [pc, #128]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009836:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800983a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009844:	2b00      	cmp	r3, #0
 8009846:	d015      	beq.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009848:	4b1b      	ldr	r3, [pc, #108]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800984a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800984e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009856:	4918      	ldr	r1, [pc, #96]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009858:	4313      	orrs	r3, r2
 800985a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009862:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009866:	d105      	bne.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009868:	4b13      	ldr	r3, [pc, #76]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800986a:	68db      	ldr	r3, [r3, #12]
 800986c:	4a12      	ldr	r2, [pc, #72]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800986e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009872:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800987c:	2b00      	cmp	r3, #0
 800987e:	d015      	beq.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009880:	4b0d      	ldr	r3, [pc, #52]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009882:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009886:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800988e:	490a      	ldr	r1, [pc, #40]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009890:	4313      	orrs	r3, r2
 8009892:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800989a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800989e:	d105      	bne.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80098a0:	4b05      	ldr	r3, [pc, #20]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80098a2:	68db      	ldr	r3, [r3, #12]
 80098a4:	4a04      	ldr	r2, [pc, #16]	@ (80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80098a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80098aa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80098ac:	7cbb      	ldrb	r3, [r7, #18]
}
 80098ae:	4618      	mov	r0, r3
 80098b0:	3718      	adds	r7, #24
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bd80      	pop	{r7, pc}
 80098b6:	bf00      	nop
 80098b8:	40021000 	.word	0x40021000

080098bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b084      	sub	sp, #16
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d101      	bne.n	80098ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80098ca:	2301      	movs	r3, #1
 80098cc:	e09d      	b.n	8009a0a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d108      	bne.n	80098e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	685b      	ldr	r3, [r3, #4]
 80098da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80098de:	d009      	beq.n	80098f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2200      	movs	r2, #0
 80098e4:	61da      	str	r2, [r3, #28]
 80098e6:	e005      	b.n	80098f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2200      	movs	r2, #0
 80098ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2200      	movs	r2, #0
 80098f2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2200      	movs	r2, #0
 80098f8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009900:	b2db      	uxtb	r3, r3
 8009902:	2b00      	cmp	r3, #0
 8009904:	d106      	bne.n	8009914 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2200      	movs	r2, #0
 800990a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f7fc fcfa 	bl	8006308 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2202      	movs	r2, #2
 8009918:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	681a      	ldr	r2, [r3, #0]
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800992a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	68db      	ldr	r3, [r3, #12]
 8009930:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009934:	d902      	bls.n	800993c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009936:	2300      	movs	r3, #0
 8009938:	60fb      	str	r3, [r7, #12]
 800993a:	e002      	b.n	8009942 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800993c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009940:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	68db      	ldr	r3, [r3, #12]
 8009946:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800994a:	d007      	beq.n	800995c <HAL_SPI_Init+0xa0>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	68db      	ldr	r3, [r3, #12]
 8009950:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009954:	d002      	beq.n	800995c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2200      	movs	r2, #0
 800995a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	689b      	ldr	r3, [r3, #8]
 8009968:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800996c:	431a      	orrs	r2, r3
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	691b      	ldr	r3, [r3, #16]
 8009972:	f003 0302 	and.w	r3, r3, #2
 8009976:	431a      	orrs	r2, r3
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	695b      	ldr	r3, [r3, #20]
 800997c:	f003 0301 	and.w	r3, r3, #1
 8009980:	431a      	orrs	r2, r3
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	699b      	ldr	r3, [r3, #24]
 8009986:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800998a:	431a      	orrs	r2, r3
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	69db      	ldr	r3, [r3, #28]
 8009990:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009994:	431a      	orrs	r2, r3
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6a1b      	ldr	r3, [r3, #32]
 800999a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800999e:	ea42 0103 	orr.w	r1, r2, r3
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099a6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	430a      	orrs	r2, r1
 80099b0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	699b      	ldr	r3, [r3, #24]
 80099b6:	0c1b      	lsrs	r3, r3, #16
 80099b8:	f003 0204 	and.w	r2, r3, #4
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099c0:	f003 0310 	and.w	r3, r3, #16
 80099c4:	431a      	orrs	r2, r3
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099ca:	f003 0308 	and.w	r3, r3, #8
 80099ce:	431a      	orrs	r2, r3
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80099d8:	ea42 0103 	orr.w	r1, r2, r3
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	430a      	orrs	r2, r1
 80099e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	69da      	ldr	r2, [r3, #28]
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80099f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2200      	movs	r2, #0
 80099fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2201      	movs	r2, #1
 8009a04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009a08:	2300      	movs	r3, #0
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3710      	adds	r7, #16
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}

08009a12 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009a12:	b580      	push	{r7, lr}
 8009a14:	b082      	sub	sp, #8
 8009a16:	af00      	add	r7, sp, #0
 8009a18:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d101      	bne.n	8009a24 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009a20:	2301      	movs	r3, #1
 8009a22:	e049      	b.n	8009ab8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a2a:	b2db      	uxtb	r3, r3
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d106      	bne.n	8009a3e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2200      	movs	r2, #0
 8009a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	f7fc fefb 	bl	8006834 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2202      	movs	r2, #2
 8009a42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681a      	ldr	r2, [r3, #0]
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	3304      	adds	r3, #4
 8009a4e:	4619      	mov	r1, r3
 8009a50:	4610      	mov	r0, r2
 8009a52:	f000 faa5 	bl	8009fa0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2201      	movs	r2, #1
 8009a5a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2201      	movs	r2, #1
 8009a62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2201      	movs	r2, #1
 8009a6a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2201      	movs	r2, #1
 8009a72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2201      	movs	r2, #1
 8009a7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2201      	movs	r2, #1
 8009a82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2201      	movs	r2, #1
 8009a8a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2201      	movs	r2, #1
 8009a92:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2201      	movs	r2, #1
 8009a9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2201      	movs	r2, #1
 8009aa2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2201      	movs	r2, #1
 8009aaa:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009ab6:	2300      	movs	r3, #0
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3708      	adds	r7, #8
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b082      	sub	sp, #8
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d101      	bne.n	8009ad2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009ace:	2301      	movs	r3, #1
 8009ad0:	e049      	b.n	8009b66 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ad8:	b2db      	uxtb	r3, r3
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d106      	bne.n	8009aec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 f841 	bl	8009b6e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2202      	movs	r2, #2
 8009af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681a      	ldr	r2, [r3, #0]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	3304      	adds	r3, #4
 8009afc:	4619      	mov	r1, r3
 8009afe:	4610      	mov	r0, r2
 8009b00:	f000 fa4e 	bl	8009fa0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2201      	movs	r2, #1
 8009b08:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2201      	movs	r2, #1
 8009b10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2201      	movs	r2, #1
 8009b18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2201      	movs	r2, #1
 8009b20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2201      	movs	r2, #1
 8009b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2201      	movs	r2, #1
 8009b30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2201      	movs	r2, #1
 8009b38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2201      	movs	r2, #1
 8009b40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2201      	movs	r2, #1
 8009b48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2201      	movs	r2, #1
 8009b50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2201      	movs	r2, #1
 8009b58:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2201      	movs	r2, #1
 8009b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009b64:	2300      	movs	r3, #0
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3708      	adds	r7, #8
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bd80      	pop	{r7, pc}

08009b6e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009b6e:	b480      	push	{r7}
 8009b70:	b083      	sub	sp, #12
 8009b72:	af00      	add	r7, sp, #0
 8009b74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009b76:	bf00      	nop
 8009b78:	370c      	adds	r7, #12
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b80:	4770      	bx	lr
	...

08009b84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b086      	sub	sp, #24
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	60f8      	str	r0, [r7, #12]
 8009b8c:	60b9      	str	r1, [r7, #8]
 8009b8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009b90:	2300      	movs	r3, #0
 8009b92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009b9a:	2b01      	cmp	r3, #1
 8009b9c:	d101      	bne.n	8009ba2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009b9e:	2302      	movs	r3, #2
 8009ba0:	e0ff      	b.n	8009da2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2b14      	cmp	r3, #20
 8009bae:	f200 80f0 	bhi.w	8009d92 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009bb2:	a201      	add	r2, pc, #4	@ (adr r2, 8009bb8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bb8:	08009c0d 	.word	0x08009c0d
 8009bbc:	08009d93 	.word	0x08009d93
 8009bc0:	08009d93 	.word	0x08009d93
 8009bc4:	08009d93 	.word	0x08009d93
 8009bc8:	08009c4d 	.word	0x08009c4d
 8009bcc:	08009d93 	.word	0x08009d93
 8009bd0:	08009d93 	.word	0x08009d93
 8009bd4:	08009d93 	.word	0x08009d93
 8009bd8:	08009c8f 	.word	0x08009c8f
 8009bdc:	08009d93 	.word	0x08009d93
 8009be0:	08009d93 	.word	0x08009d93
 8009be4:	08009d93 	.word	0x08009d93
 8009be8:	08009ccf 	.word	0x08009ccf
 8009bec:	08009d93 	.word	0x08009d93
 8009bf0:	08009d93 	.word	0x08009d93
 8009bf4:	08009d93 	.word	0x08009d93
 8009bf8:	08009d11 	.word	0x08009d11
 8009bfc:	08009d93 	.word	0x08009d93
 8009c00:	08009d93 	.word	0x08009d93
 8009c04:	08009d93 	.word	0x08009d93
 8009c08:	08009d51 	.word	0x08009d51
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	68b9      	ldr	r1, [r7, #8]
 8009c12:	4618      	mov	r0, r3
 8009c14:	f000 fa60 	bl	800a0d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	699a      	ldr	r2, [r3, #24]
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f042 0208 	orr.w	r2, r2, #8
 8009c26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	699a      	ldr	r2, [r3, #24]
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f022 0204 	bic.w	r2, r2, #4
 8009c36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	6999      	ldr	r1, [r3, #24]
 8009c3e:	68bb      	ldr	r3, [r7, #8]
 8009c40:	691a      	ldr	r2, [r3, #16]
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	430a      	orrs	r2, r1
 8009c48:	619a      	str	r2, [r3, #24]
      break;
 8009c4a:	e0a5      	b.n	8009d98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	68b9      	ldr	r1, [r7, #8]
 8009c52:	4618      	mov	r0, r3
 8009c54:	f000 fad0 	bl	800a1f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	699a      	ldr	r2, [r3, #24]
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009c66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	699a      	ldr	r2, [r3, #24]
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009c76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	6999      	ldr	r1, [r3, #24]
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	691b      	ldr	r3, [r3, #16]
 8009c82:	021a      	lsls	r2, r3, #8
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	430a      	orrs	r2, r1
 8009c8a:	619a      	str	r2, [r3, #24]
      break;
 8009c8c:	e084      	b.n	8009d98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	68b9      	ldr	r1, [r7, #8]
 8009c94:	4618      	mov	r0, r3
 8009c96:	f000 fb39 	bl	800a30c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	69da      	ldr	r2, [r3, #28]
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f042 0208 	orr.w	r2, r2, #8
 8009ca8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	69da      	ldr	r2, [r3, #28]
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f022 0204 	bic.w	r2, r2, #4
 8009cb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	69d9      	ldr	r1, [r3, #28]
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	691a      	ldr	r2, [r3, #16]
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	430a      	orrs	r2, r1
 8009cca:	61da      	str	r2, [r3, #28]
      break;
 8009ccc:	e064      	b.n	8009d98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	68b9      	ldr	r1, [r7, #8]
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f000 fba1 	bl	800a41c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	69da      	ldr	r2, [r3, #28]
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009ce8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	69da      	ldr	r2, [r3, #28]
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009cf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	69d9      	ldr	r1, [r3, #28]
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	691b      	ldr	r3, [r3, #16]
 8009d04:	021a      	lsls	r2, r3, #8
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	430a      	orrs	r2, r1
 8009d0c:	61da      	str	r2, [r3, #28]
      break;
 8009d0e:	e043      	b.n	8009d98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	68b9      	ldr	r1, [r7, #8]
 8009d16:	4618      	mov	r0, r3
 8009d18:	f000 fc0a 	bl	800a530 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f042 0208 	orr.w	r2, r2, #8
 8009d2a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f022 0204 	bic.w	r2, r2, #4
 8009d3a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	691a      	ldr	r2, [r3, #16]
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	430a      	orrs	r2, r1
 8009d4c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009d4e:	e023      	b.n	8009d98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	68b9      	ldr	r1, [r7, #8]
 8009d56:	4618      	mov	r0, r3
 8009d58:	f000 fc4e 	bl	800a5f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009d6a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009d7a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	691b      	ldr	r3, [r3, #16]
 8009d86:	021a      	lsls	r2, r3, #8
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	430a      	orrs	r2, r1
 8009d8e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009d90:	e002      	b.n	8009d98 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009d92:	2301      	movs	r3, #1
 8009d94:	75fb      	strb	r3, [r7, #23]
      break;
 8009d96:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009da0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3718      	adds	r7, #24
 8009da6:	46bd      	mov	sp, r7
 8009da8:	bd80      	pop	{r7, pc}
 8009daa:	bf00      	nop

08009dac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b084      	sub	sp, #16
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
 8009db4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009db6:	2300      	movs	r3, #0
 8009db8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009dc0:	2b01      	cmp	r3, #1
 8009dc2:	d101      	bne.n	8009dc8 <HAL_TIM_ConfigClockSource+0x1c>
 8009dc4:	2302      	movs	r3, #2
 8009dc6:	e0de      	b.n	8009f86 <HAL_TIM_ConfigClockSource+0x1da>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2201      	movs	r2, #1
 8009dcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2202      	movs	r2, #2
 8009dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	689b      	ldr	r3, [r3, #8]
 8009dde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8009de6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009dea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009df2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	68ba      	ldr	r2, [r7, #8]
 8009dfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	4a63      	ldr	r2, [pc, #396]	@ (8009f90 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009e02:	4293      	cmp	r3, r2
 8009e04:	f000 80a9 	beq.w	8009f5a <HAL_TIM_ConfigClockSource+0x1ae>
 8009e08:	4a61      	ldr	r2, [pc, #388]	@ (8009f90 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009e0a:	4293      	cmp	r3, r2
 8009e0c:	f200 80ae 	bhi.w	8009f6c <HAL_TIM_ConfigClockSource+0x1c0>
 8009e10:	4a60      	ldr	r2, [pc, #384]	@ (8009f94 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	f000 80a1 	beq.w	8009f5a <HAL_TIM_ConfigClockSource+0x1ae>
 8009e18:	4a5e      	ldr	r2, [pc, #376]	@ (8009f94 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009e1a:	4293      	cmp	r3, r2
 8009e1c:	f200 80a6 	bhi.w	8009f6c <HAL_TIM_ConfigClockSource+0x1c0>
 8009e20:	4a5d      	ldr	r2, [pc, #372]	@ (8009f98 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009e22:	4293      	cmp	r3, r2
 8009e24:	f000 8099 	beq.w	8009f5a <HAL_TIM_ConfigClockSource+0x1ae>
 8009e28:	4a5b      	ldr	r2, [pc, #364]	@ (8009f98 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009e2a:	4293      	cmp	r3, r2
 8009e2c:	f200 809e 	bhi.w	8009f6c <HAL_TIM_ConfigClockSource+0x1c0>
 8009e30:	4a5a      	ldr	r2, [pc, #360]	@ (8009f9c <HAL_TIM_ConfigClockSource+0x1f0>)
 8009e32:	4293      	cmp	r3, r2
 8009e34:	f000 8091 	beq.w	8009f5a <HAL_TIM_ConfigClockSource+0x1ae>
 8009e38:	4a58      	ldr	r2, [pc, #352]	@ (8009f9c <HAL_TIM_ConfigClockSource+0x1f0>)
 8009e3a:	4293      	cmp	r3, r2
 8009e3c:	f200 8096 	bhi.w	8009f6c <HAL_TIM_ConfigClockSource+0x1c0>
 8009e40:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009e44:	f000 8089 	beq.w	8009f5a <HAL_TIM_ConfigClockSource+0x1ae>
 8009e48:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009e4c:	f200 808e 	bhi.w	8009f6c <HAL_TIM_ConfigClockSource+0x1c0>
 8009e50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009e54:	d03e      	beq.n	8009ed4 <HAL_TIM_ConfigClockSource+0x128>
 8009e56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009e5a:	f200 8087 	bhi.w	8009f6c <HAL_TIM_ConfigClockSource+0x1c0>
 8009e5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e62:	f000 8086 	beq.w	8009f72 <HAL_TIM_ConfigClockSource+0x1c6>
 8009e66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e6a:	d87f      	bhi.n	8009f6c <HAL_TIM_ConfigClockSource+0x1c0>
 8009e6c:	2b70      	cmp	r3, #112	@ 0x70
 8009e6e:	d01a      	beq.n	8009ea6 <HAL_TIM_ConfigClockSource+0xfa>
 8009e70:	2b70      	cmp	r3, #112	@ 0x70
 8009e72:	d87b      	bhi.n	8009f6c <HAL_TIM_ConfigClockSource+0x1c0>
 8009e74:	2b60      	cmp	r3, #96	@ 0x60
 8009e76:	d050      	beq.n	8009f1a <HAL_TIM_ConfigClockSource+0x16e>
 8009e78:	2b60      	cmp	r3, #96	@ 0x60
 8009e7a:	d877      	bhi.n	8009f6c <HAL_TIM_ConfigClockSource+0x1c0>
 8009e7c:	2b50      	cmp	r3, #80	@ 0x50
 8009e7e:	d03c      	beq.n	8009efa <HAL_TIM_ConfigClockSource+0x14e>
 8009e80:	2b50      	cmp	r3, #80	@ 0x50
 8009e82:	d873      	bhi.n	8009f6c <HAL_TIM_ConfigClockSource+0x1c0>
 8009e84:	2b40      	cmp	r3, #64	@ 0x40
 8009e86:	d058      	beq.n	8009f3a <HAL_TIM_ConfigClockSource+0x18e>
 8009e88:	2b40      	cmp	r3, #64	@ 0x40
 8009e8a:	d86f      	bhi.n	8009f6c <HAL_TIM_ConfigClockSource+0x1c0>
 8009e8c:	2b30      	cmp	r3, #48	@ 0x30
 8009e8e:	d064      	beq.n	8009f5a <HAL_TIM_ConfigClockSource+0x1ae>
 8009e90:	2b30      	cmp	r3, #48	@ 0x30
 8009e92:	d86b      	bhi.n	8009f6c <HAL_TIM_ConfigClockSource+0x1c0>
 8009e94:	2b20      	cmp	r3, #32
 8009e96:	d060      	beq.n	8009f5a <HAL_TIM_ConfigClockSource+0x1ae>
 8009e98:	2b20      	cmp	r3, #32
 8009e9a:	d867      	bhi.n	8009f6c <HAL_TIM_ConfigClockSource+0x1c0>
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d05c      	beq.n	8009f5a <HAL_TIM_ConfigClockSource+0x1ae>
 8009ea0:	2b10      	cmp	r3, #16
 8009ea2:	d05a      	beq.n	8009f5a <HAL_TIM_ConfigClockSource+0x1ae>
 8009ea4:	e062      	b.n	8009f6c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009eb6:	f000 fc81 	bl	800a7bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	689b      	ldr	r3, [r3, #8]
 8009ec0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009ec8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	68ba      	ldr	r2, [r7, #8]
 8009ed0:	609a      	str	r2, [r3, #8]
      break;
 8009ed2:	e04f      	b.n	8009f74 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009ee4:	f000 fc6a 	bl	800a7bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	689a      	ldr	r2, [r3, #8]
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009ef6:	609a      	str	r2, [r3, #8]
      break;
 8009ef8:	e03c      	b.n	8009f74 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f06:	461a      	mov	r2, r3
 8009f08:	f000 fbdc 	bl	800a6c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	2150      	movs	r1, #80	@ 0x50
 8009f12:	4618      	mov	r0, r3
 8009f14:	f000 fc35 	bl	800a782 <TIM_ITRx_SetConfig>
      break;
 8009f18:	e02c      	b.n	8009f74 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009f26:	461a      	mov	r2, r3
 8009f28:	f000 fbfb 	bl	800a722 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	2160      	movs	r1, #96	@ 0x60
 8009f32:	4618      	mov	r0, r3
 8009f34:	f000 fc25 	bl	800a782 <TIM_ITRx_SetConfig>
      break;
 8009f38:	e01c      	b.n	8009f74 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f46:	461a      	mov	r2, r3
 8009f48:	f000 fbbc 	bl	800a6c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	2140      	movs	r1, #64	@ 0x40
 8009f52:	4618      	mov	r0, r3
 8009f54:	f000 fc15 	bl	800a782 <TIM_ITRx_SetConfig>
      break;
 8009f58:	e00c      	b.n	8009f74 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681a      	ldr	r2, [r3, #0]
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	4619      	mov	r1, r3
 8009f64:	4610      	mov	r0, r2
 8009f66:	f000 fc0c 	bl	800a782 <TIM_ITRx_SetConfig>
      break;
 8009f6a:	e003      	b.n	8009f74 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	73fb      	strb	r3, [r7, #15]
      break;
 8009f70:	e000      	b.n	8009f74 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8009f72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2201      	movs	r2, #1
 8009f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2200      	movs	r2, #0
 8009f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f86:	4618      	mov	r0, r3
 8009f88:	3710      	adds	r7, #16
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}
 8009f8e:	bf00      	nop
 8009f90:	00100070 	.word	0x00100070
 8009f94:	00100040 	.word	0x00100040
 8009f98:	00100030 	.word	0x00100030
 8009f9c:	00100020 	.word	0x00100020

08009fa0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b085      	sub	sp, #20
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
 8009fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	4a42      	ldr	r2, [pc, #264]	@ (800a0bc <TIM_Base_SetConfig+0x11c>)
 8009fb4:	4293      	cmp	r3, r2
 8009fb6:	d00f      	beq.n	8009fd8 <TIM_Base_SetConfig+0x38>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009fbe:	d00b      	beq.n	8009fd8 <TIM_Base_SetConfig+0x38>
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	4a3f      	ldr	r2, [pc, #252]	@ (800a0c0 <TIM_Base_SetConfig+0x120>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d007      	beq.n	8009fd8 <TIM_Base_SetConfig+0x38>
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	4a3e      	ldr	r2, [pc, #248]	@ (800a0c4 <TIM_Base_SetConfig+0x124>)
 8009fcc:	4293      	cmp	r3, r2
 8009fce:	d003      	beq.n	8009fd8 <TIM_Base_SetConfig+0x38>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	4a3d      	ldr	r2, [pc, #244]	@ (800a0c8 <TIM_Base_SetConfig+0x128>)
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	d108      	bne.n	8009fea <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009fde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	685b      	ldr	r3, [r3, #4]
 8009fe4:	68fa      	ldr	r2, [r7, #12]
 8009fe6:	4313      	orrs	r3, r2
 8009fe8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	4a33      	ldr	r2, [pc, #204]	@ (800a0bc <TIM_Base_SetConfig+0x11c>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d01b      	beq.n	800a02a <TIM_Base_SetConfig+0x8a>
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ff8:	d017      	beq.n	800a02a <TIM_Base_SetConfig+0x8a>
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	4a30      	ldr	r2, [pc, #192]	@ (800a0c0 <TIM_Base_SetConfig+0x120>)
 8009ffe:	4293      	cmp	r3, r2
 800a000:	d013      	beq.n	800a02a <TIM_Base_SetConfig+0x8a>
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	4a2f      	ldr	r2, [pc, #188]	@ (800a0c4 <TIM_Base_SetConfig+0x124>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d00f      	beq.n	800a02a <TIM_Base_SetConfig+0x8a>
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	4a2e      	ldr	r2, [pc, #184]	@ (800a0c8 <TIM_Base_SetConfig+0x128>)
 800a00e:	4293      	cmp	r3, r2
 800a010:	d00b      	beq.n	800a02a <TIM_Base_SetConfig+0x8a>
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	4a2d      	ldr	r2, [pc, #180]	@ (800a0cc <TIM_Base_SetConfig+0x12c>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d007      	beq.n	800a02a <TIM_Base_SetConfig+0x8a>
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	4a2c      	ldr	r2, [pc, #176]	@ (800a0d0 <TIM_Base_SetConfig+0x130>)
 800a01e:	4293      	cmp	r3, r2
 800a020:	d003      	beq.n	800a02a <TIM_Base_SetConfig+0x8a>
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	4a2b      	ldr	r2, [pc, #172]	@ (800a0d4 <TIM_Base_SetConfig+0x134>)
 800a026:	4293      	cmp	r3, r2
 800a028:	d108      	bne.n	800a03c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a030:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	68db      	ldr	r3, [r3, #12]
 800a036:	68fa      	ldr	r2, [r7, #12]
 800a038:	4313      	orrs	r3, r2
 800a03a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	695b      	ldr	r3, [r3, #20]
 800a046:	4313      	orrs	r3, r2
 800a048:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	68fa      	ldr	r2, [r7, #12]
 800a04e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	689a      	ldr	r2, [r3, #8]
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	681a      	ldr	r2, [r3, #0]
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	4a16      	ldr	r2, [pc, #88]	@ (800a0bc <TIM_Base_SetConfig+0x11c>)
 800a064:	4293      	cmp	r3, r2
 800a066:	d00f      	beq.n	800a088 <TIM_Base_SetConfig+0xe8>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	4a17      	ldr	r2, [pc, #92]	@ (800a0c8 <TIM_Base_SetConfig+0x128>)
 800a06c:	4293      	cmp	r3, r2
 800a06e:	d00b      	beq.n	800a088 <TIM_Base_SetConfig+0xe8>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	4a16      	ldr	r2, [pc, #88]	@ (800a0cc <TIM_Base_SetConfig+0x12c>)
 800a074:	4293      	cmp	r3, r2
 800a076:	d007      	beq.n	800a088 <TIM_Base_SetConfig+0xe8>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	4a15      	ldr	r2, [pc, #84]	@ (800a0d0 <TIM_Base_SetConfig+0x130>)
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d003      	beq.n	800a088 <TIM_Base_SetConfig+0xe8>
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	4a14      	ldr	r2, [pc, #80]	@ (800a0d4 <TIM_Base_SetConfig+0x134>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d103      	bne.n	800a090 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	691a      	ldr	r2, [r3, #16]
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2201      	movs	r2, #1
 800a094:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	691b      	ldr	r3, [r3, #16]
 800a09a:	f003 0301 	and.w	r3, r3, #1
 800a09e:	2b01      	cmp	r3, #1
 800a0a0:	d105      	bne.n	800a0ae <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	691b      	ldr	r3, [r3, #16]
 800a0a6:	f023 0201 	bic.w	r2, r3, #1
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	611a      	str	r2, [r3, #16]
  }
}
 800a0ae:	bf00      	nop
 800a0b0:	3714      	adds	r7, #20
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b8:	4770      	bx	lr
 800a0ba:	bf00      	nop
 800a0bc:	40012c00 	.word	0x40012c00
 800a0c0:	40000400 	.word	0x40000400
 800a0c4:	40000800 	.word	0x40000800
 800a0c8:	40013400 	.word	0x40013400
 800a0cc:	40014000 	.word	0x40014000
 800a0d0:	40014400 	.word	0x40014400
 800a0d4:	40014800 	.word	0x40014800

0800a0d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a0d8:	b480      	push	{r7}
 800a0da:	b087      	sub	sp, #28
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
 800a0e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6a1b      	ldr	r3, [r3, #32]
 800a0e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	6a1b      	ldr	r3, [r3, #32]
 800a0ec:	f023 0201 	bic.w	r2, r3, #1
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	685b      	ldr	r3, [r3, #4]
 800a0f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	699b      	ldr	r3, [r3, #24]
 800a0fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a106:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a10a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	f023 0303 	bic.w	r3, r3, #3
 800a112:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	68fa      	ldr	r2, [r7, #12]
 800a11a:	4313      	orrs	r3, r2
 800a11c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a11e:	697b      	ldr	r3, [r7, #20]
 800a120:	f023 0302 	bic.w	r3, r3, #2
 800a124:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	689b      	ldr	r3, [r3, #8]
 800a12a:	697a      	ldr	r2, [r7, #20]
 800a12c:	4313      	orrs	r3, r2
 800a12e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	4a2c      	ldr	r2, [pc, #176]	@ (800a1e4 <TIM_OC1_SetConfig+0x10c>)
 800a134:	4293      	cmp	r3, r2
 800a136:	d00f      	beq.n	800a158 <TIM_OC1_SetConfig+0x80>
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	4a2b      	ldr	r2, [pc, #172]	@ (800a1e8 <TIM_OC1_SetConfig+0x110>)
 800a13c:	4293      	cmp	r3, r2
 800a13e:	d00b      	beq.n	800a158 <TIM_OC1_SetConfig+0x80>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	4a2a      	ldr	r2, [pc, #168]	@ (800a1ec <TIM_OC1_SetConfig+0x114>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d007      	beq.n	800a158 <TIM_OC1_SetConfig+0x80>
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	4a29      	ldr	r2, [pc, #164]	@ (800a1f0 <TIM_OC1_SetConfig+0x118>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d003      	beq.n	800a158 <TIM_OC1_SetConfig+0x80>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	4a28      	ldr	r2, [pc, #160]	@ (800a1f4 <TIM_OC1_SetConfig+0x11c>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d10c      	bne.n	800a172 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a158:	697b      	ldr	r3, [r7, #20]
 800a15a:	f023 0308 	bic.w	r3, r3, #8
 800a15e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	68db      	ldr	r3, [r3, #12]
 800a164:	697a      	ldr	r2, [r7, #20]
 800a166:	4313      	orrs	r3, r2
 800a168:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	f023 0304 	bic.w	r3, r3, #4
 800a170:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	4a1b      	ldr	r2, [pc, #108]	@ (800a1e4 <TIM_OC1_SetConfig+0x10c>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d00f      	beq.n	800a19a <TIM_OC1_SetConfig+0xc2>
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	4a1a      	ldr	r2, [pc, #104]	@ (800a1e8 <TIM_OC1_SetConfig+0x110>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d00b      	beq.n	800a19a <TIM_OC1_SetConfig+0xc2>
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	4a19      	ldr	r2, [pc, #100]	@ (800a1ec <TIM_OC1_SetConfig+0x114>)
 800a186:	4293      	cmp	r3, r2
 800a188:	d007      	beq.n	800a19a <TIM_OC1_SetConfig+0xc2>
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	4a18      	ldr	r2, [pc, #96]	@ (800a1f0 <TIM_OC1_SetConfig+0x118>)
 800a18e:	4293      	cmp	r3, r2
 800a190:	d003      	beq.n	800a19a <TIM_OC1_SetConfig+0xc2>
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	4a17      	ldr	r2, [pc, #92]	@ (800a1f4 <TIM_OC1_SetConfig+0x11c>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d111      	bne.n	800a1be <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a1a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a1a2:	693b      	ldr	r3, [r7, #16]
 800a1a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a1a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	695b      	ldr	r3, [r3, #20]
 800a1ae:	693a      	ldr	r2, [r7, #16]
 800a1b0:	4313      	orrs	r3, r2
 800a1b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	699b      	ldr	r3, [r3, #24]
 800a1b8:	693a      	ldr	r2, [r7, #16]
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	693a      	ldr	r2, [r7, #16]
 800a1c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	68fa      	ldr	r2, [r7, #12]
 800a1c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	685a      	ldr	r2, [r3, #4]
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	697a      	ldr	r2, [r7, #20]
 800a1d6:	621a      	str	r2, [r3, #32]
}
 800a1d8:	bf00      	nop
 800a1da:	371c      	adds	r7, #28
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e2:	4770      	bx	lr
 800a1e4:	40012c00 	.word	0x40012c00
 800a1e8:	40013400 	.word	0x40013400
 800a1ec:	40014000 	.word	0x40014000
 800a1f0:	40014400 	.word	0x40014400
 800a1f4:	40014800 	.word	0x40014800

0800a1f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a1f8:	b480      	push	{r7}
 800a1fa:	b087      	sub	sp, #28
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
 800a200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6a1b      	ldr	r3, [r3, #32]
 800a206:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	6a1b      	ldr	r3, [r3, #32]
 800a20c:	f023 0210 	bic.w	r2, r3, #16
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	685b      	ldr	r3, [r3, #4]
 800a218:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	699b      	ldr	r3, [r3, #24]
 800a21e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a226:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a22a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a232:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	021b      	lsls	r3, r3, #8
 800a23a:	68fa      	ldr	r2, [r7, #12]
 800a23c:	4313      	orrs	r3, r2
 800a23e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a240:	697b      	ldr	r3, [r7, #20]
 800a242:	f023 0320 	bic.w	r3, r3, #32
 800a246:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	689b      	ldr	r3, [r3, #8]
 800a24c:	011b      	lsls	r3, r3, #4
 800a24e:	697a      	ldr	r2, [r7, #20]
 800a250:	4313      	orrs	r3, r2
 800a252:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	4a28      	ldr	r2, [pc, #160]	@ (800a2f8 <TIM_OC2_SetConfig+0x100>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d003      	beq.n	800a264 <TIM_OC2_SetConfig+0x6c>
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	4a27      	ldr	r2, [pc, #156]	@ (800a2fc <TIM_OC2_SetConfig+0x104>)
 800a260:	4293      	cmp	r3, r2
 800a262:	d10d      	bne.n	800a280 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a26a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	68db      	ldr	r3, [r3, #12]
 800a270:	011b      	lsls	r3, r3, #4
 800a272:	697a      	ldr	r2, [r7, #20]
 800a274:	4313      	orrs	r3, r2
 800a276:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a278:	697b      	ldr	r3, [r7, #20]
 800a27a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a27e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	4a1d      	ldr	r2, [pc, #116]	@ (800a2f8 <TIM_OC2_SetConfig+0x100>)
 800a284:	4293      	cmp	r3, r2
 800a286:	d00f      	beq.n	800a2a8 <TIM_OC2_SetConfig+0xb0>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	4a1c      	ldr	r2, [pc, #112]	@ (800a2fc <TIM_OC2_SetConfig+0x104>)
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d00b      	beq.n	800a2a8 <TIM_OC2_SetConfig+0xb0>
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	4a1b      	ldr	r2, [pc, #108]	@ (800a300 <TIM_OC2_SetConfig+0x108>)
 800a294:	4293      	cmp	r3, r2
 800a296:	d007      	beq.n	800a2a8 <TIM_OC2_SetConfig+0xb0>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	4a1a      	ldr	r2, [pc, #104]	@ (800a304 <TIM_OC2_SetConfig+0x10c>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d003      	beq.n	800a2a8 <TIM_OC2_SetConfig+0xb0>
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	4a19      	ldr	r2, [pc, #100]	@ (800a308 <TIM_OC2_SetConfig+0x110>)
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	d113      	bne.n	800a2d0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a2a8:	693b      	ldr	r3, [r7, #16]
 800a2aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a2ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a2b0:	693b      	ldr	r3, [r7, #16]
 800a2b2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a2b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	695b      	ldr	r3, [r3, #20]
 800a2bc:	009b      	lsls	r3, r3, #2
 800a2be:	693a      	ldr	r2, [r7, #16]
 800a2c0:	4313      	orrs	r3, r2
 800a2c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	699b      	ldr	r3, [r3, #24]
 800a2c8:	009b      	lsls	r3, r3, #2
 800a2ca:	693a      	ldr	r2, [r7, #16]
 800a2cc:	4313      	orrs	r3, r2
 800a2ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	693a      	ldr	r2, [r7, #16]
 800a2d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	68fa      	ldr	r2, [r7, #12]
 800a2da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	685a      	ldr	r2, [r3, #4]
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	697a      	ldr	r2, [r7, #20]
 800a2e8:	621a      	str	r2, [r3, #32]
}
 800a2ea:	bf00      	nop
 800a2ec:	371c      	adds	r7, #28
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr
 800a2f6:	bf00      	nop
 800a2f8:	40012c00 	.word	0x40012c00
 800a2fc:	40013400 	.word	0x40013400
 800a300:	40014000 	.word	0x40014000
 800a304:	40014400 	.word	0x40014400
 800a308:	40014800 	.word	0x40014800

0800a30c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a30c:	b480      	push	{r7}
 800a30e:	b087      	sub	sp, #28
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
 800a314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6a1b      	ldr	r3, [r3, #32]
 800a31a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	6a1b      	ldr	r3, [r3, #32]
 800a320:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	685b      	ldr	r3, [r3, #4]
 800a32c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	69db      	ldr	r3, [r3, #28]
 800a332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a33a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a33e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	f023 0303 	bic.w	r3, r3, #3
 800a346:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	68fa      	ldr	r2, [r7, #12]
 800a34e:	4313      	orrs	r3, r2
 800a350:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a358:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	689b      	ldr	r3, [r3, #8]
 800a35e:	021b      	lsls	r3, r3, #8
 800a360:	697a      	ldr	r2, [r7, #20]
 800a362:	4313      	orrs	r3, r2
 800a364:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	4a27      	ldr	r2, [pc, #156]	@ (800a408 <TIM_OC3_SetConfig+0xfc>)
 800a36a:	4293      	cmp	r3, r2
 800a36c:	d003      	beq.n	800a376 <TIM_OC3_SetConfig+0x6a>
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	4a26      	ldr	r2, [pc, #152]	@ (800a40c <TIM_OC3_SetConfig+0x100>)
 800a372:	4293      	cmp	r3, r2
 800a374:	d10d      	bne.n	800a392 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a376:	697b      	ldr	r3, [r7, #20]
 800a378:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a37c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	68db      	ldr	r3, [r3, #12]
 800a382:	021b      	lsls	r3, r3, #8
 800a384:	697a      	ldr	r2, [r7, #20]
 800a386:	4313      	orrs	r3, r2
 800a388:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a38a:	697b      	ldr	r3, [r7, #20]
 800a38c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a390:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	4a1c      	ldr	r2, [pc, #112]	@ (800a408 <TIM_OC3_SetConfig+0xfc>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d00f      	beq.n	800a3ba <TIM_OC3_SetConfig+0xae>
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	4a1b      	ldr	r2, [pc, #108]	@ (800a40c <TIM_OC3_SetConfig+0x100>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d00b      	beq.n	800a3ba <TIM_OC3_SetConfig+0xae>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	4a1a      	ldr	r2, [pc, #104]	@ (800a410 <TIM_OC3_SetConfig+0x104>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d007      	beq.n	800a3ba <TIM_OC3_SetConfig+0xae>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	4a19      	ldr	r2, [pc, #100]	@ (800a414 <TIM_OC3_SetConfig+0x108>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d003      	beq.n	800a3ba <TIM_OC3_SetConfig+0xae>
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	4a18      	ldr	r2, [pc, #96]	@ (800a418 <TIM_OC3_SetConfig+0x10c>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d113      	bne.n	800a3e2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a3c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a3c2:	693b      	ldr	r3, [r7, #16]
 800a3c4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a3c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	695b      	ldr	r3, [r3, #20]
 800a3ce:	011b      	lsls	r3, r3, #4
 800a3d0:	693a      	ldr	r2, [r7, #16]
 800a3d2:	4313      	orrs	r3, r2
 800a3d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	699b      	ldr	r3, [r3, #24]
 800a3da:	011b      	lsls	r3, r3, #4
 800a3dc:	693a      	ldr	r2, [r7, #16]
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	693a      	ldr	r2, [r7, #16]
 800a3e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	68fa      	ldr	r2, [r7, #12]
 800a3ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	685a      	ldr	r2, [r3, #4]
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	697a      	ldr	r2, [r7, #20]
 800a3fa:	621a      	str	r2, [r3, #32]
}
 800a3fc:	bf00      	nop
 800a3fe:	371c      	adds	r7, #28
 800a400:	46bd      	mov	sp, r7
 800a402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a406:	4770      	bx	lr
 800a408:	40012c00 	.word	0x40012c00
 800a40c:	40013400 	.word	0x40013400
 800a410:	40014000 	.word	0x40014000
 800a414:	40014400 	.word	0x40014400
 800a418:	40014800 	.word	0x40014800

0800a41c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a41c:	b480      	push	{r7}
 800a41e:	b087      	sub	sp, #28
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
 800a424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	6a1b      	ldr	r3, [r3, #32]
 800a42a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6a1b      	ldr	r3, [r3, #32]
 800a430:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	685b      	ldr	r3, [r3, #4]
 800a43c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	69db      	ldr	r3, [r3, #28]
 800a442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a44a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a44e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a456:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	021b      	lsls	r3, r3, #8
 800a45e:	68fa      	ldr	r2, [r7, #12]
 800a460:	4313      	orrs	r3, r2
 800a462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a46a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	689b      	ldr	r3, [r3, #8]
 800a470:	031b      	lsls	r3, r3, #12
 800a472:	697a      	ldr	r2, [r7, #20]
 800a474:	4313      	orrs	r3, r2
 800a476:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	4a28      	ldr	r2, [pc, #160]	@ (800a51c <TIM_OC4_SetConfig+0x100>)
 800a47c:	4293      	cmp	r3, r2
 800a47e:	d003      	beq.n	800a488 <TIM_OC4_SetConfig+0x6c>
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	4a27      	ldr	r2, [pc, #156]	@ (800a520 <TIM_OC4_SetConfig+0x104>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d10d      	bne.n	800a4a4 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a48e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	68db      	ldr	r3, [r3, #12]
 800a494:	031b      	lsls	r3, r3, #12
 800a496:	697a      	ldr	r2, [r7, #20]
 800a498:	4313      	orrs	r3, r2
 800a49a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a4a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	4a1d      	ldr	r2, [pc, #116]	@ (800a51c <TIM_OC4_SetConfig+0x100>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d00f      	beq.n	800a4cc <TIM_OC4_SetConfig+0xb0>
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	4a1c      	ldr	r2, [pc, #112]	@ (800a520 <TIM_OC4_SetConfig+0x104>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d00b      	beq.n	800a4cc <TIM_OC4_SetConfig+0xb0>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	4a1b      	ldr	r2, [pc, #108]	@ (800a524 <TIM_OC4_SetConfig+0x108>)
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d007      	beq.n	800a4cc <TIM_OC4_SetConfig+0xb0>
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	4a1a      	ldr	r2, [pc, #104]	@ (800a528 <TIM_OC4_SetConfig+0x10c>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d003      	beq.n	800a4cc <TIM_OC4_SetConfig+0xb0>
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	4a19      	ldr	r2, [pc, #100]	@ (800a52c <TIM_OC4_SetConfig+0x110>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d113      	bne.n	800a4f4 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a4d2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a4da:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	695b      	ldr	r3, [r3, #20]
 800a4e0:	019b      	lsls	r3, r3, #6
 800a4e2:	693a      	ldr	r2, [r7, #16]
 800a4e4:	4313      	orrs	r3, r2
 800a4e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	699b      	ldr	r3, [r3, #24]
 800a4ec:	019b      	lsls	r3, r3, #6
 800a4ee:	693a      	ldr	r2, [r7, #16]
 800a4f0:	4313      	orrs	r3, r2
 800a4f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	693a      	ldr	r2, [r7, #16]
 800a4f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	68fa      	ldr	r2, [r7, #12]
 800a4fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	685a      	ldr	r2, [r3, #4]
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	697a      	ldr	r2, [r7, #20]
 800a50c:	621a      	str	r2, [r3, #32]
}
 800a50e:	bf00      	nop
 800a510:	371c      	adds	r7, #28
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr
 800a51a:	bf00      	nop
 800a51c:	40012c00 	.word	0x40012c00
 800a520:	40013400 	.word	0x40013400
 800a524:	40014000 	.word	0x40014000
 800a528:	40014400 	.word	0x40014400
 800a52c:	40014800 	.word	0x40014800

0800a530 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a530:	b480      	push	{r7}
 800a532:	b087      	sub	sp, #28
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
 800a538:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6a1b      	ldr	r3, [r3, #32]
 800a53e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6a1b      	ldr	r3, [r3, #32]
 800a544:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	685b      	ldr	r3, [r3, #4]
 800a550:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a55e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a562:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	68fa      	ldr	r2, [r7, #12]
 800a56a:	4313      	orrs	r3, r2
 800a56c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a574:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	689b      	ldr	r3, [r3, #8]
 800a57a:	041b      	lsls	r3, r3, #16
 800a57c:	693a      	ldr	r2, [r7, #16]
 800a57e:	4313      	orrs	r3, r2
 800a580:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	4a17      	ldr	r2, [pc, #92]	@ (800a5e4 <TIM_OC5_SetConfig+0xb4>)
 800a586:	4293      	cmp	r3, r2
 800a588:	d00f      	beq.n	800a5aa <TIM_OC5_SetConfig+0x7a>
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	4a16      	ldr	r2, [pc, #88]	@ (800a5e8 <TIM_OC5_SetConfig+0xb8>)
 800a58e:	4293      	cmp	r3, r2
 800a590:	d00b      	beq.n	800a5aa <TIM_OC5_SetConfig+0x7a>
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	4a15      	ldr	r2, [pc, #84]	@ (800a5ec <TIM_OC5_SetConfig+0xbc>)
 800a596:	4293      	cmp	r3, r2
 800a598:	d007      	beq.n	800a5aa <TIM_OC5_SetConfig+0x7a>
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	4a14      	ldr	r2, [pc, #80]	@ (800a5f0 <TIM_OC5_SetConfig+0xc0>)
 800a59e:	4293      	cmp	r3, r2
 800a5a0:	d003      	beq.n	800a5aa <TIM_OC5_SetConfig+0x7a>
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	4a13      	ldr	r2, [pc, #76]	@ (800a5f4 <TIM_OC5_SetConfig+0xc4>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d109      	bne.n	800a5be <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a5b0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	695b      	ldr	r3, [r3, #20]
 800a5b6:	021b      	lsls	r3, r3, #8
 800a5b8:	697a      	ldr	r2, [r7, #20]
 800a5ba:	4313      	orrs	r3, r2
 800a5bc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	697a      	ldr	r2, [r7, #20]
 800a5c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	68fa      	ldr	r2, [r7, #12]
 800a5c8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	685a      	ldr	r2, [r3, #4]
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	693a      	ldr	r2, [r7, #16]
 800a5d6:	621a      	str	r2, [r3, #32]
}
 800a5d8:	bf00      	nop
 800a5da:	371c      	adds	r7, #28
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e2:	4770      	bx	lr
 800a5e4:	40012c00 	.word	0x40012c00
 800a5e8:	40013400 	.word	0x40013400
 800a5ec:	40014000 	.word	0x40014000
 800a5f0:	40014400 	.word	0x40014400
 800a5f4:	40014800 	.word	0x40014800

0800a5f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a5f8:	b480      	push	{r7}
 800a5fa:	b087      	sub	sp, #28
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
 800a600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6a1b      	ldr	r3, [r3, #32]
 800a606:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	6a1b      	ldr	r3, [r3, #32]
 800a60c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	685b      	ldr	r3, [r3, #4]
 800a618:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a61e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a626:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a62a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	021b      	lsls	r3, r3, #8
 800a632:	68fa      	ldr	r2, [r7, #12]
 800a634:	4313      	orrs	r3, r2
 800a636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a638:	693b      	ldr	r3, [r7, #16]
 800a63a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a63e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	689b      	ldr	r3, [r3, #8]
 800a644:	051b      	lsls	r3, r3, #20
 800a646:	693a      	ldr	r2, [r7, #16]
 800a648:	4313      	orrs	r3, r2
 800a64a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	4a18      	ldr	r2, [pc, #96]	@ (800a6b0 <TIM_OC6_SetConfig+0xb8>)
 800a650:	4293      	cmp	r3, r2
 800a652:	d00f      	beq.n	800a674 <TIM_OC6_SetConfig+0x7c>
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	4a17      	ldr	r2, [pc, #92]	@ (800a6b4 <TIM_OC6_SetConfig+0xbc>)
 800a658:	4293      	cmp	r3, r2
 800a65a:	d00b      	beq.n	800a674 <TIM_OC6_SetConfig+0x7c>
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	4a16      	ldr	r2, [pc, #88]	@ (800a6b8 <TIM_OC6_SetConfig+0xc0>)
 800a660:	4293      	cmp	r3, r2
 800a662:	d007      	beq.n	800a674 <TIM_OC6_SetConfig+0x7c>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	4a15      	ldr	r2, [pc, #84]	@ (800a6bc <TIM_OC6_SetConfig+0xc4>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d003      	beq.n	800a674 <TIM_OC6_SetConfig+0x7c>
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	4a14      	ldr	r2, [pc, #80]	@ (800a6c0 <TIM_OC6_SetConfig+0xc8>)
 800a670:	4293      	cmp	r3, r2
 800a672:	d109      	bne.n	800a688 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a674:	697b      	ldr	r3, [r7, #20]
 800a676:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a67a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	695b      	ldr	r3, [r3, #20]
 800a680:	029b      	lsls	r3, r3, #10
 800a682:	697a      	ldr	r2, [r7, #20]
 800a684:	4313      	orrs	r3, r2
 800a686:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	697a      	ldr	r2, [r7, #20]
 800a68c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	68fa      	ldr	r2, [r7, #12]
 800a692:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	685a      	ldr	r2, [r3, #4]
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	693a      	ldr	r2, [r7, #16]
 800a6a0:	621a      	str	r2, [r3, #32]
}
 800a6a2:	bf00      	nop
 800a6a4:	371c      	adds	r7, #28
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ac:	4770      	bx	lr
 800a6ae:	bf00      	nop
 800a6b0:	40012c00 	.word	0x40012c00
 800a6b4:	40013400 	.word	0x40013400
 800a6b8:	40014000 	.word	0x40014000
 800a6bc:	40014400 	.word	0x40014400
 800a6c0:	40014800 	.word	0x40014800

0800a6c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b087      	sub	sp, #28
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	60f8      	str	r0, [r7, #12]
 800a6cc:	60b9      	str	r1, [r7, #8]
 800a6ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	6a1b      	ldr	r3, [r3, #32]
 800a6d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	6a1b      	ldr	r3, [r3, #32]
 800a6da:	f023 0201 	bic.w	r2, r3, #1
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	699b      	ldr	r3, [r3, #24]
 800a6e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a6e8:	693b      	ldr	r3, [r7, #16]
 800a6ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a6ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	011b      	lsls	r3, r3, #4
 800a6f4:	693a      	ldr	r2, [r7, #16]
 800a6f6:	4313      	orrs	r3, r2
 800a6f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	f023 030a 	bic.w	r3, r3, #10
 800a700:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a702:	697a      	ldr	r2, [r7, #20]
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	4313      	orrs	r3, r2
 800a708:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	693a      	ldr	r2, [r7, #16]
 800a70e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	697a      	ldr	r2, [r7, #20]
 800a714:	621a      	str	r2, [r3, #32]
}
 800a716:	bf00      	nop
 800a718:	371c      	adds	r7, #28
 800a71a:	46bd      	mov	sp, r7
 800a71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a720:	4770      	bx	lr

0800a722 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a722:	b480      	push	{r7}
 800a724:	b087      	sub	sp, #28
 800a726:	af00      	add	r7, sp, #0
 800a728:	60f8      	str	r0, [r7, #12]
 800a72a:	60b9      	str	r1, [r7, #8]
 800a72c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	6a1b      	ldr	r3, [r3, #32]
 800a732:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	6a1b      	ldr	r3, [r3, #32]
 800a738:	f023 0210 	bic.w	r2, r3, #16
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	699b      	ldr	r3, [r3, #24]
 800a744:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a746:	693b      	ldr	r3, [r7, #16]
 800a748:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a74c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	031b      	lsls	r3, r3, #12
 800a752:	693a      	ldr	r2, [r7, #16]
 800a754:	4313      	orrs	r3, r2
 800a756:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a758:	697b      	ldr	r3, [r7, #20]
 800a75a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a75e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	011b      	lsls	r3, r3, #4
 800a764:	697a      	ldr	r2, [r7, #20]
 800a766:	4313      	orrs	r3, r2
 800a768:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	693a      	ldr	r2, [r7, #16]
 800a76e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	697a      	ldr	r2, [r7, #20]
 800a774:	621a      	str	r2, [r3, #32]
}
 800a776:	bf00      	nop
 800a778:	371c      	adds	r7, #28
 800a77a:	46bd      	mov	sp, r7
 800a77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a780:	4770      	bx	lr

0800a782 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a782:	b480      	push	{r7}
 800a784:	b085      	sub	sp, #20
 800a786:	af00      	add	r7, sp, #0
 800a788:	6078      	str	r0, [r7, #4]
 800a78a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	689b      	ldr	r3, [r3, #8]
 800a790:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800a798:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a79c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a79e:	683a      	ldr	r2, [r7, #0]
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	4313      	orrs	r3, r2
 800a7a4:	f043 0307 	orr.w	r3, r3, #7
 800a7a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	68fa      	ldr	r2, [r7, #12]
 800a7ae:	609a      	str	r2, [r3, #8]
}
 800a7b0:	bf00      	nop
 800a7b2:	3714      	adds	r7, #20
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ba:	4770      	bx	lr

0800a7bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b087      	sub	sp, #28
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	60f8      	str	r0, [r7, #12]
 800a7c4:	60b9      	str	r1, [r7, #8]
 800a7c6:	607a      	str	r2, [r7, #4]
 800a7c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	689b      	ldr	r3, [r3, #8]
 800a7ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a7d0:	697b      	ldr	r3, [r7, #20]
 800a7d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a7d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	021a      	lsls	r2, r3, #8
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	431a      	orrs	r2, r3
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	4313      	orrs	r3, r2
 800a7e4:	697a      	ldr	r2, [r7, #20]
 800a7e6:	4313      	orrs	r3, r2
 800a7e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	697a      	ldr	r2, [r7, #20]
 800a7ee:	609a      	str	r2, [r3, #8]
}
 800a7f0:	bf00      	nop
 800a7f2:	371c      	adds	r7, #28
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fa:	4770      	bx	lr

0800a7fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b085      	sub	sp, #20
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d101      	bne.n	800a814 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a810:	2302      	movs	r3, #2
 800a812:	e065      	b.n	800a8e0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2201      	movs	r2, #1
 800a818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2202      	movs	r2, #2
 800a820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	685b      	ldr	r3, [r3, #4]
 800a82a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	689b      	ldr	r3, [r3, #8]
 800a832:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	4a2c      	ldr	r2, [pc, #176]	@ (800a8ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d004      	beq.n	800a848 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	4a2b      	ldr	r2, [pc, #172]	@ (800a8f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a844:	4293      	cmp	r3, r2
 800a846:	d108      	bne.n	800a85a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a84e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	685b      	ldr	r3, [r3, #4]
 800a854:	68fa      	ldr	r2, [r7, #12]
 800a856:	4313      	orrs	r3, r2
 800a858:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a860:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a864:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	68fa      	ldr	r2, [r7, #12]
 800a86c:	4313      	orrs	r3, r2
 800a86e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	68fa      	ldr	r2, [r7, #12]
 800a876:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	4a1b      	ldr	r2, [pc, #108]	@ (800a8ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a87e:	4293      	cmp	r3, r2
 800a880:	d018      	beq.n	800a8b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a88a:	d013      	beq.n	800a8b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	4a18      	ldr	r2, [pc, #96]	@ (800a8f4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d00e      	beq.n	800a8b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	4a17      	ldr	r2, [pc, #92]	@ (800a8f8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a89c:	4293      	cmp	r3, r2
 800a89e:	d009      	beq.n	800a8b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	4a12      	ldr	r2, [pc, #72]	@ (800a8f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a8a6:	4293      	cmp	r3, r2
 800a8a8:	d004      	beq.n	800a8b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	4a13      	ldr	r2, [pc, #76]	@ (800a8fc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d10c      	bne.n	800a8ce <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a8b4:	68bb      	ldr	r3, [r7, #8]
 800a8b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a8ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a8bc:	683b      	ldr	r3, [r7, #0]
 800a8be:	689b      	ldr	r3, [r3, #8]
 800a8c0:	68ba      	ldr	r2, [r7, #8]
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	68ba      	ldr	r2, [r7, #8]
 800a8cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2201      	movs	r2, #1
 800a8d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2200      	movs	r2, #0
 800a8da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a8de:	2300      	movs	r3, #0
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	3714      	adds	r7, #20
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ea:	4770      	bx	lr
 800a8ec:	40012c00 	.word	0x40012c00
 800a8f0:	40013400 	.word	0x40013400
 800a8f4:	40000400 	.word	0x40000400
 800a8f8:	40000800 	.word	0x40000800
 800a8fc:	40014000 	.word	0x40014000

0800a900 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b082      	sub	sp, #8
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d101      	bne.n	800a912 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a90e:	2301      	movs	r3, #1
 800a910:	e042      	b.n	800a998 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d106      	bne.n	800a92a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2200      	movs	r2, #0
 800a920:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	f7fc f89d 	bl	8006a64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	2224      	movs	r2, #36	@ 0x24
 800a92e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	681a      	ldr	r2, [r3, #0]
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f022 0201 	bic.w	r2, r2, #1
 800a940:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a946:	2b00      	cmp	r3, #0
 800a948:	d002      	beq.n	800a950 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	f000 fcd2 	bl	800b2f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f000 fa03 	bl	800ad5c <UART_SetConfig>
 800a956:	4603      	mov	r3, r0
 800a958:	2b01      	cmp	r3, #1
 800a95a:	d101      	bne.n	800a960 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a95c:	2301      	movs	r3, #1
 800a95e:	e01b      	b.n	800a998 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	685a      	ldr	r2, [r3, #4]
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a96e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	689a      	ldr	r2, [r3, #8]
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a97e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	681a      	ldr	r2, [r3, #0]
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	f042 0201 	orr.w	r2, r2, #1
 800a98e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a990:	6878      	ldr	r0, [r7, #4]
 800a992:	f000 fd51 	bl	800b438 <UART_CheckIdleState>
 800a996:	4603      	mov	r3, r0
}
 800a998:	4618      	mov	r0, r3
 800a99a:	3708      	adds	r7, #8
 800a99c:	46bd      	mov	sp, r7
 800a99e:	bd80      	pop	{r7, pc}

0800a9a0 <HAL_LIN_Init>:
  *          @arg @ref UART_LINBREAKDETECTLENGTH_10B 10-bit break detection
  *          @arg @ref UART_LINBREAKDETECTLENGTH_11B 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b082      	sub	sp, #8
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
 800a9a8:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d101      	bne.n	800a9b4 <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	e061      	b.n	800aa78 <HAL_LIN_Init+0xd8>
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));

  /* LIN mode limited to 16-bit oversampling only */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	69db      	ldr	r3, [r3, #28]
 800a9b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a9bc:	d101      	bne.n	800a9c2 <HAL_LIN_Init+0x22>
  {
    return HAL_ERROR;
 800a9be:	2301      	movs	r3, #1
 800a9c0:	e05a      	b.n	800aa78 <HAL_LIN_Init+0xd8>
  }
  /* LIN mode limited to 8-bit data length */
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	689b      	ldr	r3, [r3, #8]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d001      	beq.n	800a9ce <HAL_LIN_Init+0x2e>
  {
    return HAL_ERROR;
 800a9ca:	2301      	movs	r3, #1
 800a9cc:	e054      	b.n	800aa78 <HAL_LIN_Init+0xd8>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d106      	bne.n	800a9e6 <HAL_LIN_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2200      	movs	r2, #0
 800a9dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a9e0:	6878      	ldr	r0, [r7, #4]
 800a9e2:	f7fc f83f 	bl	8006a64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	2224      	movs	r2, #36	@ 0x24
 800a9ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	681a      	ldr	r2, [r3, #0]
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	f022 0201 	bic.w	r2, r2, #1
 800a9fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d002      	beq.n	800aa0c <HAL_LIN_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800aa06:	6878      	ldr	r0, [r7, #4]
 800aa08:	f000 fc74 	bl	800b2f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	f000 f9a5 	bl	800ad5c <UART_SetConfig>
 800aa12:	4603      	mov	r3, r0
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	d101      	bne.n	800aa1c <HAL_LIN_Init+0x7c>
  {
    return HAL_ERROR;
 800aa18:	2301      	movs	r3, #1
 800aa1a:	e02d      	b.n	800aa78 <HAL_LIN_Init+0xd8>
  }

  /* In LIN mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	685a      	ldr	r2, [r3, #4]
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800aa2a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	689a      	ldr	r2, [r3, #8]
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800aa3a:	609a      	str	r2, [r3, #8]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	685a      	ldr	r2, [r3, #4]
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800aa4a:	605a      	str	r2, [r3, #4]

  /* Set the USART LIN Break detection length. */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	685b      	ldr	r3, [r3, #4]
 800aa52:	f023 0120 	bic.w	r1, r3, #32
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	683a      	ldr	r2, [r7, #0]
 800aa5c:	430a      	orrs	r2, r1
 800aa5e:	605a      	str	r2, [r3, #4]

  __HAL_UART_ENABLE(huart);
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	681a      	ldr	r2, [r3, #0]
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	f042 0201 	orr.w	r2, r2, #1
 800aa6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800aa70:	6878      	ldr	r0, [r7, #4]
 800aa72:	f000 fce1 	bl	800b438 <UART_CheckIdleState>
 800aa76:	4603      	mov	r3, r0
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3708      	adds	r7, #8
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b082      	sub	sp, #8
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d101      	bne.n	800aa92 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800aa8e:	2301      	movs	r3, #1
 800aa90:	e031      	b.n	800aaf6 <HAL_UART_DeInit+0x76>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2224      	movs	r2, #36	@ 0x24
 800aa96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	681a      	ldr	r2, [r3, #0]
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	f022 0201 	bic.w	r2, r2, #1
 800aaa8:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	2200      	movs	r2, #0
 800aab0:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	2200      	movs	r2, #0
 800aab8:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	2200      	movs	r2, #0
 800aac0:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f7fc f8c2 	bl	8006c4c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2200      	movs	r2, #0
 800aacc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->gState = HAL_UART_STATE_RESET;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2200      	movs	r2, #0
 800aad4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2200      	movs	r2, #0
 800aadc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	2200      	movs	r2, #0
 800aae4:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	2200      	movs	r2, #0
 800aaea:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aaf4:	2300      	movs	r3, #0
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3708      	adds	r7, #8
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}

0800aafe <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aafe:	b580      	push	{r7, lr}
 800ab00:	b08a      	sub	sp, #40	@ 0x28
 800ab02:	af02      	add	r7, sp, #8
 800ab04:	60f8      	str	r0, [r7, #12]
 800ab06:	60b9      	str	r1, [r7, #8]
 800ab08:	603b      	str	r3, [r7, #0]
 800ab0a:	4613      	mov	r3, r2
 800ab0c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab14:	2b20      	cmp	r3, #32
 800ab16:	d17b      	bne.n	800ac10 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d002      	beq.n	800ab24 <HAL_UART_Transmit+0x26>
 800ab1e:	88fb      	ldrh	r3, [r7, #6]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d101      	bne.n	800ab28 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ab24:	2301      	movs	r3, #1
 800ab26:	e074      	b.n	800ac12 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	2221      	movs	r2, #33	@ 0x21
 800ab34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ab38:	f7fc f952 	bl	8006de0 <HAL_GetTick>
 800ab3c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	88fa      	ldrh	r2, [r7, #6]
 800ab42:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	88fa      	ldrh	r2, [r7, #6]
 800ab4a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	689b      	ldr	r3, [r3, #8]
 800ab52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab56:	d108      	bne.n	800ab6a <HAL_UART_Transmit+0x6c>
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	691b      	ldr	r3, [r3, #16]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d104      	bne.n	800ab6a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800ab60:	2300      	movs	r3, #0
 800ab62:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ab64:	68bb      	ldr	r3, [r7, #8]
 800ab66:	61bb      	str	r3, [r7, #24]
 800ab68:	e003      	b.n	800ab72 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ab72:	e030      	b.n	800abd6 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	9300      	str	r3, [sp, #0]
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	2180      	movs	r1, #128	@ 0x80
 800ab7e:	68f8      	ldr	r0, [r7, #12]
 800ab80:	f000 fd04 	bl	800b58c <UART_WaitOnFlagUntilTimeout>
 800ab84:	4603      	mov	r3, r0
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d005      	beq.n	800ab96 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	2220      	movs	r2, #32
 800ab8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800ab92:	2303      	movs	r3, #3
 800ab94:	e03d      	b.n	800ac12 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800ab96:	69fb      	ldr	r3, [r7, #28]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d10b      	bne.n	800abb4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ab9c:	69bb      	ldr	r3, [r7, #24]
 800ab9e:	881b      	ldrh	r3, [r3, #0]
 800aba0:	461a      	mov	r2, r3
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800abaa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800abac:	69bb      	ldr	r3, [r7, #24]
 800abae:	3302      	adds	r3, #2
 800abb0:	61bb      	str	r3, [r7, #24]
 800abb2:	e007      	b.n	800abc4 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800abb4:	69fb      	ldr	r3, [r7, #28]
 800abb6:	781a      	ldrb	r2, [r3, #0]
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800abbe:	69fb      	ldr	r3, [r7, #28]
 800abc0:	3301      	adds	r3, #1
 800abc2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800abca:	b29b      	uxth	r3, r3
 800abcc:	3b01      	subs	r3, #1
 800abce:	b29a      	uxth	r2, r3
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800abdc:	b29b      	uxth	r3, r3
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d1c8      	bne.n	800ab74 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	9300      	str	r3, [sp, #0]
 800abe6:	697b      	ldr	r3, [r7, #20]
 800abe8:	2200      	movs	r2, #0
 800abea:	2140      	movs	r1, #64	@ 0x40
 800abec:	68f8      	ldr	r0, [r7, #12]
 800abee:	f000 fccd 	bl	800b58c <UART_WaitOnFlagUntilTimeout>
 800abf2:	4603      	mov	r3, r0
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d005      	beq.n	800ac04 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	2220      	movs	r2, #32
 800abfc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800ac00:	2303      	movs	r3, #3
 800ac02:	e006      	b.n	800ac12 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	2220      	movs	r2, #32
 800ac08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	e000      	b.n	800ac12 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800ac10:	2302      	movs	r3, #2
  }
}
 800ac12:	4618      	mov	r0, r3
 800ac14:	3720      	adds	r7, #32
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bd80      	pop	{r7, pc}
	...

0800ac1c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b08a      	sub	sp, #40	@ 0x28
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	60f8      	str	r0, [r7, #12]
 800ac24:	60b9      	str	r1, [r7, #8]
 800ac26:	4613      	mov	r3, r2
 800ac28:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ac30:	2b20      	cmp	r3, #32
 800ac32:	d137      	bne.n	800aca4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d002      	beq.n	800ac40 <HAL_UART_Receive_DMA+0x24>
 800ac3a:	88fb      	ldrh	r3, [r7, #6]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d101      	bne.n	800ac44 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800ac40:	2301      	movs	r3, #1
 800ac42:	e030      	b.n	800aca6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	2200      	movs	r2, #0
 800ac48:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	4a18      	ldr	r2, [pc, #96]	@ (800acb0 <HAL_UART_Receive_DMA+0x94>)
 800ac50:	4293      	cmp	r3, r2
 800ac52:	d01f      	beq.n	800ac94 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	685b      	ldr	r3, [r3, #4]
 800ac5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d018      	beq.n	800ac94 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac68:	697b      	ldr	r3, [r7, #20]
 800ac6a:	e853 3f00 	ldrex	r3, [r3]
 800ac6e:	613b      	str	r3, [r7, #16]
   return(result);
 800ac70:	693b      	ldr	r3, [r7, #16]
 800ac72:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ac76:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	461a      	mov	r2, r3
 800ac7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac80:	623b      	str	r3, [r7, #32]
 800ac82:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac84:	69f9      	ldr	r1, [r7, #28]
 800ac86:	6a3a      	ldr	r2, [r7, #32]
 800ac88:	e841 2300 	strex	r3, r2, [r1]
 800ac8c:	61bb      	str	r3, [r7, #24]
   return(result);
 800ac8e:	69bb      	ldr	r3, [r7, #24]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d1e6      	bne.n	800ac62 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800ac94:	88fb      	ldrh	r3, [r7, #6]
 800ac96:	461a      	mov	r2, r3
 800ac98:	68b9      	ldr	r1, [r7, #8]
 800ac9a:	68f8      	ldr	r0, [r7, #12]
 800ac9c:	f000 fce4 	bl	800b668 <UART_Start_Receive_DMA>
 800aca0:	4603      	mov	r3, r0
 800aca2:	e000      	b.n	800aca6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800aca4:	2302      	movs	r3, #2
  }
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3728      	adds	r7, #40	@ 0x28
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}
 800acae:	bf00      	nop
 800acb0:	40008000 	.word	0x40008000

0800acb4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800acb4:	b480      	push	{r7}
 800acb6:	b083      	sub	sp, #12
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800acbc:	bf00      	nop
 800acbe:	370c      	adds	r7, #12
 800acc0:	46bd      	mov	sp, r7
 800acc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc6:	4770      	bx	lr

0800acc8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800acc8:	b480      	push	{r7}
 800acca:	b083      	sub	sp, #12
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800acd0:	bf00      	nop
 800acd2:	370c      	adds	r7, #12
 800acd4:	46bd      	mov	sp, r7
 800acd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acda:	4770      	bx	lr

0800acdc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800acdc:	b480      	push	{r7}
 800acde:	b083      	sub	sp, #12
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ace4:	bf00      	nop
 800ace6:	370c      	adds	r7, #12
 800ace8:	46bd      	mov	sp, r7
 800acea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acee:	4770      	bx	lr

0800acf0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800acf0:	b480      	push	{r7}
 800acf2:	b083      	sub	sp, #12
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	460b      	mov	r3, r1
 800acfa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800acfc:	bf00      	nop
 800acfe:	370c      	adds	r7, #12
 800ad00:	46bd      	mov	sp, r7
 800ad02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad06:	4770      	bx	lr

0800ad08 <HAL_LIN_SendBreak>:
  * @brief  Transmit break characters.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
 800ad08:	b480      	push	{r7}
 800ad0a:	b083      	sub	sp, #12
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));

  __HAL_LOCK(huart);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ad16:	2b01      	cmp	r3, #1
 800ad18:	d101      	bne.n	800ad1e <HAL_LIN_SendBreak+0x16>
 800ad1a:	2302      	movs	r3, #2
 800ad1c:	e018      	b.n	800ad50 <HAL_LIN_SendBreak+0x48>
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	2201      	movs	r2, #1
 800ad22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2224      	movs	r2, #36	@ 0x24
 800ad2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Send break characters */
  __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	699a      	ldr	r2, [r3, #24]
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	f042 0202 	orr.w	r2, r2, #2
 800ad3c:	619a      	str	r2, [r3, #24]

  huart->gState = HAL_UART_STATE_READY;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2220      	movs	r2, #32
 800ad42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2200      	movs	r2, #0
 800ad4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ad4e:	2300      	movs	r3, #0
}
 800ad50:	4618      	mov	r0, r3
 800ad52:	370c      	adds	r7, #12
 800ad54:	46bd      	mov	sp, r7
 800ad56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5a:	4770      	bx	lr

0800ad5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ad5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ad60:	b08c      	sub	sp, #48	@ 0x30
 800ad62:	af00      	add	r7, sp, #0
 800ad64:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ad66:	2300      	movs	r3, #0
 800ad68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ad6c:	697b      	ldr	r3, [r7, #20]
 800ad6e:	689a      	ldr	r2, [r3, #8]
 800ad70:	697b      	ldr	r3, [r7, #20]
 800ad72:	691b      	ldr	r3, [r3, #16]
 800ad74:	431a      	orrs	r2, r3
 800ad76:	697b      	ldr	r3, [r7, #20]
 800ad78:	695b      	ldr	r3, [r3, #20]
 800ad7a:	431a      	orrs	r2, r3
 800ad7c:	697b      	ldr	r3, [r7, #20]
 800ad7e:	69db      	ldr	r3, [r3, #28]
 800ad80:	4313      	orrs	r3, r2
 800ad82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ad84:	697b      	ldr	r3, [r7, #20]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	681a      	ldr	r2, [r3, #0]
 800ad8a:	4bab      	ldr	r3, [pc, #684]	@ (800b038 <UART_SetConfig+0x2dc>)
 800ad8c:	4013      	ands	r3, r2
 800ad8e:	697a      	ldr	r2, [r7, #20]
 800ad90:	6812      	ldr	r2, [r2, #0]
 800ad92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad94:	430b      	orrs	r3, r1
 800ad96:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ad98:	697b      	ldr	r3, [r7, #20]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	685b      	ldr	r3, [r3, #4]
 800ad9e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	68da      	ldr	r2, [r3, #12]
 800ada6:	697b      	ldr	r3, [r7, #20]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	430a      	orrs	r2, r1
 800adac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	699b      	ldr	r3, [r3, #24]
 800adb2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800adb4:	697b      	ldr	r3, [r7, #20]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	4aa0      	ldr	r2, [pc, #640]	@ (800b03c <UART_SetConfig+0x2e0>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d004      	beq.n	800adc8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800adbe:	697b      	ldr	r3, [r7, #20]
 800adc0:	6a1b      	ldr	r3, [r3, #32]
 800adc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800adc4:	4313      	orrs	r3, r2
 800adc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	689b      	ldr	r3, [r3, #8]
 800adce:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800add2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800add6:	697a      	ldr	r2, [r7, #20]
 800add8:	6812      	ldr	r2, [r2, #0]
 800adda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800addc:	430b      	orrs	r3, r1
 800adde:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ade0:	697b      	ldr	r3, [r7, #20]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ade6:	f023 010f 	bic.w	r1, r3, #15
 800adea:	697b      	ldr	r3, [r7, #20]
 800adec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800adee:	697b      	ldr	r3, [r7, #20]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	430a      	orrs	r2, r1
 800adf4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800adf6:	697b      	ldr	r3, [r7, #20]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	4a91      	ldr	r2, [pc, #580]	@ (800b040 <UART_SetConfig+0x2e4>)
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d125      	bne.n	800ae4c <UART_SetConfig+0xf0>
 800ae00:	4b90      	ldr	r3, [pc, #576]	@ (800b044 <UART_SetConfig+0x2e8>)
 800ae02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae06:	f003 0303 	and.w	r3, r3, #3
 800ae0a:	2b03      	cmp	r3, #3
 800ae0c:	d81a      	bhi.n	800ae44 <UART_SetConfig+0xe8>
 800ae0e:	a201      	add	r2, pc, #4	@ (adr r2, 800ae14 <UART_SetConfig+0xb8>)
 800ae10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae14:	0800ae25 	.word	0x0800ae25
 800ae18:	0800ae35 	.word	0x0800ae35
 800ae1c:	0800ae2d 	.word	0x0800ae2d
 800ae20:	0800ae3d 	.word	0x0800ae3d
 800ae24:	2301      	movs	r3, #1
 800ae26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae2a:	e0d6      	b.n	800afda <UART_SetConfig+0x27e>
 800ae2c:	2302      	movs	r3, #2
 800ae2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae32:	e0d2      	b.n	800afda <UART_SetConfig+0x27e>
 800ae34:	2304      	movs	r3, #4
 800ae36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae3a:	e0ce      	b.n	800afda <UART_SetConfig+0x27e>
 800ae3c:	2308      	movs	r3, #8
 800ae3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae42:	e0ca      	b.n	800afda <UART_SetConfig+0x27e>
 800ae44:	2310      	movs	r3, #16
 800ae46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae4a:	e0c6      	b.n	800afda <UART_SetConfig+0x27e>
 800ae4c:	697b      	ldr	r3, [r7, #20]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	4a7d      	ldr	r2, [pc, #500]	@ (800b048 <UART_SetConfig+0x2ec>)
 800ae52:	4293      	cmp	r3, r2
 800ae54:	d138      	bne.n	800aec8 <UART_SetConfig+0x16c>
 800ae56:	4b7b      	ldr	r3, [pc, #492]	@ (800b044 <UART_SetConfig+0x2e8>)
 800ae58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae5c:	f003 030c 	and.w	r3, r3, #12
 800ae60:	2b0c      	cmp	r3, #12
 800ae62:	d82d      	bhi.n	800aec0 <UART_SetConfig+0x164>
 800ae64:	a201      	add	r2, pc, #4	@ (adr r2, 800ae6c <UART_SetConfig+0x110>)
 800ae66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae6a:	bf00      	nop
 800ae6c:	0800aea1 	.word	0x0800aea1
 800ae70:	0800aec1 	.word	0x0800aec1
 800ae74:	0800aec1 	.word	0x0800aec1
 800ae78:	0800aec1 	.word	0x0800aec1
 800ae7c:	0800aeb1 	.word	0x0800aeb1
 800ae80:	0800aec1 	.word	0x0800aec1
 800ae84:	0800aec1 	.word	0x0800aec1
 800ae88:	0800aec1 	.word	0x0800aec1
 800ae8c:	0800aea9 	.word	0x0800aea9
 800ae90:	0800aec1 	.word	0x0800aec1
 800ae94:	0800aec1 	.word	0x0800aec1
 800ae98:	0800aec1 	.word	0x0800aec1
 800ae9c:	0800aeb9 	.word	0x0800aeb9
 800aea0:	2300      	movs	r3, #0
 800aea2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aea6:	e098      	b.n	800afda <UART_SetConfig+0x27e>
 800aea8:	2302      	movs	r3, #2
 800aeaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aeae:	e094      	b.n	800afda <UART_SetConfig+0x27e>
 800aeb0:	2304      	movs	r3, #4
 800aeb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aeb6:	e090      	b.n	800afda <UART_SetConfig+0x27e>
 800aeb8:	2308      	movs	r3, #8
 800aeba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aebe:	e08c      	b.n	800afda <UART_SetConfig+0x27e>
 800aec0:	2310      	movs	r3, #16
 800aec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aec6:	e088      	b.n	800afda <UART_SetConfig+0x27e>
 800aec8:	697b      	ldr	r3, [r7, #20]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	4a5f      	ldr	r2, [pc, #380]	@ (800b04c <UART_SetConfig+0x2f0>)
 800aece:	4293      	cmp	r3, r2
 800aed0:	d125      	bne.n	800af1e <UART_SetConfig+0x1c2>
 800aed2:	4b5c      	ldr	r3, [pc, #368]	@ (800b044 <UART_SetConfig+0x2e8>)
 800aed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aed8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800aedc:	2b30      	cmp	r3, #48	@ 0x30
 800aede:	d016      	beq.n	800af0e <UART_SetConfig+0x1b2>
 800aee0:	2b30      	cmp	r3, #48	@ 0x30
 800aee2:	d818      	bhi.n	800af16 <UART_SetConfig+0x1ba>
 800aee4:	2b20      	cmp	r3, #32
 800aee6:	d00a      	beq.n	800aefe <UART_SetConfig+0x1a2>
 800aee8:	2b20      	cmp	r3, #32
 800aeea:	d814      	bhi.n	800af16 <UART_SetConfig+0x1ba>
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d002      	beq.n	800aef6 <UART_SetConfig+0x19a>
 800aef0:	2b10      	cmp	r3, #16
 800aef2:	d008      	beq.n	800af06 <UART_SetConfig+0x1aa>
 800aef4:	e00f      	b.n	800af16 <UART_SetConfig+0x1ba>
 800aef6:	2300      	movs	r3, #0
 800aef8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aefc:	e06d      	b.n	800afda <UART_SetConfig+0x27e>
 800aefe:	2302      	movs	r3, #2
 800af00:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af04:	e069      	b.n	800afda <UART_SetConfig+0x27e>
 800af06:	2304      	movs	r3, #4
 800af08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af0c:	e065      	b.n	800afda <UART_SetConfig+0x27e>
 800af0e:	2308      	movs	r3, #8
 800af10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af14:	e061      	b.n	800afda <UART_SetConfig+0x27e>
 800af16:	2310      	movs	r3, #16
 800af18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af1c:	e05d      	b.n	800afda <UART_SetConfig+0x27e>
 800af1e:	697b      	ldr	r3, [r7, #20]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	4a4b      	ldr	r2, [pc, #300]	@ (800b050 <UART_SetConfig+0x2f4>)
 800af24:	4293      	cmp	r3, r2
 800af26:	d125      	bne.n	800af74 <UART_SetConfig+0x218>
 800af28:	4b46      	ldr	r3, [pc, #280]	@ (800b044 <UART_SetConfig+0x2e8>)
 800af2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af2e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800af32:	2bc0      	cmp	r3, #192	@ 0xc0
 800af34:	d016      	beq.n	800af64 <UART_SetConfig+0x208>
 800af36:	2bc0      	cmp	r3, #192	@ 0xc0
 800af38:	d818      	bhi.n	800af6c <UART_SetConfig+0x210>
 800af3a:	2b80      	cmp	r3, #128	@ 0x80
 800af3c:	d00a      	beq.n	800af54 <UART_SetConfig+0x1f8>
 800af3e:	2b80      	cmp	r3, #128	@ 0x80
 800af40:	d814      	bhi.n	800af6c <UART_SetConfig+0x210>
 800af42:	2b00      	cmp	r3, #0
 800af44:	d002      	beq.n	800af4c <UART_SetConfig+0x1f0>
 800af46:	2b40      	cmp	r3, #64	@ 0x40
 800af48:	d008      	beq.n	800af5c <UART_SetConfig+0x200>
 800af4a:	e00f      	b.n	800af6c <UART_SetConfig+0x210>
 800af4c:	2300      	movs	r3, #0
 800af4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af52:	e042      	b.n	800afda <UART_SetConfig+0x27e>
 800af54:	2302      	movs	r3, #2
 800af56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af5a:	e03e      	b.n	800afda <UART_SetConfig+0x27e>
 800af5c:	2304      	movs	r3, #4
 800af5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af62:	e03a      	b.n	800afda <UART_SetConfig+0x27e>
 800af64:	2308      	movs	r3, #8
 800af66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af6a:	e036      	b.n	800afda <UART_SetConfig+0x27e>
 800af6c:	2310      	movs	r3, #16
 800af6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af72:	e032      	b.n	800afda <UART_SetConfig+0x27e>
 800af74:	697b      	ldr	r3, [r7, #20]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	4a30      	ldr	r2, [pc, #192]	@ (800b03c <UART_SetConfig+0x2e0>)
 800af7a:	4293      	cmp	r3, r2
 800af7c:	d12a      	bne.n	800afd4 <UART_SetConfig+0x278>
 800af7e:	4b31      	ldr	r3, [pc, #196]	@ (800b044 <UART_SetConfig+0x2e8>)
 800af80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af84:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800af88:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800af8c:	d01a      	beq.n	800afc4 <UART_SetConfig+0x268>
 800af8e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800af92:	d81b      	bhi.n	800afcc <UART_SetConfig+0x270>
 800af94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af98:	d00c      	beq.n	800afb4 <UART_SetConfig+0x258>
 800af9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af9e:	d815      	bhi.n	800afcc <UART_SetConfig+0x270>
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d003      	beq.n	800afac <UART_SetConfig+0x250>
 800afa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800afa8:	d008      	beq.n	800afbc <UART_SetConfig+0x260>
 800afaa:	e00f      	b.n	800afcc <UART_SetConfig+0x270>
 800afac:	2300      	movs	r3, #0
 800afae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afb2:	e012      	b.n	800afda <UART_SetConfig+0x27e>
 800afb4:	2302      	movs	r3, #2
 800afb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afba:	e00e      	b.n	800afda <UART_SetConfig+0x27e>
 800afbc:	2304      	movs	r3, #4
 800afbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afc2:	e00a      	b.n	800afda <UART_SetConfig+0x27e>
 800afc4:	2308      	movs	r3, #8
 800afc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afca:	e006      	b.n	800afda <UART_SetConfig+0x27e>
 800afcc:	2310      	movs	r3, #16
 800afce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afd2:	e002      	b.n	800afda <UART_SetConfig+0x27e>
 800afd4:	2310      	movs	r3, #16
 800afd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800afda:	697b      	ldr	r3, [r7, #20]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	4a17      	ldr	r2, [pc, #92]	@ (800b03c <UART_SetConfig+0x2e0>)
 800afe0:	4293      	cmp	r3, r2
 800afe2:	f040 80a8 	bne.w	800b136 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800afe6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800afea:	2b08      	cmp	r3, #8
 800afec:	d834      	bhi.n	800b058 <UART_SetConfig+0x2fc>
 800afee:	a201      	add	r2, pc, #4	@ (adr r2, 800aff4 <UART_SetConfig+0x298>)
 800aff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aff4:	0800b019 	.word	0x0800b019
 800aff8:	0800b059 	.word	0x0800b059
 800affc:	0800b021 	.word	0x0800b021
 800b000:	0800b059 	.word	0x0800b059
 800b004:	0800b027 	.word	0x0800b027
 800b008:	0800b059 	.word	0x0800b059
 800b00c:	0800b059 	.word	0x0800b059
 800b010:	0800b059 	.word	0x0800b059
 800b014:	0800b02f 	.word	0x0800b02f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b018:	f7fe f9ee 	bl	80093f8 <HAL_RCC_GetPCLK1Freq>
 800b01c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b01e:	e021      	b.n	800b064 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b020:	4b0c      	ldr	r3, [pc, #48]	@ (800b054 <UART_SetConfig+0x2f8>)
 800b022:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b024:	e01e      	b.n	800b064 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b026:	f7fe f979 	bl	800931c <HAL_RCC_GetSysClockFreq>
 800b02a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b02c:	e01a      	b.n	800b064 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b02e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b032:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b034:	e016      	b.n	800b064 <UART_SetConfig+0x308>
 800b036:	bf00      	nop
 800b038:	cfff69f3 	.word	0xcfff69f3
 800b03c:	40008000 	.word	0x40008000
 800b040:	40013800 	.word	0x40013800
 800b044:	40021000 	.word	0x40021000
 800b048:	40004400 	.word	0x40004400
 800b04c:	40004800 	.word	0x40004800
 800b050:	40004c00 	.word	0x40004c00
 800b054:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800b058:	2300      	movs	r3, #0
 800b05a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b05c:	2301      	movs	r3, #1
 800b05e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b062:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b066:	2b00      	cmp	r3, #0
 800b068:	f000 812a 	beq.w	800b2c0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b070:	4a9e      	ldr	r2, [pc, #632]	@ (800b2ec <UART_SetConfig+0x590>)
 800b072:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b076:	461a      	mov	r2, r3
 800b078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b07a:	fbb3 f3f2 	udiv	r3, r3, r2
 800b07e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b080:	697b      	ldr	r3, [r7, #20]
 800b082:	685a      	ldr	r2, [r3, #4]
 800b084:	4613      	mov	r3, r2
 800b086:	005b      	lsls	r3, r3, #1
 800b088:	4413      	add	r3, r2
 800b08a:	69ba      	ldr	r2, [r7, #24]
 800b08c:	429a      	cmp	r2, r3
 800b08e:	d305      	bcc.n	800b09c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b090:	697b      	ldr	r3, [r7, #20]
 800b092:	685b      	ldr	r3, [r3, #4]
 800b094:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b096:	69ba      	ldr	r2, [r7, #24]
 800b098:	429a      	cmp	r2, r3
 800b09a:	d903      	bls.n	800b0a4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800b09c:	2301      	movs	r3, #1
 800b09e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b0a2:	e10d      	b.n	800b2c0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b0a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	60bb      	str	r3, [r7, #8]
 800b0aa:	60fa      	str	r2, [r7, #12]
 800b0ac:	697b      	ldr	r3, [r7, #20]
 800b0ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0b0:	4a8e      	ldr	r2, [pc, #568]	@ (800b2ec <UART_SetConfig+0x590>)
 800b0b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b0b6:	b29b      	uxth	r3, r3
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	603b      	str	r3, [r7, #0]
 800b0bc:	607a      	str	r2, [r7, #4]
 800b0be:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b0c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b0c6:	f7f5 fe67 	bl	8000d98 <__aeabi_uldivmod>
 800b0ca:	4602      	mov	r2, r0
 800b0cc:	460b      	mov	r3, r1
 800b0ce:	4610      	mov	r0, r2
 800b0d0:	4619      	mov	r1, r3
 800b0d2:	f04f 0200 	mov.w	r2, #0
 800b0d6:	f04f 0300 	mov.w	r3, #0
 800b0da:	020b      	lsls	r3, r1, #8
 800b0dc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b0e0:	0202      	lsls	r2, r0, #8
 800b0e2:	6979      	ldr	r1, [r7, #20]
 800b0e4:	6849      	ldr	r1, [r1, #4]
 800b0e6:	0849      	lsrs	r1, r1, #1
 800b0e8:	2000      	movs	r0, #0
 800b0ea:	460c      	mov	r4, r1
 800b0ec:	4605      	mov	r5, r0
 800b0ee:	eb12 0804 	adds.w	r8, r2, r4
 800b0f2:	eb43 0905 	adc.w	r9, r3, r5
 800b0f6:	697b      	ldr	r3, [r7, #20]
 800b0f8:	685b      	ldr	r3, [r3, #4]
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	469a      	mov	sl, r3
 800b0fe:	4693      	mov	fp, r2
 800b100:	4652      	mov	r2, sl
 800b102:	465b      	mov	r3, fp
 800b104:	4640      	mov	r0, r8
 800b106:	4649      	mov	r1, r9
 800b108:	f7f5 fe46 	bl	8000d98 <__aeabi_uldivmod>
 800b10c:	4602      	mov	r2, r0
 800b10e:	460b      	mov	r3, r1
 800b110:	4613      	mov	r3, r2
 800b112:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b114:	6a3b      	ldr	r3, [r7, #32]
 800b116:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b11a:	d308      	bcc.n	800b12e <UART_SetConfig+0x3d2>
 800b11c:	6a3b      	ldr	r3, [r7, #32]
 800b11e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b122:	d204      	bcs.n	800b12e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800b124:	697b      	ldr	r3, [r7, #20]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	6a3a      	ldr	r2, [r7, #32]
 800b12a:	60da      	str	r2, [r3, #12]
 800b12c:	e0c8      	b.n	800b2c0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800b12e:	2301      	movs	r3, #1
 800b130:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b134:	e0c4      	b.n	800b2c0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	69db      	ldr	r3, [r3, #28]
 800b13a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b13e:	d167      	bne.n	800b210 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800b140:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b144:	2b08      	cmp	r3, #8
 800b146:	d828      	bhi.n	800b19a <UART_SetConfig+0x43e>
 800b148:	a201      	add	r2, pc, #4	@ (adr r2, 800b150 <UART_SetConfig+0x3f4>)
 800b14a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b14e:	bf00      	nop
 800b150:	0800b175 	.word	0x0800b175
 800b154:	0800b17d 	.word	0x0800b17d
 800b158:	0800b185 	.word	0x0800b185
 800b15c:	0800b19b 	.word	0x0800b19b
 800b160:	0800b18b 	.word	0x0800b18b
 800b164:	0800b19b 	.word	0x0800b19b
 800b168:	0800b19b 	.word	0x0800b19b
 800b16c:	0800b19b 	.word	0x0800b19b
 800b170:	0800b193 	.word	0x0800b193
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b174:	f7fe f940 	bl	80093f8 <HAL_RCC_GetPCLK1Freq>
 800b178:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b17a:	e014      	b.n	800b1a6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b17c:	f7fe f952 	bl	8009424 <HAL_RCC_GetPCLK2Freq>
 800b180:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b182:	e010      	b.n	800b1a6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b184:	4b5a      	ldr	r3, [pc, #360]	@ (800b2f0 <UART_SetConfig+0x594>)
 800b186:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b188:	e00d      	b.n	800b1a6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b18a:	f7fe f8c7 	bl	800931c <HAL_RCC_GetSysClockFreq>
 800b18e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b190:	e009      	b.n	800b1a6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b192:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b196:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b198:	e005      	b.n	800b1a6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800b19a:	2300      	movs	r3, #0
 800b19c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b19e:	2301      	movs	r3, #1
 800b1a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b1a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b1a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	f000 8089 	beq.w	800b2c0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1b2:	4a4e      	ldr	r2, [pc, #312]	@ (800b2ec <UART_SetConfig+0x590>)
 800b1b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1b8:	461a      	mov	r2, r3
 800b1ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1bc:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1c0:	005a      	lsls	r2, r3, #1
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	685b      	ldr	r3, [r3, #4]
 800b1c6:	085b      	lsrs	r3, r3, #1
 800b1c8:	441a      	add	r2, r3
 800b1ca:	697b      	ldr	r3, [r7, #20]
 800b1cc:	685b      	ldr	r3, [r3, #4]
 800b1ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b1d4:	6a3b      	ldr	r3, [r7, #32]
 800b1d6:	2b0f      	cmp	r3, #15
 800b1d8:	d916      	bls.n	800b208 <UART_SetConfig+0x4ac>
 800b1da:	6a3b      	ldr	r3, [r7, #32]
 800b1dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b1e0:	d212      	bcs.n	800b208 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b1e2:	6a3b      	ldr	r3, [r7, #32]
 800b1e4:	b29b      	uxth	r3, r3
 800b1e6:	f023 030f 	bic.w	r3, r3, #15
 800b1ea:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b1ec:	6a3b      	ldr	r3, [r7, #32]
 800b1ee:	085b      	lsrs	r3, r3, #1
 800b1f0:	b29b      	uxth	r3, r3
 800b1f2:	f003 0307 	and.w	r3, r3, #7
 800b1f6:	b29a      	uxth	r2, r3
 800b1f8:	8bfb      	ldrh	r3, [r7, #30]
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	8bfa      	ldrh	r2, [r7, #30]
 800b204:	60da      	str	r2, [r3, #12]
 800b206:	e05b      	b.n	800b2c0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b208:	2301      	movs	r3, #1
 800b20a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b20e:	e057      	b.n	800b2c0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b210:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b214:	2b08      	cmp	r3, #8
 800b216:	d828      	bhi.n	800b26a <UART_SetConfig+0x50e>
 800b218:	a201      	add	r2, pc, #4	@ (adr r2, 800b220 <UART_SetConfig+0x4c4>)
 800b21a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b21e:	bf00      	nop
 800b220:	0800b245 	.word	0x0800b245
 800b224:	0800b24d 	.word	0x0800b24d
 800b228:	0800b255 	.word	0x0800b255
 800b22c:	0800b26b 	.word	0x0800b26b
 800b230:	0800b25b 	.word	0x0800b25b
 800b234:	0800b26b 	.word	0x0800b26b
 800b238:	0800b26b 	.word	0x0800b26b
 800b23c:	0800b26b 	.word	0x0800b26b
 800b240:	0800b263 	.word	0x0800b263
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b244:	f7fe f8d8 	bl	80093f8 <HAL_RCC_GetPCLK1Freq>
 800b248:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b24a:	e014      	b.n	800b276 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b24c:	f7fe f8ea 	bl	8009424 <HAL_RCC_GetPCLK2Freq>
 800b250:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b252:	e010      	b.n	800b276 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b254:	4b26      	ldr	r3, [pc, #152]	@ (800b2f0 <UART_SetConfig+0x594>)
 800b256:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b258:	e00d      	b.n	800b276 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b25a:	f7fe f85f 	bl	800931c <HAL_RCC_GetSysClockFreq>
 800b25e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b260:	e009      	b.n	800b276 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b262:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b266:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b268:	e005      	b.n	800b276 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800b26a:	2300      	movs	r3, #0
 800b26c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b26e:	2301      	movs	r3, #1
 800b270:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b274:	bf00      	nop
    }

    if (pclk != 0U)
 800b276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d021      	beq.n	800b2c0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b280:	4a1a      	ldr	r2, [pc, #104]	@ (800b2ec <UART_SetConfig+0x590>)
 800b282:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b286:	461a      	mov	r2, r3
 800b288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b28a:	fbb3 f2f2 	udiv	r2, r3, r2
 800b28e:	697b      	ldr	r3, [r7, #20]
 800b290:	685b      	ldr	r3, [r3, #4]
 800b292:	085b      	lsrs	r3, r3, #1
 800b294:	441a      	add	r2, r3
 800b296:	697b      	ldr	r3, [r7, #20]
 800b298:	685b      	ldr	r3, [r3, #4]
 800b29a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b29e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b2a0:	6a3b      	ldr	r3, [r7, #32]
 800b2a2:	2b0f      	cmp	r3, #15
 800b2a4:	d909      	bls.n	800b2ba <UART_SetConfig+0x55e>
 800b2a6:	6a3b      	ldr	r3, [r7, #32]
 800b2a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2ac:	d205      	bcs.n	800b2ba <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b2ae:	6a3b      	ldr	r3, [r7, #32]
 800b2b0:	b29a      	uxth	r2, r3
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	60da      	str	r2, [r3, #12]
 800b2b8:	e002      	b.n	800b2c0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b2c0:	697b      	ldr	r3, [r7, #20]
 800b2c2:	2201      	movs	r2, #1
 800b2c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	2201      	movs	r2, #1
 800b2cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b2d0:	697b      	ldr	r3, [r7, #20]
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	2200      	movs	r2, #0
 800b2da:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b2dc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	3730      	adds	r7, #48	@ 0x30
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b2ea:	bf00      	nop
 800b2ec:	08011190 	.word	0x08011190
 800b2f0:	00f42400 	.word	0x00f42400

0800b2f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b083      	sub	sp, #12
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b300:	f003 0308 	and.w	r3, r3, #8
 800b304:	2b00      	cmp	r3, #0
 800b306:	d00a      	beq.n	800b31e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	685b      	ldr	r3, [r3, #4]
 800b30e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	430a      	orrs	r2, r1
 800b31c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b322:	f003 0301 	and.w	r3, r3, #1
 800b326:	2b00      	cmp	r3, #0
 800b328:	d00a      	beq.n	800b340 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	685b      	ldr	r3, [r3, #4]
 800b330:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	430a      	orrs	r2, r1
 800b33e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b344:	f003 0302 	and.w	r3, r3, #2
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d00a      	beq.n	800b362 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	685b      	ldr	r3, [r3, #4]
 800b352:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	430a      	orrs	r2, r1
 800b360:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b366:	f003 0304 	and.w	r3, r3, #4
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d00a      	beq.n	800b384 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	685b      	ldr	r3, [r3, #4]
 800b374:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	430a      	orrs	r2, r1
 800b382:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b388:	f003 0310 	and.w	r3, r3, #16
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d00a      	beq.n	800b3a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	689b      	ldr	r3, [r3, #8]
 800b396:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	430a      	orrs	r2, r1
 800b3a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3aa:	f003 0320 	and.w	r3, r3, #32
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d00a      	beq.n	800b3c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	689b      	ldr	r3, [r3, #8]
 800b3b8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	430a      	orrs	r2, r1
 800b3c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d01a      	beq.n	800b40a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	685b      	ldr	r3, [r3, #4]
 800b3da:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	430a      	orrs	r2, r1
 800b3e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b3f2:	d10a      	bne.n	800b40a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	685b      	ldr	r3, [r3, #4]
 800b3fa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	430a      	orrs	r2, r1
 800b408:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b40e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b412:	2b00      	cmp	r3, #0
 800b414:	d00a      	beq.n	800b42c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	685b      	ldr	r3, [r3, #4]
 800b41c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	430a      	orrs	r2, r1
 800b42a:	605a      	str	r2, [r3, #4]
  }
}
 800b42c:	bf00      	nop
 800b42e:	370c      	adds	r7, #12
 800b430:	46bd      	mov	sp, r7
 800b432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b436:	4770      	bx	lr

0800b438 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b098      	sub	sp, #96	@ 0x60
 800b43c:	af02      	add	r7, sp, #8
 800b43e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2200      	movs	r2, #0
 800b444:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b448:	f7fb fcca 	bl	8006de0 <HAL_GetTick>
 800b44c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	f003 0308 	and.w	r3, r3, #8
 800b458:	2b08      	cmp	r3, #8
 800b45a:	d12f      	bne.n	800b4bc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b45c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b460:	9300      	str	r3, [sp, #0]
 800b462:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b464:	2200      	movs	r2, #0
 800b466:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b46a:	6878      	ldr	r0, [r7, #4]
 800b46c:	f000 f88e 	bl	800b58c <UART_WaitOnFlagUntilTimeout>
 800b470:	4603      	mov	r3, r0
 800b472:	2b00      	cmp	r3, #0
 800b474:	d022      	beq.n	800b4bc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b47c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b47e:	e853 3f00 	ldrex	r3, [r3]
 800b482:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b486:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b48a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	461a      	mov	r2, r3
 800b492:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b494:	647b      	str	r3, [r7, #68]	@ 0x44
 800b496:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b498:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b49a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b49c:	e841 2300 	strex	r3, r2, [r1]
 800b4a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b4a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d1e6      	bne.n	800b476 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	2220      	movs	r2, #32
 800b4ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b4b8:	2303      	movs	r3, #3
 800b4ba:	e063      	b.n	800b584 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f003 0304 	and.w	r3, r3, #4
 800b4c6:	2b04      	cmp	r3, #4
 800b4c8:	d149      	bne.n	800b55e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b4ca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b4ce:	9300      	str	r3, [sp, #0]
 800b4d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b4d8:	6878      	ldr	r0, [r7, #4]
 800b4da:	f000 f857 	bl	800b58c <UART_WaitOnFlagUntilTimeout>
 800b4de:	4603      	mov	r3, r0
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d03c      	beq.n	800b55e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ec:	e853 3f00 	ldrex	r3, [r3]
 800b4f0:	623b      	str	r3, [r7, #32]
   return(result);
 800b4f2:	6a3b      	ldr	r3, [r7, #32]
 800b4f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b4f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	461a      	mov	r2, r3
 800b500:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b502:	633b      	str	r3, [r7, #48]	@ 0x30
 800b504:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b506:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b508:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b50a:	e841 2300 	strex	r3, r2, [r1]
 800b50e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b512:	2b00      	cmp	r3, #0
 800b514:	d1e6      	bne.n	800b4e4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	3308      	adds	r3, #8
 800b51c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b51e:	693b      	ldr	r3, [r7, #16]
 800b520:	e853 3f00 	ldrex	r3, [r3]
 800b524:	60fb      	str	r3, [r7, #12]
   return(result);
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	f023 0301 	bic.w	r3, r3, #1
 800b52c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	3308      	adds	r3, #8
 800b534:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b536:	61fa      	str	r2, [r7, #28]
 800b538:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b53a:	69b9      	ldr	r1, [r7, #24]
 800b53c:	69fa      	ldr	r2, [r7, #28]
 800b53e:	e841 2300 	strex	r3, r2, [r1]
 800b542:	617b      	str	r3, [r7, #20]
   return(result);
 800b544:	697b      	ldr	r3, [r7, #20]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d1e5      	bne.n	800b516 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2220      	movs	r2, #32
 800b54e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	2200      	movs	r2, #0
 800b556:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b55a:	2303      	movs	r3, #3
 800b55c:	e012      	b.n	800b584 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	2220      	movs	r2, #32
 800b562:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	2220      	movs	r2, #32
 800b56a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2200      	movs	r2, #0
 800b572:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2200      	movs	r2, #0
 800b578:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	2200      	movs	r2, #0
 800b57e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b582:	2300      	movs	r3, #0
}
 800b584:	4618      	mov	r0, r3
 800b586:	3758      	adds	r7, #88	@ 0x58
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b084      	sub	sp, #16
 800b590:	af00      	add	r7, sp, #0
 800b592:	60f8      	str	r0, [r7, #12]
 800b594:	60b9      	str	r1, [r7, #8]
 800b596:	603b      	str	r3, [r7, #0]
 800b598:	4613      	mov	r3, r2
 800b59a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b59c:	e04f      	b.n	800b63e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b59e:	69bb      	ldr	r3, [r7, #24]
 800b5a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5a4:	d04b      	beq.n	800b63e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b5a6:	f7fb fc1b 	bl	8006de0 <HAL_GetTick>
 800b5aa:	4602      	mov	r2, r0
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	1ad3      	subs	r3, r2, r3
 800b5b0:	69ba      	ldr	r2, [r7, #24]
 800b5b2:	429a      	cmp	r2, r3
 800b5b4:	d302      	bcc.n	800b5bc <UART_WaitOnFlagUntilTimeout+0x30>
 800b5b6:	69bb      	ldr	r3, [r7, #24]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d101      	bne.n	800b5c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b5bc:	2303      	movs	r3, #3
 800b5be:	e04e      	b.n	800b65e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	f003 0304 	and.w	r3, r3, #4
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d037      	beq.n	800b63e <UART_WaitOnFlagUntilTimeout+0xb2>
 800b5ce:	68bb      	ldr	r3, [r7, #8]
 800b5d0:	2b80      	cmp	r3, #128	@ 0x80
 800b5d2:	d034      	beq.n	800b63e <UART_WaitOnFlagUntilTimeout+0xb2>
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	2b40      	cmp	r3, #64	@ 0x40
 800b5d8:	d031      	beq.n	800b63e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	69db      	ldr	r3, [r3, #28]
 800b5e0:	f003 0308 	and.w	r3, r3, #8
 800b5e4:	2b08      	cmp	r3, #8
 800b5e6:	d110      	bne.n	800b60a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	2208      	movs	r2, #8
 800b5ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b5f0:	68f8      	ldr	r0, [r7, #12]
 800b5f2:	f000 f920 	bl	800b836 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	2208      	movs	r2, #8
 800b5fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	2200      	movs	r2, #0
 800b602:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b606:	2301      	movs	r3, #1
 800b608:	e029      	b.n	800b65e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	69db      	ldr	r3, [r3, #28]
 800b610:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b614:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b618:	d111      	bne.n	800b63e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b622:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b624:	68f8      	ldr	r0, [r7, #12]
 800b626:	f000 f906 	bl	800b836 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	2220      	movs	r2, #32
 800b62e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	2200      	movs	r2, #0
 800b636:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b63a:	2303      	movs	r3, #3
 800b63c:	e00f      	b.n	800b65e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	69da      	ldr	r2, [r3, #28]
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	4013      	ands	r3, r2
 800b648:	68ba      	ldr	r2, [r7, #8]
 800b64a:	429a      	cmp	r2, r3
 800b64c:	bf0c      	ite	eq
 800b64e:	2301      	moveq	r3, #1
 800b650:	2300      	movne	r3, #0
 800b652:	b2db      	uxtb	r3, r3
 800b654:	461a      	mov	r2, r3
 800b656:	79fb      	ldrb	r3, [r7, #7]
 800b658:	429a      	cmp	r2, r3
 800b65a:	d0a0      	beq.n	800b59e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b65c:	2300      	movs	r3, #0
}
 800b65e:	4618      	mov	r0, r3
 800b660:	3710      	adds	r7, #16
 800b662:	46bd      	mov	sp, r7
 800b664:	bd80      	pop	{r7, pc}
	...

0800b668 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b096      	sub	sp, #88	@ 0x58
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	60f8      	str	r0, [r7, #12]
 800b670:	60b9      	str	r1, [r7, #8]
 800b672:	4613      	mov	r3, r2
 800b674:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	68ba      	ldr	r2, [r7, #8]
 800b67a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	88fa      	ldrh	r2, [r7, #6]
 800b680:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	2200      	movs	r2, #0
 800b688:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	2222      	movs	r2, #34	@ 0x22
 800b690:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d02d      	beq.n	800b6fa <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b6a4:	4a40      	ldr	r2, [pc, #256]	@ (800b7a8 <UART_Start_Receive_DMA+0x140>)
 800b6a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b6ae:	4a3f      	ldr	r2, [pc, #252]	@ (800b7ac <UART_Start_Receive_DMA+0x144>)
 800b6b0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b6b8:	4a3d      	ldr	r2, [pc, #244]	@ (800b7b0 <UART_Start_Receive_DMA+0x148>)
 800b6ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	3324      	adds	r3, #36	@ 0x24
 800b6d2:	4619      	mov	r1, r3
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6d8:	461a      	mov	r2, r3
 800b6da:	88fb      	ldrh	r3, [r7, #6]
 800b6dc:	f7fb fdfc 	bl	80072d8 <HAL_DMA_Start_IT>
 800b6e0:	4603      	mov	r3, r0
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d009      	beq.n	800b6fa <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	2210      	movs	r2, #16
 800b6ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	2220      	movs	r2, #32
 800b6f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	e051      	b.n	800b79e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	691b      	ldr	r3, [r3, #16]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d018      	beq.n	800b734 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b70a:	e853 3f00 	ldrex	r3, [r3]
 800b70e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b712:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b716:	657b      	str	r3, [r7, #84]	@ 0x54
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	461a      	mov	r2, r3
 800b71e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b720:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b722:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b724:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b726:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b728:	e841 2300 	strex	r3, r2, [r1]
 800b72c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b72e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b730:	2b00      	cmp	r3, #0
 800b732:	d1e6      	bne.n	800b702 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	3308      	adds	r3, #8
 800b73a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b73c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b73e:	e853 3f00 	ldrex	r3, [r3]
 800b742:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b746:	f043 0301 	orr.w	r3, r3, #1
 800b74a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	3308      	adds	r3, #8
 800b752:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b754:	637a      	str	r2, [r7, #52]	@ 0x34
 800b756:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b758:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b75a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b75c:	e841 2300 	strex	r3, r2, [r1]
 800b760:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b764:	2b00      	cmp	r3, #0
 800b766:	d1e5      	bne.n	800b734 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	3308      	adds	r3, #8
 800b76e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b770:	697b      	ldr	r3, [r7, #20]
 800b772:	e853 3f00 	ldrex	r3, [r3]
 800b776:	613b      	str	r3, [r7, #16]
   return(result);
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b77e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	3308      	adds	r3, #8
 800b786:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b788:	623a      	str	r2, [r7, #32]
 800b78a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b78c:	69f9      	ldr	r1, [r7, #28]
 800b78e:	6a3a      	ldr	r2, [r7, #32]
 800b790:	e841 2300 	strex	r3, r2, [r1]
 800b794:	61bb      	str	r3, [r7, #24]
   return(result);
 800b796:	69bb      	ldr	r3, [r7, #24]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d1e5      	bne.n	800b768 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b79c:	2300      	movs	r3, #0
}
 800b79e:	4618      	mov	r0, r3
 800b7a0:	3758      	adds	r7, #88	@ 0x58
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	bd80      	pop	{r7, pc}
 800b7a6:	bf00      	nop
 800b7a8:	0800b903 	.word	0x0800b903
 800b7ac:	0800ba2f 	.word	0x0800ba2f
 800b7b0:	0800ba6d 	.word	0x0800ba6d

0800b7b4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	b08f      	sub	sp, #60	@ 0x3c
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7c2:	6a3b      	ldr	r3, [r7, #32]
 800b7c4:	e853 3f00 	ldrex	r3, [r3]
 800b7c8:	61fb      	str	r3, [r7, #28]
   return(result);
 800b7ca:	69fb      	ldr	r3, [r7, #28]
 800b7cc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b7d0:	637b      	str	r3, [r7, #52]	@ 0x34
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	461a      	mov	r2, r3
 800b7d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b7dc:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b7e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7e2:	e841 2300 	strex	r3, r2, [r1]
 800b7e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b7e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d1e6      	bne.n	800b7bc <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	3308      	adds	r3, #8
 800b7f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	e853 3f00 	ldrex	r3, [r3]
 800b7fc:	60bb      	str	r3, [r7, #8]
   return(result);
 800b7fe:	68bb      	ldr	r3, [r7, #8]
 800b800:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b804:	633b      	str	r3, [r7, #48]	@ 0x30
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	3308      	adds	r3, #8
 800b80c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b80e:	61ba      	str	r2, [r7, #24]
 800b810:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b812:	6979      	ldr	r1, [r7, #20]
 800b814:	69ba      	ldr	r2, [r7, #24]
 800b816:	e841 2300 	strex	r3, r2, [r1]
 800b81a:	613b      	str	r3, [r7, #16]
   return(result);
 800b81c:	693b      	ldr	r3, [r7, #16]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d1e5      	bne.n	800b7ee <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	2220      	movs	r2, #32
 800b826:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b82a:	bf00      	nop
 800b82c:	373c      	adds	r7, #60	@ 0x3c
 800b82e:	46bd      	mov	sp, r7
 800b830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b834:	4770      	bx	lr

0800b836 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b836:	b480      	push	{r7}
 800b838:	b095      	sub	sp, #84	@ 0x54
 800b83a:	af00      	add	r7, sp, #0
 800b83c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b846:	e853 3f00 	ldrex	r3, [r3]
 800b84a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b84c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b84e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b852:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	461a      	mov	r2, r3
 800b85a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b85c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b85e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b860:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b862:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b864:	e841 2300 	strex	r3, r2, [r1]
 800b868:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b86a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d1e6      	bne.n	800b83e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	3308      	adds	r3, #8
 800b876:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b878:	6a3b      	ldr	r3, [r7, #32]
 800b87a:	e853 3f00 	ldrex	r3, [r3]
 800b87e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b880:	69fb      	ldr	r3, [r7, #28]
 800b882:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b886:	f023 0301 	bic.w	r3, r3, #1
 800b88a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	3308      	adds	r3, #8
 800b892:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b894:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b896:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b898:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b89a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b89c:	e841 2300 	strex	r3, r2, [r1]
 800b8a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b8a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d1e3      	bne.n	800b870 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b8ac:	2b01      	cmp	r3, #1
 800b8ae:	d118      	bne.n	800b8e2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	e853 3f00 	ldrex	r3, [r3]
 800b8bc:	60bb      	str	r3, [r7, #8]
   return(result);
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	f023 0310 	bic.w	r3, r3, #16
 800b8c4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	461a      	mov	r2, r3
 800b8cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8ce:	61bb      	str	r3, [r7, #24]
 800b8d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8d2:	6979      	ldr	r1, [r7, #20]
 800b8d4:	69ba      	ldr	r2, [r7, #24]
 800b8d6:	e841 2300 	strex	r3, r2, [r1]
 800b8da:	613b      	str	r3, [r7, #16]
   return(result);
 800b8dc:	693b      	ldr	r3, [r7, #16]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d1e6      	bne.n	800b8b0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2220      	movs	r2, #32
 800b8e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b8f6:	bf00      	nop
 800b8f8:	3754      	adds	r7, #84	@ 0x54
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b900:	4770      	bx	lr

0800b902 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b902:	b580      	push	{r7, lr}
 800b904:	b09c      	sub	sp, #112	@ 0x70
 800b906:	af00      	add	r7, sp, #0
 800b908:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b90e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	f003 0320 	and.w	r3, r3, #32
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d171      	bne.n	800ba02 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b91e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b920:	2200      	movs	r2, #0
 800b922:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b926:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b92c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b92e:	e853 3f00 	ldrex	r3, [r3]
 800b932:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b934:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b936:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b93a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b93c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	461a      	mov	r2, r3
 800b942:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b944:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b946:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b948:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b94a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b94c:	e841 2300 	strex	r3, r2, [r1]
 800b950:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b952:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b954:	2b00      	cmp	r3, #0
 800b956:	d1e6      	bne.n	800b926 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b958:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	3308      	adds	r3, #8
 800b95e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b962:	e853 3f00 	ldrex	r3, [r3]
 800b966:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b96a:	f023 0301 	bic.w	r3, r3, #1
 800b96e:	667b      	str	r3, [r7, #100]	@ 0x64
 800b970:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	3308      	adds	r3, #8
 800b976:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b978:	647a      	str	r2, [r7, #68]	@ 0x44
 800b97a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b97c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b97e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b980:	e841 2300 	strex	r3, r2, [r1]
 800b984:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d1e5      	bne.n	800b958 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b98c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	3308      	adds	r3, #8
 800b992:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b996:	e853 3f00 	ldrex	r3, [r3]
 800b99a:	623b      	str	r3, [r7, #32]
   return(result);
 800b99c:	6a3b      	ldr	r3, [r7, #32]
 800b99e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b9a2:	663b      	str	r3, [r7, #96]	@ 0x60
 800b9a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	3308      	adds	r3, #8
 800b9aa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b9ac:	633a      	str	r2, [r7, #48]	@ 0x30
 800b9ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b9b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9b4:	e841 2300 	strex	r3, r2, [r1]
 800b9b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b9ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d1e5      	bne.n	800b98c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b9c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9c2:	2220      	movs	r2, #32
 800b9c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b9c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d118      	bne.n	800ba02 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9d6:	693b      	ldr	r3, [r7, #16]
 800b9d8:	e853 3f00 	ldrex	r3, [r3]
 800b9dc:	60fb      	str	r3, [r7, #12]
   return(result);
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	f023 0310 	bic.w	r3, r3, #16
 800b9e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b9e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	461a      	mov	r2, r3
 800b9ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b9ee:	61fb      	str	r3, [r7, #28]
 800b9f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9f2:	69b9      	ldr	r1, [r7, #24]
 800b9f4:	69fa      	ldr	r2, [r7, #28]
 800b9f6:	e841 2300 	strex	r3, r2, [r1]
 800b9fa:	617b      	str	r3, [r7, #20]
   return(result);
 800b9fc:	697b      	ldr	r3, [r7, #20]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d1e6      	bne.n	800b9d0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ba02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba04:	2200      	movs	r2, #0
 800ba06:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba0c:	2b01      	cmp	r3, #1
 800ba0e:	d107      	bne.n	800ba20 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ba10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba12:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ba16:	4619      	mov	r1, r3
 800ba18:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba1a:	f7ff f969 	bl	800acf0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ba1e:	e002      	b.n	800ba26 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800ba20:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba22:	f7ff f947 	bl	800acb4 <HAL_UART_RxCpltCallback>
}
 800ba26:	bf00      	nop
 800ba28:	3770      	adds	r7, #112	@ 0x70
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	bd80      	pop	{r7, pc}

0800ba2e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ba2e:	b580      	push	{r7, lr}
 800ba30:	b084      	sub	sp, #16
 800ba32:	af00      	add	r7, sp, #0
 800ba34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba3a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	2201      	movs	r2, #1
 800ba40:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba46:	2b01      	cmp	r3, #1
 800ba48:	d109      	bne.n	800ba5e <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ba50:	085b      	lsrs	r3, r3, #1
 800ba52:	b29b      	uxth	r3, r3
 800ba54:	4619      	mov	r1, r3
 800ba56:	68f8      	ldr	r0, [r7, #12]
 800ba58:	f7ff f94a 	bl	800acf0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ba5c:	e002      	b.n	800ba64 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800ba5e:	68f8      	ldr	r0, [r7, #12]
 800ba60:	f7ff f932 	bl	800acc8 <HAL_UART_RxHalfCpltCallback>
}
 800ba64:	bf00      	nop
 800ba66:	3710      	adds	r7, #16
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	bd80      	pop	{r7, pc}

0800ba6c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b086      	sub	sp, #24
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba78:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ba7a:	697b      	ldr	r3, [r7, #20]
 800ba7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba80:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ba82:	697b      	ldr	r3, [r7, #20]
 800ba84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba88:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ba8a:	697b      	ldr	r3, [r7, #20]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	689b      	ldr	r3, [r3, #8]
 800ba90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba94:	2b80      	cmp	r3, #128	@ 0x80
 800ba96:	d109      	bne.n	800baac <UART_DMAError+0x40>
 800ba98:	693b      	ldr	r3, [r7, #16]
 800ba9a:	2b21      	cmp	r3, #33	@ 0x21
 800ba9c:	d106      	bne.n	800baac <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ba9e:	697b      	ldr	r3, [r7, #20]
 800baa0:	2200      	movs	r2, #0
 800baa2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800baa6:	6978      	ldr	r0, [r7, #20]
 800baa8:	f7ff fe84 	bl	800b7b4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800baac:	697b      	ldr	r3, [r7, #20]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	689b      	ldr	r3, [r3, #8]
 800bab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bab6:	2b40      	cmp	r3, #64	@ 0x40
 800bab8:	d109      	bne.n	800bace <UART_DMAError+0x62>
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	2b22      	cmp	r3, #34	@ 0x22
 800babe:	d106      	bne.n	800bace <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800bac0:	697b      	ldr	r3, [r7, #20]
 800bac2:	2200      	movs	r2, #0
 800bac4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800bac8:	6978      	ldr	r0, [r7, #20]
 800baca:	f7ff feb4 	bl	800b836 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800bace:	697b      	ldr	r3, [r7, #20]
 800bad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bad4:	f043 0210 	orr.w	r2, r3, #16
 800bad8:	697b      	ldr	r3, [r7, #20]
 800bada:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bade:	6978      	ldr	r0, [r7, #20]
 800bae0:	f7ff f8fc 	bl	800acdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bae4:	bf00      	nop
 800bae6:	3718      	adds	r7, #24
 800bae8:	46bd      	mov	sp, r7
 800baea:	bd80      	pop	{r7, pc}

0800baec <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b086      	sub	sp, #24
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	60f8      	str	r0, [r7, #12]
 800baf4:	60b9      	str	r1, [r7, #8]
 800baf6:	607a      	str	r2, [r7, #4]
 800baf8:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d101      	bne.n	800bb04 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800bb00:	2301      	movs	r3, #1
 800bb02:	e058      	b.n	800bbb6 <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d106      	bne.n	800bb1c <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	2200      	movs	r2, #0
 800bb12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800bb16:	68f8      	ldr	r0, [r7, #12]
 800bb18:	f7fa ffa4 	bl	8006a64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	2224      	movs	r2, #36	@ 0x24
 800bb20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	681a      	ldr	r2, [r3, #0]
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	f022 0201 	bic.w	r2, r2, #1
 800bb32:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d002      	beq.n	800bb42 <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 800bb3c:	68f8      	ldr	r0, [r7, #12]
 800bb3e:	f7ff fbd9 	bl	800b2f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bb42:	68f8      	ldr	r0, [r7, #12]
 800bb44:	f7ff f90a 	bl	800ad5c <UART_SetConfig>
 800bb48:	4603      	mov	r3, r0
 800bb4a:	2b01      	cmp	r3, #1
 800bb4c:	d101      	bne.n	800bb52 <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
 800bb4e:	2301      	movs	r3, #1
 800bb50:	e031      	b.n	800bbb6 <HAL_RS485Ex_Init+0xca>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	689a      	ldr	r2, [r3, #8]
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bb60:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	689b      	ldr	r3, [r3, #8]
 800bb68:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	68ba      	ldr	r2, [r7, #8]
 800bb72:	430a      	orrs	r2, r1
 800bb74:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	055b      	lsls	r3, r3, #21
 800bb7a:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800bb7c:	683b      	ldr	r3, [r7, #0]
 800bb7e:	041b      	lsls	r3, r3, #16
 800bb80:	697a      	ldr	r2, [r7, #20]
 800bb82:	4313      	orrs	r3, r2
 800bb84:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 800bb90:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800bb94:	68fa      	ldr	r2, [r7, #12]
 800bb96:	6812      	ldr	r2, [r2, #0]
 800bb98:	6979      	ldr	r1, [r7, #20]
 800bb9a:	430b      	orrs	r3, r1
 800bb9c:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	681a      	ldr	r2, [r3, #0]
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	f042 0201 	orr.w	r2, r2, #1
 800bbac:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bbae:	68f8      	ldr	r0, [r7, #12]
 800bbb0:	f7ff fc42 	bl	800b438 <UART_CheckIdleState>
 800bbb4:	4603      	mov	r3, r0
}
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	3718      	adds	r7, #24
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	bd80      	pop	{r7, pc}

0800bbbe <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bbbe:	b480      	push	{r7}
 800bbc0:	b085      	sub	sp, #20
 800bbc2:	af00      	add	r7, sp, #0
 800bbc4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bbcc:	2b01      	cmp	r3, #1
 800bbce:	d101      	bne.n	800bbd4 <HAL_UARTEx_DisableFifoMode+0x16>
 800bbd0:	2302      	movs	r3, #2
 800bbd2:	e027      	b.n	800bc24 <HAL_UARTEx_DisableFifoMode+0x66>
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	2201      	movs	r2, #1
 800bbd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2224      	movs	r2, #36	@ 0x24
 800bbe0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	681a      	ldr	r2, [r3, #0]
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	f022 0201 	bic.w	r2, r2, #1
 800bbfa:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800bc02:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2200      	movs	r2, #0
 800bc08:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	68fa      	ldr	r2, [r7, #12]
 800bc10:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2220      	movs	r2, #32
 800bc16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc22:	2300      	movs	r3, #0
}
 800bc24:	4618      	mov	r0, r3
 800bc26:	3714      	adds	r7, #20
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2e:	4770      	bx	lr

0800bc30 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b084      	sub	sp, #16
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	6078      	str	r0, [r7, #4]
 800bc38:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bc40:	2b01      	cmp	r3, #1
 800bc42:	d101      	bne.n	800bc48 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bc44:	2302      	movs	r3, #2
 800bc46:	e02d      	b.n	800bca4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	2201      	movs	r2, #1
 800bc4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	2224      	movs	r2, #36	@ 0x24
 800bc54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	681a      	ldr	r2, [r3, #0]
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	f022 0201 	bic.w	r2, r2, #1
 800bc6e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	689b      	ldr	r3, [r3, #8]
 800bc76:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	683a      	ldr	r2, [r7, #0]
 800bc80:	430a      	orrs	r2, r1
 800bc82:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bc84:	6878      	ldr	r0, [r7, #4]
 800bc86:	f000 f84f 	bl	800bd28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	68fa      	ldr	r2, [r7, #12]
 800bc90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	2220      	movs	r2, #32
 800bc96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bca2:	2300      	movs	r3, #0
}
 800bca4:	4618      	mov	r0, r3
 800bca6:	3710      	adds	r7, #16
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	bd80      	pop	{r7, pc}

0800bcac <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b084      	sub	sp, #16
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]
 800bcb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bcbc:	2b01      	cmp	r3, #1
 800bcbe:	d101      	bne.n	800bcc4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bcc0:	2302      	movs	r3, #2
 800bcc2:	e02d      	b.n	800bd20 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	2201      	movs	r2, #1
 800bcc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	2224      	movs	r2, #36	@ 0x24
 800bcd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	681a      	ldr	r2, [r3, #0]
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f022 0201 	bic.w	r2, r2, #1
 800bcea:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	689b      	ldr	r3, [r3, #8]
 800bcf2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	683a      	ldr	r2, [r7, #0]
 800bcfc:	430a      	orrs	r2, r1
 800bcfe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	f000 f811 	bl	800bd28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	68fa      	ldr	r2, [r7, #12]
 800bd0c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	2220      	movs	r2, #32
 800bd12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2200      	movs	r2, #0
 800bd1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bd1e:	2300      	movs	r3, #0
}
 800bd20:	4618      	mov	r0, r3
 800bd22:	3710      	adds	r7, #16
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}

0800bd28 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bd28:	b480      	push	{r7}
 800bd2a:	b085      	sub	sp, #20
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d108      	bne.n	800bd4a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	2201      	movs	r2, #1
 800bd3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	2201      	movs	r2, #1
 800bd44:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bd48:	e031      	b.n	800bdae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bd4a:	2308      	movs	r3, #8
 800bd4c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bd4e:	2308      	movs	r3, #8
 800bd50:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	689b      	ldr	r3, [r3, #8]
 800bd58:	0e5b      	lsrs	r3, r3, #25
 800bd5a:	b2db      	uxtb	r3, r3
 800bd5c:	f003 0307 	and.w	r3, r3, #7
 800bd60:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	689b      	ldr	r3, [r3, #8]
 800bd68:	0f5b      	lsrs	r3, r3, #29
 800bd6a:	b2db      	uxtb	r3, r3
 800bd6c:	f003 0307 	and.w	r3, r3, #7
 800bd70:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bd72:	7bbb      	ldrb	r3, [r7, #14]
 800bd74:	7b3a      	ldrb	r2, [r7, #12]
 800bd76:	4911      	ldr	r1, [pc, #68]	@ (800bdbc <UARTEx_SetNbDataToProcess+0x94>)
 800bd78:	5c8a      	ldrb	r2, [r1, r2]
 800bd7a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bd7e:	7b3a      	ldrb	r2, [r7, #12]
 800bd80:	490f      	ldr	r1, [pc, #60]	@ (800bdc0 <UARTEx_SetNbDataToProcess+0x98>)
 800bd82:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bd84:	fb93 f3f2 	sdiv	r3, r3, r2
 800bd88:	b29a      	uxth	r2, r3
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bd90:	7bfb      	ldrb	r3, [r7, #15]
 800bd92:	7b7a      	ldrb	r2, [r7, #13]
 800bd94:	4909      	ldr	r1, [pc, #36]	@ (800bdbc <UARTEx_SetNbDataToProcess+0x94>)
 800bd96:	5c8a      	ldrb	r2, [r1, r2]
 800bd98:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bd9c:	7b7a      	ldrb	r2, [r7, #13]
 800bd9e:	4908      	ldr	r1, [pc, #32]	@ (800bdc0 <UARTEx_SetNbDataToProcess+0x98>)
 800bda0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bda2:	fb93 f3f2 	sdiv	r3, r3, r2
 800bda6:	b29a      	uxth	r2, r3
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bdae:	bf00      	nop
 800bdb0:	3714      	adds	r7, #20
 800bdb2:	46bd      	mov	sp, r7
 800bdb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb8:	4770      	bx	lr
 800bdba:	bf00      	nop
 800bdbc:	080111a8 	.word	0x080111a8
 800bdc0:	080111b0 	.word	0x080111b0

0800bdc4 <__assert_func>:
 800bdc4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bdc6:	4614      	mov	r4, r2
 800bdc8:	461a      	mov	r2, r3
 800bdca:	4b09      	ldr	r3, [pc, #36]	@ (800bdf0 <__assert_func+0x2c>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	4605      	mov	r5, r0
 800bdd0:	68d8      	ldr	r0, [r3, #12]
 800bdd2:	b954      	cbnz	r4, 800bdea <__assert_func+0x26>
 800bdd4:	4b07      	ldr	r3, [pc, #28]	@ (800bdf4 <__assert_func+0x30>)
 800bdd6:	461c      	mov	r4, r3
 800bdd8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bddc:	9100      	str	r1, [sp, #0]
 800bdde:	462b      	mov	r3, r5
 800bde0:	4905      	ldr	r1, [pc, #20]	@ (800bdf8 <__assert_func+0x34>)
 800bde2:	f001 fbe9 	bl	800d5b8 <fiprintf>
 800bde6:	f001 fda9 	bl	800d93c <abort>
 800bdea:	4b04      	ldr	r3, [pc, #16]	@ (800bdfc <__assert_func+0x38>)
 800bdec:	e7f4      	b.n	800bdd8 <__assert_func+0x14>
 800bdee:	bf00      	nop
 800bdf0:	200001e4 	.word	0x200001e4
 800bdf4:	080111f3 	.word	0x080111f3
 800bdf8:	080111c5 	.word	0x080111c5
 800bdfc:	080111b8 	.word	0x080111b8

0800be00 <sulp>:
 800be00:	b570      	push	{r4, r5, r6, lr}
 800be02:	4604      	mov	r4, r0
 800be04:	460d      	mov	r5, r1
 800be06:	ec45 4b10 	vmov	d0, r4, r5
 800be0a:	4616      	mov	r6, r2
 800be0c:	f003 fbac 	bl	800f568 <__ulp>
 800be10:	ec51 0b10 	vmov	r0, r1, d0
 800be14:	b17e      	cbz	r6, 800be36 <sulp+0x36>
 800be16:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800be1a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800be1e:	2b00      	cmp	r3, #0
 800be20:	dd09      	ble.n	800be36 <sulp+0x36>
 800be22:	051b      	lsls	r3, r3, #20
 800be24:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800be28:	2400      	movs	r4, #0
 800be2a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800be2e:	4622      	mov	r2, r4
 800be30:	462b      	mov	r3, r5
 800be32:	f7f4 fc19 	bl	8000668 <__aeabi_dmul>
 800be36:	ec41 0b10 	vmov	d0, r0, r1
 800be3a:	bd70      	pop	{r4, r5, r6, pc}
 800be3c:	0000      	movs	r0, r0
	...

0800be40 <_strtod_l>:
 800be40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be44:	b09f      	sub	sp, #124	@ 0x7c
 800be46:	460c      	mov	r4, r1
 800be48:	9217      	str	r2, [sp, #92]	@ 0x5c
 800be4a:	2200      	movs	r2, #0
 800be4c:	921a      	str	r2, [sp, #104]	@ 0x68
 800be4e:	9005      	str	r0, [sp, #20]
 800be50:	f04f 0a00 	mov.w	sl, #0
 800be54:	f04f 0b00 	mov.w	fp, #0
 800be58:	460a      	mov	r2, r1
 800be5a:	9219      	str	r2, [sp, #100]	@ 0x64
 800be5c:	7811      	ldrb	r1, [r2, #0]
 800be5e:	292b      	cmp	r1, #43	@ 0x2b
 800be60:	d04a      	beq.n	800bef8 <_strtod_l+0xb8>
 800be62:	d838      	bhi.n	800bed6 <_strtod_l+0x96>
 800be64:	290d      	cmp	r1, #13
 800be66:	d832      	bhi.n	800bece <_strtod_l+0x8e>
 800be68:	2908      	cmp	r1, #8
 800be6a:	d832      	bhi.n	800bed2 <_strtod_l+0x92>
 800be6c:	2900      	cmp	r1, #0
 800be6e:	d03b      	beq.n	800bee8 <_strtod_l+0xa8>
 800be70:	2200      	movs	r2, #0
 800be72:	920b      	str	r2, [sp, #44]	@ 0x2c
 800be74:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800be76:	782a      	ldrb	r2, [r5, #0]
 800be78:	2a30      	cmp	r2, #48	@ 0x30
 800be7a:	f040 80b3 	bne.w	800bfe4 <_strtod_l+0x1a4>
 800be7e:	786a      	ldrb	r2, [r5, #1]
 800be80:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800be84:	2a58      	cmp	r2, #88	@ 0x58
 800be86:	d16e      	bne.n	800bf66 <_strtod_l+0x126>
 800be88:	9302      	str	r3, [sp, #8]
 800be8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be8c:	9301      	str	r3, [sp, #4]
 800be8e:	ab1a      	add	r3, sp, #104	@ 0x68
 800be90:	9300      	str	r3, [sp, #0]
 800be92:	4a8e      	ldr	r2, [pc, #568]	@ (800c0cc <_strtod_l+0x28c>)
 800be94:	9805      	ldr	r0, [sp, #20]
 800be96:	ab1b      	add	r3, sp, #108	@ 0x6c
 800be98:	a919      	add	r1, sp, #100	@ 0x64
 800be9a:	f002 fc57 	bl	800e74c <__gethex>
 800be9e:	f010 060f 	ands.w	r6, r0, #15
 800bea2:	4604      	mov	r4, r0
 800bea4:	d005      	beq.n	800beb2 <_strtod_l+0x72>
 800bea6:	2e06      	cmp	r6, #6
 800bea8:	d128      	bne.n	800befc <_strtod_l+0xbc>
 800beaa:	3501      	adds	r5, #1
 800beac:	2300      	movs	r3, #0
 800beae:	9519      	str	r5, [sp, #100]	@ 0x64
 800beb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800beb2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	f040 858e 	bne.w	800c9d6 <_strtod_l+0xb96>
 800beba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bebc:	b1cb      	cbz	r3, 800bef2 <_strtod_l+0xb2>
 800bebe:	4652      	mov	r2, sl
 800bec0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800bec4:	ec43 2b10 	vmov	d0, r2, r3
 800bec8:	b01f      	add	sp, #124	@ 0x7c
 800beca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bece:	2920      	cmp	r1, #32
 800bed0:	d1ce      	bne.n	800be70 <_strtod_l+0x30>
 800bed2:	3201      	adds	r2, #1
 800bed4:	e7c1      	b.n	800be5a <_strtod_l+0x1a>
 800bed6:	292d      	cmp	r1, #45	@ 0x2d
 800bed8:	d1ca      	bne.n	800be70 <_strtod_l+0x30>
 800beda:	2101      	movs	r1, #1
 800bedc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bede:	1c51      	adds	r1, r2, #1
 800bee0:	9119      	str	r1, [sp, #100]	@ 0x64
 800bee2:	7852      	ldrb	r2, [r2, #1]
 800bee4:	2a00      	cmp	r2, #0
 800bee6:	d1c5      	bne.n	800be74 <_strtod_l+0x34>
 800bee8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800beea:	9419      	str	r4, [sp, #100]	@ 0x64
 800beec:	2b00      	cmp	r3, #0
 800beee:	f040 8570 	bne.w	800c9d2 <_strtod_l+0xb92>
 800bef2:	4652      	mov	r2, sl
 800bef4:	465b      	mov	r3, fp
 800bef6:	e7e5      	b.n	800bec4 <_strtod_l+0x84>
 800bef8:	2100      	movs	r1, #0
 800befa:	e7ef      	b.n	800bedc <_strtod_l+0x9c>
 800befc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800befe:	b13a      	cbz	r2, 800bf10 <_strtod_l+0xd0>
 800bf00:	2135      	movs	r1, #53	@ 0x35
 800bf02:	a81c      	add	r0, sp, #112	@ 0x70
 800bf04:	f003 fc2a 	bl	800f75c <__copybits>
 800bf08:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bf0a:	9805      	ldr	r0, [sp, #20]
 800bf0c:	f002 fff8 	bl	800ef00 <_Bfree>
 800bf10:	3e01      	subs	r6, #1
 800bf12:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800bf14:	2e04      	cmp	r6, #4
 800bf16:	d806      	bhi.n	800bf26 <_strtod_l+0xe6>
 800bf18:	e8df f006 	tbb	[pc, r6]
 800bf1c:	201d0314 	.word	0x201d0314
 800bf20:	14          	.byte	0x14
 800bf21:	00          	.byte	0x00
 800bf22:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800bf26:	05e1      	lsls	r1, r4, #23
 800bf28:	bf48      	it	mi
 800bf2a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800bf2e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bf32:	0d1b      	lsrs	r3, r3, #20
 800bf34:	051b      	lsls	r3, r3, #20
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d1bb      	bne.n	800beb2 <_strtod_l+0x72>
 800bf3a:	f001 fcad 	bl	800d898 <__errno>
 800bf3e:	2322      	movs	r3, #34	@ 0x22
 800bf40:	6003      	str	r3, [r0, #0]
 800bf42:	e7b6      	b.n	800beb2 <_strtod_l+0x72>
 800bf44:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800bf48:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800bf4c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800bf50:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bf54:	e7e7      	b.n	800bf26 <_strtod_l+0xe6>
 800bf56:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800c0d4 <_strtod_l+0x294>
 800bf5a:	e7e4      	b.n	800bf26 <_strtod_l+0xe6>
 800bf5c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800bf60:	f04f 3aff 	mov.w	sl, #4294967295
 800bf64:	e7df      	b.n	800bf26 <_strtod_l+0xe6>
 800bf66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bf68:	1c5a      	adds	r2, r3, #1
 800bf6a:	9219      	str	r2, [sp, #100]	@ 0x64
 800bf6c:	785b      	ldrb	r3, [r3, #1]
 800bf6e:	2b30      	cmp	r3, #48	@ 0x30
 800bf70:	d0f9      	beq.n	800bf66 <_strtod_l+0x126>
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d09d      	beq.n	800beb2 <_strtod_l+0x72>
 800bf76:	2301      	movs	r3, #1
 800bf78:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bf7c:	930c      	str	r3, [sp, #48]	@ 0x30
 800bf7e:	2300      	movs	r3, #0
 800bf80:	9308      	str	r3, [sp, #32]
 800bf82:	930a      	str	r3, [sp, #40]	@ 0x28
 800bf84:	461f      	mov	r7, r3
 800bf86:	220a      	movs	r2, #10
 800bf88:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800bf8a:	7805      	ldrb	r5, [r0, #0]
 800bf8c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800bf90:	b2d9      	uxtb	r1, r3
 800bf92:	2909      	cmp	r1, #9
 800bf94:	d928      	bls.n	800bfe8 <_strtod_l+0x1a8>
 800bf96:	494e      	ldr	r1, [pc, #312]	@ (800c0d0 <_strtod_l+0x290>)
 800bf98:	2201      	movs	r2, #1
 800bf9a:	f001 fbf5 	bl	800d788 <strncmp>
 800bf9e:	2800      	cmp	r0, #0
 800bfa0:	d032      	beq.n	800c008 <_strtod_l+0x1c8>
 800bfa2:	2000      	movs	r0, #0
 800bfa4:	462a      	mov	r2, r5
 800bfa6:	4681      	mov	r9, r0
 800bfa8:	463d      	mov	r5, r7
 800bfaa:	4603      	mov	r3, r0
 800bfac:	2a65      	cmp	r2, #101	@ 0x65
 800bfae:	d001      	beq.n	800bfb4 <_strtod_l+0x174>
 800bfb0:	2a45      	cmp	r2, #69	@ 0x45
 800bfb2:	d114      	bne.n	800bfde <_strtod_l+0x19e>
 800bfb4:	b91d      	cbnz	r5, 800bfbe <_strtod_l+0x17e>
 800bfb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bfb8:	4302      	orrs	r2, r0
 800bfba:	d095      	beq.n	800bee8 <_strtod_l+0xa8>
 800bfbc:	2500      	movs	r5, #0
 800bfbe:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800bfc0:	1c62      	adds	r2, r4, #1
 800bfc2:	9219      	str	r2, [sp, #100]	@ 0x64
 800bfc4:	7862      	ldrb	r2, [r4, #1]
 800bfc6:	2a2b      	cmp	r2, #43	@ 0x2b
 800bfc8:	d077      	beq.n	800c0ba <_strtod_l+0x27a>
 800bfca:	2a2d      	cmp	r2, #45	@ 0x2d
 800bfcc:	d07b      	beq.n	800c0c6 <_strtod_l+0x286>
 800bfce:	f04f 0c00 	mov.w	ip, #0
 800bfd2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800bfd6:	2909      	cmp	r1, #9
 800bfd8:	f240 8082 	bls.w	800c0e0 <_strtod_l+0x2a0>
 800bfdc:	9419      	str	r4, [sp, #100]	@ 0x64
 800bfde:	f04f 0800 	mov.w	r8, #0
 800bfe2:	e0a2      	b.n	800c12a <_strtod_l+0x2ea>
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	e7c7      	b.n	800bf78 <_strtod_l+0x138>
 800bfe8:	2f08      	cmp	r7, #8
 800bfea:	bfd5      	itete	le
 800bfec:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800bfee:	9908      	ldrgt	r1, [sp, #32]
 800bff0:	fb02 3301 	mlale	r3, r2, r1, r3
 800bff4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800bff8:	f100 0001 	add.w	r0, r0, #1
 800bffc:	bfd4      	ite	le
 800bffe:	930a      	strle	r3, [sp, #40]	@ 0x28
 800c000:	9308      	strgt	r3, [sp, #32]
 800c002:	3701      	adds	r7, #1
 800c004:	9019      	str	r0, [sp, #100]	@ 0x64
 800c006:	e7bf      	b.n	800bf88 <_strtod_l+0x148>
 800c008:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c00a:	1c5a      	adds	r2, r3, #1
 800c00c:	9219      	str	r2, [sp, #100]	@ 0x64
 800c00e:	785a      	ldrb	r2, [r3, #1]
 800c010:	b37f      	cbz	r7, 800c072 <_strtod_l+0x232>
 800c012:	4681      	mov	r9, r0
 800c014:	463d      	mov	r5, r7
 800c016:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c01a:	2b09      	cmp	r3, #9
 800c01c:	d912      	bls.n	800c044 <_strtod_l+0x204>
 800c01e:	2301      	movs	r3, #1
 800c020:	e7c4      	b.n	800bfac <_strtod_l+0x16c>
 800c022:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c024:	1c5a      	adds	r2, r3, #1
 800c026:	9219      	str	r2, [sp, #100]	@ 0x64
 800c028:	785a      	ldrb	r2, [r3, #1]
 800c02a:	3001      	adds	r0, #1
 800c02c:	2a30      	cmp	r2, #48	@ 0x30
 800c02e:	d0f8      	beq.n	800c022 <_strtod_l+0x1e2>
 800c030:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c034:	2b08      	cmp	r3, #8
 800c036:	f200 84d3 	bhi.w	800c9e0 <_strtod_l+0xba0>
 800c03a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c03c:	930c      	str	r3, [sp, #48]	@ 0x30
 800c03e:	4681      	mov	r9, r0
 800c040:	2000      	movs	r0, #0
 800c042:	4605      	mov	r5, r0
 800c044:	3a30      	subs	r2, #48	@ 0x30
 800c046:	f100 0301 	add.w	r3, r0, #1
 800c04a:	d02a      	beq.n	800c0a2 <_strtod_l+0x262>
 800c04c:	4499      	add	r9, r3
 800c04e:	eb00 0c05 	add.w	ip, r0, r5
 800c052:	462b      	mov	r3, r5
 800c054:	210a      	movs	r1, #10
 800c056:	4563      	cmp	r3, ip
 800c058:	d10d      	bne.n	800c076 <_strtod_l+0x236>
 800c05a:	1c69      	adds	r1, r5, #1
 800c05c:	4401      	add	r1, r0
 800c05e:	4428      	add	r0, r5
 800c060:	2808      	cmp	r0, #8
 800c062:	dc16      	bgt.n	800c092 <_strtod_l+0x252>
 800c064:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c066:	230a      	movs	r3, #10
 800c068:	fb03 2300 	mla	r3, r3, r0, r2
 800c06c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c06e:	2300      	movs	r3, #0
 800c070:	e018      	b.n	800c0a4 <_strtod_l+0x264>
 800c072:	4638      	mov	r0, r7
 800c074:	e7da      	b.n	800c02c <_strtod_l+0x1ec>
 800c076:	2b08      	cmp	r3, #8
 800c078:	f103 0301 	add.w	r3, r3, #1
 800c07c:	dc03      	bgt.n	800c086 <_strtod_l+0x246>
 800c07e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c080:	434e      	muls	r6, r1
 800c082:	960a      	str	r6, [sp, #40]	@ 0x28
 800c084:	e7e7      	b.n	800c056 <_strtod_l+0x216>
 800c086:	2b10      	cmp	r3, #16
 800c088:	bfde      	ittt	le
 800c08a:	9e08      	ldrle	r6, [sp, #32]
 800c08c:	434e      	mulle	r6, r1
 800c08e:	9608      	strle	r6, [sp, #32]
 800c090:	e7e1      	b.n	800c056 <_strtod_l+0x216>
 800c092:	280f      	cmp	r0, #15
 800c094:	dceb      	bgt.n	800c06e <_strtod_l+0x22e>
 800c096:	9808      	ldr	r0, [sp, #32]
 800c098:	230a      	movs	r3, #10
 800c09a:	fb03 2300 	mla	r3, r3, r0, r2
 800c09e:	9308      	str	r3, [sp, #32]
 800c0a0:	e7e5      	b.n	800c06e <_strtod_l+0x22e>
 800c0a2:	4629      	mov	r1, r5
 800c0a4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c0a6:	1c50      	adds	r0, r2, #1
 800c0a8:	9019      	str	r0, [sp, #100]	@ 0x64
 800c0aa:	7852      	ldrb	r2, [r2, #1]
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	460d      	mov	r5, r1
 800c0b0:	e7b1      	b.n	800c016 <_strtod_l+0x1d6>
 800c0b2:	f04f 0900 	mov.w	r9, #0
 800c0b6:	2301      	movs	r3, #1
 800c0b8:	e77d      	b.n	800bfb6 <_strtod_l+0x176>
 800c0ba:	f04f 0c00 	mov.w	ip, #0
 800c0be:	1ca2      	adds	r2, r4, #2
 800c0c0:	9219      	str	r2, [sp, #100]	@ 0x64
 800c0c2:	78a2      	ldrb	r2, [r4, #2]
 800c0c4:	e785      	b.n	800bfd2 <_strtod_l+0x192>
 800c0c6:	f04f 0c01 	mov.w	ip, #1
 800c0ca:	e7f8      	b.n	800c0be <_strtod_l+0x27e>
 800c0cc:	0801120c 	.word	0x0801120c
 800c0d0:	080111f4 	.word	0x080111f4
 800c0d4:	7ff00000 	.word	0x7ff00000
 800c0d8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c0da:	1c51      	adds	r1, r2, #1
 800c0dc:	9119      	str	r1, [sp, #100]	@ 0x64
 800c0de:	7852      	ldrb	r2, [r2, #1]
 800c0e0:	2a30      	cmp	r2, #48	@ 0x30
 800c0e2:	d0f9      	beq.n	800c0d8 <_strtod_l+0x298>
 800c0e4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c0e8:	2908      	cmp	r1, #8
 800c0ea:	f63f af78 	bhi.w	800bfde <_strtod_l+0x19e>
 800c0ee:	3a30      	subs	r2, #48	@ 0x30
 800c0f0:	920e      	str	r2, [sp, #56]	@ 0x38
 800c0f2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c0f4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c0f6:	f04f 080a 	mov.w	r8, #10
 800c0fa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c0fc:	1c56      	adds	r6, r2, #1
 800c0fe:	9619      	str	r6, [sp, #100]	@ 0x64
 800c100:	7852      	ldrb	r2, [r2, #1]
 800c102:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c106:	f1be 0f09 	cmp.w	lr, #9
 800c10a:	d939      	bls.n	800c180 <_strtod_l+0x340>
 800c10c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c10e:	1a76      	subs	r6, r6, r1
 800c110:	2e08      	cmp	r6, #8
 800c112:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c116:	dc03      	bgt.n	800c120 <_strtod_l+0x2e0>
 800c118:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c11a:	4588      	cmp	r8, r1
 800c11c:	bfa8      	it	ge
 800c11e:	4688      	movge	r8, r1
 800c120:	f1bc 0f00 	cmp.w	ip, #0
 800c124:	d001      	beq.n	800c12a <_strtod_l+0x2ea>
 800c126:	f1c8 0800 	rsb	r8, r8, #0
 800c12a:	2d00      	cmp	r5, #0
 800c12c:	d14e      	bne.n	800c1cc <_strtod_l+0x38c>
 800c12e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c130:	4308      	orrs	r0, r1
 800c132:	f47f aebe 	bne.w	800beb2 <_strtod_l+0x72>
 800c136:	2b00      	cmp	r3, #0
 800c138:	f47f aed6 	bne.w	800bee8 <_strtod_l+0xa8>
 800c13c:	2a69      	cmp	r2, #105	@ 0x69
 800c13e:	d028      	beq.n	800c192 <_strtod_l+0x352>
 800c140:	dc25      	bgt.n	800c18e <_strtod_l+0x34e>
 800c142:	2a49      	cmp	r2, #73	@ 0x49
 800c144:	d025      	beq.n	800c192 <_strtod_l+0x352>
 800c146:	2a4e      	cmp	r2, #78	@ 0x4e
 800c148:	f47f aece 	bne.w	800bee8 <_strtod_l+0xa8>
 800c14c:	499b      	ldr	r1, [pc, #620]	@ (800c3bc <_strtod_l+0x57c>)
 800c14e:	a819      	add	r0, sp, #100	@ 0x64
 800c150:	f002 fd1e 	bl	800eb90 <__match>
 800c154:	2800      	cmp	r0, #0
 800c156:	f43f aec7 	beq.w	800bee8 <_strtod_l+0xa8>
 800c15a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c15c:	781b      	ldrb	r3, [r3, #0]
 800c15e:	2b28      	cmp	r3, #40	@ 0x28
 800c160:	d12e      	bne.n	800c1c0 <_strtod_l+0x380>
 800c162:	4997      	ldr	r1, [pc, #604]	@ (800c3c0 <_strtod_l+0x580>)
 800c164:	aa1c      	add	r2, sp, #112	@ 0x70
 800c166:	a819      	add	r0, sp, #100	@ 0x64
 800c168:	f002 fd26 	bl	800ebb8 <__hexnan>
 800c16c:	2805      	cmp	r0, #5
 800c16e:	d127      	bne.n	800c1c0 <_strtod_l+0x380>
 800c170:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c172:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c176:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c17a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c17e:	e698      	b.n	800beb2 <_strtod_l+0x72>
 800c180:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c182:	fb08 2101 	mla	r1, r8, r1, r2
 800c186:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c18a:	920e      	str	r2, [sp, #56]	@ 0x38
 800c18c:	e7b5      	b.n	800c0fa <_strtod_l+0x2ba>
 800c18e:	2a6e      	cmp	r2, #110	@ 0x6e
 800c190:	e7da      	b.n	800c148 <_strtod_l+0x308>
 800c192:	498c      	ldr	r1, [pc, #560]	@ (800c3c4 <_strtod_l+0x584>)
 800c194:	a819      	add	r0, sp, #100	@ 0x64
 800c196:	f002 fcfb 	bl	800eb90 <__match>
 800c19a:	2800      	cmp	r0, #0
 800c19c:	f43f aea4 	beq.w	800bee8 <_strtod_l+0xa8>
 800c1a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c1a2:	4989      	ldr	r1, [pc, #548]	@ (800c3c8 <_strtod_l+0x588>)
 800c1a4:	3b01      	subs	r3, #1
 800c1a6:	a819      	add	r0, sp, #100	@ 0x64
 800c1a8:	9319      	str	r3, [sp, #100]	@ 0x64
 800c1aa:	f002 fcf1 	bl	800eb90 <__match>
 800c1ae:	b910      	cbnz	r0, 800c1b6 <_strtod_l+0x376>
 800c1b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c1b2:	3301      	adds	r3, #1
 800c1b4:	9319      	str	r3, [sp, #100]	@ 0x64
 800c1b6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800c3d8 <_strtod_l+0x598>
 800c1ba:	f04f 0a00 	mov.w	sl, #0
 800c1be:	e678      	b.n	800beb2 <_strtod_l+0x72>
 800c1c0:	4882      	ldr	r0, [pc, #520]	@ (800c3cc <_strtod_l+0x58c>)
 800c1c2:	f001 fbad 	bl	800d920 <nan>
 800c1c6:	ec5b ab10 	vmov	sl, fp, d0
 800c1ca:	e672      	b.n	800beb2 <_strtod_l+0x72>
 800c1cc:	eba8 0309 	sub.w	r3, r8, r9
 800c1d0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c1d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1d4:	2f00      	cmp	r7, #0
 800c1d6:	bf08      	it	eq
 800c1d8:	462f      	moveq	r7, r5
 800c1da:	2d10      	cmp	r5, #16
 800c1dc:	462c      	mov	r4, r5
 800c1de:	bfa8      	it	ge
 800c1e0:	2410      	movge	r4, #16
 800c1e2:	f7f4 f9c7 	bl	8000574 <__aeabi_ui2d>
 800c1e6:	2d09      	cmp	r5, #9
 800c1e8:	4682      	mov	sl, r0
 800c1ea:	468b      	mov	fp, r1
 800c1ec:	dc13      	bgt.n	800c216 <_strtod_l+0x3d6>
 800c1ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	f43f ae5e 	beq.w	800beb2 <_strtod_l+0x72>
 800c1f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1f8:	dd78      	ble.n	800c2ec <_strtod_l+0x4ac>
 800c1fa:	2b16      	cmp	r3, #22
 800c1fc:	dc5f      	bgt.n	800c2be <_strtod_l+0x47e>
 800c1fe:	4974      	ldr	r1, [pc, #464]	@ (800c3d0 <_strtod_l+0x590>)
 800c200:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c204:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c208:	4652      	mov	r2, sl
 800c20a:	465b      	mov	r3, fp
 800c20c:	f7f4 fa2c 	bl	8000668 <__aeabi_dmul>
 800c210:	4682      	mov	sl, r0
 800c212:	468b      	mov	fp, r1
 800c214:	e64d      	b.n	800beb2 <_strtod_l+0x72>
 800c216:	4b6e      	ldr	r3, [pc, #440]	@ (800c3d0 <_strtod_l+0x590>)
 800c218:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c21c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c220:	f7f4 fa22 	bl	8000668 <__aeabi_dmul>
 800c224:	4682      	mov	sl, r0
 800c226:	9808      	ldr	r0, [sp, #32]
 800c228:	468b      	mov	fp, r1
 800c22a:	f7f4 f9a3 	bl	8000574 <__aeabi_ui2d>
 800c22e:	4602      	mov	r2, r0
 800c230:	460b      	mov	r3, r1
 800c232:	4650      	mov	r0, sl
 800c234:	4659      	mov	r1, fp
 800c236:	f7f4 f861 	bl	80002fc <__adddf3>
 800c23a:	2d0f      	cmp	r5, #15
 800c23c:	4682      	mov	sl, r0
 800c23e:	468b      	mov	fp, r1
 800c240:	ddd5      	ble.n	800c1ee <_strtod_l+0x3ae>
 800c242:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c244:	1b2c      	subs	r4, r5, r4
 800c246:	441c      	add	r4, r3
 800c248:	2c00      	cmp	r4, #0
 800c24a:	f340 8096 	ble.w	800c37a <_strtod_l+0x53a>
 800c24e:	f014 030f 	ands.w	r3, r4, #15
 800c252:	d00a      	beq.n	800c26a <_strtod_l+0x42a>
 800c254:	495e      	ldr	r1, [pc, #376]	@ (800c3d0 <_strtod_l+0x590>)
 800c256:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c25a:	4652      	mov	r2, sl
 800c25c:	465b      	mov	r3, fp
 800c25e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c262:	f7f4 fa01 	bl	8000668 <__aeabi_dmul>
 800c266:	4682      	mov	sl, r0
 800c268:	468b      	mov	fp, r1
 800c26a:	f034 040f 	bics.w	r4, r4, #15
 800c26e:	d073      	beq.n	800c358 <_strtod_l+0x518>
 800c270:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c274:	dd48      	ble.n	800c308 <_strtod_l+0x4c8>
 800c276:	2400      	movs	r4, #0
 800c278:	46a0      	mov	r8, r4
 800c27a:	940a      	str	r4, [sp, #40]	@ 0x28
 800c27c:	46a1      	mov	r9, r4
 800c27e:	9a05      	ldr	r2, [sp, #20]
 800c280:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800c3d8 <_strtod_l+0x598>
 800c284:	2322      	movs	r3, #34	@ 0x22
 800c286:	6013      	str	r3, [r2, #0]
 800c288:	f04f 0a00 	mov.w	sl, #0
 800c28c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c28e:	2b00      	cmp	r3, #0
 800c290:	f43f ae0f 	beq.w	800beb2 <_strtod_l+0x72>
 800c294:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c296:	9805      	ldr	r0, [sp, #20]
 800c298:	f002 fe32 	bl	800ef00 <_Bfree>
 800c29c:	9805      	ldr	r0, [sp, #20]
 800c29e:	4649      	mov	r1, r9
 800c2a0:	f002 fe2e 	bl	800ef00 <_Bfree>
 800c2a4:	9805      	ldr	r0, [sp, #20]
 800c2a6:	4641      	mov	r1, r8
 800c2a8:	f002 fe2a 	bl	800ef00 <_Bfree>
 800c2ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c2ae:	9805      	ldr	r0, [sp, #20]
 800c2b0:	f002 fe26 	bl	800ef00 <_Bfree>
 800c2b4:	9805      	ldr	r0, [sp, #20]
 800c2b6:	4621      	mov	r1, r4
 800c2b8:	f002 fe22 	bl	800ef00 <_Bfree>
 800c2bc:	e5f9      	b.n	800beb2 <_strtod_l+0x72>
 800c2be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c2c0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c2c4:	4293      	cmp	r3, r2
 800c2c6:	dbbc      	blt.n	800c242 <_strtod_l+0x402>
 800c2c8:	4c41      	ldr	r4, [pc, #260]	@ (800c3d0 <_strtod_l+0x590>)
 800c2ca:	f1c5 050f 	rsb	r5, r5, #15
 800c2ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c2d2:	4652      	mov	r2, sl
 800c2d4:	465b      	mov	r3, fp
 800c2d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2da:	f7f4 f9c5 	bl	8000668 <__aeabi_dmul>
 800c2de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2e0:	1b5d      	subs	r5, r3, r5
 800c2e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c2e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c2ea:	e78f      	b.n	800c20c <_strtod_l+0x3cc>
 800c2ec:	3316      	adds	r3, #22
 800c2ee:	dba8      	blt.n	800c242 <_strtod_l+0x402>
 800c2f0:	4b37      	ldr	r3, [pc, #220]	@ (800c3d0 <_strtod_l+0x590>)
 800c2f2:	eba9 0808 	sub.w	r8, r9, r8
 800c2f6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c2fa:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c2fe:	4650      	mov	r0, sl
 800c300:	4659      	mov	r1, fp
 800c302:	f7f4 fadb 	bl	80008bc <__aeabi_ddiv>
 800c306:	e783      	b.n	800c210 <_strtod_l+0x3d0>
 800c308:	4b32      	ldr	r3, [pc, #200]	@ (800c3d4 <_strtod_l+0x594>)
 800c30a:	9308      	str	r3, [sp, #32]
 800c30c:	2300      	movs	r3, #0
 800c30e:	1124      	asrs	r4, r4, #4
 800c310:	4650      	mov	r0, sl
 800c312:	4659      	mov	r1, fp
 800c314:	461e      	mov	r6, r3
 800c316:	2c01      	cmp	r4, #1
 800c318:	dc21      	bgt.n	800c35e <_strtod_l+0x51e>
 800c31a:	b10b      	cbz	r3, 800c320 <_strtod_l+0x4e0>
 800c31c:	4682      	mov	sl, r0
 800c31e:	468b      	mov	fp, r1
 800c320:	492c      	ldr	r1, [pc, #176]	@ (800c3d4 <_strtod_l+0x594>)
 800c322:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c326:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c32a:	4652      	mov	r2, sl
 800c32c:	465b      	mov	r3, fp
 800c32e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c332:	f7f4 f999 	bl	8000668 <__aeabi_dmul>
 800c336:	4b28      	ldr	r3, [pc, #160]	@ (800c3d8 <_strtod_l+0x598>)
 800c338:	460a      	mov	r2, r1
 800c33a:	400b      	ands	r3, r1
 800c33c:	4927      	ldr	r1, [pc, #156]	@ (800c3dc <_strtod_l+0x59c>)
 800c33e:	428b      	cmp	r3, r1
 800c340:	4682      	mov	sl, r0
 800c342:	d898      	bhi.n	800c276 <_strtod_l+0x436>
 800c344:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c348:	428b      	cmp	r3, r1
 800c34a:	bf86      	itte	hi
 800c34c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800c3e0 <_strtod_l+0x5a0>
 800c350:	f04f 3aff 	movhi.w	sl, #4294967295
 800c354:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c358:	2300      	movs	r3, #0
 800c35a:	9308      	str	r3, [sp, #32]
 800c35c:	e07a      	b.n	800c454 <_strtod_l+0x614>
 800c35e:	07e2      	lsls	r2, r4, #31
 800c360:	d505      	bpl.n	800c36e <_strtod_l+0x52e>
 800c362:	9b08      	ldr	r3, [sp, #32]
 800c364:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c368:	f7f4 f97e 	bl	8000668 <__aeabi_dmul>
 800c36c:	2301      	movs	r3, #1
 800c36e:	9a08      	ldr	r2, [sp, #32]
 800c370:	3208      	adds	r2, #8
 800c372:	3601      	adds	r6, #1
 800c374:	1064      	asrs	r4, r4, #1
 800c376:	9208      	str	r2, [sp, #32]
 800c378:	e7cd      	b.n	800c316 <_strtod_l+0x4d6>
 800c37a:	d0ed      	beq.n	800c358 <_strtod_l+0x518>
 800c37c:	4264      	negs	r4, r4
 800c37e:	f014 020f 	ands.w	r2, r4, #15
 800c382:	d00a      	beq.n	800c39a <_strtod_l+0x55a>
 800c384:	4b12      	ldr	r3, [pc, #72]	@ (800c3d0 <_strtod_l+0x590>)
 800c386:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c38a:	4650      	mov	r0, sl
 800c38c:	4659      	mov	r1, fp
 800c38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c392:	f7f4 fa93 	bl	80008bc <__aeabi_ddiv>
 800c396:	4682      	mov	sl, r0
 800c398:	468b      	mov	fp, r1
 800c39a:	1124      	asrs	r4, r4, #4
 800c39c:	d0dc      	beq.n	800c358 <_strtod_l+0x518>
 800c39e:	2c1f      	cmp	r4, #31
 800c3a0:	dd20      	ble.n	800c3e4 <_strtod_l+0x5a4>
 800c3a2:	2400      	movs	r4, #0
 800c3a4:	46a0      	mov	r8, r4
 800c3a6:	940a      	str	r4, [sp, #40]	@ 0x28
 800c3a8:	46a1      	mov	r9, r4
 800c3aa:	9a05      	ldr	r2, [sp, #20]
 800c3ac:	2322      	movs	r3, #34	@ 0x22
 800c3ae:	f04f 0a00 	mov.w	sl, #0
 800c3b2:	f04f 0b00 	mov.w	fp, #0
 800c3b6:	6013      	str	r3, [r2, #0]
 800c3b8:	e768      	b.n	800c28c <_strtod_l+0x44c>
 800c3ba:	bf00      	nop
 800c3bc:	08011356 	.word	0x08011356
 800c3c0:	080111f8 	.word	0x080111f8
 800c3c4:	0801134e 	.word	0x0801134e
 800c3c8:	08011388 	.word	0x08011388
 800c3cc:	080111f3 	.word	0x080111f3
 800c3d0:	08011500 	.word	0x08011500
 800c3d4:	080114d8 	.word	0x080114d8
 800c3d8:	7ff00000 	.word	0x7ff00000
 800c3dc:	7ca00000 	.word	0x7ca00000
 800c3e0:	7fefffff 	.word	0x7fefffff
 800c3e4:	f014 0310 	ands.w	r3, r4, #16
 800c3e8:	bf18      	it	ne
 800c3ea:	236a      	movne	r3, #106	@ 0x6a
 800c3ec:	4ea9      	ldr	r6, [pc, #676]	@ (800c694 <_strtod_l+0x854>)
 800c3ee:	9308      	str	r3, [sp, #32]
 800c3f0:	4650      	mov	r0, sl
 800c3f2:	4659      	mov	r1, fp
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	07e2      	lsls	r2, r4, #31
 800c3f8:	d504      	bpl.n	800c404 <_strtod_l+0x5c4>
 800c3fa:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c3fe:	f7f4 f933 	bl	8000668 <__aeabi_dmul>
 800c402:	2301      	movs	r3, #1
 800c404:	1064      	asrs	r4, r4, #1
 800c406:	f106 0608 	add.w	r6, r6, #8
 800c40a:	d1f4      	bne.n	800c3f6 <_strtod_l+0x5b6>
 800c40c:	b10b      	cbz	r3, 800c412 <_strtod_l+0x5d2>
 800c40e:	4682      	mov	sl, r0
 800c410:	468b      	mov	fp, r1
 800c412:	9b08      	ldr	r3, [sp, #32]
 800c414:	b1b3      	cbz	r3, 800c444 <_strtod_l+0x604>
 800c416:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c41a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c41e:	2b00      	cmp	r3, #0
 800c420:	4659      	mov	r1, fp
 800c422:	dd0f      	ble.n	800c444 <_strtod_l+0x604>
 800c424:	2b1f      	cmp	r3, #31
 800c426:	dd55      	ble.n	800c4d4 <_strtod_l+0x694>
 800c428:	2b34      	cmp	r3, #52	@ 0x34
 800c42a:	bfde      	ittt	le
 800c42c:	f04f 33ff 	movle.w	r3, #4294967295
 800c430:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c434:	4093      	lslle	r3, r2
 800c436:	f04f 0a00 	mov.w	sl, #0
 800c43a:	bfcc      	ite	gt
 800c43c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c440:	ea03 0b01 	andle.w	fp, r3, r1
 800c444:	2200      	movs	r2, #0
 800c446:	2300      	movs	r3, #0
 800c448:	4650      	mov	r0, sl
 800c44a:	4659      	mov	r1, fp
 800c44c:	f7f4 fb74 	bl	8000b38 <__aeabi_dcmpeq>
 800c450:	2800      	cmp	r0, #0
 800c452:	d1a6      	bne.n	800c3a2 <_strtod_l+0x562>
 800c454:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c456:	9300      	str	r3, [sp, #0]
 800c458:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c45a:	9805      	ldr	r0, [sp, #20]
 800c45c:	462b      	mov	r3, r5
 800c45e:	463a      	mov	r2, r7
 800c460:	f002 fdb6 	bl	800efd0 <__s2b>
 800c464:	900a      	str	r0, [sp, #40]	@ 0x28
 800c466:	2800      	cmp	r0, #0
 800c468:	f43f af05 	beq.w	800c276 <_strtod_l+0x436>
 800c46c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c46e:	2a00      	cmp	r2, #0
 800c470:	eba9 0308 	sub.w	r3, r9, r8
 800c474:	bfa8      	it	ge
 800c476:	2300      	movge	r3, #0
 800c478:	9312      	str	r3, [sp, #72]	@ 0x48
 800c47a:	2400      	movs	r4, #0
 800c47c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c480:	9316      	str	r3, [sp, #88]	@ 0x58
 800c482:	46a0      	mov	r8, r4
 800c484:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c486:	9805      	ldr	r0, [sp, #20]
 800c488:	6859      	ldr	r1, [r3, #4]
 800c48a:	f002 fcf9 	bl	800ee80 <_Balloc>
 800c48e:	4681      	mov	r9, r0
 800c490:	2800      	cmp	r0, #0
 800c492:	f43f aef4 	beq.w	800c27e <_strtod_l+0x43e>
 800c496:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c498:	691a      	ldr	r2, [r3, #16]
 800c49a:	3202      	adds	r2, #2
 800c49c:	f103 010c 	add.w	r1, r3, #12
 800c4a0:	0092      	lsls	r2, r2, #2
 800c4a2:	300c      	adds	r0, #12
 800c4a4:	f001 fa2d 	bl	800d902 <memcpy>
 800c4a8:	ec4b ab10 	vmov	d0, sl, fp
 800c4ac:	9805      	ldr	r0, [sp, #20]
 800c4ae:	aa1c      	add	r2, sp, #112	@ 0x70
 800c4b0:	a91b      	add	r1, sp, #108	@ 0x6c
 800c4b2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c4b6:	f003 f8c7 	bl	800f648 <__d2b>
 800c4ba:	901a      	str	r0, [sp, #104]	@ 0x68
 800c4bc:	2800      	cmp	r0, #0
 800c4be:	f43f aede 	beq.w	800c27e <_strtod_l+0x43e>
 800c4c2:	9805      	ldr	r0, [sp, #20]
 800c4c4:	2101      	movs	r1, #1
 800c4c6:	f002 fe19 	bl	800f0fc <__i2b>
 800c4ca:	4680      	mov	r8, r0
 800c4cc:	b948      	cbnz	r0, 800c4e2 <_strtod_l+0x6a2>
 800c4ce:	f04f 0800 	mov.w	r8, #0
 800c4d2:	e6d4      	b.n	800c27e <_strtod_l+0x43e>
 800c4d4:	f04f 32ff 	mov.w	r2, #4294967295
 800c4d8:	fa02 f303 	lsl.w	r3, r2, r3
 800c4dc:	ea03 0a0a 	and.w	sl, r3, sl
 800c4e0:	e7b0      	b.n	800c444 <_strtod_l+0x604>
 800c4e2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c4e4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c4e6:	2d00      	cmp	r5, #0
 800c4e8:	bfab      	itete	ge
 800c4ea:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c4ec:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c4ee:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c4f0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c4f2:	bfac      	ite	ge
 800c4f4:	18ef      	addge	r7, r5, r3
 800c4f6:	1b5e      	sublt	r6, r3, r5
 800c4f8:	9b08      	ldr	r3, [sp, #32]
 800c4fa:	1aed      	subs	r5, r5, r3
 800c4fc:	4415      	add	r5, r2
 800c4fe:	4b66      	ldr	r3, [pc, #408]	@ (800c698 <_strtod_l+0x858>)
 800c500:	3d01      	subs	r5, #1
 800c502:	429d      	cmp	r5, r3
 800c504:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c508:	da50      	bge.n	800c5ac <_strtod_l+0x76c>
 800c50a:	1b5b      	subs	r3, r3, r5
 800c50c:	2b1f      	cmp	r3, #31
 800c50e:	eba2 0203 	sub.w	r2, r2, r3
 800c512:	f04f 0101 	mov.w	r1, #1
 800c516:	dc3d      	bgt.n	800c594 <_strtod_l+0x754>
 800c518:	fa01 f303 	lsl.w	r3, r1, r3
 800c51c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c51e:	2300      	movs	r3, #0
 800c520:	9310      	str	r3, [sp, #64]	@ 0x40
 800c522:	18bd      	adds	r5, r7, r2
 800c524:	9b08      	ldr	r3, [sp, #32]
 800c526:	42af      	cmp	r7, r5
 800c528:	4416      	add	r6, r2
 800c52a:	441e      	add	r6, r3
 800c52c:	463b      	mov	r3, r7
 800c52e:	bfa8      	it	ge
 800c530:	462b      	movge	r3, r5
 800c532:	42b3      	cmp	r3, r6
 800c534:	bfa8      	it	ge
 800c536:	4633      	movge	r3, r6
 800c538:	2b00      	cmp	r3, #0
 800c53a:	bfc2      	ittt	gt
 800c53c:	1aed      	subgt	r5, r5, r3
 800c53e:	1af6      	subgt	r6, r6, r3
 800c540:	1aff      	subgt	r7, r7, r3
 800c542:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c544:	2b00      	cmp	r3, #0
 800c546:	dd16      	ble.n	800c576 <_strtod_l+0x736>
 800c548:	4641      	mov	r1, r8
 800c54a:	9805      	ldr	r0, [sp, #20]
 800c54c:	461a      	mov	r2, r3
 800c54e:	f002 fe95 	bl	800f27c <__pow5mult>
 800c552:	4680      	mov	r8, r0
 800c554:	2800      	cmp	r0, #0
 800c556:	d0ba      	beq.n	800c4ce <_strtod_l+0x68e>
 800c558:	4601      	mov	r1, r0
 800c55a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c55c:	9805      	ldr	r0, [sp, #20]
 800c55e:	f002 fde3 	bl	800f128 <__multiply>
 800c562:	900e      	str	r0, [sp, #56]	@ 0x38
 800c564:	2800      	cmp	r0, #0
 800c566:	f43f ae8a 	beq.w	800c27e <_strtod_l+0x43e>
 800c56a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c56c:	9805      	ldr	r0, [sp, #20]
 800c56e:	f002 fcc7 	bl	800ef00 <_Bfree>
 800c572:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c574:	931a      	str	r3, [sp, #104]	@ 0x68
 800c576:	2d00      	cmp	r5, #0
 800c578:	dc1d      	bgt.n	800c5b6 <_strtod_l+0x776>
 800c57a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	dd23      	ble.n	800c5c8 <_strtod_l+0x788>
 800c580:	4649      	mov	r1, r9
 800c582:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c584:	9805      	ldr	r0, [sp, #20]
 800c586:	f002 fe79 	bl	800f27c <__pow5mult>
 800c58a:	4681      	mov	r9, r0
 800c58c:	b9e0      	cbnz	r0, 800c5c8 <_strtod_l+0x788>
 800c58e:	f04f 0900 	mov.w	r9, #0
 800c592:	e674      	b.n	800c27e <_strtod_l+0x43e>
 800c594:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c598:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c59c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c5a0:	35e2      	adds	r5, #226	@ 0xe2
 800c5a2:	fa01 f305 	lsl.w	r3, r1, r5
 800c5a6:	9310      	str	r3, [sp, #64]	@ 0x40
 800c5a8:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c5aa:	e7ba      	b.n	800c522 <_strtod_l+0x6e2>
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	9310      	str	r3, [sp, #64]	@ 0x40
 800c5b0:	2301      	movs	r3, #1
 800c5b2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c5b4:	e7b5      	b.n	800c522 <_strtod_l+0x6e2>
 800c5b6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c5b8:	9805      	ldr	r0, [sp, #20]
 800c5ba:	462a      	mov	r2, r5
 800c5bc:	f002 feb8 	bl	800f330 <__lshift>
 800c5c0:	901a      	str	r0, [sp, #104]	@ 0x68
 800c5c2:	2800      	cmp	r0, #0
 800c5c4:	d1d9      	bne.n	800c57a <_strtod_l+0x73a>
 800c5c6:	e65a      	b.n	800c27e <_strtod_l+0x43e>
 800c5c8:	2e00      	cmp	r6, #0
 800c5ca:	dd07      	ble.n	800c5dc <_strtod_l+0x79c>
 800c5cc:	4649      	mov	r1, r9
 800c5ce:	9805      	ldr	r0, [sp, #20]
 800c5d0:	4632      	mov	r2, r6
 800c5d2:	f002 fead 	bl	800f330 <__lshift>
 800c5d6:	4681      	mov	r9, r0
 800c5d8:	2800      	cmp	r0, #0
 800c5da:	d0d8      	beq.n	800c58e <_strtod_l+0x74e>
 800c5dc:	2f00      	cmp	r7, #0
 800c5de:	dd08      	ble.n	800c5f2 <_strtod_l+0x7b2>
 800c5e0:	4641      	mov	r1, r8
 800c5e2:	9805      	ldr	r0, [sp, #20]
 800c5e4:	463a      	mov	r2, r7
 800c5e6:	f002 fea3 	bl	800f330 <__lshift>
 800c5ea:	4680      	mov	r8, r0
 800c5ec:	2800      	cmp	r0, #0
 800c5ee:	f43f ae46 	beq.w	800c27e <_strtod_l+0x43e>
 800c5f2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c5f4:	9805      	ldr	r0, [sp, #20]
 800c5f6:	464a      	mov	r2, r9
 800c5f8:	f002 ff22 	bl	800f440 <__mdiff>
 800c5fc:	4604      	mov	r4, r0
 800c5fe:	2800      	cmp	r0, #0
 800c600:	f43f ae3d 	beq.w	800c27e <_strtod_l+0x43e>
 800c604:	68c3      	ldr	r3, [r0, #12]
 800c606:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c608:	2300      	movs	r3, #0
 800c60a:	60c3      	str	r3, [r0, #12]
 800c60c:	4641      	mov	r1, r8
 800c60e:	f002 fefb 	bl	800f408 <__mcmp>
 800c612:	2800      	cmp	r0, #0
 800c614:	da46      	bge.n	800c6a4 <_strtod_l+0x864>
 800c616:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c618:	ea53 030a 	orrs.w	r3, r3, sl
 800c61c:	d16c      	bne.n	800c6f8 <_strtod_l+0x8b8>
 800c61e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c622:	2b00      	cmp	r3, #0
 800c624:	d168      	bne.n	800c6f8 <_strtod_l+0x8b8>
 800c626:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c62a:	0d1b      	lsrs	r3, r3, #20
 800c62c:	051b      	lsls	r3, r3, #20
 800c62e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c632:	d961      	bls.n	800c6f8 <_strtod_l+0x8b8>
 800c634:	6963      	ldr	r3, [r4, #20]
 800c636:	b913      	cbnz	r3, 800c63e <_strtod_l+0x7fe>
 800c638:	6923      	ldr	r3, [r4, #16]
 800c63a:	2b01      	cmp	r3, #1
 800c63c:	dd5c      	ble.n	800c6f8 <_strtod_l+0x8b8>
 800c63e:	4621      	mov	r1, r4
 800c640:	2201      	movs	r2, #1
 800c642:	9805      	ldr	r0, [sp, #20]
 800c644:	f002 fe74 	bl	800f330 <__lshift>
 800c648:	4641      	mov	r1, r8
 800c64a:	4604      	mov	r4, r0
 800c64c:	f002 fedc 	bl	800f408 <__mcmp>
 800c650:	2800      	cmp	r0, #0
 800c652:	dd51      	ble.n	800c6f8 <_strtod_l+0x8b8>
 800c654:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c658:	9a08      	ldr	r2, [sp, #32]
 800c65a:	0d1b      	lsrs	r3, r3, #20
 800c65c:	051b      	lsls	r3, r3, #20
 800c65e:	2a00      	cmp	r2, #0
 800c660:	d06b      	beq.n	800c73a <_strtod_l+0x8fa>
 800c662:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c666:	d868      	bhi.n	800c73a <_strtod_l+0x8fa>
 800c668:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c66c:	f67f ae9d 	bls.w	800c3aa <_strtod_l+0x56a>
 800c670:	4b0a      	ldr	r3, [pc, #40]	@ (800c69c <_strtod_l+0x85c>)
 800c672:	4650      	mov	r0, sl
 800c674:	4659      	mov	r1, fp
 800c676:	2200      	movs	r2, #0
 800c678:	f7f3 fff6 	bl	8000668 <__aeabi_dmul>
 800c67c:	4b08      	ldr	r3, [pc, #32]	@ (800c6a0 <_strtod_l+0x860>)
 800c67e:	400b      	ands	r3, r1
 800c680:	4682      	mov	sl, r0
 800c682:	468b      	mov	fp, r1
 800c684:	2b00      	cmp	r3, #0
 800c686:	f47f ae05 	bne.w	800c294 <_strtod_l+0x454>
 800c68a:	9a05      	ldr	r2, [sp, #20]
 800c68c:	2322      	movs	r3, #34	@ 0x22
 800c68e:	6013      	str	r3, [r2, #0]
 800c690:	e600      	b.n	800c294 <_strtod_l+0x454>
 800c692:	bf00      	nop
 800c694:	08011220 	.word	0x08011220
 800c698:	fffffc02 	.word	0xfffffc02
 800c69c:	39500000 	.word	0x39500000
 800c6a0:	7ff00000 	.word	0x7ff00000
 800c6a4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c6a8:	d165      	bne.n	800c776 <_strtod_l+0x936>
 800c6aa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c6ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c6b0:	b35a      	cbz	r2, 800c70a <_strtod_l+0x8ca>
 800c6b2:	4a9f      	ldr	r2, [pc, #636]	@ (800c930 <_strtod_l+0xaf0>)
 800c6b4:	4293      	cmp	r3, r2
 800c6b6:	d12b      	bne.n	800c710 <_strtod_l+0x8d0>
 800c6b8:	9b08      	ldr	r3, [sp, #32]
 800c6ba:	4651      	mov	r1, sl
 800c6bc:	b303      	cbz	r3, 800c700 <_strtod_l+0x8c0>
 800c6be:	4b9d      	ldr	r3, [pc, #628]	@ (800c934 <_strtod_l+0xaf4>)
 800c6c0:	465a      	mov	r2, fp
 800c6c2:	4013      	ands	r3, r2
 800c6c4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c6c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c6cc:	d81b      	bhi.n	800c706 <_strtod_l+0x8c6>
 800c6ce:	0d1b      	lsrs	r3, r3, #20
 800c6d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c6d4:	fa02 f303 	lsl.w	r3, r2, r3
 800c6d8:	4299      	cmp	r1, r3
 800c6da:	d119      	bne.n	800c710 <_strtod_l+0x8d0>
 800c6dc:	4b96      	ldr	r3, [pc, #600]	@ (800c938 <_strtod_l+0xaf8>)
 800c6de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c6e0:	429a      	cmp	r2, r3
 800c6e2:	d102      	bne.n	800c6ea <_strtod_l+0x8aa>
 800c6e4:	3101      	adds	r1, #1
 800c6e6:	f43f adca 	beq.w	800c27e <_strtod_l+0x43e>
 800c6ea:	4b92      	ldr	r3, [pc, #584]	@ (800c934 <_strtod_l+0xaf4>)
 800c6ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c6ee:	401a      	ands	r2, r3
 800c6f0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c6f4:	f04f 0a00 	mov.w	sl, #0
 800c6f8:	9b08      	ldr	r3, [sp, #32]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d1b8      	bne.n	800c670 <_strtod_l+0x830>
 800c6fe:	e5c9      	b.n	800c294 <_strtod_l+0x454>
 800c700:	f04f 33ff 	mov.w	r3, #4294967295
 800c704:	e7e8      	b.n	800c6d8 <_strtod_l+0x898>
 800c706:	4613      	mov	r3, r2
 800c708:	e7e6      	b.n	800c6d8 <_strtod_l+0x898>
 800c70a:	ea53 030a 	orrs.w	r3, r3, sl
 800c70e:	d0a1      	beq.n	800c654 <_strtod_l+0x814>
 800c710:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c712:	b1db      	cbz	r3, 800c74c <_strtod_l+0x90c>
 800c714:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c716:	4213      	tst	r3, r2
 800c718:	d0ee      	beq.n	800c6f8 <_strtod_l+0x8b8>
 800c71a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c71c:	9a08      	ldr	r2, [sp, #32]
 800c71e:	4650      	mov	r0, sl
 800c720:	4659      	mov	r1, fp
 800c722:	b1bb      	cbz	r3, 800c754 <_strtod_l+0x914>
 800c724:	f7ff fb6c 	bl	800be00 <sulp>
 800c728:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c72c:	ec53 2b10 	vmov	r2, r3, d0
 800c730:	f7f3 fde4 	bl	80002fc <__adddf3>
 800c734:	4682      	mov	sl, r0
 800c736:	468b      	mov	fp, r1
 800c738:	e7de      	b.n	800c6f8 <_strtod_l+0x8b8>
 800c73a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c73e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c742:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c746:	f04f 3aff 	mov.w	sl, #4294967295
 800c74a:	e7d5      	b.n	800c6f8 <_strtod_l+0x8b8>
 800c74c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c74e:	ea13 0f0a 	tst.w	r3, sl
 800c752:	e7e1      	b.n	800c718 <_strtod_l+0x8d8>
 800c754:	f7ff fb54 	bl	800be00 <sulp>
 800c758:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c75c:	ec53 2b10 	vmov	r2, r3, d0
 800c760:	f7f3 fdca 	bl	80002f8 <__aeabi_dsub>
 800c764:	2200      	movs	r2, #0
 800c766:	2300      	movs	r3, #0
 800c768:	4682      	mov	sl, r0
 800c76a:	468b      	mov	fp, r1
 800c76c:	f7f4 f9e4 	bl	8000b38 <__aeabi_dcmpeq>
 800c770:	2800      	cmp	r0, #0
 800c772:	d0c1      	beq.n	800c6f8 <_strtod_l+0x8b8>
 800c774:	e619      	b.n	800c3aa <_strtod_l+0x56a>
 800c776:	4641      	mov	r1, r8
 800c778:	4620      	mov	r0, r4
 800c77a:	f002 ffbd 	bl	800f6f8 <__ratio>
 800c77e:	ec57 6b10 	vmov	r6, r7, d0
 800c782:	2200      	movs	r2, #0
 800c784:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c788:	4630      	mov	r0, r6
 800c78a:	4639      	mov	r1, r7
 800c78c:	f7f4 f9e8 	bl	8000b60 <__aeabi_dcmple>
 800c790:	2800      	cmp	r0, #0
 800c792:	d06f      	beq.n	800c874 <_strtod_l+0xa34>
 800c794:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c796:	2b00      	cmp	r3, #0
 800c798:	d17a      	bne.n	800c890 <_strtod_l+0xa50>
 800c79a:	f1ba 0f00 	cmp.w	sl, #0
 800c79e:	d158      	bne.n	800c852 <_strtod_l+0xa12>
 800c7a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d15a      	bne.n	800c860 <_strtod_l+0xa20>
 800c7aa:	4b64      	ldr	r3, [pc, #400]	@ (800c93c <_strtod_l+0xafc>)
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	4630      	mov	r0, r6
 800c7b0:	4639      	mov	r1, r7
 800c7b2:	f7f4 f9cb 	bl	8000b4c <__aeabi_dcmplt>
 800c7b6:	2800      	cmp	r0, #0
 800c7b8:	d159      	bne.n	800c86e <_strtod_l+0xa2e>
 800c7ba:	4630      	mov	r0, r6
 800c7bc:	4639      	mov	r1, r7
 800c7be:	4b60      	ldr	r3, [pc, #384]	@ (800c940 <_strtod_l+0xb00>)
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	f7f3 ff51 	bl	8000668 <__aeabi_dmul>
 800c7c6:	4606      	mov	r6, r0
 800c7c8:	460f      	mov	r7, r1
 800c7ca:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c7ce:	9606      	str	r6, [sp, #24]
 800c7d0:	9307      	str	r3, [sp, #28]
 800c7d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c7d6:	4d57      	ldr	r5, [pc, #348]	@ (800c934 <_strtod_l+0xaf4>)
 800c7d8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c7dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7de:	401d      	ands	r5, r3
 800c7e0:	4b58      	ldr	r3, [pc, #352]	@ (800c944 <_strtod_l+0xb04>)
 800c7e2:	429d      	cmp	r5, r3
 800c7e4:	f040 80b2 	bne.w	800c94c <_strtod_l+0xb0c>
 800c7e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7ea:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c7ee:	ec4b ab10 	vmov	d0, sl, fp
 800c7f2:	f002 feb9 	bl	800f568 <__ulp>
 800c7f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c7fa:	ec51 0b10 	vmov	r0, r1, d0
 800c7fe:	f7f3 ff33 	bl	8000668 <__aeabi_dmul>
 800c802:	4652      	mov	r2, sl
 800c804:	465b      	mov	r3, fp
 800c806:	f7f3 fd79 	bl	80002fc <__adddf3>
 800c80a:	460b      	mov	r3, r1
 800c80c:	4949      	ldr	r1, [pc, #292]	@ (800c934 <_strtod_l+0xaf4>)
 800c80e:	4a4e      	ldr	r2, [pc, #312]	@ (800c948 <_strtod_l+0xb08>)
 800c810:	4019      	ands	r1, r3
 800c812:	4291      	cmp	r1, r2
 800c814:	4682      	mov	sl, r0
 800c816:	d942      	bls.n	800c89e <_strtod_l+0xa5e>
 800c818:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c81a:	4b47      	ldr	r3, [pc, #284]	@ (800c938 <_strtod_l+0xaf8>)
 800c81c:	429a      	cmp	r2, r3
 800c81e:	d103      	bne.n	800c828 <_strtod_l+0x9e8>
 800c820:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c822:	3301      	adds	r3, #1
 800c824:	f43f ad2b 	beq.w	800c27e <_strtod_l+0x43e>
 800c828:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c938 <_strtod_l+0xaf8>
 800c82c:	f04f 3aff 	mov.w	sl, #4294967295
 800c830:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c832:	9805      	ldr	r0, [sp, #20]
 800c834:	f002 fb64 	bl	800ef00 <_Bfree>
 800c838:	9805      	ldr	r0, [sp, #20]
 800c83a:	4649      	mov	r1, r9
 800c83c:	f002 fb60 	bl	800ef00 <_Bfree>
 800c840:	9805      	ldr	r0, [sp, #20]
 800c842:	4641      	mov	r1, r8
 800c844:	f002 fb5c 	bl	800ef00 <_Bfree>
 800c848:	9805      	ldr	r0, [sp, #20]
 800c84a:	4621      	mov	r1, r4
 800c84c:	f002 fb58 	bl	800ef00 <_Bfree>
 800c850:	e618      	b.n	800c484 <_strtod_l+0x644>
 800c852:	f1ba 0f01 	cmp.w	sl, #1
 800c856:	d103      	bne.n	800c860 <_strtod_l+0xa20>
 800c858:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	f43f ada5 	beq.w	800c3aa <_strtod_l+0x56a>
 800c860:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c910 <_strtod_l+0xad0>
 800c864:	4f35      	ldr	r7, [pc, #212]	@ (800c93c <_strtod_l+0xafc>)
 800c866:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c86a:	2600      	movs	r6, #0
 800c86c:	e7b1      	b.n	800c7d2 <_strtod_l+0x992>
 800c86e:	4f34      	ldr	r7, [pc, #208]	@ (800c940 <_strtod_l+0xb00>)
 800c870:	2600      	movs	r6, #0
 800c872:	e7aa      	b.n	800c7ca <_strtod_l+0x98a>
 800c874:	4b32      	ldr	r3, [pc, #200]	@ (800c940 <_strtod_l+0xb00>)
 800c876:	4630      	mov	r0, r6
 800c878:	4639      	mov	r1, r7
 800c87a:	2200      	movs	r2, #0
 800c87c:	f7f3 fef4 	bl	8000668 <__aeabi_dmul>
 800c880:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c882:	4606      	mov	r6, r0
 800c884:	460f      	mov	r7, r1
 800c886:	2b00      	cmp	r3, #0
 800c888:	d09f      	beq.n	800c7ca <_strtod_l+0x98a>
 800c88a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c88e:	e7a0      	b.n	800c7d2 <_strtod_l+0x992>
 800c890:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c918 <_strtod_l+0xad8>
 800c894:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c898:	ec57 6b17 	vmov	r6, r7, d7
 800c89c:	e799      	b.n	800c7d2 <_strtod_l+0x992>
 800c89e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c8a2:	9b08      	ldr	r3, [sp, #32]
 800c8a4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d1c1      	bne.n	800c830 <_strtod_l+0x9f0>
 800c8ac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c8b0:	0d1b      	lsrs	r3, r3, #20
 800c8b2:	051b      	lsls	r3, r3, #20
 800c8b4:	429d      	cmp	r5, r3
 800c8b6:	d1bb      	bne.n	800c830 <_strtod_l+0x9f0>
 800c8b8:	4630      	mov	r0, r6
 800c8ba:	4639      	mov	r1, r7
 800c8bc:	f7f4 fa84 	bl	8000dc8 <__aeabi_d2lz>
 800c8c0:	f7f3 fea4 	bl	800060c <__aeabi_l2d>
 800c8c4:	4602      	mov	r2, r0
 800c8c6:	460b      	mov	r3, r1
 800c8c8:	4630      	mov	r0, r6
 800c8ca:	4639      	mov	r1, r7
 800c8cc:	f7f3 fd14 	bl	80002f8 <__aeabi_dsub>
 800c8d0:	460b      	mov	r3, r1
 800c8d2:	4602      	mov	r2, r0
 800c8d4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c8d8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c8dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8de:	ea46 060a 	orr.w	r6, r6, sl
 800c8e2:	431e      	orrs	r6, r3
 800c8e4:	d06f      	beq.n	800c9c6 <_strtod_l+0xb86>
 800c8e6:	a30e      	add	r3, pc, #56	@ (adr r3, 800c920 <_strtod_l+0xae0>)
 800c8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ec:	f7f4 f92e 	bl	8000b4c <__aeabi_dcmplt>
 800c8f0:	2800      	cmp	r0, #0
 800c8f2:	f47f accf 	bne.w	800c294 <_strtod_l+0x454>
 800c8f6:	a30c      	add	r3, pc, #48	@ (adr r3, 800c928 <_strtod_l+0xae8>)
 800c8f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c900:	f7f4 f942 	bl	8000b88 <__aeabi_dcmpgt>
 800c904:	2800      	cmp	r0, #0
 800c906:	d093      	beq.n	800c830 <_strtod_l+0x9f0>
 800c908:	e4c4      	b.n	800c294 <_strtod_l+0x454>
 800c90a:	bf00      	nop
 800c90c:	f3af 8000 	nop.w
 800c910:	00000000 	.word	0x00000000
 800c914:	bff00000 	.word	0xbff00000
 800c918:	00000000 	.word	0x00000000
 800c91c:	3ff00000 	.word	0x3ff00000
 800c920:	94a03595 	.word	0x94a03595
 800c924:	3fdfffff 	.word	0x3fdfffff
 800c928:	35afe535 	.word	0x35afe535
 800c92c:	3fe00000 	.word	0x3fe00000
 800c930:	000fffff 	.word	0x000fffff
 800c934:	7ff00000 	.word	0x7ff00000
 800c938:	7fefffff 	.word	0x7fefffff
 800c93c:	3ff00000 	.word	0x3ff00000
 800c940:	3fe00000 	.word	0x3fe00000
 800c944:	7fe00000 	.word	0x7fe00000
 800c948:	7c9fffff 	.word	0x7c9fffff
 800c94c:	9b08      	ldr	r3, [sp, #32]
 800c94e:	b323      	cbz	r3, 800c99a <_strtod_l+0xb5a>
 800c950:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c954:	d821      	bhi.n	800c99a <_strtod_l+0xb5a>
 800c956:	a328      	add	r3, pc, #160	@ (adr r3, 800c9f8 <_strtod_l+0xbb8>)
 800c958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95c:	4630      	mov	r0, r6
 800c95e:	4639      	mov	r1, r7
 800c960:	f7f4 f8fe 	bl	8000b60 <__aeabi_dcmple>
 800c964:	b1a0      	cbz	r0, 800c990 <_strtod_l+0xb50>
 800c966:	4639      	mov	r1, r7
 800c968:	4630      	mov	r0, r6
 800c96a:	f7f4 f955 	bl	8000c18 <__aeabi_d2uiz>
 800c96e:	2801      	cmp	r0, #1
 800c970:	bf38      	it	cc
 800c972:	2001      	movcc	r0, #1
 800c974:	f7f3 fdfe 	bl	8000574 <__aeabi_ui2d>
 800c978:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c97a:	4606      	mov	r6, r0
 800c97c:	460f      	mov	r7, r1
 800c97e:	b9fb      	cbnz	r3, 800c9c0 <_strtod_l+0xb80>
 800c980:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c984:	9014      	str	r0, [sp, #80]	@ 0x50
 800c986:	9315      	str	r3, [sp, #84]	@ 0x54
 800c988:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c98c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c990:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c992:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c996:	1b5b      	subs	r3, r3, r5
 800c998:	9311      	str	r3, [sp, #68]	@ 0x44
 800c99a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c99e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c9a2:	f002 fde1 	bl	800f568 <__ulp>
 800c9a6:	4650      	mov	r0, sl
 800c9a8:	ec53 2b10 	vmov	r2, r3, d0
 800c9ac:	4659      	mov	r1, fp
 800c9ae:	f7f3 fe5b 	bl	8000668 <__aeabi_dmul>
 800c9b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c9b6:	f7f3 fca1 	bl	80002fc <__adddf3>
 800c9ba:	4682      	mov	sl, r0
 800c9bc:	468b      	mov	fp, r1
 800c9be:	e770      	b.n	800c8a2 <_strtod_l+0xa62>
 800c9c0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c9c4:	e7e0      	b.n	800c988 <_strtod_l+0xb48>
 800c9c6:	a30e      	add	r3, pc, #56	@ (adr r3, 800ca00 <_strtod_l+0xbc0>)
 800c9c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9cc:	f7f4 f8be 	bl	8000b4c <__aeabi_dcmplt>
 800c9d0:	e798      	b.n	800c904 <_strtod_l+0xac4>
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c9d6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c9d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c9da:	6013      	str	r3, [r2, #0]
 800c9dc:	f7ff ba6d 	b.w	800beba <_strtod_l+0x7a>
 800c9e0:	2a65      	cmp	r2, #101	@ 0x65
 800c9e2:	f43f ab66 	beq.w	800c0b2 <_strtod_l+0x272>
 800c9e6:	2a45      	cmp	r2, #69	@ 0x45
 800c9e8:	f43f ab63 	beq.w	800c0b2 <_strtod_l+0x272>
 800c9ec:	2301      	movs	r3, #1
 800c9ee:	f7ff bb9e 	b.w	800c12e <_strtod_l+0x2ee>
 800c9f2:	bf00      	nop
 800c9f4:	f3af 8000 	nop.w
 800c9f8:	ffc00000 	.word	0xffc00000
 800c9fc:	41dfffff 	.word	0x41dfffff
 800ca00:	94a03595 	.word	0x94a03595
 800ca04:	3fcfffff 	.word	0x3fcfffff

0800ca08 <strtof>:
 800ca08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca0c:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 800cacc <strtof+0xc4>
 800ca10:	4b29      	ldr	r3, [pc, #164]	@ (800cab8 <strtof+0xb0>)
 800ca12:	460a      	mov	r2, r1
 800ca14:	ed2d 8b02 	vpush	{d8}
 800ca18:	4601      	mov	r1, r0
 800ca1a:	f8d8 0000 	ldr.w	r0, [r8]
 800ca1e:	f7ff fa0f 	bl	800be40 <_strtod_l>
 800ca22:	ec55 4b10 	vmov	r4, r5, d0
 800ca26:	4622      	mov	r2, r4
 800ca28:	462b      	mov	r3, r5
 800ca2a:	4620      	mov	r0, r4
 800ca2c:	4629      	mov	r1, r5
 800ca2e:	f7f4 f8b5 	bl	8000b9c <__aeabi_dcmpun>
 800ca32:	b190      	cbz	r0, 800ca5a <strtof+0x52>
 800ca34:	2d00      	cmp	r5, #0
 800ca36:	4821      	ldr	r0, [pc, #132]	@ (800cabc <strtof+0xb4>)
 800ca38:	da09      	bge.n	800ca4e <strtof+0x46>
 800ca3a:	f000 ff79 	bl	800d930 <nanf>
 800ca3e:	eeb1 8a40 	vneg.f32	s16, s0
 800ca42:	eeb0 0a48 	vmov.f32	s0, s16
 800ca46:	ecbd 8b02 	vpop	{d8}
 800ca4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca4e:	ecbd 8b02 	vpop	{d8}
 800ca52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca56:	f000 bf6b 	b.w	800d930 <nanf>
 800ca5a:	4620      	mov	r0, r4
 800ca5c:	4629      	mov	r1, r5
 800ca5e:	f7f4 f8fb 	bl	8000c58 <__aeabi_d2f>
 800ca62:	ee08 0a10 	vmov	s16, r0
 800ca66:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800cac0 <strtof+0xb8>
 800ca6a:	eeb0 7ac8 	vabs.f32	s14, s16
 800ca6e:	eeb4 7a67 	vcmp.f32	s14, s15
 800ca72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca76:	dd11      	ble.n	800ca9c <strtof+0x94>
 800ca78:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 800ca7c:	4b11      	ldr	r3, [pc, #68]	@ (800cac4 <strtof+0xbc>)
 800ca7e:	f04f 32ff 	mov.w	r2, #4294967295
 800ca82:	4620      	mov	r0, r4
 800ca84:	4639      	mov	r1, r7
 800ca86:	f7f4 f889 	bl	8000b9c <__aeabi_dcmpun>
 800ca8a:	b980      	cbnz	r0, 800caae <strtof+0xa6>
 800ca8c:	4b0d      	ldr	r3, [pc, #52]	@ (800cac4 <strtof+0xbc>)
 800ca8e:	f04f 32ff 	mov.w	r2, #4294967295
 800ca92:	4620      	mov	r0, r4
 800ca94:	4639      	mov	r1, r7
 800ca96:	f7f4 f863 	bl	8000b60 <__aeabi_dcmple>
 800ca9a:	b940      	cbnz	r0, 800caae <strtof+0xa6>
 800ca9c:	ee18 3a10 	vmov	r3, s16
 800caa0:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800caa4:	d1cd      	bne.n	800ca42 <strtof+0x3a>
 800caa6:	4b08      	ldr	r3, [pc, #32]	@ (800cac8 <strtof+0xc0>)
 800caa8:	402b      	ands	r3, r5
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d0c9      	beq.n	800ca42 <strtof+0x3a>
 800caae:	f8d8 3000 	ldr.w	r3, [r8]
 800cab2:	2222      	movs	r2, #34	@ 0x22
 800cab4:	601a      	str	r2, [r3, #0]
 800cab6:	e7c4      	b.n	800ca42 <strtof+0x3a>
 800cab8:	20000078 	.word	0x20000078
 800cabc:	080111f3 	.word	0x080111f3
 800cac0:	7f7fffff 	.word	0x7f7fffff
 800cac4:	7fefffff 	.word	0x7fefffff
 800cac8:	7ff00000 	.word	0x7ff00000
 800cacc:	200001e4 	.word	0x200001e4

0800cad0 <_strtoul_l.constprop.0>:
 800cad0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cad4:	4e34      	ldr	r6, [pc, #208]	@ (800cba8 <_strtoul_l.constprop.0+0xd8>)
 800cad6:	4686      	mov	lr, r0
 800cad8:	460d      	mov	r5, r1
 800cada:	4628      	mov	r0, r5
 800cadc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cae0:	5d37      	ldrb	r7, [r6, r4]
 800cae2:	f017 0708 	ands.w	r7, r7, #8
 800cae6:	d1f8      	bne.n	800cada <_strtoul_l.constprop.0+0xa>
 800cae8:	2c2d      	cmp	r4, #45	@ 0x2d
 800caea:	d12f      	bne.n	800cb4c <_strtoul_l.constprop.0+0x7c>
 800caec:	782c      	ldrb	r4, [r5, #0]
 800caee:	2701      	movs	r7, #1
 800caf0:	1c85      	adds	r5, r0, #2
 800caf2:	f033 0010 	bics.w	r0, r3, #16
 800caf6:	d109      	bne.n	800cb0c <_strtoul_l.constprop.0+0x3c>
 800caf8:	2c30      	cmp	r4, #48	@ 0x30
 800cafa:	d12c      	bne.n	800cb56 <_strtoul_l.constprop.0+0x86>
 800cafc:	7828      	ldrb	r0, [r5, #0]
 800cafe:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800cb02:	2858      	cmp	r0, #88	@ 0x58
 800cb04:	d127      	bne.n	800cb56 <_strtoul_l.constprop.0+0x86>
 800cb06:	786c      	ldrb	r4, [r5, #1]
 800cb08:	2310      	movs	r3, #16
 800cb0a:	3502      	adds	r5, #2
 800cb0c:	f04f 38ff 	mov.w	r8, #4294967295
 800cb10:	2600      	movs	r6, #0
 800cb12:	fbb8 f8f3 	udiv	r8, r8, r3
 800cb16:	fb03 f908 	mul.w	r9, r3, r8
 800cb1a:	ea6f 0909 	mvn.w	r9, r9
 800cb1e:	4630      	mov	r0, r6
 800cb20:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800cb24:	f1bc 0f09 	cmp.w	ip, #9
 800cb28:	d81c      	bhi.n	800cb64 <_strtoul_l.constprop.0+0x94>
 800cb2a:	4664      	mov	r4, ip
 800cb2c:	42a3      	cmp	r3, r4
 800cb2e:	dd2a      	ble.n	800cb86 <_strtoul_l.constprop.0+0xb6>
 800cb30:	f1b6 3fff 	cmp.w	r6, #4294967295
 800cb34:	d007      	beq.n	800cb46 <_strtoul_l.constprop.0+0x76>
 800cb36:	4580      	cmp	r8, r0
 800cb38:	d322      	bcc.n	800cb80 <_strtoul_l.constprop.0+0xb0>
 800cb3a:	d101      	bne.n	800cb40 <_strtoul_l.constprop.0+0x70>
 800cb3c:	45a1      	cmp	r9, r4
 800cb3e:	db1f      	blt.n	800cb80 <_strtoul_l.constprop.0+0xb0>
 800cb40:	fb00 4003 	mla	r0, r0, r3, r4
 800cb44:	2601      	movs	r6, #1
 800cb46:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cb4a:	e7e9      	b.n	800cb20 <_strtoul_l.constprop.0+0x50>
 800cb4c:	2c2b      	cmp	r4, #43	@ 0x2b
 800cb4e:	bf04      	itt	eq
 800cb50:	782c      	ldrbeq	r4, [r5, #0]
 800cb52:	1c85      	addeq	r5, r0, #2
 800cb54:	e7cd      	b.n	800caf2 <_strtoul_l.constprop.0+0x22>
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d1d8      	bne.n	800cb0c <_strtoul_l.constprop.0+0x3c>
 800cb5a:	2c30      	cmp	r4, #48	@ 0x30
 800cb5c:	bf0c      	ite	eq
 800cb5e:	2308      	moveq	r3, #8
 800cb60:	230a      	movne	r3, #10
 800cb62:	e7d3      	b.n	800cb0c <_strtoul_l.constprop.0+0x3c>
 800cb64:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800cb68:	f1bc 0f19 	cmp.w	ip, #25
 800cb6c:	d801      	bhi.n	800cb72 <_strtoul_l.constprop.0+0xa2>
 800cb6e:	3c37      	subs	r4, #55	@ 0x37
 800cb70:	e7dc      	b.n	800cb2c <_strtoul_l.constprop.0+0x5c>
 800cb72:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800cb76:	f1bc 0f19 	cmp.w	ip, #25
 800cb7a:	d804      	bhi.n	800cb86 <_strtoul_l.constprop.0+0xb6>
 800cb7c:	3c57      	subs	r4, #87	@ 0x57
 800cb7e:	e7d5      	b.n	800cb2c <_strtoul_l.constprop.0+0x5c>
 800cb80:	f04f 36ff 	mov.w	r6, #4294967295
 800cb84:	e7df      	b.n	800cb46 <_strtoul_l.constprop.0+0x76>
 800cb86:	1c73      	adds	r3, r6, #1
 800cb88:	d106      	bne.n	800cb98 <_strtoul_l.constprop.0+0xc8>
 800cb8a:	2322      	movs	r3, #34	@ 0x22
 800cb8c:	f8ce 3000 	str.w	r3, [lr]
 800cb90:	4630      	mov	r0, r6
 800cb92:	b932      	cbnz	r2, 800cba2 <_strtoul_l.constprop.0+0xd2>
 800cb94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb98:	b107      	cbz	r7, 800cb9c <_strtoul_l.constprop.0+0xcc>
 800cb9a:	4240      	negs	r0, r0
 800cb9c:	2a00      	cmp	r2, #0
 800cb9e:	d0f9      	beq.n	800cb94 <_strtoul_l.constprop.0+0xc4>
 800cba0:	b106      	cbz	r6, 800cba4 <_strtoul_l.constprop.0+0xd4>
 800cba2:	1e69      	subs	r1, r5, #1
 800cba4:	6011      	str	r1, [r2, #0]
 800cba6:	e7f5      	b.n	800cb94 <_strtoul_l.constprop.0+0xc4>
 800cba8:	08011249 	.word	0x08011249

0800cbac <strtoul>:
 800cbac:	4613      	mov	r3, r2
 800cbae:	460a      	mov	r2, r1
 800cbb0:	4601      	mov	r1, r0
 800cbb2:	4802      	ldr	r0, [pc, #8]	@ (800cbbc <strtoul+0x10>)
 800cbb4:	6800      	ldr	r0, [r0, #0]
 800cbb6:	f7ff bf8b 	b.w	800cad0 <_strtoul_l.constprop.0>
 800cbba:	bf00      	nop
 800cbbc:	200001e4 	.word	0x200001e4

0800cbc0 <__cvt>:
 800cbc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cbc4:	ec57 6b10 	vmov	r6, r7, d0
 800cbc8:	2f00      	cmp	r7, #0
 800cbca:	460c      	mov	r4, r1
 800cbcc:	4619      	mov	r1, r3
 800cbce:	463b      	mov	r3, r7
 800cbd0:	bfbb      	ittet	lt
 800cbd2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cbd6:	461f      	movlt	r7, r3
 800cbd8:	2300      	movge	r3, #0
 800cbda:	232d      	movlt	r3, #45	@ 0x2d
 800cbdc:	700b      	strb	r3, [r1, #0]
 800cbde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cbe0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cbe4:	4691      	mov	r9, r2
 800cbe6:	f023 0820 	bic.w	r8, r3, #32
 800cbea:	bfbc      	itt	lt
 800cbec:	4632      	movlt	r2, r6
 800cbee:	4616      	movlt	r6, r2
 800cbf0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cbf4:	d005      	beq.n	800cc02 <__cvt+0x42>
 800cbf6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cbfa:	d100      	bne.n	800cbfe <__cvt+0x3e>
 800cbfc:	3401      	adds	r4, #1
 800cbfe:	2102      	movs	r1, #2
 800cc00:	e000      	b.n	800cc04 <__cvt+0x44>
 800cc02:	2103      	movs	r1, #3
 800cc04:	ab03      	add	r3, sp, #12
 800cc06:	9301      	str	r3, [sp, #4]
 800cc08:	ab02      	add	r3, sp, #8
 800cc0a:	9300      	str	r3, [sp, #0]
 800cc0c:	ec47 6b10 	vmov	d0, r6, r7
 800cc10:	4653      	mov	r3, sl
 800cc12:	4622      	mov	r2, r4
 800cc14:	f000 ff24 	bl	800da60 <_dtoa_r>
 800cc18:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cc1c:	4605      	mov	r5, r0
 800cc1e:	d119      	bne.n	800cc54 <__cvt+0x94>
 800cc20:	f019 0f01 	tst.w	r9, #1
 800cc24:	d00e      	beq.n	800cc44 <__cvt+0x84>
 800cc26:	eb00 0904 	add.w	r9, r0, r4
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	4630      	mov	r0, r6
 800cc30:	4639      	mov	r1, r7
 800cc32:	f7f3 ff81 	bl	8000b38 <__aeabi_dcmpeq>
 800cc36:	b108      	cbz	r0, 800cc3c <__cvt+0x7c>
 800cc38:	f8cd 900c 	str.w	r9, [sp, #12]
 800cc3c:	2230      	movs	r2, #48	@ 0x30
 800cc3e:	9b03      	ldr	r3, [sp, #12]
 800cc40:	454b      	cmp	r3, r9
 800cc42:	d31e      	bcc.n	800cc82 <__cvt+0xc2>
 800cc44:	9b03      	ldr	r3, [sp, #12]
 800cc46:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cc48:	1b5b      	subs	r3, r3, r5
 800cc4a:	4628      	mov	r0, r5
 800cc4c:	6013      	str	r3, [r2, #0]
 800cc4e:	b004      	add	sp, #16
 800cc50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc54:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cc58:	eb00 0904 	add.w	r9, r0, r4
 800cc5c:	d1e5      	bne.n	800cc2a <__cvt+0x6a>
 800cc5e:	7803      	ldrb	r3, [r0, #0]
 800cc60:	2b30      	cmp	r3, #48	@ 0x30
 800cc62:	d10a      	bne.n	800cc7a <__cvt+0xba>
 800cc64:	2200      	movs	r2, #0
 800cc66:	2300      	movs	r3, #0
 800cc68:	4630      	mov	r0, r6
 800cc6a:	4639      	mov	r1, r7
 800cc6c:	f7f3 ff64 	bl	8000b38 <__aeabi_dcmpeq>
 800cc70:	b918      	cbnz	r0, 800cc7a <__cvt+0xba>
 800cc72:	f1c4 0401 	rsb	r4, r4, #1
 800cc76:	f8ca 4000 	str.w	r4, [sl]
 800cc7a:	f8da 3000 	ldr.w	r3, [sl]
 800cc7e:	4499      	add	r9, r3
 800cc80:	e7d3      	b.n	800cc2a <__cvt+0x6a>
 800cc82:	1c59      	adds	r1, r3, #1
 800cc84:	9103      	str	r1, [sp, #12]
 800cc86:	701a      	strb	r2, [r3, #0]
 800cc88:	e7d9      	b.n	800cc3e <__cvt+0x7e>

0800cc8a <__exponent>:
 800cc8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc8c:	2900      	cmp	r1, #0
 800cc8e:	bfba      	itte	lt
 800cc90:	4249      	neglt	r1, r1
 800cc92:	232d      	movlt	r3, #45	@ 0x2d
 800cc94:	232b      	movge	r3, #43	@ 0x2b
 800cc96:	2909      	cmp	r1, #9
 800cc98:	7002      	strb	r2, [r0, #0]
 800cc9a:	7043      	strb	r3, [r0, #1]
 800cc9c:	dd29      	ble.n	800ccf2 <__exponent+0x68>
 800cc9e:	f10d 0307 	add.w	r3, sp, #7
 800cca2:	461d      	mov	r5, r3
 800cca4:	270a      	movs	r7, #10
 800cca6:	461a      	mov	r2, r3
 800cca8:	fbb1 f6f7 	udiv	r6, r1, r7
 800ccac:	fb07 1416 	mls	r4, r7, r6, r1
 800ccb0:	3430      	adds	r4, #48	@ 0x30
 800ccb2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ccb6:	460c      	mov	r4, r1
 800ccb8:	2c63      	cmp	r4, #99	@ 0x63
 800ccba:	f103 33ff 	add.w	r3, r3, #4294967295
 800ccbe:	4631      	mov	r1, r6
 800ccc0:	dcf1      	bgt.n	800cca6 <__exponent+0x1c>
 800ccc2:	3130      	adds	r1, #48	@ 0x30
 800ccc4:	1e94      	subs	r4, r2, #2
 800ccc6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ccca:	1c41      	adds	r1, r0, #1
 800cccc:	4623      	mov	r3, r4
 800ccce:	42ab      	cmp	r3, r5
 800ccd0:	d30a      	bcc.n	800cce8 <__exponent+0x5e>
 800ccd2:	f10d 0309 	add.w	r3, sp, #9
 800ccd6:	1a9b      	subs	r3, r3, r2
 800ccd8:	42ac      	cmp	r4, r5
 800ccda:	bf88      	it	hi
 800ccdc:	2300      	movhi	r3, #0
 800ccde:	3302      	adds	r3, #2
 800cce0:	4403      	add	r3, r0
 800cce2:	1a18      	subs	r0, r3, r0
 800cce4:	b003      	add	sp, #12
 800cce6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cce8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ccec:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ccf0:	e7ed      	b.n	800ccce <__exponent+0x44>
 800ccf2:	2330      	movs	r3, #48	@ 0x30
 800ccf4:	3130      	adds	r1, #48	@ 0x30
 800ccf6:	7083      	strb	r3, [r0, #2]
 800ccf8:	70c1      	strb	r1, [r0, #3]
 800ccfa:	1d03      	adds	r3, r0, #4
 800ccfc:	e7f1      	b.n	800cce2 <__exponent+0x58>
	...

0800cd00 <_printf_float>:
 800cd00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd04:	b08d      	sub	sp, #52	@ 0x34
 800cd06:	460c      	mov	r4, r1
 800cd08:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800cd0c:	4616      	mov	r6, r2
 800cd0e:	461f      	mov	r7, r3
 800cd10:	4605      	mov	r5, r0
 800cd12:	f000 fd77 	bl	800d804 <_localeconv_r>
 800cd16:	6803      	ldr	r3, [r0, #0]
 800cd18:	9304      	str	r3, [sp, #16]
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	f7f3 fae0 	bl	80002e0 <strlen>
 800cd20:	2300      	movs	r3, #0
 800cd22:	930a      	str	r3, [sp, #40]	@ 0x28
 800cd24:	f8d8 3000 	ldr.w	r3, [r8]
 800cd28:	9005      	str	r0, [sp, #20]
 800cd2a:	3307      	adds	r3, #7
 800cd2c:	f023 0307 	bic.w	r3, r3, #7
 800cd30:	f103 0208 	add.w	r2, r3, #8
 800cd34:	f894 a018 	ldrb.w	sl, [r4, #24]
 800cd38:	f8d4 b000 	ldr.w	fp, [r4]
 800cd3c:	f8c8 2000 	str.w	r2, [r8]
 800cd40:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cd44:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cd48:	9307      	str	r3, [sp, #28]
 800cd4a:	f8cd 8018 	str.w	r8, [sp, #24]
 800cd4e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800cd52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cd56:	4b9c      	ldr	r3, [pc, #624]	@ (800cfc8 <_printf_float+0x2c8>)
 800cd58:	f04f 32ff 	mov.w	r2, #4294967295
 800cd5c:	f7f3 ff1e 	bl	8000b9c <__aeabi_dcmpun>
 800cd60:	bb70      	cbnz	r0, 800cdc0 <_printf_float+0xc0>
 800cd62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cd66:	4b98      	ldr	r3, [pc, #608]	@ (800cfc8 <_printf_float+0x2c8>)
 800cd68:	f04f 32ff 	mov.w	r2, #4294967295
 800cd6c:	f7f3 fef8 	bl	8000b60 <__aeabi_dcmple>
 800cd70:	bb30      	cbnz	r0, 800cdc0 <_printf_float+0xc0>
 800cd72:	2200      	movs	r2, #0
 800cd74:	2300      	movs	r3, #0
 800cd76:	4640      	mov	r0, r8
 800cd78:	4649      	mov	r1, r9
 800cd7a:	f7f3 fee7 	bl	8000b4c <__aeabi_dcmplt>
 800cd7e:	b110      	cbz	r0, 800cd86 <_printf_float+0x86>
 800cd80:	232d      	movs	r3, #45	@ 0x2d
 800cd82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cd86:	4a91      	ldr	r2, [pc, #580]	@ (800cfcc <_printf_float+0x2cc>)
 800cd88:	4b91      	ldr	r3, [pc, #580]	@ (800cfd0 <_printf_float+0x2d0>)
 800cd8a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cd8e:	bf94      	ite	ls
 800cd90:	4690      	movls	r8, r2
 800cd92:	4698      	movhi	r8, r3
 800cd94:	2303      	movs	r3, #3
 800cd96:	6123      	str	r3, [r4, #16]
 800cd98:	f02b 0304 	bic.w	r3, fp, #4
 800cd9c:	6023      	str	r3, [r4, #0]
 800cd9e:	f04f 0900 	mov.w	r9, #0
 800cda2:	9700      	str	r7, [sp, #0]
 800cda4:	4633      	mov	r3, r6
 800cda6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cda8:	4621      	mov	r1, r4
 800cdaa:	4628      	mov	r0, r5
 800cdac:	f000 f9d2 	bl	800d154 <_printf_common>
 800cdb0:	3001      	adds	r0, #1
 800cdb2:	f040 808d 	bne.w	800ced0 <_printf_float+0x1d0>
 800cdb6:	f04f 30ff 	mov.w	r0, #4294967295
 800cdba:	b00d      	add	sp, #52	@ 0x34
 800cdbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdc0:	4642      	mov	r2, r8
 800cdc2:	464b      	mov	r3, r9
 800cdc4:	4640      	mov	r0, r8
 800cdc6:	4649      	mov	r1, r9
 800cdc8:	f7f3 fee8 	bl	8000b9c <__aeabi_dcmpun>
 800cdcc:	b140      	cbz	r0, 800cde0 <_printf_float+0xe0>
 800cdce:	464b      	mov	r3, r9
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	bfbc      	itt	lt
 800cdd4:	232d      	movlt	r3, #45	@ 0x2d
 800cdd6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cdda:	4a7e      	ldr	r2, [pc, #504]	@ (800cfd4 <_printf_float+0x2d4>)
 800cddc:	4b7e      	ldr	r3, [pc, #504]	@ (800cfd8 <_printf_float+0x2d8>)
 800cdde:	e7d4      	b.n	800cd8a <_printf_float+0x8a>
 800cde0:	6863      	ldr	r3, [r4, #4]
 800cde2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cde6:	9206      	str	r2, [sp, #24]
 800cde8:	1c5a      	adds	r2, r3, #1
 800cdea:	d13b      	bne.n	800ce64 <_printf_float+0x164>
 800cdec:	2306      	movs	r3, #6
 800cdee:	6063      	str	r3, [r4, #4]
 800cdf0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	6022      	str	r2, [r4, #0]
 800cdf8:	9303      	str	r3, [sp, #12]
 800cdfa:	ab0a      	add	r3, sp, #40	@ 0x28
 800cdfc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ce00:	ab09      	add	r3, sp, #36	@ 0x24
 800ce02:	9300      	str	r3, [sp, #0]
 800ce04:	6861      	ldr	r1, [r4, #4]
 800ce06:	ec49 8b10 	vmov	d0, r8, r9
 800ce0a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ce0e:	4628      	mov	r0, r5
 800ce10:	f7ff fed6 	bl	800cbc0 <__cvt>
 800ce14:	9b06      	ldr	r3, [sp, #24]
 800ce16:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ce18:	2b47      	cmp	r3, #71	@ 0x47
 800ce1a:	4680      	mov	r8, r0
 800ce1c:	d129      	bne.n	800ce72 <_printf_float+0x172>
 800ce1e:	1cc8      	adds	r0, r1, #3
 800ce20:	db02      	blt.n	800ce28 <_printf_float+0x128>
 800ce22:	6863      	ldr	r3, [r4, #4]
 800ce24:	4299      	cmp	r1, r3
 800ce26:	dd41      	ble.n	800ceac <_printf_float+0x1ac>
 800ce28:	f1aa 0a02 	sub.w	sl, sl, #2
 800ce2c:	fa5f fa8a 	uxtb.w	sl, sl
 800ce30:	3901      	subs	r1, #1
 800ce32:	4652      	mov	r2, sl
 800ce34:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ce38:	9109      	str	r1, [sp, #36]	@ 0x24
 800ce3a:	f7ff ff26 	bl	800cc8a <__exponent>
 800ce3e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce40:	1813      	adds	r3, r2, r0
 800ce42:	2a01      	cmp	r2, #1
 800ce44:	4681      	mov	r9, r0
 800ce46:	6123      	str	r3, [r4, #16]
 800ce48:	dc02      	bgt.n	800ce50 <_printf_float+0x150>
 800ce4a:	6822      	ldr	r2, [r4, #0]
 800ce4c:	07d2      	lsls	r2, r2, #31
 800ce4e:	d501      	bpl.n	800ce54 <_printf_float+0x154>
 800ce50:	3301      	adds	r3, #1
 800ce52:	6123      	str	r3, [r4, #16]
 800ce54:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d0a2      	beq.n	800cda2 <_printf_float+0xa2>
 800ce5c:	232d      	movs	r3, #45	@ 0x2d
 800ce5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ce62:	e79e      	b.n	800cda2 <_printf_float+0xa2>
 800ce64:	9a06      	ldr	r2, [sp, #24]
 800ce66:	2a47      	cmp	r2, #71	@ 0x47
 800ce68:	d1c2      	bne.n	800cdf0 <_printf_float+0xf0>
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d1c0      	bne.n	800cdf0 <_printf_float+0xf0>
 800ce6e:	2301      	movs	r3, #1
 800ce70:	e7bd      	b.n	800cdee <_printf_float+0xee>
 800ce72:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ce76:	d9db      	bls.n	800ce30 <_printf_float+0x130>
 800ce78:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ce7c:	d118      	bne.n	800ceb0 <_printf_float+0x1b0>
 800ce7e:	2900      	cmp	r1, #0
 800ce80:	6863      	ldr	r3, [r4, #4]
 800ce82:	dd0b      	ble.n	800ce9c <_printf_float+0x19c>
 800ce84:	6121      	str	r1, [r4, #16]
 800ce86:	b913      	cbnz	r3, 800ce8e <_printf_float+0x18e>
 800ce88:	6822      	ldr	r2, [r4, #0]
 800ce8a:	07d0      	lsls	r0, r2, #31
 800ce8c:	d502      	bpl.n	800ce94 <_printf_float+0x194>
 800ce8e:	3301      	adds	r3, #1
 800ce90:	440b      	add	r3, r1
 800ce92:	6123      	str	r3, [r4, #16]
 800ce94:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ce96:	f04f 0900 	mov.w	r9, #0
 800ce9a:	e7db      	b.n	800ce54 <_printf_float+0x154>
 800ce9c:	b913      	cbnz	r3, 800cea4 <_printf_float+0x1a4>
 800ce9e:	6822      	ldr	r2, [r4, #0]
 800cea0:	07d2      	lsls	r2, r2, #31
 800cea2:	d501      	bpl.n	800cea8 <_printf_float+0x1a8>
 800cea4:	3302      	adds	r3, #2
 800cea6:	e7f4      	b.n	800ce92 <_printf_float+0x192>
 800cea8:	2301      	movs	r3, #1
 800ceaa:	e7f2      	b.n	800ce92 <_printf_float+0x192>
 800ceac:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ceb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ceb2:	4299      	cmp	r1, r3
 800ceb4:	db05      	blt.n	800cec2 <_printf_float+0x1c2>
 800ceb6:	6823      	ldr	r3, [r4, #0]
 800ceb8:	6121      	str	r1, [r4, #16]
 800ceba:	07d8      	lsls	r0, r3, #31
 800cebc:	d5ea      	bpl.n	800ce94 <_printf_float+0x194>
 800cebe:	1c4b      	adds	r3, r1, #1
 800cec0:	e7e7      	b.n	800ce92 <_printf_float+0x192>
 800cec2:	2900      	cmp	r1, #0
 800cec4:	bfd4      	ite	le
 800cec6:	f1c1 0202 	rsble	r2, r1, #2
 800ceca:	2201      	movgt	r2, #1
 800cecc:	4413      	add	r3, r2
 800cece:	e7e0      	b.n	800ce92 <_printf_float+0x192>
 800ced0:	6823      	ldr	r3, [r4, #0]
 800ced2:	055a      	lsls	r2, r3, #21
 800ced4:	d407      	bmi.n	800cee6 <_printf_float+0x1e6>
 800ced6:	6923      	ldr	r3, [r4, #16]
 800ced8:	4642      	mov	r2, r8
 800ceda:	4631      	mov	r1, r6
 800cedc:	4628      	mov	r0, r5
 800cede:	47b8      	blx	r7
 800cee0:	3001      	adds	r0, #1
 800cee2:	d12b      	bne.n	800cf3c <_printf_float+0x23c>
 800cee4:	e767      	b.n	800cdb6 <_printf_float+0xb6>
 800cee6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ceea:	f240 80dd 	bls.w	800d0a8 <_printf_float+0x3a8>
 800ceee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cef2:	2200      	movs	r2, #0
 800cef4:	2300      	movs	r3, #0
 800cef6:	f7f3 fe1f 	bl	8000b38 <__aeabi_dcmpeq>
 800cefa:	2800      	cmp	r0, #0
 800cefc:	d033      	beq.n	800cf66 <_printf_float+0x266>
 800cefe:	4a37      	ldr	r2, [pc, #220]	@ (800cfdc <_printf_float+0x2dc>)
 800cf00:	2301      	movs	r3, #1
 800cf02:	4631      	mov	r1, r6
 800cf04:	4628      	mov	r0, r5
 800cf06:	47b8      	blx	r7
 800cf08:	3001      	adds	r0, #1
 800cf0a:	f43f af54 	beq.w	800cdb6 <_printf_float+0xb6>
 800cf0e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800cf12:	4543      	cmp	r3, r8
 800cf14:	db02      	blt.n	800cf1c <_printf_float+0x21c>
 800cf16:	6823      	ldr	r3, [r4, #0]
 800cf18:	07d8      	lsls	r0, r3, #31
 800cf1a:	d50f      	bpl.n	800cf3c <_printf_float+0x23c>
 800cf1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cf20:	4631      	mov	r1, r6
 800cf22:	4628      	mov	r0, r5
 800cf24:	47b8      	blx	r7
 800cf26:	3001      	adds	r0, #1
 800cf28:	f43f af45 	beq.w	800cdb6 <_printf_float+0xb6>
 800cf2c:	f04f 0900 	mov.w	r9, #0
 800cf30:	f108 38ff 	add.w	r8, r8, #4294967295
 800cf34:	f104 0a1a 	add.w	sl, r4, #26
 800cf38:	45c8      	cmp	r8, r9
 800cf3a:	dc09      	bgt.n	800cf50 <_printf_float+0x250>
 800cf3c:	6823      	ldr	r3, [r4, #0]
 800cf3e:	079b      	lsls	r3, r3, #30
 800cf40:	f100 8103 	bmi.w	800d14a <_printf_float+0x44a>
 800cf44:	68e0      	ldr	r0, [r4, #12]
 800cf46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf48:	4298      	cmp	r0, r3
 800cf4a:	bfb8      	it	lt
 800cf4c:	4618      	movlt	r0, r3
 800cf4e:	e734      	b.n	800cdba <_printf_float+0xba>
 800cf50:	2301      	movs	r3, #1
 800cf52:	4652      	mov	r2, sl
 800cf54:	4631      	mov	r1, r6
 800cf56:	4628      	mov	r0, r5
 800cf58:	47b8      	blx	r7
 800cf5a:	3001      	adds	r0, #1
 800cf5c:	f43f af2b 	beq.w	800cdb6 <_printf_float+0xb6>
 800cf60:	f109 0901 	add.w	r9, r9, #1
 800cf64:	e7e8      	b.n	800cf38 <_printf_float+0x238>
 800cf66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	dc39      	bgt.n	800cfe0 <_printf_float+0x2e0>
 800cf6c:	4a1b      	ldr	r2, [pc, #108]	@ (800cfdc <_printf_float+0x2dc>)
 800cf6e:	2301      	movs	r3, #1
 800cf70:	4631      	mov	r1, r6
 800cf72:	4628      	mov	r0, r5
 800cf74:	47b8      	blx	r7
 800cf76:	3001      	adds	r0, #1
 800cf78:	f43f af1d 	beq.w	800cdb6 <_printf_float+0xb6>
 800cf7c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cf80:	ea59 0303 	orrs.w	r3, r9, r3
 800cf84:	d102      	bne.n	800cf8c <_printf_float+0x28c>
 800cf86:	6823      	ldr	r3, [r4, #0]
 800cf88:	07d9      	lsls	r1, r3, #31
 800cf8a:	d5d7      	bpl.n	800cf3c <_printf_float+0x23c>
 800cf8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cf90:	4631      	mov	r1, r6
 800cf92:	4628      	mov	r0, r5
 800cf94:	47b8      	blx	r7
 800cf96:	3001      	adds	r0, #1
 800cf98:	f43f af0d 	beq.w	800cdb6 <_printf_float+0xb6>
 800cf9c:	f04f 0a00 	mov.w	sl, #0
 800cfa0:	f104 0b1a 	add.w	fp, r4, #26
 800cfa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfa6:	425b      	negs	r3, r3
 800cfa8:	4553      	cmp	r3, sl
 800cfaa:	dc01      	bgt.n	800cfb0 <_printf_float+0x2b0>
 800cfac:	464b      	mov	r3, r9
 800cfae:	e793      	b.n	800ced8 <_printf_float+0x1d8>
 800cfb0:	2301      	movs	r3, #1
 800cfb2:	465a      	mov	r2, fp
 800cfb4:	4631      	mov	r1, r6
 800cfb6:	4628      	mov	r0, r5
 800cfb8:	47b8      	blx	r7
 800cfba:	3001      	adds	r0, #1
 800cfbc:	f43f aefb 	beq.w	800cdb6 <_printf_float+0xb6>
 800cfc0:	f10a 0a01 	add.w	sl, sl, #1
 800cfc4:	e7ee      	b.n	800cfa4 <_printf_float+0x2a4>
 800cfc6:	bf00      	nop
 800cfc8:	7fefffff 	.word	0x7fefffff
 800cfcc:	08011349 	.word	0x08011349
 800cfd0:	0801134d 	.word	0x0801134d
 800cfd4:	08011351 	.word	0x08011351
 800cfd8:	08011355 	.word	0x08011355
 800cfdc:	08011359 	.word	0x08011359
 800cfe0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cfe2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cfe6:	4553      	cmp	r3, sl
 800cfe8:	bfa8      	it	ge
 800cfea:	4653      	movge	r3, sl
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	4699      	mov	r9, r3
 800cff0:	dc36      	bgt.n	800d060 <_printf_float+0x360>
 800cff2:	f04f 0b00 	mov.w	fp, #0
 800cff6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cffa:	f104 021a 	add.w	r2, r4, #26
 800cffe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d000:	9306      	str	r3, [sp, #24]
 800d002:	eba3 0309 	sub.w	r3, r3, r9
 800d006:	455b      	cmp	r3, fp
 800d008:	dc31      	bgt.n	800d06e <_printf_float+0x36e>
 800d00a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d00c:	459a      	cmp	sl, r3
 800d00e:	dc3a      	bgt.n	800d086 <_printf_float+0x386>
 800d010:	6823      	ldr	r3, [r4, #0]
 800d012:	07da      	lsls	r2, r3, #31
 800d014:	d437      	bmi.n	800d086 <_printf_float+0x386>
 800d016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d018:	ebaa 0903 	sub.w	r9, sl, r3
 800d01c:	9b06      	ldr	r3, [sp, #24]
 800d01e:	ebaa 0303 	sub.w	r3, sl, r3
 800d022:	4599      	cmp	r9, r3
 800d024:	bfa8      	it	ge
 800d026:	4699      	movge	r9, r3
 800d028:	f1b9 0f00 	cmp.w	r9, #0
 800d02c:	dc33      	bgt.n	800d096 <_printf_float+0x396>
 800d02e:	f04f 0800 	mov.w	r8, #0
 800d032:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d036:	f104 0b1a 	add.w	fp, r4, #26
 800d03a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d03c:	ebaa 0303 	sub.w	r3, sl, r3
 800d040:	eba3 0309 	sub.w	r3, r3, r9
 800d044:	4543      	cmp	r3, r8
 800d046:	f77f af79 	ble.w	800cf3c <_printf_float+0x23c>
 800d04a:	2301      	movs	r3, #1
 800d04c:	465a      	mov	r2, fp
 800d04e:	4631      	mov	r1, r6
 800d050:	4628      	mov	r0, r5
 800d052:	47b8      	blx	r7
 800d054:	3001      	adds	r0, #1
 800d056:	f43f aeae 	beq.w	800cdb6 <_printf_float+0xb6>
 800d05a:	f108 0801 	add.w	r8, r8, #1
 800d05e:	e7ec      	b.n	800d03a <_printf_float+0x33a>
 800d060:	4642      	mov	r2, r8
 800d062:	4631      	mov	r1, r6
 800d064:	4628      	mov	r0, r5
 800d066:	47b8      	blx	r7
 800d068:	3001      	adds	r0, #1
 800d06a:	d1c2      	bne.n	800cff2 <_printf_float+0x2f2>
 800d06c:	e6a3      	b.n	800cdb6 <_printf_float+0xb6>
 800d06e:	2301      	movs	r3, #1
 800d070:	4631      	mov	r1, r6
 800d072:	4628      	mov	r0, r5
 800d074:	9206      	str	r2, [sp, #24]
 800d076:	47b8      	blx	r7
 800d078:	3001      	adds	r0, #1
 800d07a:	f43f ae9c 	beq.w	800cdb6 <_printf_float+0xb6>
 800d07e:	9a06      	ldr	r2, [sp, #24]
 800d080:	f10b 0b01 	add.w	fp, fp, #1
 800d084:	e7bb      	b.n	800cffe <_printf_float+0x2fe>
 800d086:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d08a:	4631      	mov	r1, r6
 800d08c:	4628      	mov	r0, r5
 800d08e:	47b8      	blx	r7
 800d090:	3001      	adds	r0, #1
 800d092:	d1c0      	bne.n	800d016 <_printf_float+0x316>
 800d094:	e68f      	b.n	800cdb6 <_printf_float+0xb6>
 800d096:	9a06      	ldr	r2, [sp, #24]
 800d098:	464b      	mov	r3, r9
 800d09a:	4442      	add	r2, r8
 800d09c:	4631      	mov	r1, r6
 800d09e:	4628      	mov	r0, r5
 800d0a0:	47b8      	blx	r7
 800d0a2:	3001      	adds	r0, #1
 800d0a4:	d1c3      	bne.n	800d02e <_printf_float+0x32e>
 800d0a6:	e686      	b.n	800cdb6 <_printf_float+0xb6>
 800d0a8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d0ac:	f1ba 0f01 	cmp.w	sl, #1
 800d0b0:	dc01      	bgt.n	800d0b6 <_printf_float+0x3b6>
 800d0b2:	07db      	lsls	r3, r3, #31
 800d0b4:	d536      	bpl.n	800d124 <_printf_float+0x424>
 800d0b6:	2301      	movs	r3, #1
 800d0b8:	4642      	mov	r2, r8
 800d0ba:	4631      	mov	r1, r6
 800d0bc:	4628      	mov	r0, r5
 800d0be:	47b8      	blx	r7
 800d0c0:	3001      	adds	r0, #1
 800d0c2:	f43f ae78 	beq.w	800cdb6 <_printf_float+0xb6>
 800d0c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d0ca:	4631      	mov	r1, r6
 800d0cc:	4628      	mov	r0, r5
 800d0ce:	47b8      	blx	r7
 800d0d0:	3001      	adds	r0, #1
 800d0d2:	f43f ae70 	beq.w	800cdb6 <_printf_float+0xb6>
 800d0d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d0da:	2200      	movs	r2, #0
 800d0dc:	2300      	movs	r3, #0
 800d0de:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d0e2:	f7f3 fd29 	bl	8000b38 <__aeabi_dcmpeq>
 800d0e6:	b9c0      	cbnz	r0, 800d11a <_printf_float+0x41a>
 800d0e8:	4653      	mov	r3, sl
 800d0ea:	f108 0201 	add.w	r2, r8, #1
 800d0ee:	4631      	mov	r1, r6
 800d0f0:	4628      	mov	r0, r5
 800d0f2:	47b8      	blx	r7
 800d0f4:	3001      	adds	r0, #1
 800d0f6:	d10c      	bne.n	800d112 <_printf_float+0x412>
 800d0f8:	e65d      	b.n	800cdb6 <_printf_float+0xb6>
 800d0fa:	2301      	movs	r3, #1
 800d0fc:	465a      	mov	r2, fp
 800d0fe:	4631      	mov	r1, r6
 800d100:	4628      	mov	r0, r5
 800d102:	47b8      	blx	r7
 800d104:	3001      	adds	r0, #1
 800d106:	f43f ae56 	beq.w	800cdb6 <_printf_float+0xb6>
 800d10a:	f108 0801 	add.w	r8, r8, #1
 800d10e:	45d0      	cmp	r8, sl
 800d110:	dbf3      	blt.n	800d0fa <_printf_float+0x3fa>
 800d112:	464b      	mov	r3, r9
 800d114:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d118:	e6df      	b.n	800ceda <_printf_float+0x1da>
 800d11a:	f04f 0800 	mov.w	r8, #0
 800d11e:	f104 0b1a 	add.w	fp, r4, #26
 800d122:	e7f4      	b.n	800d10e <_printf_float+0x40e>
 800d124:	2301      	movs	r3, #1
 800d126:	4642      	mov	r2, r8
 800d128:	e7e1      	b.n	800d0ee <_printf_float+0x3ee>
 800d12a:	2301      	movs	r3, #1
 800d12c:	464a      	mov	r2, r9
 800d12e:	4631      	mov	r1, r6
 800d130:	4628      	mov	r0, r5
 800d132:	47b8      	blx	r7
 800d134:	3001      	adds	r0, #1
 800d136:	f43f ae3e 	beq.w	800cdb6 <_printf_float+0xb6>
 800d13a:	f108 0801 	add.w	r8, r8, #1
 800d13e:	68e3      	ldr	r3, [r4, #12]
 800d140:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d142:	1a5b      	subs	r3, r3, r1
 800d144:	4543      	cmp	r3, r8
 800d146:	dcf0      	bgt.n	800d12a <_printf_float+0x42a>
 800d148:	e6fc      	b.n	800cf44 <_printf_float+0x244>
 800d14a:	f04f 0800 	mov.w	r8, #0
 800d14e:	f104 0919 	add.w	r9, r4, #25
 800d152:	e7f4      	b.n	800d13e <_printf_float+0x43e>

0800d154 <_printf_common>:
 800d154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d158:	4616      	mov	r6, r2
 800d15a:	4698      	mov	r8, r3
 800d15c:	688a      	ldr	r2, [r1, #8]
 800d15e:	690b      	ldr	r3, [r1, #16]
 800d160:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d164:	4293      	cmp	r3, r2
 800d166:	bfb8      	it	lt
 800d168:	4613      	movlt	r3, r2
 800d16a:	6033      	str	r3, [r6, #0]
 800d16c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d170:	4607      	mov	r7, r0
 800d172:	460c      	mov	r4, r1
 800d174:	b10a      	cbz	r2, 800d17a <_printf_common+0x26>
 800d176:	3301      	adds	r3, #1
 800d178:	6033      	str	r3, [r6, #0]
 800d17a:	6823      	ldr	r3, [r4, #0]
 800d17c:	0699      	lsls	r1, r3, #26
 800d17e:	bf42      	ittt	mi
 800d180:	6833      	ldrmi	r3, [r6, #0]
 800d182:	3302      	addmi	r3, #2
 800d184:	6033      	strmi	r3, [r6, #0]
 800d186:	6825      	ldr	r5, [r4, #0]
 800d188:	f015 0506 	ands.w	r5, r5, #6
 800d18c:	d106      	bne.n	800d19c <_printf_common+0x48>
 800d18e:	f104 0a19 	add.w	sl, r4, #25
 800d192:	68e3      	ldr	r3, [r4, #12]
 800d194:	6832      	ldr	r2, [r6, #0]
 800d196:	1a9b      	subs	r3, r3, r2
 800d198:	42ab      	cmp	r3, r5
 800d19a:	dc26      	bgt.n	800d1ea <_printf_common+0x96>
 800d19c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d1a0:	6822      	ldr	r2, [r4, #0]
 800d1a2:	3b00      	subs	r3, #0
 800d1a4:	bf18      	it	ne
 800d1a6:	2301      	movne	r3, #1
 800d1a8:	0692      	lsls	r2, r2, #26
 800d1aa:	d42b      	bmi.n	800d204 <_printf_common+0xb0>
 800d1ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d1b0:	4641      	mov	r1, r8
 800d1b2:	4638      	mov	r0, r7
 800d1b4:	47c8      	blx	r9
 800d1b6:	3001      	adds	r0, #1
 800d1b8:	d01e      	beq.n	800d1f8 <_printf_common+0xa4>
 800d1ba:	6823      	ldr	r3, [r4, #0]
 800d1bc:	6922      	ldr	r2, [r4, #16]
 800d1be:	f003 0306 	and.w	r3, r3, #6
 800d1c2:	2b04      	cmp	r3, #4
 800d1c4:	bf02      	ittt	eq
 800d1c6:	68e5      	ldreq	r5, [r4, #12]
 800d1c8:	6833      	ldreq	r3, [r6, #0]
 800d1ca:	1aed      	subeq	r5, r5, r3
 800d1cc:	68a3      	ldr	r3, [r4, #8]
 800d1ce:	bf0c      	ite	eq
 800d1d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d1d4:	2500      	movne	r5, #0
 800d1d6:	4293      	cmp	r3, r2
 800d1d8:	bfc4      	itt	gt
 800d1da:	1a9b      	subgt	r3, r3, r2
 800d1dc:	18ed      	addgt	r5, r5, r3
 800d1de:	2600      	movs	r6, #0
 800d1e0:	341a      	adds	r4, #26
 800d1e2:	42b5      	cmp	r5, r6
 800d1e4:	d11a      	bne.n	800d21c <_printf_common+0xc8>
 800d1e6:	2000      	movs	r0, #0
 800d1e8:	e008      	b.n	800d1fc <_printf_common+0xa8>
 800d1ea:	2301      	movs	r3, #1
 800d1ec:	4652      	mov	r2, sl
 800d1ee:	4641      	mov	r1, r8
 800d1f0:	4638      	mov	r0, r7
 800d1f2:	47c8      	blx	r9
 800d1f4:	3001      	adds	r0, #1
 800d1f6:	d103      	bne.n	800d200 <_printf_common+0xac>
 800d1f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d1fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d200:	3501      	adds	r5, #1
 800d202:	e7c6      	b.n	800d192 <_printf_common+0x3e>
 800d204:	18e1      	adds	r1, r4, r3
 800d206:	1c5a      	adds	r2, r3, #1
 800d208:	2030      	movs	r0, #48	@ 0x30
 800d20a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d20e:	4422      	add	r2, r4
 800d210:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d214:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d218:	3302      	adds	r3, #2
 800d21a:	e7c7      	b.n	800d1ac <_printf_common+0x58>
 800d21c:	2301      	movs	r3, #1
 800d21e:	4622      	mov	r2, r4
 800d220:	4641      	mov	r1, r8
 800d222:	4638      	mov	r0, r7
 800d224:	47c8      	blx	r9
 800d226:	3001      	adds	r0, #1
 800d228:	d0e6      	beq.n	800d1f8 <_printf_common+0xa4>
 800d22a:	3601      	adds	r6, #1
 800d22c:	e7d9      	b.n	800d1e2 <_printf_common+0x8e>
	...

0800d230 <_printf_i>:
 800d230:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d234:	7e0f      	ldrb	r7, [r1, #24]
 800d236:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d238:	2f78      	cmp	r7, #120	@ 0x78
 800d23a:	4691      	mov	r9, r2
 800d23c:	4680      	mov	r8, r0
 800d23e:	460c      	mov	r4, r1
 800d240:	469a      	mov	sl, r3
 800d242:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d246:	d807      	bhi.n	800d258 <_printf_i+0x28>
 800d248:	2f62      	cmp	r7, #98	@ 0x62
 800d24a:	d80a      	bhi.n	800d262 <_printf_i+0x32>
 800d24c:	2f00      	cmp	r7, #0
 800d24e:	f000 80d2 	beq.w	800d3f6 <_printf_i+0x1c6>
 800d252:	2f58      	cmp	r7, #88	@ 0x58
 800d254:	f000 80b9 	beq.w	800d3ca <_printf_i+0x19a>
 800d258:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d25c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d260:	e03a      	b.n	800d2d8 <_printf_i+0xa8>
 800d262:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d266:	2b15      	cmp	r3, #21
 800d268:	d8f6      	bhi.n	800d258 <_printf_i+0x28>
 800d26a:	a101      	add	r1, pc, #4	@ (adr r1, 800d270 <_printf_i+0x40>)
 800d26c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d270:	0800d2c9 	.word	0x0800d2c9
 800d274:	0800d2dd 	.word	0x0800d2dd
 800d278:	0800d259 	.word	0x0800d259
 800d27c:	0800d259 	.word	0x0800d259
 800d280:	0800d259 	.word	0x0800d259
 800d284:	0800d259 	.word	0x0800d259
 800d288:	0800d2dd 	.word	0x0800d2dd
 800d28c:	0800d259 	.word	0x0800d259
 800d290:	0800d259 	.word	0x0800d259
 800d294:	0800d259 	.word	0x0800d259
 800d298:	0800d259 	.word	0x0800d259
 800d29c:	0800d3dd 	.word	0x0800d3dd
 800d2a0:	0800d307 	.word	0x0800d307
 800d2a4:	0800d397 	.word	0x0800d397
 800d2a8:	0800d259 	.word	0x0800d259
 800d2ac:	0800d259 	.word	0x0800d259
 800d2b0:	0800d3ff 	.word	0x0800d3ff
 800d2b4:	0800d259 	.word	0x0800d259
 800d2b8:	0800d307 	.word	0x0800d307
 800d2bc:	0800d259 	.word	0x0800d259
 800d2c0:	0800d259 	.word	0x0800d259
 800d2c4:	0800d39f 	.word	0x0800d39f
 800d2c8:	6833      	ldr	r3, [r6, #0]
 800d2ca:	1d1a      	adds	r2, r3, #4
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	6032      	str	r2, [r6, #0]
 800d2d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d2d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d2d8:	2301      	movs	r3, #1
 800d2da:	e09d      	b.n	800d418 <_printf_i+0x1e8>
 800d2dc:	6833      	ldr	r3, [r6, #0]
 800d2de:	6820      	ldr	r0, [r4, #0]
 800d2e0:	1d19      	adds	r1, r3, #4
 800d2e2:	6031      	str	r1, [r6, #0]
 800d2e4:	0606      	lsls	r6, r0, #24
 800d2e6:	d501      	bpl.n	800d2ec <_printf_i+0xbc>
 800d2e8:	681d      	ldr	r5, [r3, #0]
 800d2ea:	e003      	b.n	800d2f4 <_printf_i+0xc4>
 800d2ec:	0645      	lsls	r5, r0, #25
 800d2ee:	d5fb      	bpl.n	800d2e8 <_printf_i+0xb8>
 800d2f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d2f4:	2d00      	cmp	r5, #0
 800d2f6:	da03      	bge.n	800d300 <_printf_i+0xd0>
 800d2f8:	232d      	movs	r3, #45	@ 0x2d
 800d2fa:	426d      	negs	r5, r5
 800d2fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d300:	4859      	ldr	r0, [pc, #356]	@ (800d468 <_printf_i+0x238>)
 800d302:	230a      	movs	r3, #10
 800d304:	e011      	b.n	800d32a <_printf_i+0xfa>
 800d306:	6821      	ldr	r1, [r4, #0]
 800d308:	6833      	ldr	r3, [r6, #0]
 800d30a:	0608      	lsls	r0, r1, #24
 800d30c:	f853 5b04 	ldr.w	r5, [r3], #4
 800d310:	d402      	bmi.n	800d318 <_printf_i+0xe8>
 800d312:	0649      	lsls	r1, r1, #25
 800d314:	bf48      	it	mi
 800d316:	b2ad      	uxthmi	r5, r5
 800d318:	2f6f      	cmp	r7, #111	@ 0x6f
 800d31a:	4853      	ldr	r0, [pc, #332]	@ (800d468 <_printf_i+0x238>)
 800d31c:	6033      	str	r3, [r6, #0]
 800d31e:	bf14      	ite	ne
 800d320:	230a      	movne	r3, #10
 800d322:	2308      	moveq	r3, #8
 800d324:	2100      	movs	r1, #0
 800d326:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d32a:	6866      	ldr	r6, [r4, #4]
 800d32c:	60a6      	str	r6, [r4, #8]
 800d32e:	2e00      	cmp	r6, #0
 800d330:	bfa2      	ittt	ge
 800d332:	6821      	ldrge	r1, [r4, #0]
 800d334:	f021 0104 	bicge.w	r1, r1, #4
 800d338:	6021      	strge	r1, [r4, #0]
 800d33a:	b90d      	cbnz	r5, 800d340 <_printf_i+0x110>
 800d33c:	2e00      	cmp	r6, #0
 800d33e:	d04b      	beq.n	800d3d8 <_printf_i+0x1a8>
 800d340:	4616      	mov	r6, r2
 800d342:	fbb5 f1f3 	udiv	r1, r5, r3
 800d346:	fb03 5711 	mls	r7, r3, r1, r5
 800d34a:	5dc7      	ldrb	r7, [r0, r7]
 800d34c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d350:	462f      	mov	r7, r5
 800d352:	42bb      	cmp	r3, r7
 800d354:	460d      	mov	r5, r1
 800d356:	d9f4      	bls.n	800d342 <_printf_i+0x112>
 800d358:	2b08      	cmp	r3, #8
 800d35a:	d10b      	bne.n	800d374 <_printf_i+0x144>
 800d35c:	6823      	ldr	r3, [r4, #0]
 800d35e:	07df      	lsls	r7, r3, #31
 800d360:	d508      	bpl.n	800d374 <_printf_i+0x144>
 800d362:	6923      	ldr	r3, [r4, #16]
 800d364:	6861      	ldr	r1, [r4, #4]
 800d366:	4299      	cmp	r1, r3
 800d368:	bfde      	ittt	le
 800d36a:	2330      	movle	r3, #48	@ 0x30
 800d36c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d370:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d374:	1b92      	subs	r2, r2, r6
 800d376:	6122      	str	r2, [r4, #16]
 800d378:	f8cd a000 	str.w	sl, [sp]
 800d37c:	464b      	mov	r3, r9
 800d37e:	aa03      	add	r2, sp, #12
 800d380:	4621      	mov	r1, r4
 800d382:	4640      	mov	r0, r8
 800d384:	f7ff fee6 	bl	800d154 <_printf_common>
 800d388:	3001      	adds	r0, #1
 800d38a:	d14a      	bne.n	800d422 <_printf_i+0x1f2>
 800d38c:	f04f 30ff 	mov.w	r0, #4294967295
 800d390:	b004      	add	sp, #16
 800d392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d396:	6823      	ldr	r3, [r4, #0]
 800d398:	f043 0320 	orr.w	r3, r3, #32
 800d39c:	6023      	str	r3, [r4, #0]
 800d39e:	4833      	ldr	r0, [pc, #204]	@ (800d46c <_printf_i+0x23c>)
 800d3a0:	2778      	movs	r7, #120	@ 0x78
 800d3a2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d3a6:	6823      	ldr	r3, [r4, #0]
 800d3a8:	6831      	ldr	r1, [r6, #0]
 800d3aa:	061f      	lsls	r7, r3, #24
 800d3ac:	f851 5b04 	ldr.w	r5, [r1], #4
 800d3b0:	d402      	bmi.n	800d3b8 <_printf_i+0x188>
 800d3b2:	065f      	lsls	r7, r3, #25
 800d3b4:	bf48      	it	mi
 800d3b6:	b2ad      	uxthmi	r5, r5
 800d3b8:	6031      	str	r1, [r6, #0]
 800d3ba:	07d9      	lsls	r1, r3, #31
 800d3bc:	bf44      	itt	mi
 800d3be:	f043 0320 	orrmi.w	r3, r3, #32
 800d3c2:	6023      	strmi	r3, [r4, #0]
 800d3c4:	b11d      	cbz	r5, 800d3ce <_printf_i+0x19e>
 800d3c6:	2310      	movs	r3, #16
 800d3c8:	e7ac      	b.n	800d324 <_printf_i+0xf4>
 800d3ca:	4827      	ldr	r0, [pc, #156]	@ (800d468 <_printf_i+0x238>)
 800d3cc:	e7e9      	b.n	800d3a2 <_printf_i+0x172>
 800d3ce:	6823      	ldr	r3, [r4, #0]
 800d3d0:	f023 0320 	bic.w	r3, r3, #32
 800d3d4:	6023      	str	r3, [r4, #0]
 800d3d6:	e7f6      	b.n	800d3c6 <_printf_i+0x196>
 800d3d8:	4616      	mov	r6, r2
 800d3da:	e7bd      	b.n	800d358 <_printf_i+0x128>
 800d3dc:	6833      	ldr	r3, [r6, #0]
 800d3de:	6825      	ldr	r5, [r4, #0]
 800d3e0:	6961      	ldr	r1, [r4, #20]
 800d3e2:	1d18      	adds	r0, r3, #4
 800d3e4:	6030      	str	r0, [r6, #0]
 800d3e6:	062e      	lsls	r6, r5, #24
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	d501      	bpl.n	800d3f0 <_printf_i+0x1c0>
 800d3ec:	6019      	str	r1, [r3, #0]
 800d3ee:	e002      	b.n	800d3f6 <_printf_i+0x1c6>
 800d3f0:	0668      	lsls	r0, r5, #25
 800d3f2:	d5fb      	bpl.n	800d3ec <_printf_i+0x1bc>
 800d3f4:	8019      	strh	r1, [r3, #0]
 800d3f6:	2300      	movs	r3, #0
 800d3f8:	6123      	str	r3, [r4, #16]
 800d3fa:	4616      	mov	r6, r2
 800d3fc:	e7bc      	b.n	800d378 <_printf_i+0x148>
 800d3fe:	6833      	ldr	r3, [r6, #0]
 800d400:	1d1a      	adds	r2, r3, #4
 800d402:	6032      	str	r2, [r6, #0]
 800d404:	681e      	ldr	r6, [r3, #0]
 800d406:	6862      	ldr	r2, [r4, #4]
 800d408:	2100      	movs	r1, #0
 800d40a:	4630      	mov	r0, r6
 800d40c:	f7f2 ff18 	bl	8000240 <memchr>
 800d410:	b108      	cbz	r0, 800d416 <_printf_i+0x1e6>
 800d412:	1b80      	subs	r0, r0, r6
 800d414:	6060      	str	r0, [r4, #4]
 800d416:	6863      	ldr	r3, [r4, #4]
 800d418:	6123      	str	r3, [r4, #16]
 800d41a:	2300      	movs	r3, #0
 800d41c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d420:	e7aa      	b.n	800d378 <_printf_i+0x148>
 800d422:	6923      	ldr	r3, [r4, #16]
 800d424:	4632      	mov	r2, r6
 800d426:	4649      	mov	r1, r9
 800d428:	4640      	mov	r0, r8
 800d42a:	47d0      	blx	sl
 800d42c:	3001      	adds	r0, #1
 800d42e:	d0ad      	beq.n	800d38c <_printf_i+0x15c>
 800d430:	6823      	ldr	r3, [r4, #0]
 800d432:	079b      	lsls	r3, r3, #30
 800d434:	d413      	bmi.n	800d45e <_printf_i+0x22e>
 800d436:	68e0      	ldr	r0, [r4, #12]
 800d438:	9b03      	ldr	r3, [sp, #12]
 800d43a:	4298      	cmp	r0, r3
 800d43c:	bfb8      	it	lt
 800d43e:	4618      	movlt	r0, r3
 800d440:	e7a6      	b.n	800d390 <_printf_i+0x160>
 800d442:	2301      	movs	r3, #1
 800d444:	4632      	mov	r2, r6
 800d446:	4649      	mov	r1, r9
 800d448:	4640      	mov	r0, r8
 800d44a:	47d0      	blx	sl
 800d44c:	3001      	adds	r0, #1
 800d44e:	d09d      	beq.n	800d38c <_printf_i+0x15c>
 800d450:	3501      	adds	r5, #1
 800d452:	68e3      	ldr	r3, [r4, #12]
 800d454:	9903      	ldr	r1, [sp, #12]
 800d456:	1a5b      	subs	r3, r3, r1
 800d458:	42ab      	cmp	r3, r5
 800d45a:	dcf2      	bgt.n	800d442 <_printf_i+0x212>
 800d45c:	e7eb      	b.n	800d436 <_printf_i+0x206>
 800d45e:	2500      	movs	r5, #0
 800d460:	f104 0619 	add.w	r6, r4, #25
 800d464:	e7f5      	b.n	800d452 <_printf_i+0x222>
 800d466:	bf00      	nop
 800d468:	0801135b 	.word	0x0801135b
 800d46c:	0801136c 	.word	0x0801136c

0800d470 <std>:
 800d470:	2300      	movs	r3, #0
 800d472:	b510      	push	{r4, lr}
 800d474:	4604      	mov	r4, r0
 800d476:	e9c0 3300 	strd	r3, r3, [r0]
 800d47a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d47e:	6083      	str	r3, [r0, #8]
 800d480:	8181      	strh	r1, [r0, #12]
 800d482:	6643      	str	r3, [r0, #100]	@ 0x64
 800d484:	81c2      	strh	r2, [r0, #14]
 800d486:	6183      	str	r3, [r0, #24]
 800d488:	4619      	mov	r1, r3
 800d48a:	2208      	movs	r2, #8
 800d48c:	305c      	adds	r0, #92	@ 0x5c
 800d48e:	f000 f973 	bl	800d778 <memset>
 800d492:	4b0d      	ldr	r3, [pc, #52]	@ (800d4c8 <std+0x58>)
 800d494:	6263      	str	r3, [r4, #36]	@ 0x24
 800d496:	4b0d      	ldr	r3, [pc, #52]	@ (800d4cc <std+0x5c>)
 800d498:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d49a:	4b0d      	ldr	r3, [pc, #52]	@ (800d4d0 <std+0x60>)
 800d49c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d49e:	4b0d      	ldr	r3, [pc, #52]	@ (800d4d4 <std+0x64>)
 800d4a0:	6323      	str	r3, [r4, #48]	@ 0x30
 800d4a2:	4b0d      	ldr	r3, [pc, #52]	@ (800d4d8 <std+0x68>)
 800d4a4:	6224      	str	r4, [r4, #32]
 800d4a6:	429c      	cmp	r4, r3
 800d4a8:	d006      	beq.n	800d4b8 <std+0x48>
 800d4aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d4ae:	4294      	cmp	r4, r2
 800d4b0:	d002      	beq.n	800d4b8 <std+0x48>
 800d4b2:	33d0      	adds	r3, #208	@ 0xd0
 800d4b4:	429c      	cmp	r4, r3
 800d4b6:	d105      	bne.n	800d4c4 <std+0x54>
 800d4b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d4bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4c0:	f000 ba14 	b.w	800d8ec <__retarget_lock_init_recursive>
 800d4c4:	bd10      	pop	{r4, pc}
 800d4c6:	bf00      	nop
 800d4c8:	0800d681 	.word	0x0800d681
 800d4cc:	0800d6a3 	.word	0x0800d6a3
 800d4d0:	0800d6db 	.word	0x0800d6db
 800d4d4:	0800d6ff 	.word	0x0800d6ff
 800d4d8:	20002fa8 	.word	0x20002fa8

0800d4dc <stdio_exit_handler>:
 800d4dc:	4a02      	ldr	r2, [pc, #8]	@ (800d4e8 <stdio_exit_handler+0xc>)
 800d4de:	4903      	ldr	r1, [pc, #12]	@ (800d4ec <stdio_exit_handler+0x10>)
 800d4e0:	4803      	ldr	r0, [pc, #12]	@ (800d4f0 <stdio_exit_handler+0x14>)
 800d4e2:	f000 b87b 	b.w	800d5dc <_fwalk_sglue>
 800d4e6:	bf00      	nop
 800d4e8:	2000006c 	.word	0x2000006c
 800d4ec:	0800fe39 	.word	0x0800fe39
 800d4f0:	200001e8 	.word	0x200001e8

0800d4f4 <cleanup_stdio>:
 800d4f4:	6841      	ldr	r1, [r0, #4]
 800d4f6:	4b0c      	ldr	r3, [pc, #48]	@ (800d528 <cleanup_stdio+0x34>)
 800d4f8:	4299      	cmp	r1, r3
 800d4fa:	b510      	push	{r4, lr}
 800d4fc:	4604      	mov	r4, r0
 800d4fe:	d001      	beq.n	800d504 <cleanup_stdio+0x10>
 800d500:	f002 fc9a 	bl	800fe38 <_fflush_r>
 800d504:	68a1      	ldr	r1, [r4, #8]
 800d506:	4b09      	ldr	r3, [pc, #36]	@ (800d52c <cleanup_stdio+0x38>)
 800d508:	4299      	cmp	r1, r3
 800d50a:	d002      	beq.n	800d512 <cleanup_stdio+0x1e>
 800d50c:	4620      	mov	r0, r4
 800d50e:	f002 fc93 	bl	800fe38 <_fflush_r>
 800d512:	68e1      	ldr	r1, [r4, #12]
 800d514:	4b06      	ldr	r3, [pc, #24]	@ (800d530 <cleanup_stdio+0x3c>)
 800d516:	4299      	cmp	r1, r3
 800d518:	d004      	beq.n	800d524 <cleanup_stdio+0x30>
 800d51a:	4620      	mov	r0, r4
 800d51c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d520:	f002 bc8a 	b.w	800fe38 <_fflush_r>
 800d524:	bd10      	pop	{r4, pc}
 800d526:	bf00      	nop
 800d528:	20002fa8 	.word	0x20002fa8
 800d52c:	20003010 	.word	0x20003010
 800d530:	20003078 	.word	0x20003078

0800d534 <global_stdio_init.part.0>:
 800d534:	b510      	push	{r4, lr}
 800d536:	4b0b      	ldr	r3, [pc, #44]	@ (800d564 <global_stdio_init.part.0+0x30>)
 800d538:	4c0b      	ldr	r4, [pc, #44]	@ (800d568 <global_stdio_init.part.0+0x34>)
 800d53a:	4a0c      	ldr	r2, [pc, #48]	@ (800d56c <global_stdio_init.part.0+0x38>)
 800d53c:	601a      	str	r2, [r3, #0]
 800d53e:	4620      	mov	r0, r4
 800d540:	2200      	movs	r2, #0
 800d542:	2104      	movs	r1, #4
 800d544:	f7ff ff94 	bl	800d470 <std>
 800d548:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d54c:	2201      	movs	r2, #1
 800d54e:	2109      	movs	r1, #9
 800d550:	f7ff ff8e 	bl	800d470 <std>
 800d554:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d558:	2202      	movs	r2, #2
 800d55a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d55e:	2112      	movs	r1, #18
 800d560:	f7ff bf86 	b.w	800d470 <std>
 800d564:	200030e0 	.word	0x200030e0
 800d568:	20002fa8 	.word	0x20002fa8
 800d56c:	0800d4dd 	.word	0x0800d4dd

0800d570 <__sfp_lock_acquire>:
 800d570:	4801      	ldr	r0, [pc, #4]	@ (800d578 <__sfp_lock_acquire+0x8>)
 800d572:	f000 b9bc 	b.w	800d8ee <__retarget_lock_acquire_recursive>
 800d576:	bf00      	nop
 800d578:	200030e9 	.word	0x200030e9

0800d57c <__sfp_lock_release>:
 800d57c:	4801      	ldr	r0, [pc, #4]	@ (800d584 <__sfp_lock_release+0x8>)
 800d57e:	f000 b9b7 	b.w	800d8f0 <__retarget_lock_release_recursive>
 800d582:	bf00      	nop
 800d584:	200030e9 	.word	0x200030e9

0800d588 <__sinit>:
 800d588:	b510      	push	{r4, lr}
 800d58a:	4604      	mov	r4, r0
 800d58c:	f7ff fff0 	bl	800d570 <__sfp_lock_acquire>
 800d590:	6a23      	ldr	r3, [r4, #32]
 800d592:	b11b      	cbz	r3, 800d59c <__sinit+0x14>
 800d594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d598:	f7ff bff0 	b.w	800d57c <__sfp_lock_release>
 800d59c:	4b04      	ldr	r3, [pc, #16]	@ (800d5b0 <__sinit+0x28>)
 800d59e:	6223      	str	r3, [r4, #32]
 800d5a0:	4b04      	ldr	r3, [pc, #16]	@ (800d5b4 <__sinit+0x2c>)
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d1f5      	bne.n	800d594 <__sinit+0xc>
 800d5a8:	f7ff ffc4 	bl	800d534 <global_stdio_init.part.0>
 800d5ac:	e7f2      	b.n	800d594 <__sinit+0xc>
 800d5ae:	bf00      	nop
 800d5b0:	0800d4f5 	.word	0x0800d4f5
 800d5b4:	200030e0 	.word	0x200030e0

0800d5b8 <fiprintf>:
 800d5b8:	b40e      	push	{r1, r2, r3}
 800d5ba:	b503      	push	{r0, r1, lr}
 800d5bc:	4601      	mov	r1, r0
 800d5be:	ab03      	add	r3, sp, #12
 800d5c0:	4805      	ldr	r0, [pc, #20]	@ (800d5d8 <fiprintf+0x20>)
 800d5c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5c6:	6800      	ldr	r0, [r0, #0]
 800d5c8:	9301      	str	r3, [sp, #4]
 800d5ca:	f002 fa99 	bl	800fb00 <_vfiprintf_r>
 800d5ce:	b002      	add	sp, #8
 800d5d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d5d4:	b003      	add	sp, #12
 800d5d6:	4770      	bx	lr
 800d5d8:	200001e4 	.word	0x200001e4

0800d5dc <_fwalk_sglue>:
 800d5dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5e0:	4607      	mov	r7, r0
 800d5e2:	4688      	mov	r8, r1
 800d5e4:	4614      	mov	r4, r2
 800d5e6:	2600      	movs	r6, #0
 800d5e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d5ec:	f1b9 0901 	subs.w	r9, r9, #1
 800d5f0:	d505      	bpl.n	800d5fe <_fwalk_sglue+0x22>
 800d5f2:	6824      	ldr	r4, [r4, #0]
 800d5f4:	2c00      	cmp	r4, #0
 800d5f6:	d1f7      	bne.n	800d5e8 <_fwalk_sglue+0xc>
 800d5f8:	4630      	mov	r0, r6
 800d5fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5fe:	89ab      	ldrh	r3, [r5, #12]
 800d600:	2b01      	cmp	r3, #1
 800d602:	d907      	bls.n	800d614 <_fwalk_sglue+0x38>
 800d604:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d608:	3301      	adds	r3, #1
 800d60a:	d003      	beq.n	800d614 <_fwalk_sglue+0x38>
 800d60c:	4629      	mov	r1, r5
 800d60e:	4638      	mov	r0, r7
 800d610:	47c0      	blx	r8
 800d612:	4306      	orrs	r6, r0
 800d614:	3568      	adds	r5, #104	@ 0x68
 800d616:	e7e9      	b.n	800d5ec <_fwalk_sglue+0x10>

0800d618 <sniprintf>:
 800d618:	b40c      	push	{r2, r3}
 800d61a:	b530      	push	{r4, r5, lr}
 800d61c:	4b17      	ldr	r3, [pc, #92]	@ (800d67c <sniprintf+0x64>)
 800d61e:	1e0c      	subs	r4, r1, #0
 800d620:	681d      	ldr	r5, [r3, #0]
 800d622:	b09d      	sub	sp, #116	@ 0x74
 800d624:	da08      	bge.n	800d638 <sniprintf+0x20>
 800d626:	238b      	movs	r3, #139	@ 0x8b
 800d628:	602b      	str	r3, [r5, #0]
 800d62a:	f04f 30ff 	mov.w	r0, #4294967295
 800d62e:	b01d      	add	sp, #116	@ 0x74
 800d630:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d634:	b002      	add	sp, #8
 800d636:	4770      	bx	lr
 800d638:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d63c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d640:	bf14      	ite	ne
 800d642:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d646:	4623      	moveq	r3, r4
 800d648:	9304      	str	r3, [sp, #16]
 800d64a:	9307      	str	r3, [sp, #28]
 800d64c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d650:	9002      	str	r0, [sp, #8]
 800d652:	9006      	str	r0, [sp, #24]
 800d654:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d658:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d65a:	ab21      	add	r3, sp, #132	@ 0x84
 800d65c:	a902      	add	r1, sp, #8
 800d65e:	4628      	mov	r0, r5
 800d660:	9301      	str	r3, [sp, #4]
 800d662:	f002 f927 	bl	800f8b4 <_svfiprintf_r>
 800d666:	1c43      	adds	r3, r0, #1
 800d668:	bfbc      	itt	lt
 800d66a:	238b      	movlt	r3, #139	@ 0x8b
 800d66c:	602b      	strlt	r3, [r5, #0]
 800d66e:	2c00      	cmp	r4, #0
 800d670:	d0dd      	beq.n	800d62e <sniprintf+0x16>
 800d672:	9b02      	ldr	r3, [sp, #8]
 800d674:	2200      	movs	r2, #0
 800d676:	701a      	strb	r2, [r3, #0]
 800d678:	e7d9      	b.n	800d62e <sniprintf+0x16>
 800d67a:	bf00      	nop
 800d67c:	200001e4 	.word	0x200001e4

0800d680 <__sread>:
 800d680:	b510      	push	{r4, lr}
 800d682:	460c      	mov	r4, r1
 800d684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d688:	f000 f8e2 	bl	800d850 <_read_r>
 800d68c:	2800      	cmp	r0, #0
 800d68e:	bfab      	itete	ge
 800d690:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d692:	89a3      	ldrhlt	r3, [r4, #12]
 800d694:	181b      	addge	r3, r3, r0
 800d696:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d69a:	bfac      	ite	ge
 800d69c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d69e:	81a3      	strhlt	r3, [r4, #12]
 800d6a0:	bd10      	pop	{r4, pc}

0800d6a2 <__swrite>:
 800d6a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6a6:	461f      	mov	r7, r3
 800d6a8:	898b      	ldrh	r3, [r1, #12]
 800d6aa:	05db      	lsls	r3, r3, #23
 800d6ac:	4605      	mov	r5, r0
 800d6ae:	460c      	mov	r4, r1
 800d6b0:	4616      	mov	r6, r2
 800d6b2:	d505      	bpl.n	800d6c0 <__swrite+0x1e>
 800d6b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6b8:	2302      	movs	r3, #2
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	f000 f8b6 	bl	800d82c <_lseek_r>
 800d6c0:	89a3      	ldrh	r3, [r4, #12]
 800d6c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d6c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d6ca:	81a3      	strh	r3, [r4, #12]
 800d6cc:	4632      	mov	r2, r6
 800d6ce:	463b      	mov	r3, r7
 800d6d0:	4628      	mov	r0, r5
 800d6d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d6d6:	f000 b8cd 	b.w	800d874 <_write_r>

0800d6da <__sseek>:
 800d6da:	b510      	push	{r4, lr}
 800d6dc:	460c      	mov	r4, r1
 800d6de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6e2:	f000 f8a3 	bl	800d82c <_lseek_r>
 800d6e6:	1c43      	adds	r3, r0, #1
 800d6e8:	89a3      	ldrh	r3, [r4, #12]
 800d6ea:	bf15      	itete	ne
 800d6ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d6ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d6f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d6f6:	81a3      	strheq	r3, [r4, #12]
 800d6f8:	bf18      	it	ne
 800d6fa:	81a3      	strhne	r3, [r4, #12]
 800d6fc:	bd10      	pop	{r4, pc}

0800d6fe <__sclose>:
 800d6fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d702:	f000 b883 	b.w	800d80c <_close_r>

0800d706 <_vsniprintf_r>:
 800d706:	b530      	push	{r4, r5, lr}
 800d708:	4614      	mov	r4, r2
 800d70a:	2c00      	cmp	r4, #0
 800d70c:	b09b      	sub	sp, #108	@ 0x6c
 800d70e:	4605      	mov	r5, r0
 800d710:	461a      	mov	r2, r3
 800d712:	da05      	bge.n	800d720 <_vsniprintf_r+0x1a>
 800d714:	238b      	movs	r3, #139	@ 0x8b
 800d716:	6003      	str	r3, [r0, #0]
 800d718:	f04f 30ff 	mov.w	r0, #4294967295
 800d71c:	b01b      	add	sp, #108	@ 0x6c
 800d71e:	bd30      	pop	{r4, r5, pc}
 800d720:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d724:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d728:	bf14      	ite	ne
 800d72a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d72e:	4623      	moveq	r3, r4
 800d730:	9302      	str	r3, [sp, #8]
 800d732:	9305      	str	r3, [sp, #20]
 800d734:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d738:	9100      	str	r1, [sp, #0]
 800d73a:	9104      	str	r1, [sp, #16]
 800d73c:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d740:	4669      	mov	r1, sp
 800d742:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800d744:	f002 f8b6 	bl	800f8b4 <_svfiprintf_r>
 800d748:	1c43      	adds	r3, r0, #1
 800d74a:	bfbc      	itt	lt
 800d74c:	238b      	movlt	r3, #139	@ 0x8b
 800d74e:	602b      	strlt	r3, [r5, #0]
 800d750:	2c00      	cmp	r4, #0
 800d752:	d0e3      	beq.n	800d71c <_vsniprintf_r+0x16>
 800d754:	9b00      	ldr	r3, [sp, #0]
 800d756:	2200      	movs	r2, #0
 800d758:	701a      	strb	r2, [r3, #0]
 800d75a:	e7df      	b.n	800d71c <_vsniprintf_r+0x16>

0800d75c <vsniprintf>:
 800d75c:	b507      	push	{r0, r1, r2, lr}
 800d75e:	9300      	str	r3, [sp, #0]
 800d760:	4613      	mov	r3, r2
 800d762:	460a      	mov	r2, r1
 800d764:	4601      	mov	r1, r0
 800d766:	4803      	ldr	r0, [pc, #12]	@ (800d774 <vsniprintf+0x18>)
 800d768:	6800      	ldr	r0, [r0, #0]
 800d76a:	f7ff ffcc 	bl	800d706 <_vsniprintf_r>
 800d76e:	b003      	add	sp, #12
 800d770:	f85d fb04 	ldr.w	pc, [sp], #4
 800d774:	200001e4 	.word	0x200001e4

0800d778 <memset>:
 800d778:	4402      	add	r2, r0
 800d77a:	4603      	mov	r3, r0
 800d77c:	4293      	cmp	r3, r2
 800d77e:	d100      	bne.n	800d782 <memset+0xa>
 800d780:	4770      	bx	lr
 800d782:	f803 1b01 	strb.w	r1, [r3], #1
 800d786:	e7f9      	b.n	800d77c <memset+0x4>

0800d788 <strncmp>:
 800d788:	b510      	push	{r4, lr}
 800d78a:	b16a      	cbz	r2, 800d7a8 <strncmp+0x20>
 800d78c:	3901      	subs	r1, #1
 800d78e:	1884      	adds	r4, r0, r2
 800d790:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d794:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d798:	429a      	cmp	r2, r3
 800d79a:	d103      	bne.n	800d7a4 <strncmp+0x1c>
 800d79c:	42a0      	cmp	r0, r4
 800d79e:	d001      	beq.n	800d7a4 <strncmp+0x1c>
 800d7a0:	2a00      	cmp	r2, #0
 800d7a2:	d1f5      	bne.n	800d790 <strncmp+0x8>
 800d7a4:	1ad0      	subs	r0, r2, r3
 800d7a6:	bd10      	pop	{r4, pc}
 800d7a8:	4610      	mov	r0, r2
 800d7aa:	e7fc      	b.n	800d7a6 <strncmp+0x1e>

0800d7ac <__strtok_r>:
 800d7ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7ae:	4604      	mov	r4, r0
 800d7b0:	b908      	cbnz	r0, 800d7b6 <__strtok_r+0xa>
 800d7b2:	6814      	ldr	r4, [r2, #0]
 800d7b4:	b144      	cbz	r4, 800d7c8 <__strtok_r+0x1c>
 800d7b6:	4620      	mov	r0, r4
 800d7b8:	f814 5b01 	ldrb.w	r5, [r4], #1
 800d7bc:	460f      	mov	r7, r1
 800d7be:	f817 6b01 	ldrb.w	r6, [r7], #1
 800d7c2:	b91e      	cbnz	r6, 800d7cc <__strtok_r+0x20>
 800d7c4:	b965      	cbnz	r5, 800d7e0 <__strtok_r+0x34>
 800d7c6:	6015      	str	r5, [r2, #0]
 800d7c8:	2000      	movs	r0, #0
 800d7ca:	e005      	b.n	800d7d8 <__strtok_r+0x2c>
 800d7cc:	42b5      	cmp	r5, r6
 800d7ce:	d1f6      	bne.n	800d7be <__strtok_r+0x12>
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d1f0      	bne.n	800d7b6 <__strtok_r+0xa>
 800d7d4:	6014      	str	r4, [r2, #0]
 800d7d6:	7003      	strb	r3, [r0, #0]
 800d7d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7da:	461c      	mov	r4, r3
 800d7dc:	e00c      	b.n	800d7f8 <__strtok_r+0x4c>
 800d7de:	b915      	cbnz	r5, 800d7e6 <__strtok_r+0x3a>
 800d7e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d7e4:	460e      	mov	r6, r1
 800d7e6:	f816 5b01 	ldrb.w	r5, [r6], #1
 800d7ea:	42ab      	cmp	r3, r5
 800d7ec:	d1f7      	bne.n	800d7de <__strtok_r+0x32>
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d0f3      	beq.n	800d7da <__strtok_r+0x2e>
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	f804 3c01 	strb.w	r3, [r4, #-1]
 800d7f8:	6014      	str	r4, [r2, #0]
 800d7fa:	e7ed      	b.n	800d7d8 <__strtok_r+0x2c>

0800d7fc <strtok_r>:
 800d7fc:	2301      	movs	r3, #1
 800d7fe:	f7ff bfd5 	b.w	800d7ac <__strtok_r>
	...

0800d804 <_localeconv_r>:
 800d804:	4800      	ldr	r0, [pc, #0]	@ (800d808 <_localeconv_r+0x4>)
 800d806:	4770      	bx	lr
 800d808:	20000168 	.word	0x20000168

0800d80c <_close_r>:
 800d80c:	b538      	push	{r3, r4, r5, lr}
 800d80e:	4d06      	ldr	r5, [pc, #24]	@ (800d828 <_close_r+0x1c>)
 800d810:	2300      	movs	r3, #0
 800d812:	4604      	mov	r4, r0
 800d814:	4608      	mov	r0, r1
 800d816:	602b      	str	r3, [r5, #0]
 800d818:	f7f8 fe91 	bl	800653e <_close>
 800d81c:	1c43      	adds	r3, r0, #1
 800d81e:	d102      	bne.n	800d826 <_close_r+0x1a>
 800d820:	682b      	ldr	r3, [r5, #0]
 800d822:	b103      	cbz	r3, 800d826 <_close_r+0x1a>
 800d824:	6023      	str	r3, [r4, #0]
 800d826:	bd38      	pop	{r3, r4, r5, pc}
 800d828:	200030e4 	.word	0x200030e4

0800d82c <_lseek_r>:
 800d82c:	b538      	push	{r3, r4, r5, lr}
 800d82e:	4d07      	ldr	r5, [pc, #28]	@ (800d84c <_lseek_r+0x20>)
 800d830:	4604      	mov	r4, r0
 800d832:	4608      	mov	r0, r1
 800d834:	4611      	mov	r1, r2
 800d836:	2200      	movs	r2, #0
 800d838:	602a      	str	r2, [r5, #0]
 800d83a:	461a      	mov	r2, r3
 800d83c:	f7f8 fea6 	bl	800658c <_lseek>
 800d840:	1c43      	adds	r3, r0, #1
 800d842:	d102      	bne.n	800d84a <_lseek_r+0x1e>
 800d844:	682b      	ldr	r3, [r5, #0]
 800d846:	b103      	cbz	r3, 800d84a <_lseek_r+0x1e>
 800d848:	6023      	str	r3, [r4, #0]
 800d84a:	bd38      	pop	{r3, r4, r5, pc}
 800d84c:	200030e4 	.word	0x200030e4

0800d850 <_read_r>:
 800d850:	b538      	push	{r3, r4, r5, lr}
 800d852:	4d07      	ldr	r5, [pc, #28]	@ (800d870 <_read_r+0x20>)
 800d854:	4604      	mov	r4, r0
 800d856:	4608      	mov	r0, r1
 800d858:	4611      	mov	r1, r2
 800d85a:	2200      	movs	r2, #0
 800d85c:	602a      	str	r2, [r5, #0]
 800d85e:	461a      	mov	r2, r3
 800d860:	f7f8 fe34 	bl	80064cc <_read>
 800d864:	1c43      	adds	r3, r0, #1
 800d866:	d102      	bne.n	800d86e <_read_r+0x1e>
 800d868:	682b      	ldr	r3, [r5, #0]
 800d86a:	b103      	cbz	r3, 800d86e <_read_r+0x1e>
 800d86c:	6023      	str	r3, [r4, #0]
 800d86e:	bd38      	pop	{r3, r4, r5, pc}
 800d870:	200030e4 	.word	0x200030e4

0800d874 <_write_r>:
 800d874:	b538      	push	{r3, r4, r5, lr}
 800d876:	4d07      	ldr	r5, [pc, #28]	@ (800d894 <_write_r+0x20>)
 800d878:	4604      	mov	r4, r0
 800d87a:	4608      	mov	r0, r1
 800d87c:	4611      	mov	r1, r2
 800d87e:	2200      	movs	r2, #0
 800d880:	602a      	str	r2, [r5, #0]
 800d882:	461a      	mov	r2, r3
 800d884:	f7f8 fe3f 	bl	8006506 <_write>
 800d888:	1c43      	adds	r3, r0, #1
 800d88a:	d102      	bne.n	800d892 <_write_r+0x1e>
 800d88c:	682b      	ldr	r3, [r5, #0]
 800d88e:	b103      	cbz	r3, 800d892 <_write_r+0x1e>
 800d890:	6023      	str	r3, [r4, #0]
 800d892:	bd38      	pop	{r3, r4, r5, pc}
 800d894:	200030e4 	.word	0x200030e4

0800d898 <__errno>:
 800d898:	4b01      	ldr	r3, [pc, #4]	@ (800d8a0 <__errno+0x8>)
 800d89a:	6818      	ldr	r0, [r3, #0]
 800d89c:	4770      	bx	lr
 800d89e:	bf00      	nop
 800d8a0:	200001e4 	.word	0x200001e4

0800d8a4 <__libc_init_array>:
 800d8a4:	b570      	push	{r4, r5, r6, lr}
 800d8a6:	4d0d      	ldr	r5, [pc, #52]	@ (800d8dc <__libc_init_array+0x38>)
 800d8a8:	4c0d      	ldr	r4, [pc, #52]	@ (800d8e0 <__libc_init_array+0x3c>)
 800d8aa:	1b64      	subs	r4, r4, r5
 800d8ac:	10a4      	asrs	r4, r4, #2
 800d8ae:	2600      	movs	r6, #0
 800d8b0:	42a6      	cmp	r6, r4
 800d8b2:	d109      	bne.n	800d8c8 <__libc_init_array+0x24>
 800d8b4:	4d0b      	ldr	r5, [pc, #44]	@ (800d8e4 <__libc_init_array+0x40>)
 800d8b6:	4c0c      	ldr	r4, [pc, #48]	@ (800d8e8 <__libc_init_array+0x44>)
 800d8b8:	f002 ff4a 	bl	8010750 <_init>
 800d8bc:	1b64      	subs	r4, r4, r5
 800d8be:	10a4      	asrs	r4, r4, #2
 800d8c0:	2600      	movs	r6, #0
 800d8c2:	42a6      	cmp	r6, r4
 800d8c4:	d105      	bne.n	800d8d2 <__libc_init_array+0x2e>
 800d8c6:	bd70      	pop	{r4, r5, r6, pc}
 800d8c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d8cc:	4798      	blx	r3
 800d8ce:	3601      	adds	r6, #1
 800d8d0:	e7ee      	b.n	800d8b0 <__libc_init_array+0xc>
 800d8d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d8d6:	4798      	blx	r3
 800d8d8:	3601      	adds	r6, #1
 800d8da:	e7f2      	b.n	800d8c2 <__libc_init_array+0x1e>
 800d8dc:	0801161c 	.word	0x0801161c
 800d8e0:	0801161c 	.word	0x0801161c
 800d8e4:	0801161c 	.word	0x0801161c
 800d8e8:	08011620 	.word	0x08011620

0800d8ec <__retarget_lock_init_recursive>:
 800d8ec:	4770      	bx	lr

0800d8ee <__retarget_lock_acquire_recursive>:
 800d8ee:	4770      	bx	lr

0800d8f0 <__retarget_lock_release_recursive>:
 800d8f0:	4770      	bx	lr

0800d8f2 <strcpy>:
 800d8f2:	4603      	mov	r3, r0
 800d8f4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d8f8:	f803 2b01 	strb.w	r2, [r3], #1
 800d8fc:	2a00      	cmp	r2, #0
 800d8fe:	d1f9      	bne.n	800d8f4 <strcpy+0x2>
 800d900:	4770      	bx	lr

0800d902 <memcpy>:
 800d902:	440a      	add	r2, r1
 800d904:	4291      	cmp	r1, r2
 800d906:	f100 33ff 	add.w	r3, r0, #4294967295
 800d90a:	d100      	bne.n	800d90e <memcpy+0xc>
 800d90c:	4770      	bx	lr
 800d90e:	b510      	push	{r4, lr}
 800d910:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d914:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d918:	4291      	cmp	r1, r2
 800d91a:	d1f9      	bne.n	800d910 <memcpy+0xe>
 800d91c:	bd10      	pop	{r4, pc}
	...

0800d920 <nan>:
 800d920:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d928 <nan+0x8>
 800d924:	4770      	bx	lr
 800d926:	bf00      	nop
 800d928:	00000000 	.word	0x00000000
 800d92c:	7ff80000 	.word	0x7ff80000

0800d930 <nanf>:
 800d930:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d938 <nanf+0x8>
 800d934:	4770      	bx	lr
 800d936:	bf00      	nop
 800d938:	7fc00000 	.word	0x7fc00000

0800d93c <abort>:
 800d93c:	b508      	push	{r3, lr}
 800d93e:	2006      	movs	r0, #6
 800d940:	f002 fb78 	bl	8010034 <raise>
 800d944:	2001      	movs	r0, #1
 800d946:	f7f8 fdb6 	bl	80064b6 <_exit>

0800d94a <quorem>:
 800d94a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d94e:	6903      	ldr	r3, [r0, #16]
 800d950:	690c      	ldr	r4, [r1, #16]
 800d952:	42a3      	cmp	r3, r4
 800d954:	4607      	mov	r7, r0
 800d956:	db7e      	blt.n	800da56 <quorem+0x10c>
 800d958:	3c01      	subs	r4, #1
 800d95a:	f101 0814 	add.w	r8, r1, #20
 800d95e:	00a3      	lsls	r3, r4, #2
 800d960:	f100 0514 	add.w	r5, r0, #20
 800d964:	9300      	str	r3, [sp, #0]
 800d966:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d96a:	9301      	str	r3, [sp, #4]
 800d96c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d970:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d974:	3301      	adds	r3, #1
 800d976:	429a      	cmp	r2, r3
 800d978:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d97c:	fbb2 f6f3 	udiv	r6, r2, r3
 800d980:	d32e      	bcc.n	800d9e0 <quorem+0x96>
 800d982:	f04f 0a00 	mov.w	sl, #0
 800d986:	46c4      	mov	ip, r8
 800d988:	46ae      	mov	lr, r5
 800d98a:	46d3      	mov	fp, sl
 800d98c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d990:	b298      	uxth	r0, r3
 800d992:	fb06 a000 	mla	r0, r6, r0, sl
 800d996:	0c02      	lsrs	r2, r0, #16
 800d998:	0c1b      	lsrs	r3, r3, #16
 800d99a:	fb06 2303 	mla	r3, r6, r3, r2
 800d99e:	f8de 2000 	ldr.w	r2, [lr]
 800d9a2:	b280      	uxth	r0, r0
 800d9a4:	b292      	uxth	r2, r2
 800d9a6:	1a12      	subs	r2, r2, r0
 800d9a8:	445a      	add	r2, fp
 800d9aa:	f8de 0000 	ldr.w	r0, [lr]
 800d9ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d9b2:	b29b      	uxth	r3, r3
 800d9b4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d9b8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d9bc:	b292      	uxth	r2, r2
 800d9be:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d9c2:	45e1      	cmp	r9, ip
 800d9c4:	f84e 2b04 	str.w	r2, [lr], #4
 800d9c8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d9cc:	d2de      	bcs.n	800d98c <quorem+0x42>
 800d9ce:	9b00      	ldr	r3, [sp, #0]
 800d9d0:	58eb      	ldr	r3, [r5, r3]
 800d9d2:	b92b      	cbnz	r3, 800d9e0 <quorem+0x96>
 800d9d4:	9b01      	ldr	r3, [sp, #4]
 800d9d6:	3b04      	subs	r3, #4
 800d9d8:	429d      	cmp	r5, r3
 800d9da:	461a      	mov	r2, r3
 800d9dc:	d32f      	bcc.n	800da3e <quorem+0xf4>
 800d9de:	613c      	str	r4, [r7, #16]
 800d9e0:	4638      	mov	r0, r7
 800d9e2:	f001 fd11 	bl	800f408 <__mcmp>
 800d9e6:	2800      	cmp	r0, #0
 800d9e8:	db25      	blt.n	800da36 <quorem+0xec>
 800d9ea:	4629      	mov	r1, r5
 800d9ec:	2000      	movs	r0, #0
 800d9ee:	f858 2b04 	ldr.w	r2, [r8], #4
 800d9f2:	f8d1 c000 	ldr.w	ip, [r1]
 800d9f6:	fa1f fe82 	uxth.w	lr, r2
 800d9fa:	fa1f f38c 	uxth.w	r3, ip
 800d9fe:	eba3 030e 	sub.w	r3, r3, lr
 800da02:	4403      	add	r3, r0
 800da04:	0c12      	lsrs	r2, r2, #16
 800da06:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800da0a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800da0e:	b29b      	uxth	r3, r3
 800da10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da14:	45c1      	cmp	r9, r8
 800da16:	f841 3b04 	str.w	r3, [r1], #4
 800da1a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800da1e:	d2e6      	bcs.n	800d9ee <quorem+0xa4>
 800da20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800da24:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800da28:	b922      	cbnz	r2, 800da34 <quorem+0xea>
 800da2a:	3b04      	subs	r3, #4
 800da2c:	429d      	cmp	r5, r3
 800da2e:	461a      	mov	r2, r3
 800da30:	d30b      	bcc.n	800da4a <quorem+0x100>
 800da32:	613c      	str	r4, [r7, #16]
 800da34:	3601      	adds	r6, #1
 800da36:	4630      	mov	r0, r6
 800da38:	b003      	add	sp, #12
 800da3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da3e:	6812      	ldr	r2, [r2, #0]
 800da40:	3b04      	subs	r3, #4
 800da42:	2a00      	cmp	r2, #0
 800da44:	d1cb      	bne.n	800d9de <quorem+0x94>
 800da46:	3c01      	subs	r4, #1
 800da48:	e7c6      	b.n	800d9d8 <quorem+0x8e>
 800da4a:	6812      	ldr	r2, [r2, #0]
 800da4c:	3b04      	subs	r3, #4
 800da4e:	2a00      	cmp	r2, #0
 800da50:	d1ef      	bne.n	800da32 <quorem+0xe8>
 800da52:	3c01      	subs	r4, #1
 800da54:	e7ea      	b.n	800da2c <quorem+0xe2>
 800da56:	2000      	movs	r0, #0
 800da58:	e7ee      	b.n	800da38 <quorem+0xee>
 800da5a:	0000      	movs	r0, r0
 800da5c:	0000      	movs	r0, r0
	...

0800da60 <_dtoa_r>:
 800da60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da64:	69c7      	ldr	r7, [r0, #28]
 800da66:	b099      	sub	sp, #100	@ 0x64
 800da68:	ed8d 0b02 	vstr	d0, [sp, #8]
 800da6c:	ec55 4b10 	vmov	r4, r5, d0
 800da70:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800da72:	9109      	str	r1, [sp, #36]	@ 0x24
 800da74:	4683      	mov	fp, r0
 800da76:	920e      	str	r2, [sp, #56]	@ 0x38
 800da78:	9313      	str	r3, [sp, #76]	@ 0x4c
 800da7a:	b97f      	cbnz	r7, 800da9c <_dtoa_r+0x3c>
 800da7c:	2010      	movs	r0, #16
 800da7e:	f001 f937 	bl	800ecf0 <malloc>
 800da82:	4602      	mov	r2, r0
 800da84:	f8cb 001c 	str.w	r0, [fp, #28]
 800da88:	b920      	cbnz	r0, 800da94 <_dtoa_r+0x34>
 800da8a:	4ba7      	ldr	r3, [pc, #668]	@ (800dd28 <_dtoa_r+0x2c8>)
 800da8c:	21ef      	movs	r1, #239	@ 0xef
 800da8e:	48a7      	ldr	r0, [pc, #668]	@ (800dd2c <_dtoa_r+0x2cc>)
 800da90:	f7fe f998 	bl	800bdc4 <__assert_func>
 800da94:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800da98:	6007      	str	r7, [r0, #0]
 800da9a:	60c7      	str	r7, [r0, #12]
 800da9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800daa0:	6819      	ldr	r1, [r3, #0]
 800daa2:	b159      	cbz	r1, 800dabc <_dtoa_r+0x5c>
 800daa4:	685a      	ldr	r2, [r3, #4]
 800daa6:	604a      	str	r2, [r1, #4]
 800daa8:	2301      	movs	r3, #1
 800daaa:	4093      	lsls	r3, r2
 800daac:	608b      	str	r3, [r1, #8]
 800daae:	4658      	mov	r0, fp
 800dab0:	f001 fa26 	bl	800ef00 <_Bfree>
 800dab4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800dab8:	2200      	movs	r2, #0
 800daba:	601a      	str	r2, [r3, #0]
 800dabc:	1e2b      	subs	r3, r5, #0
 800dabe:	bfb9      	ittee	lt
 800dac0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dac4:	9303      	strlt	r3, [sp, #12]
 800dac6:	2300      	movge	r3, #0
 800dac8:	6033      	strge	r3, [r6, #0]
 800daca:	9f03      	ldr	r7, [sp, #12]
 800dacc:	4b98      	ldr	r3, [pc, #608]	@ (800dd30 <_dtoa_r+0x2d0>)
 800dace:	bfbc      	itt	lt
 800dad0:	2201      	movlt	r2, #1
 800dad2:	6032      	strlt	r2, [r6, #0]
 800dad4:	43bb      	bics	r3, r7
 800dad6:	d112      	bne.n	800dafe <_dtoa_r+0x9e>
 800dad8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800dada:	f242 730f 	movw	r3, #9999	@ 0x270f
 800dade:	6013      	str	r3, [r2, #0]
 800dae0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dae4:	4323      	orrs	r3, r4
 800dae6:	f000 854d 	beq.w	800e584 <_dtoa_r+0xb24>
 800daea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800daec:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800dd44 <_dtoa_r+0x2e4>
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	f000 854f 	beq.w	800e594 <_dtoa_r+0xb34>
 800daf6:	f10a 0303 	add.w	r3, sl, #3
 800dafa:	f000 bd49 	b.w	800e590 <_dtoa_r+0xb30>
 800dafe:	ed9d 7b02 	vldr	d7, [sp, #8]
 800db02:	2200      	movs	r2, #0
 800db04:	ec51 0b17 	vmov	r0, r1, d7
 800db08:	2300      	movs	r3, #0
 800db0a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800db0e:	f7f3 f813 	bl	8000b38 <__aeabi_dcmpeq>
 800db12:	4680      	mov	r8, r0
 800db14:	b158      	cbz	r0, 800db2e <_dtoa_r+0xce>
 800db16:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800db18:	2301      	movs	r3, #1
 800db1a:	6013      	str	r3, [r2, #0]
 800db1c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800db1e:	b113      	cbz	r3, 800db26 <_dtoa_r+0xc6>
 800db20:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800db22:	4b84      	ldr	r3, [pc, #528]	@ (800dd34 <_dtoa_r+0x2d4>)
 800db24:	6013      	str	r3, [r2, #0]
 800db26:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800dd48 <_dtoa_r+0x2e8>
 800db2a:	f000 bd33 	b.w	800e594 <_dtoa_r+0xb34>
 800db2e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800db32:	aa16      	add	r2, sp, #88	@ 0x58
 800db34:	a917      	add	r1, sp, #92	@ 0x5c
 800db36:	4658      	mov	r0, fp
 800db38:	f001 fd86 	bl	800f648 <__d2b>
 800db3c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800db40:	4681      	mov	r9, r0
 800db42:	2e00      	cmp	r6, #0
 800db44:	d077      	beq.n	800dc36 <_dtoa_r+0x1d6>
 800db46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800db48:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800db4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800db50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800db54:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800db58:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800db5c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800db60:	4619      	mov	r1, r3
 800db62:	2200      	movs	r2, #0
 800db64:	4b74      	ldr	r3, [pc, #464]	@ (800dd38 <_dtoa_r+0x2d8>)
 800db66:	f7f2 fbc7 	bl	80002f8 <__aeabi_dsub>
 800db6a:	a369      	add	r3, pc, #420	@ (adr r3, 800dd10 <_dtoa_r+0x2b0>)
 800db6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db70:	f7f2 fd7a 	bl	8000668 <__aeabi_dmul>
 800db74:	a368      	add	r3, pc, #416	@ (adr r3, 800dd18 <_dtoa_r+0x2b8>)
 800db76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db7a:	f7f2 fbbf 	bl	80002fc <__adddf3>
 800db7e:	4604      	mov	r4, r0
 800db80:	4630      	mov	r0, r6
 800db82:	460d      	mov	r5, r1
 800db84:	f7f2 fd06 	bl	8000594 <__aeabi_i2d>
 800db88:	a365      	add	r3, pc, #404	@ (adr r3, 800dd20 <_dtoa_r+0x2c0>)
 800db8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db8e:	f7f2 fd6b 	bl	8000668 <__aeabi_dmul>
 800db92:	4602      	mov	r2, r0
 800db94:	460b      	mov	r3, r1
 800db96:	4620      	mov	r0, r4
 800db98:	4629      	mov	r1, r5
 800db9a:	f7f2 fbaf 	bl	80002fc <__adddf3>
 800db9e:	4604      	mov	r4, r0
 800dba0:	460d      	mov	r5, r1
 800dba2:	f7f3 f811 	bl	8000bc8 <__aeabi_d2iz>
 800dba6:	2200      	movs	r2, #0
 800dba8:	4607      	mov	r7, r0
 800dbaa:	2300      	movs	r3, #0
 800dbac:	4620      	mov	r0, r4
 800dbae:	4629      	mov	r1, r5
 800dbb0:	f7f2 ffcc 	bl	8000b4c <__aeabi_dcmplt>
 800dbb4:	b140      	cbz	r0, 800dbc8 <_dtoa_r+0x168>
 800dbb6:	4638      	mov	r0, r7
 800dbb8:	f7f2 fcec 	bl	8000594 <__aeabi_i2d>
 800dbbc:	4622      	mov	r2, r4
 800dbbe:	462b      	mov	r3, r5
 800dbc0:	f7f2 ffba 	bl	8000b38 <__aeabi_dcmpeq>
 800dbc4:	b900      	cbnz	r0, 800dbc8 <_dtoa_r+0x168>
 800dbc6:	3f01      	subs	r7, #1
 800dbc8:	2f16      	cmp	r7, #22
 800dbca:	d851      	bhi.n	800dc70 <_dtoa_r+0x210>
 800dbcc:	4b5b      	ldr	r3, [pc, #364]	@ (800dd3c <_dtoa_r+0x2dc>)
 800dbce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dbd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dbda:	f7f2 ffb7 	bl	8000b4c <__aeabi_dcmplt>
 800dbde:	2800      	cmp	r0, #0
 800dbe0:	d048      	beq.n	800dc74 <_dtoa_r+0x214>
 800dbe2:	3f01      	subs	r7, #1
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	9312      	str	r3, [sp, #72]	@ 0x48
 800dbe8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800dbea:	1b9b      	subs	r3, r3, r6
 800dbec:	1e5a      	subs	r2, r3, #1
 800dbee:	bf44      	itt	mi
 800dbf0:	f1c3 0801 	rsbmi	r8, r3, #1
 800dbf4:	2300      	movmi	r3, #0
 800dbf6:	9208      	str	r2, [sp, #32]
 800dbf8:	bf54      	ite	pl
 800dbfa:	f04f 0800 	movpl.w	r8, #0
 800dbfe:	9308      	strmi	r3, [sp, #32]
 800dc00:	2f00      	cmp	r7, #0
 800dc02:	db39      	blt.n	800dc78 <_dtoa_r+0x218>
 800dc04:	9b08      	ldr	r3, [sp, #32]
 800dc06:	970f      	str	r7, [sp, #60]	@ 0x3c
 800dc08:	443b      	add	r3, r7
 800dc0a:	9308      	str	r3, [sp, #32]
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	930a      	str	r3, [sp, #40]	@ 0x28
 800dc10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc12:	2b09      	cmp	r3, #9
 800dc14:	d864      	bhi.n	800dce0 <_dtoa_r+0x280>
 800dc16:	2b05      	cmp	r3, #5
 800dc18:	bfc4      	itt	gt
 800dc1a:	3b04      	subgt	r3, #4
 800dc1c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800dc1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc20:	f1a3 0302 	sub.w	r3, r3, #2
 800dc24:	bfcc      	ite	gt
 800dc26:	2400      	movgt	r4, #0
 800dc28:	2401      	movle	r4, #1
 800dc2a:	2b03      	cmp	r3, #3
 800dc2c:	d863      	bhi.n	800dcf6 <_dtoa_r+0x296>
 800dc2e:	e8df f003 	tbb	[pc, r3]
 800dc32:	372a      	.short	0x372a
 800dc34:	5535      	.short	0x5535
 800dc36:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800dc3a:	441e      	add	r6, r3
 800dc3c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800dc40:	2b20      	cmp	r3, #32
 800dc42:	bfc1      	itttt	gt
 800dc44:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800dc48:	409f      	lslgt	r7, r3
 800dc4a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800dc4e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800dc52:	bfd6      	itet	le
 800dc54:	f1c3 0320 	rsble	r3, r3, #32
 800dc58:	ea47 0003 	orrgt.w	r0, r7, r3
 800dc5c:	fa04 f003 	lslle.w	r0, r4, r3
 800dc60:	f7f2 fc88 	bl	8000574 <__aeabi_ui2d>
 800dc64:	2201      	movs	r2, #1
 800dc66:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800dc6a:	3e01      	subs	r6, #1
 800dc6c:	9214      	str	r2, [sp, #80]	@ 0x50
 800dc6e:	e777      	b.n	800db60 <_dtoa_r+0x100>
 800dc70:	2301      	movs	r3, #1
 800dc72:	e7b8      	b.n	800dbe6 <_dtoa_r+0x186>
 800dc74:	9012      	str	r0, [sp, #72]	@ 0x48
 800dc76:	e7b7      	b.n	800dbe8 <_dtoa_r+0x188>
 800dc78:	427b      	negs	r3, r7
 800dc7a:	930a      	str	r3, [sp, #40]	@ 0x28
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	eba8 0807 	sub.w	r8, r8, r7
 800dc82:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dc84:	e7c4      	b.n	800dc10 <_dtoa_r+0x1b0>
 800dc86:	2300      	movs	r3, #0
 800dc88:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dc8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	dc35      	bgt.n	800dcfc <_dtoa_r+0x29c>
 800dc90:	2301      	movs	r3, #1
 800dc92:	9300      	str	r3, [sp, #0]
 800dc94:	9307      	str	r3, [sp, #28]
 800dc96:	461a      	mov	r2, r3
 800dc98:	920e      	str	r2, [sp, #56]	@ 0x38
 800dc9a:	e00b      	b.n	800dcb4 <_dtoa_r+0x254>
 800dc9c:	2301      	movs	r3, #1
 800dc9e:	e7f3      	b.n	800dc88 <_dtoa_r+0x228>
 800dca0:	2300      	movs	r3, #0
 800dca2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dca4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dca6:	18fb      	adds	r3, r7, r3
 800dca8:	9300      	str	r3, [sp, #0]
 800dcaa:	3301      	adds	r3, #1
 800dcac:	2b01      	cmp	r3, #1
 800dcae:	9307      	str	r3, [sp, #28]
 800dcb0:	bfb8      	it	lt
 800dcb2:	2301      	movlt	r3, #1
 800dcb4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800dcb8:	2100      	movs	r1, #0
 800dcba:	2204      	movs	r2, #4
 800dcbc:	f102 0514 	add.w	r5, r2, #20
 800dcc0:	429d      	cmp	r5, r3
 800dcc2:	d91f      	bls.n	800dd04 <_dtoa_r+0x2a4>
 800dcc4:	6041      	str	r1, [r0, #4]
 800dcc6:	4658      	mov	r0, fp
 800dcc8:	f001 f8da 	bl	800ee80 <_Balloc>
 800dccc:	4682      	mov	sl, r0
 800dcce:	2800      	cmp	r0, #0
 800dcd0:	d13c      	bne.n	800dd4c <_dtoa_r+0x2ec>
 800dcd2:	4b1b      	ldr	r3, [pc, #108]	@ (800dd40 <_dtoa_r+0x2e0>)
 800dcd4:	4602      	mov	r2, r0
 800dcd6:	f240 11af 	movw	r1, #431	@ 0x1af
 800dcda:	e6d8      	b.n	800da8e <_dtoa_r+0x2e>
 800dcdc:	2301      	movs	r3, #1
 800dcde:	e7e0      	b.n	800dca2 <_dtoa_r+0x242>
 800dce0:	2401      	movs	r4, #1
 800dce2:	2300      	movs	r3, #0
 800dce4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dce6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800dce8:	f04f 33ff 	mov.w	r3, #4294967295
 800dcec:	9300      	str	r3, [sp, #0]
 800dcee:	9307      	str	r3, [sp, #28]
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	2312      	movs	r3, #18
 800dcf4:	e7d0      	b.n	800dc98 <_dtoa_r+0x238>
 800dcf6:	2301      	movs	r3, #1
 800dcf8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dcfa:	e7f5      	b.n	800dce8 <_dtoa_r+0x288>
 800dcfc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dcfe:	9300      	str	r3, [sp, #0]
 800dd00:	9307      	str	r3, [sp, #28]
 800dd02:	e7d7      	b.n	800dcb4 <_dtoa_r+0x254>
 800dd04:	3101      	adds	r1, #1
 800dd06:	0052      	lsls	r2, r2, #1
 800dd08:	e7d8      	b.n	800dcbc <_dtoa_r+0x25c>
 800dd0a:	bf00      	nop
 800dd0c:	f3af 8000 	nop.w
 800dd10:	636f4361 	.word	0x636f4361
 800dd14:	3fd287a7 	.word	0x3fd287a7
 800dd18:	8b60c8b3 	.word	0x8b60c8b3
 800dd1c:	3fc68a28 	.word	0x3fc68a28
 800dd20:	509f79fb 	.word	0x509f79fb
 800dd24:	3fd34413 	.word	0x3fd34413
 800dd28:	08011392 	.word	0x08011392
 800dd2c:	080113a9 	.word	0x080113a9
 800dd30:	7ff00000 	.word	0x7ff00000
 800dd34:	0801135a 	.word	0x0801135a
 800dd38:	3ff80000 	.word	0x3ff80000
 800dd3c:	08011500 	.word	0x08011500
 800dd40:	08011401 	.word	0x08011401
 800dd44:	0801138e 	.word	0x0801138e
 800dd48:	08011359 	.word	0x08011359
 800dd4c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800dd50:	6018      	str	r0, [r3, #0]
 800dd52:	9b07      	ldr	r3, [sp, #28]
 800dd54:	2b0e      	cmp	r3, #14
 800dd56:	f200 80a4 	bhi.w	800dea2 <_dtoa_r+0x442>
 800dd5a:	2c00      	cmp	r4, #0
 800dd5c:	f000 80a1 	beq.w	800dea2 <_dtoa_r+0x442>
 800dd60:	2f00      	cmp	r7, #0
 800dd62:	dd33      	ble.n	800ddcc <_dtoa_r+0x36c>
 800dd64:	4bad      	ldr	r3, [pc, #692]	@ (800e01c <_dtoa_r+0x5bc>)
 800dd66:	f007 020f 	and.w	r2, r7, #15
 800dd6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd6e:	ed93 7b00 	vldr	d7, [r3]
 800dd72:	05f8      	lsls	r0, r7, #23
 800dd74:	ed8d 7b04 	vstr	d7, [sp, #16]
 800dd78:	ea4f 1427 	mov.w	r4, r7, asr #4
 800dd7c:	d516      	bpl.n	800ddac <_dtoa_r+0x34c>
 800dd7e:	4ba8      	ldr	r3, [pc, #672]	@ (800e020 <_dtoa_r+0x5c0>)
 800dd80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dd84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dd88:	f7f2 fd98 	bl	80008bc <__aeabi_ddiv>
 800dd8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dd90:	f004 040f 	and.w	r4, r4, #15
 800dd94:	2603      	movs	r6, #3
 800dd96:	4da2      	ldr	r5, [pc, #648]	@ (800e020 <_dtoa_r+0x5c0>)
 800dd98:	b954      	cbnz	r4, 800ddb0 <_dtoa_r+0x350>
 800dd9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dda2:	f7f2 fd8b 	bl	80008bc <__aeabi_ddiv>
 800dda6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ddaa:	e028      	b.n	800ddfe <_dtoa_r+0x39e>
 800ddac:	2602      	movs	r6, #2
 800ddae:	e7f2      	b.n	800dd96 <_dtoa_r+0x336>
 800ddb0:	07e1      	lsls	r1, r4, #31
 800ddb2:	d508      	bpl.n	800ddc6 <_dtoa_r+0x366>
 800ddb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ddb8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ddbc:	f7f2 fc54 	bl	8000668 <__aeabi_dmul>
 800ddc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ddc4:	3601      	adds	r6, #1
 800ddc6:	1064      	asrs	r4, r4, #1
 800ddc8:	3508      	adds	r5, #8
 800ddca:	e7e5      	b.n	800dd98 <_dtoa_r+0x338>
 800ddcc:	f000 80d2 	beq.w	800df74 <_dtoa_r+0x514>
 800ddd0:	427c      	negs	r4, r7
 800ddd2:	4b92      	ldr	r3, [pc, #584]	@ (800e01c <_dtoa_r+0x5bc>)
 800ddd4:	4d92      	ldr	r5, [pc, #584]	@ (800e020 <_dtoa_r+0x5c0>)
 800ddd6:	f004 020f 	and.w	r2, r4, #15
 800ddda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ddde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dde2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dde6:	f7f2 fc3f 	bl	8000668 <__aeabi_dmul>
 800ddea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ddee:	1124      	asrs	r4, r4, #4
 800ddf0:	2300      	movs	r3, #0
 800ddf2:	2602      	movs	r6, #2
 800ddf4:	2c00      	cmp	r4, #0
 800ddf6:	f040 80b2 	bne.w	800df5e <_dtoa_r+0x4fe>
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d1d3      	bne.n	800dda6 <_dtoa_r+0x346>
 800ddfe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800de00:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800de04:	2b00      	cmp	r3, #0
 800de06:	f000 80b7 	beq.w	800df78 <_dtoa_r+0x518>
 800de0a:	4b86      	ldr	r3, [pc, #536]	@ (800e024 <_dtoa_r+0x5c4>)
 800de0c:	2200      	movs	r2, #0
 800de0e:	4620      	mov	r0, r4
 800de10:	4629      	mov	r1, r5
 800de12:	f7f2 fe9b 	bl	8000b4c <__aeabi_dcmplt>
 800de16:	2800      	cmp	r0, #0
 800de18:	f000 80ae 	beq.w	800df78 <_dtoa_r+0x518>
 800de1c:	9b07      	ldr	r3, [sp, #28]
 800de1e:	2b00      	cmp	r3, #0
 800de20:	f000 80aa 	beq.w	800df78 <_dtoa_r+0x518>
 800de24:	9b00      	ldr	r3, [sp, #0]
 800de26:	2b00      	cmp	r3, #0
 800de28:	dd37      	ble.n	800de9a <_dtoa_r+0x43a>
 800de2a:	1e7b      	subs	r3, r7, #1
 800de2c:	9304      	str	r3, [sp, #16]
 800de2e:	4620      	mov	r0, r4
 800de30:	4b7d      	ldr	r3, [pc, #500]	@ (800e028 <_dtoa_r+0x5c8>)
 800de32:	2200      	movs	r2, #0
 800de34:	4629      	mov	r1, r5
 800de36:	f7f2 fc17 	bl	8000668 <__aeabi_dmul>
 800de3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800de3e:	9c00      	ldr	r4, [sp, #0]
 800de40:	3601      	adds	r6, #1
 800de42:	4630      	mov	r0, r6
 800de44:	f7f2 fba6 	bl	8000594 <__aeabi_i2d>
 800de48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800de4c:	f7f2 fc0c 	bl	8000668 <__aeabi_dmul>
 800de50:	4b76      	ldr	r3, [pc, #472]	@ (800e02c <_dtoa_r+0x5cc>)
 800de52:	2200      	movs	r2, #0
 800de54:	f7f2 fa52 	bl	80002fc <__adddf3>
 800de58:	4605      	mov	r5, r0
 800de5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800de5e:	2c00      	cmp	r4, #0
 800de60:	f040 808d 	bne.w	800df7e <_dtoa_r+0x51e>
 800de64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800de68:	4b71      	ldr	r3, [pc, #452]	@ (800e030 <_dtoa_r+0x5d0>)
 800de6a:	2200      	movs	r2, #0
 800de6c:	f7f2 fa44 	bl	80002f8 <__aeabi_dsub>
 800de70:	4602      	mov	r2, r0
 800de72:	460b      	mov	r3, r1
 800de74:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800de78:	462a      	mov	r2, r5
 800de7a:	4633      	mov	r3, r6
 800de7c:	f7f2 fe84 	bl	8000b88 <__aeabi_dcmpgt>
 800de80:	2800      	cmp	r0, #0
 800de82:	f040 828b 	bne.w	800e39c <_dtoa_r+0x93c>
 800de86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800de8a:	462a      	mov	r2, r5
 800de8c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800de90:	f7f2 fe5c 	bl	8000b4c <__aeabi_dcmplt>
 800de94:	2800      	cmp	r0, #0
 800de96:	f040 8128 	bne.w	800e0ea <_dtoa_r+0x68a>
 800de9a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800de9e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800dea2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	f2c0 815a 	blt.w	800e15e <_dtoa_r+0x6fe>
 800deaa:	2f0e      	cmp	r7, #14
 800deac:	f300 8157 	bgt.w	800e15e <_dtoa_r+0x6fe>
 800deb0:	4b5a      	ldr	r3, [pc, #360]	@ (800e01c <_dtoa_r+0x5bc>)
 800deb2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800deb6:	ed93 7b00 	vldr	d7, [r3]
 800deba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800debc:	2b00      	cmp	r3, #0
 800debe:	ed8d 7b00 	vstr	d7, [sp]
 800dec2:	da03      	bge.n	800decc <_dtoa_r+0x46c>
 800dec4:	9b07      	ldr	r3, [sp, #28]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	f340 8101 	ble.w	800e0ce <_dtoa_r+0x66e>
 800decc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ded0:	4656      	mov	r6, sl
 800ded2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ded6:	4620      	mov	r0, r4
 800ded8:	4629      	mov	r1, r5
 800deda:	f7f2 fcef 	bl	80008bc <__aeabi_ddiv>
 800dede:	f7f2 fe73 	bl	8000bc8 <__aeabi_d2iz>
 800dee2:	4680      	mov	r8, r0
 800dee4:	f7f2 fb56 	bl	8000594 <__aeabi_i2d>
 800dee8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800deec:	f7f2 fbbc 	bl	8000668 <__aeabi_dmul>
 800def0:	4602      	mov	r2, r0
 800def2:	460b      	mov	r3, r1
 800def4:	4620      	mov	r0, r4
 800def6:	4629      	mov	r1, r5
 800def8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800defc:	f7f2 f9fc 	bl	80002f8 <__aeabi_dsub>
 800df00:	f806 4b01 	strb.w	r4, [r6], #1
 800df04:	9d07      	ldr	r5, [sp, #28]
 800df06:	eba6 040a 	sub.w	r4, r6, sl
 800df0a:	42a5      	cmp	r5, r4
 800df0c:	4602      	mov	r2, r0
 800df0e:	460b      	mov	r3, r1
 800df10:	f040 8117 	bne.w	800e142 <_dtoa_r+0x6e2>
 800df14:	f7f2 f9f2 	bl	80002fc <__adddf3>
 800df18:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df1c:	4604      	mov	r4, r0
 800df1e:	460d      	mov	r5, r1
 800df20:	f7f2 fe32 	bl	8000b88 <__aeabi_dcmpgt>
 800df24:	2800      	cmp	r0, #0
 800df26:	f040 80f9 	bne.w	800e11c <_dtoa_r+0x6bc>
 800df2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df2e:	4620      	mov	r0, r4
 800df30:	4629      	mov	r1, r5
 800df32:	f7f2 fe01 	bl	8000b38 <__aeabi_dcmpeq>
 800df36:	b118      	cbz	r0, 800df40 <_dtoa_r+0x4e0>
 800df38:	f018 0f01 	tst.w	r8, #1
 800df3c:	f040 80ee 	bne.w	800e11c <_dtoa_r+0x6bc>
 800df40:	4649      	mov	r1, r9
 800df42:	4658      	mov	r0, fp
 800df44:	f000 ffdc 	bl	800ef00 <_Bfree>
 800df48:	2300      	movs	r3, #0
 800df4a:	7033      	strb	r3, [r6, #0]
 800df4c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800df4e:	3701      	adds	r7, #1
 800df50:	601f      	str	r7, [r3, #0]
 800df52:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800df54:	2b00      	cmp	r3, #0
 800df56:	f000 831d 	beq.w	800e594 <_dtoa_r+0xb34>
 800df5a:	601e      	str	r6, [r3, #0]
 800df5c:	e31a      	b.n	800e594 <_dtoa_r+0xb34>
 800df5e:	07e2      	lsls	r2, r4, #31
 800df60:	d505      	bpl.n	800df6e <_dtoa_r+0x50e>
 800df62:	e9d5 2300 	ldrd	r2, r3, [r5]
 800df66:	f7f2 fb7f 	bl	8000668 <__aeabi_dmul>
 800df6a:	3601      	adds	r6, #1
 800df6c:	2301      	movs	r3, #1
 800df6e:	1064      	asrs	r4, r4, #1
 800df70:	3508      	adds	r5, #8
 800df72:	e73f      	b.n	800ddf4 <_dtoa_r+0x394>
 800df74:	2602      	movs	r6, #2
 800df76:	e742      	b.n	800ddfe <_dtoa_r+0x39e>
 800df78:	9c07      	ldr	r4, [sp, #28]
 800df7a:	9704      	str	r7, [sp, #16]
 800df7c:	e761      	b.n	800de42 <_dtoa_r+0x3e2>
 800df7e:	4b27      	ldr	r3, [pc, #156]	@ (800e01c <_dtoa_r+0x5bc>)
 800df80:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800df82:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800df86:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800df8a:	4454      	add	r4, sl
 800df8c:	2900      	cmp	r1, #0
 800df8e:	d053      	beq.n	800e038 <_dtoa_r+0x5d8>
 800df90:	4928      	ldr	r1, [pc, #160]	@ (800e034 <_dtoa_r+0x5d4>)
 800df92:	2000      	movs	r0, #0
 800df94:	f7f2 fc92 	bl	80008bc <__aeabi_ddiv>
 800df98:	4633      	mov	r3, r6
 800df9a:	462a      	mov	r2, r5
 800df9c:	f7f2 f9ac 	bl	80002f8 <__aeabi_dsub>
 800dfa0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800dfa4:	4656      	mov	r6, sl
 800dfa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dfaa:	f7f2 fe0d 	bl	8000bc8 <__aeabi_d2iz>
 800dfae:	4605      	mov	r5, r0
 800dfb0:	f7f2 faf0 	bl	8000594 <__aeabi_i2d>
 800dfb4:	4602      	mov	r2, r0
 800dfb6:	460b      	mov	r3, r1
 800dfb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dfbc:	f7f2 f99c 	bl	80002f8 <__aeabi_dsub>
 800dfc0:	3530      	adds	r5, #48	@ 0x30
 800dfc2:	4602      	mov	r2, r0
 800dfc4:	460b      	mov	r3, r1
 800dfc6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800dfca:	f806 5b01 	strb.w	r5, [r6], #1
 800dfce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800dfd2:	f7f2 fdbb 	bl	8000b4c <__aeabi_dcmplt>
 800dfd6:	2800      	cmp	r0, #0
 800dfd8:	d171      	bne.n	800e0be <_dtoa_r+0x65e>
 800dfda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dfde:	4911      	ldr	r1, [pc, #68]	@ (800e024 <_dtoa_r+0x5c4>)
 800dfe0:	2000      	movs	r0, #0
 800dfe2:	f7f2 f989 	bl	80002f8 <__aeabi_dsub>
 800dfe6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800dfea:	f7f2 fdaf 	bl	8000b4c <__aeabi_dcmplt>
 800dfee:	2800      	cmp	r0, #0
 800dff0:	f040 8095 	bne.w	800e11e <_dtoa_r+0x6be>
 800dff4:	42a6      	cmp	r6, r4
 800dff6:	f43f af50 	beq.w	800de9a <_dtoa_r+0x43a>
 800dffa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800dffe:	4b0a      	ldr	r3, [pc, #40]	@ (800e028 <_dtoa_r+0x5c8>)
 800e000:	2200      	movs	r2, #0
 800e002:	f7f2 fb31 	bl	8000668 <__aeabi_dmul>
 800e006:	4b08      	ldr	r3, [pc, #32]	@ (800e028 <_dtoa_r+0x5c8>)
 800e008:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e00c:	2200      	movs	r2, #0
 800e00e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e012:	f7f2 fb29 	bl	8000668 <__aeabi_dmul>
 800e016:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e01a:	e7c4      	b.n	800dfa6 <_dtoa_r+0x546>
 800e01c:	08011500 	.word	0x08011500
 800e020:	080114d8 	.word	0x080114d8
 800e024:	3ff00000 	.word	0x3ff00000
 800e028:	40240000 	.word	0x40240000
 800e02c:	401c0000 	.word	0x401c0000
 800e030:	40140000 	.word	0x40140000
 800e034:	3fe00000 	.word	0x3fe00000
 800e038:	4631      	mov	r1, r6
 800e03a:	4628      	mov	r0, r5
 800e03c:	f7f2 fb14 	bl	8000668 <__aeabi_dmul>
 800e040:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e044:	9415      	str	r4, [sp, #84]	@ 0x54
 800e046:	4656      	mov	r6, sl
 800e048:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e04c:	f7f2 fdbc 	bl	8000bc8 <__aeabi_d2iz>
 800e050:	4605      	mov	r5, r0
 800e052:	f7f2 fa9f 	bl	8000594 <__aeabi_i2d>
 800e056:	4602      	mov	r2, r0
 800e058:	460b      	mov	r3, r1
 800e05a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e05e:	f7f2 f94b 	bl	80002f8 <__aeabi_dsub>
 800e062:	3530      	adds	r5, #48	@ 0x30
 800e064:	f806 5b01 	strb.w	r5, [r6], #1
 800e068:	4602      	mov	r2, r0
 800e06a:	460b      	mov	r3, r1
 800e06c:	42a6      	cmp	r6, r4
 800e06e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e072:	f04f 0200 	mov.w	r2, #0
 800e076:	d124      	bne.n	800e0c2 <_dtoa_r+0x662>
 800e078:	4bac      	ldr	r3, [pc, #688]	@ (800e32c <_dtoa_r+0x8cc>)
 800e07a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e07e:	f7f2 f93d 	bl	80002fc <__adddf3>
 800e082:	4602      	mov	r2, r0
 800e084:	460b      	mov	r3, r1
 800e086:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e08a:	f7f2 fd7d 	bl	8000b88 <__aeabi_dcmpgt>
 800e08e:	2800      	cmp	r0, #0
 800e090:	d145      	bne.n	800e11e <_dtoa_r+0x6be>
 800e092:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e096:	49a5      	ldr	r1, [pc, #660]	@ (800e32c <_dtoa_r+0x8cc>)
 800e098:	2000      	movs	r0, #0
 800e09a:	f7f2 f92d 	bl	80002f8 <__aeabi_dsub>
 800e09e:	4602      	mov	r2, r0
 800e0a0:	460b      	mov	r3, r1
 800e0a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e0a6:	f7f2 fd51 	bl	8000b4c <__aeabi_dcmplt>
 800e0aa:	2800      	cmp	r0, #0
 800e0ac:	f43f aef5 	beq.w	800de9a <_dtoa_r+0x43a>
 800e0b0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800e0b2:	1e73      	subs	r3, r6, #1
 800e0b4:	9315      	str	r3, [sp, #84]	@ 0x54
 800e0b6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e0ba:	2b30      	cmp	r3, #48	@ 0x30
 800e0bc:	d0f8      	beq.n	800e0b0 <_dtoa_r+0x650>
 800e0be:	9f04      	ldr	r7, [sp, #16]
 800e0c0:	e73e      	b.n	800df40 <_dtoa_r+0x4e0>
 800e0c2:	4b9b      	ldr	r3, [pc, #620]	@ (800e330 <_dtoa_r+0x8d0>)
 800e0c4:	f7f2 fad0 	bl	8000668 <__aeabi_dmul>
 800e0c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e0cc:	e7bc      	b.n	800e048 <_dtoa_r+0x5e8>
 800e0ce:	d10c      	bne.n	800e0ea <_dtoa_r+0x68a>
 800e0d0:	4b98      	ldr	r3, [pc, #608]	@ (800e334 <_dtoa_r+0x8d4>)
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e0d8:	f7f2 fac6 	bl	8000668 <__aeabi_dmul>
 800e0dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e0e0:	f7f2 fd48 	bl	8000b74 <__aeabi_dcmpge>
 800e0e4:	2800      	cmp	r0, #0
 800e0e6:	f000 8157 	beq.w	800e398 <_dtoa_r+0x938>
 800e0ea:	2400      	movs	r4, #0
 800e0ec:	4625      	mov	r5, r4
 800e0ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e0f0:	43db      	mvns	r3, r3
 800e0f2:	9304      	str	r3, [sp, #16]
 800e0f4:	4656      	mov	r6, sl
 800e0f6:	2700      	movs	r7, #0
 800e0f8:	4621      	mov	r1, r4
 800e0fa:	4658      	mov	r0, fp
 800e0fc:	f000 ff00 	bl	800ef00 <_Bfree>
 800e100:	2d00      	cmp	r5, #0
 800e102:	d0dc      	beq.n	800e0be <_dtoa_r+0x65e>
 800e104:	b12f      	cbz	r7, 800e112 <_dtoa_r+0x6b2>
 800e106:	42af      	cmp	r7, r5
 800e108:	d003      	beq.n	800e112 <_dtoa_r+0x6b2>
 800e10a:	4639      	mov	r1, r7
 800e10c:	4658      	mov	r0, fp
 800e10e:	f000 fef7 	bl	800ef00 <_Bfree>
 800e112:	4629      	mov	r1, r5
 800e114:	4658      	mov	r0, fp
 800e116:	f000 fef3 	bl	800ef00 <_Bfree>
 800e11a:	e7d0      	b.n	800e0be <_dtoa_r+0x65e>
 800e11c:	9704      	str	r7, [sp, #16]
 800e11e:	4633      	mov	r3, r6
 800e120:	461e      	mov	r6, r3
 800e122:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e126:	2a39      	cmp	r2, #57	@ 0x39
 800e128:	d107      	bne.n	800e13a <_dtoa_r+0x6da>
 800e12a:	459a      	cmp	sl, r3
 800e12c:	d1f8      	bne.n	800e120 <_dtoa_r+0x6c0>
 800e12e:	9a04      	ldr	r2, [sp, #16]
 800e130:	3201      	adds	r2, #1
 800e132:	9204      	str	r2, [sp, #16]
 800e134:	2230      	movs	r2, #48	@ 0x30
 800e136:	f88a 2000 	strb.w	r2, [sl]
 800e13a:	781a      	ldrb	r2, [r3, #0]
 800e13c:	3201      	adds	r2, #1
 800e13e:	701a      	strb	r2, [r3, #0]
 800e140:	e7bd      	b.n	800e0be <_dtoa_r+0x65e>
 800e142:	4b7b      	ldr	r3, [pc, #492]	@ (800e330 <_dtoa_r+0x8d0>)
 800e144:	2200      	movs	r2, #0
 800e146:	f7f2 fa8f 	bl	8000668 <__aeabi_dmul>
 800e14a:	2200      	movs	r2, #0
 800e14c:	2300      	movs	r3, #0
 800e14e:	4604      	mov	r4, r0
 800e150:	460d      	mov	r5, r1
 800e152:	f7f2 fcf1 	bl	8000b38 <__aeabi_dcmpeq>
 800e156:	2800      	cmp	r0, #0
 800e158:	f43f aebb 	beq.w	800ded2 <_dtoa_r+0x472>
 800e15c:	e6f0      	b.n	800df40 <_dtoa_r+0x4e0>
 800e15e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e160:	2a00      	cmp	r2, #0
 800e162:	f000 80db 	beq.w	800e31c <_dtoa_r+0x8bc>
 800e166:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e168:	2a01      	cmp	r2, #1
 800e16a:	f300 80bf 	bgt.w	800e2ec <_dtoa_r+0x88c>
 800e16e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800e170:	2a00      	cmp	r2, #0
 800e172:	f000 80b7 	beq.w	800e2e4 <_dtoa_r+0x884>
 800e176:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e17a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e17c:	4646      	mov	r6, r8
 800e17e:	9a08      	ldr	r2, [sp, #32]
 800e180:	2101      	movs	r1, #1
 800e182:	441a      	add	r2, r3
 800e184:	4658      	mov	r0, fp
 800e186:	4498      	add	r8, r3
 800e188:	9208      	str	r2, [sp, #32]
 800e18a:	f000 ffb7 	bl	800f0fc <__i2b>
 800e18e:	4605      	mov	r5, r0
 800e190:	b15e      	cbz	r6, 800e1aa <_dtoa_r+0x74a>
 800e192:	9b08      	ldr	r3, [sp, #32]
 800e194:	2b00      	cmp	r3, #0
 800e196:	dd08      	ble.n	800e1aa <_dtoa_r+0x74a>
 800e198:	42b3      	cmp	r3, r6
 800e19a:	9a08      	ldr	r2, [sp, #32]
 800e19c:	bfa8      	it	ge
 800e19e:	4633      	movge	r3, r6
 800e1a0:	eba8 0803 	sub.w	r8, r8, r3
 800e1a4:	1af6      	subs	r6, r6, r3
 800e1a6:	1ad3      	subs	r3, r2, r3
 800e1a8:	9308      	str	r3, [sp, #32]
 800e1aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e1ac:	b1f3      	cbz	r3, 800e1ec <_dtoa_r+0x78c>
 800e1ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	f000 80b7 	beq.w	800e324 <_dtoa_r+0x8c4>
 800e1b6:	b18c      	cbz	r4, 800e1dc <_dtoa_r+0x77c>
 800e1b8:	4629      	mov	r1, r5
 800e1ba:	4622      	mov	r2, r4
 800e1bc:	4658      	mov	r0, fp
 800e1be:	f001 f85d 	bl	800f27c <__pow5mult>
 800e1c2:	464a      	mov	r2, r9
 800e1c4:	4601      	mov	r1, r0
 800e1c6:	4605      	mov	r5, r0
 800e1c8:	4658      	mov	r0, fp
 800e1ca:	f000 ffad 	bl	800f128 <__multiply>
 800e1ce:	4649      	mov	r1, r9
 800e1d0:	9004      	str	r0, [sp, #16]
 800e1d2:	4658      	mov	r0, fp
 800e1d4:	f000 fe94 	bl	800ef00 <_Bfree>
 800e1d8:	9b04      	ldr	r3, [sp, #16]
 800e1da:	4699      	mov	r9, r3
 800e1dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e1de:	1b1a      	subs	r2, r3, r4
 800e1e0:	d004      	beq.n	800e1ec <_dtoa_r+0x78c>
 800e1e2:	4649      	mov	r1, r9
 800e1e4:	4658      	mov	r0, fp
 800e1e6:	f001 f849 	bl	800f27c <__pow5mult>
 800e1ea:	4681      	mov	r9, r0
 800e1ec:	2101      	movs	r1, #1
 800e1ee:	4658      	mov	r0, fp
 800e1f0:	f000 ff84 	bl	800f0fc <__i2b>
 800e1f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e1f6:	4604      	mov	r4, r0
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	f000 81cf 	beq.w	800e59c <_dtoa_r+0xb3c>
 800e1fe:	461a      	mov	r2, r3
 800e200:	4601      	mov	r1, r0
 800e202:	4658      	mov	r0, fp
 800e204:	f001 f83a 	bl	800f27c <__pow5mult>
 800e208:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e20a:	2b01      	cmp	r3, #1
 800e20c:	4604      	mov	r4, r0
 800e20e:	f300 8095 	bgt.w	800e33c <_dtoa_r+0x8dc>
 800e212:	9b02      	ldr	r3, [sp, #8]
 800e214:	2b00      	cmp	r3, #0
 800e216:	f040 8087 	bne.w	800e328 <_dtoa_r+0x8c8>
 800e21a:	9b03      	ldr	r3, [sp, #12]
 800e21c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e220:	2b00      	cmp	r3, #0
 800e222:	f040 8089 	bne.w	800e338 <_dtoa_r+0x8d8>
 800e226:	9b03      	ldr	r3, [sp, #12]
 800e228:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e22c:	0d1b      	lsrs	r3, r3, #20
 800e22e:	051b      	lsls	r3, r3, #20
 800e230:	b12b      	cbz	r3, 800e23e <_dtoa_r+0x7de>
 800e232:	9b08      	ldr	r3, [sp, #32]
 800e234:	3301      	adds	r3, #1
 800e236:	9308      	str	r3, [sp, #32]
 800e238:	f108 0801 	add.w	r8, r8, #1
 800e23c:	2301      	movs	r3, #1
 800e23e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e240:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e242:	2b00      	cmp	r3, #0
 800e244:	f000 81b0 	beq.w	800e5a8 <_dtoa_r+0xb48>
 800e248:	6923      	ldr	r3, [r4, #16]
 800e24a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e24e:	6918      	ldr	r0, [r3, #16]
 800e250:	f000 ff08 	bl	800f064 <__hi0bits>
 800e254:	f1c0 0020 	rsb	r0, r0, #32
 800e258:	9b08      	ldr	r3, [sp, #32]
 800e25a:	4418      	add	r0, r3
 800e25c:	f010 001f 	ands.w	r0, r0, #31
 800e260:	d077      	beq.n	800e352 <_dtoa_r+0x8f2>
 800e262:	f1c0 0320 	rsb	r3, r0, #32
 800e266:	2b04      	cmp	r3, #4
 800e268:	dd6b      	ble.n	800e342 <_dtoa_r+0x8e2>
 800e26a:	9b08      	ldr	r3, [sp, #32]
 800e26c:	f1c0 001c 	rsb	r0, r0, #28
 800e270:	4403      	add	r3, r0
 800e272:	4480      	add	r8, r0
 800e274:	4406      	add	r6, r0
 800e276:	9308      	str	r3, [sp, #32]
 800e278:	f1b8 0f00 	cmp.w	r8, #0
 800e27c:	dd05      	ble.n	800e28a <_dtoa_r+0x82a>
 800e27e:	4649      	mov	r1, r9
 800e280:	4642      	mov	r2, r8
 800e282:	4658      	mov	r0, fp
 800e284:	f001 f854 	bl	800f330 <__lshift>
 800e288:	4681      	mov	r9, r0
 800e28a:	9b08      	ldr	r3, [sp, #32]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	dd05      	ble.n	800e29c <_dtoa_r+0x83c>
 800e290:	4621      	mov	r1, r4
 800e292:	461a      	mov	r2, r3
 800e294:	4658      	mov	r0, fp
 800e296:	f001 f84b 	bl	800f330 <__lshift>
 800e29a:	4604      	mov	r4, r0
 800e29c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d059      	beq.n	800e356 <_dtoa_r+0x8f6>
 800e2a2:	4621      	mov	r1, r4
 800e2a4:	4648      	mov	r0, r9
 800e2a6:	f001 f8af 	bl	800f408 <__mcmp>
 800e2aa:	2800      	cmp	r0, #0
 800e2ac:	da53      	bge.n	800e356 <_dtoa_r+0x8f6>
 800e2ae:	1e7b      	subs	r3, r7, #1
 800e2b0:	9304      	str	r3, [sp, #16]
 800e2b2:	4649      	mov	r1, r9
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	220a      	movs	r2, #10
 800e2b8:	4658      	mov	r0, fp
 800e2ba:	f000 fe43 	bl	800ef44 <__multadd>
 800e2be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2c0:	4681      	mov	r9, r0
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	f000 8172 	beq.w	800e5ac <_dtoa_r+0xb4c>
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	4629      	mov	r1, r5
 800e2cc:	220a      	movs	r2, #10
 800e2ce:	4658      	mov	r0, fp
 800e2d0:	f000 fe38 	bl	800ef44 <__multadd>
 800e2d4:	9b00      	ldr	r3, [sp, #0]
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	4605      	mov	r5, r0
 800e2da:	dc67      	bgt.n	800e3ac <_dtoa_r+0x94c>
 800e2dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2de:	2b02      	cmp	r3, #2
 800e2e0:	dc41      	bgt.n	800e366 <_dtoa_r+0x906>
 800e2e2:	e063      	b.n	800e3ac <_dtoa_r+0x94c>
 800e2e4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e2e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e2ea:	e746      	b.n	800e17a <_dtoa_r+0x71a>
 800e2ec:	9b07      	ldr	r3, [sp, #28]
 800e2ee:	1e5c      	subs	r4, r3, #1
 800e2f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e2f2:	42a3      	cmp	r3, r4
 800e2f4:	bfbf      	itttt	lt
 800e2f6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800e2f8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800e2fa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800e2fc:	1ae3      	sublt	r3, r4, r3
 800e2fe:	bfb4      	ite	lt
 800e300:	18d2      	addlt	r2, r2, r3
 800e302:	1b1c      	subge	r4, r3, r4
 800e304:	9b07      	ldr	r3, [sp, #28]
 800e306:	bfbc      	itt	lt
 800e308:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800e30a:	2400      	movlt	r4, #0
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	bfb5      	itete	lt
 800e310:	eba8 0603 	sublt.w	r6, r8, r3
 800e314:	9b07      	ldrge	r3, [sp, #28]
 800e316:	2300      	movlt	r3, #0
 800e318:	4646      	movge	r6, r8
 800e31a:	e730      	b.n	800e17e <_dtoa_r+0x71e>
 800e31c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e31e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800e320:	4646      	mov	r6, r8
 800e322:	e735      	b.n	800e190 <_dtoa_r+0x730>
 800e324:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e326:	e75c      	b.n	800e1e2 <_dtoa_r+0x782>
 800e328:	2300      	movs	r3, #0
 800e32a:	e788      	b.n	800e23e <_dtoa_r+0x7de>
 800e32c:	3fe00000 	.word	0x3fe00000
 800e330:	40240000 	.word	0x40240000
 800e334:	40140000 	.word	0x40140000
 800e338:	9b02      	ldr	r3, [sp, #8]
 800e33a:	e780      	b.n	800e23e <_dtoa_r+0x7de>
 800e33c:	2300      	movs	r3, #0
 800e33e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e340:	e782      	b.n	800e248 <_dtoa_r+0x7e8>
 800e342:	d099      	beq.n	800e278 <_dtoa_r+0x818>
 800e344:	9a08      	ldr	r2, [sp, #32]
 800e346:	331c      	adds	r3, #28
 800e348:	441a      	add	r2, r3
 800e34a:	4498      	add	r8, r3
 800e34c:	441e      	add	r6, r3
 800e34e:	9208      	str	r2, [sp, #32]
 800e350:	e792      	b.n	800e278 <_dtoa_r+0x818>
 800e352:	4603      	mov	r3, r0
 800e354:	e7f6      	b.n	800e344 <_dtoa_r+0x8e4>
 800e356:	9b07      	ldr	r3, [sp, #28]
 800e358:	9704      	str	r7, [sp, #16]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	dc20      	bgt.n	800e3a0 <_dtoa_r+0x940>
 800e35e:	9300      	str	r3, [sp, #0]
 800e360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e362:	2b02      	cmp	r3, #2
 800e364:	dd1e      	ble.n	800e3a4 <_dtoa_r+0x944>
 800e366:	9b00      	ldr	r3, [sp, #0]
 800e368:	2b00      	cmp	r3, #0
 800e36a:	f47f aec0 	bne.w	800e0ee <_dtoa_r+0x68e>
 800e36e:	4621      	mov	r1, r4
 800e370:	2205      	movs	r2, #5
 800e372:	4658      	mov	r0, fp
 800e374:	f000 fde6 	bl	800ef44 <__multadd>
 800e378:	4601      	mov	r1, r0
 800e37a:	4604      	mov	r4, r0
 800e37c:	4648      	mov	r0, r9
 800e37e:	f001 f843 	bl	800f408 <__mcmp>
 800e382:	2800      	cmp	r0, #0
 800e384:	f77f aeb3 	ble.w	800e0ee <_dtoa_r+0x68e>
 800e388:	4656      	mov	r6, sl
 800e38a:	2331      	movs	r3, #49	@ 0x31
 800e38c:	f806 3b01 	strb.w	r3, [r6], #1
 800e390:	9b04      	ldr	r3, [sp, #16]
 800e392:	3301      	adds	r3, #1
 800e394:	9304      	str	r3, [sp, #16]
 800e396:	e6ae      	b.n	800e0f6 <_dtoa_r+0x696>
 800e398:	9c07      	ldr	r4, [sp, #28]
 800e39a:	9704      	str	r7, [sp, #16]
 800e39c:	4625      	mov	r5, r4
 800e39e:	e7f3      	b.n	800e388 <_dtoa_r+0x928>
 800e3a0:	9b07      	ldr	r3, [sp, #28]
 800e3a2:	9300      	str	r3, [sp, #0]
 800e3a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	f000 8104 	beq.w	800e5b4 <_dtoa_r+0xb54>
 800e3ac:	2e00      	cmp	r6, #0
 800e3ae:	dd05      	ble.n	800e3bc <_dtoa_r+0x95c>
 800e3b0:	4629      	mov	r1, r5
 800e3b2:	4632      	mov	r2, r6
 800e3b4:	4658      	mov	r0, fp
 800e3b6:	f000 ffbb 	bl	800f330 <__lshift>
 800e3ba:	4605      	mov	r5, r0
 800e3bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d05a      	beq.n	800e478 <_dtoa_r+0xa18>
 800e3c2:	6869      	ldr	r1, [r5, #4]
 800e3c4:	4658      	mov	r0, fp
 800e3c6:	f000 fd5b 	bl	800ee80 <_Balloc>
 800e3ca:	4606      	mov	r6, r0
 800e3cc:	b928      	cbnz	r0, 800e3da <_dtoa_r+0x97a>
 800e3ce:	4b84      	ldr	r3, [pc, #528]	@ (800e5e0 <_dtoa_r+0xb80>)
 800e3d0:	4602      	mov	r2, r0
 800e3d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e3d6:	f7ff bb5a 	b.w	800da8e <_dtoa_r+0x2e>
 800e3da:	692a      	ldr	r2, [r5, #16]
 800e3dc:	3202      	adds	r2, #2
 800e3de:	0092      	lsls	r2, r2, #2
 800e3e0:	f105 010c 	add.w	r1, r5, #12
 800e3e4:	300c      	adds	r0, #12
 800e3e6:	f7ff fa8c 	bl	800d902 <memcpy>
 800e3ea:	2201      	movs	r2, #1
 800e3ec:	4631      	mov	r1, r6
 800e3ee:	4658      	mov	r0, fp
 800e3f0:	f000 ff9e 	bl	800f330 <__lshift>
 800e3f4:	f10a 0301 	add.w	r3, sl, #1
 800e3f8:	9307      	str	r3, [sp, #28]
 800e3fa:	9b00      	ldr	r3, [sp, #0]
 800e3fc:	4453      	add	r3, sl
 800e3fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e400:	9b02      	ldr	r3, [sp, #8]
 800e402:	f003 0301 	and.w	r3, r3, #1
 800e406:	462f      	mov	r7, r5
 800e408:	930a      	str	r3, [sp, #40]	@ 0x28
 800e40a:	4605      	mov	r5, r0
 800e40c:	9b07      	ldr	r3, [sp, #28]
 800e40e:	4621      	mov	r1, r4
 800e410:	3b01      	subs	r3, #1
 800e412:	4648      	mov	r0, r9
 800e414:	9300      	str	r3, [sp, #0]
 800e416:	f7ff fa98 	bl	800d94a <quorem>
 800e41a:	4639      	mov	r1, r7
 800e41c:	9002      	str	r0, [sp, #8]
 800e41e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e422:	4648      	mov	r0, r9
 800e424:	f000 fff0 	bl	800f408 <__mcmp>
 800e428:	462a      	mov	r2, r5
 800e42a:	9008      	str	r0, [sp, #32]
 800e42c:	4621      	mov	r1, r4
 800e42e:	4658      	mov	r0, fp
 800e430:	f001 f806 	bl	800f440 <__mdiff>
 800e434:	68c2      	ldr	r2, [r0, #12]
 800e436:	4606      	mov	r6, r0
 800e438:	bb02      	cbnz	r2, 800e47c <_dtoa_r+0xa1c>
 800e43a:	4601      	mov	r1, r0
 800e43c:	4648      	mov	r0, r9
 800e43e:	f000 ffe3 	bl	800f408 <__mcmp>
 800e442:	4602      	mov	r2, r0
 800e444:	4631      	mov	r1, r6
 800e446:	4658      	mov	r0, fp
 800e448:	920e      	str	r2, [sp, #56]	@ 0x38
 800e44a:	f000 fd59 	bl	800ef00 <_Bfree>
 800e44e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e450:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e452:	9e07      	ldr	r6, [sp, #28]
 800e454:	ea43 0102 	orr.w	r1, r3, r2
 800e458:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e45a:	4319      	orrs	r1, r3
 800e45c:	d110      	bne.n	800e480 <_dtoa_r+0xa20>
 800e45e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e462:	d029      	beq.n	800e4b8 <_dtoa_r+0xa58>
 800e464:	9b08      	ldr	r3, [sp, #32]
 800e466:	2b00      	cmp	r3, #0
 800e468:	dd02      	ble.n	800e470 <_dtoa_r+0xa10>
 800e46a:	9b02      	ldr	r3, [sp, #8]
 800e46c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800e470:	9b00      	ldr	r3, [sp, #0]
 800e472:	f883 8000 	strb.w	r8, [r3]
 800e476:	e63f      	b.n	800e0f8 <_dtoa_r+0x698>
 800e478:	4628      	mov	r0, r5
 800e47a:	e7bb      	b.n	800e3f4 <_dtoa_r+0x994>
 800e47c:	2201      	movs	r2, #1
 800e47e:	e7e1      	b.n	800e444 <_dtoa_r+0x9e4>
 800e480:	9b08      	ldr	r3, [sp, #32]
 800e482:	2b00      	cmp	r3, #0
 800e484:	db04      	blt.n	800e490 <_dtoa_r+0xa30>
 800e486:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e488:	430b      	orrs	r3, r1
 800e48a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e48c:	430b      	orrs	r3, r1
 800e48e:	d120      	bne.n	800e4d2 <_dtoa_r+0xa72>
 800e490:	2a00      	cmp	r2, #0
 800e492:	dded      	ble.n	800e470 <_dtoa_r+0xa10>
 800e494:	4649      	mov	r1, r9
 800e496:	2201      	movs	r2, #1
 800e498:	4658      	mov	r0, fp
 800e49a:	f000 ff49 	bl	800f330 <__lshift>
 800e49e:	4621      	mov	r1, r4
 800e4a0:	4681      	mov	r9, r0
 800e4a2:	f000 ffb1 	bl	800f408 <__mcmp>
 800e4a6:	2800      	cmp	r0, #0
 800e4a8:	dc03      	bgt.n	800e4b2 <_dtoa_r+0xa52>
 800e4aa:	d1e1      	bne.n	800e470 <_dtoa_r+0xa10>
 800e4ac:	f018 0f01 	tst.w	r8, #1
 800e4b0:	d0de      	beq.n	800e470 <_dtoa_r+0xa10>
 800e4b2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e4b6:	d1d8      	bne.n	800e46a <_dtoa_r+0xa0a>
 800e4b8:	9a00      	ldr	r2, [sp, #0]
 800e4ba:	2339      	movs	r3, #57	@ 0x39
 800e4bc:	7013      	strb	r3, [r2, #0]
 800e4be:	4633      	mov	r3, r6
 800e4c0:	461e      	mov	r6, r3
 800e4c2:	3b01      	subs	r3, #1
 800e4c4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e4c8:	2a39      	cmp	r2, #57	@ 0x39
 800e4ca:	d052      	beq.n	800e572 <_dtoa_r+0xb12>
 800e4cc:	3201      	adds	r2, #1
 800e4ce:	701a      	strb	r2, [r3, #0]
 800e4d0:	e612      	b.n	800e0f8 <_dtoa_r+0x698>
 800e4d2:	2a00      	cmp	r2, #0
 800e4d4:	dd07      	ble.n	800e4e6 <_dtoa_r+0xa86>
 800e4d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e4da:	d0ed      	beq.n	800e4b8 <_dtoa_r+0xa58>
 800e4dc:	9a00      	ldr	r2, [sp, #0]
 800e4de:	f108 0301 	add.w	r3, r8, #1
 800e4e2:	7013      	strb	r3, [r2, #0]
 800e4e4:	e608      	b.n	800e0f8 <_dtoa_r+0x698>
 800e4e6:	9b07      	ldr	r3, [sp, #28]
 800e4e8:	9a07      	ldr	r2, [sp, #28]
 800e4ea:	f803 8c01 	strb.w	r8, [r3, #-1]
 800e4ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e4f0:	4293      	cmp	r3, r2
 800e4f2:	d028      	beq.n	800e546 <_dtoa_r+0xae6>
 800e4f4:	4649      	mov	r1, r9
 800e4f6:	2300      	movs	r3, #0
 800e4f8:	220a      	movs	r2, #10
 800e4fa:	4658      	mov	r0, fp
 800e4fc:	f000 fd22 	bl	800ef44 <__multadd>
 800e500:	42af      	cmp	r7, r5
 800e502:	4681      	mov	r9, r0
 800e504:	f04f 0300 	mov.w	r3, #0
 800e508:	f04f 020a 	mov.w	r2, #10
 800e50c:	4639      	mov	r1, r7
 800e50e:	4658      	mov	r0, fp
 800e510:	d107      	bne.n	800e522 <_dtoa_r+0xac2>
 800e512:	f000 fd17 	bl	800ef44 <__multadd>
 800e516:	4607      	mov	r7, r0
 800e518:	4605      	mov	r5, r0
 800e51a:	9b07      	ldr	r3, [sp, #28]
 800e51c:	3301      	adds	r3, #1
 800e51e:	9307      	str	r3, [sp, #28]
 800e520:	e774      	b.n	800e40c <_dtoa_r+0x9ac>
 800e522:	f000 fd0f 	bl	800ef44 <__multadd>
 800e526:	4629      	mov	r1, r5
 800e528:	4607      	mov	r7, r0
 800e52a:	2300      	movs	r3, #0
 800e52c:	220a      	movs	r2, #10
 800e52e:	4658      	mov	r0, fp
 800e530:	f000 fd08 	bl	800ef44 <__multadd>
 800e534:	4605      	mov	r5, r0
 800e536:	e7f0      	b.n	800e51a <_dtoa_r+0xaba>
 800e538:	9b00      	ldr	r3, [sp, #0]
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	bfcc      	ite	gt
 800e53e:	461e      	movgt	r6, r3
 800e540:	2601      	movle	r6, #1
 800e542:	4456      	add	r6, sl
 800e544:	2700      	movs	r7, #0
 800e546:	4649      	mov	r1, r9
 800e548:	2201      	movs	r2, #1
 800e54a:	4658      	mov	r0, fp
 800e54c:	f000 fef0 	bl	800f330 <__lshift>
 800e550:	4621      	mov	r1, r4
 800e552:	4681      	mov	r9, r0
 800e554:	f000 ff58 	bl	800f408 <__mcmp>
 800e558:	2800      	cmp	r0, #0
 800e55a:	dcb0      	bgt.n	800e4be <_dtoa_r+0xa5e>
 800e55c:	d102      	bne.n	800e564 <_dtoa_r+0xb04>
 800e55e:	f018 0f01 	tst.w	r8, #1
 800e562:	d1ac      	bne.n	800e4be <_dtoa_r+0xa5e>
 800e564:	4633      	mov	r3, r6
 800e566:	461e      	mov	r6, r3
 800e568:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e56c:	2a30      	cmp	r2, #48	@ 0x30
 800e56e:	d0fa      	beq.n	800e566 <_dtoa_r+0xb06>
 800e570:	e5c2      	b.n	800e0f8 <_dtoa_r+0x698>
 800e572:	459a      	cmp	sl, r3
 800e574:	d1a4      	bne.n	800e4c0 <_dtoa_r+0xa60>
 800e576:	9b04      	ldr	r3, [sp, #16]
 800e578:	3301      	adds	r3, #1
 800e57a:	9304      	str	r3, [sp, #16]
 800e57c:	2331      	movs	r3, #49	@ 0x31
 800e57e:	f88a 3000 	strb.w	r3, [sl]
 800e582:	e5b9      	b.n	800e0f8 <_dtoa_r+0x698>
 800e584:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e586:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e5e4 <_dtoa_r+0xb84>
 800e58a:	b11b      	cbz	r3, 800e594 <_dtoa_r+0xb34>
 800e58c:	f10a 0308 	add.w	r3, sl, #8
 800e590:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e592:	6013      	str	r3, [r2, #0]
 800e594:	4650      	mov	r0, sl
 800e596:	b019      	add	sp, #100	@ 0x64
 800e598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e59c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e59e:	2b01      	cmp	r3, #1
 800e5a0:	f77f ae37 	ble.w	800e212 <_dtoa_r+0x7b2>
 800e5a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800e5a8:	2001      	movs	r0, #1
 800e5aa:	e655      	b.n	800e258 <_dtoa_r+0x7f8>
 800e5ac:	9b00      	ldr	r3, [sp, #0]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	f77f aed6 	ble.w	800e360 <_dtoa_r+0x900>
 800e5b4:	4656      	mov	r6, sl
 800e5b6:	4621      	mov	r1, r4
 800e5b8:	4648      	mov	r0, r9
 800e5ba:	f7ff f9c6 	bl	800d94a <quorem>
 800e5be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e5c2:	f806 8b01 	strb.w	r8, [r6], #1
 800e5c6:	9b00      	ldr	r3, [sp, #0]
 800e5c8:	eba6 020a 	sub.w	r2, r6, sl
 800e5cc:	4293      	cmp	r3, r2
 800e5ce:	ddb3      	ble.n	800e538 <_dtoa_r+0xad8>
 800e5d0:	4649      	mov	r1, r9
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	220a      	movs	r2, #10
 800e5d6:	4658      	mov	r0, fp
 800e5d8:	f000 fcb4 	bl	800ef44 <__multadd>
 800e5dc:	4681      	mov	r9, r0
 800e5de:	e7ea      	b.n	800e5b6 <_dtoa_r+0xb56>
 800e5e0:	08011401 	.word	0x08011401
 800e5e4:	08011385 	.word	0x08011385

0800e5e8 <_free_r>:
 800e5e8:	b538      	push	{r3, r4, r5, lr}
 800e5ea:	4605      	mov	r5, r0
 800e5ec:	2900      	cmp	r1, #0
 800e5ee:	d041      	beq.n	800e674 <_free_r+0x8c>
 800e5f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e5f4:	1f0c      	subs	r4, r1, #4
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	bfb8      	it	lt
 800e5fa:	18e4      	addlt	r4, r4, r3
 800e5fc:	f000 fc34 	bl	800ee68 <__malloc_lock>
 800e600:	4a1d      	ldr	r2, [pc, #116]	@ (800e678 <_free_r+0x90>)
 800e602:	6813      	ldr	r3, [r2, #0]
 800e604:	b933      	cbnz	r3, 800e614 <_free_r+0x2c>
 800e606:	6063      	str	r3, [r4, #4]
 800e608:	6014      	str	r4, [r2, #0]
 800e60a:	4628      	mov	r0, r5
 800e60c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e610:	f000 bc30 	b.w	800ee74 <__malloc_unlock>
 800e614:	42a3      	cmp	r3, r4
 800e616:	d908      	bls.n	800e62a <_free_r+0x42>
 800e618:	6820      	ldr	r0, [r4, #0]
 800e61a:	1821      	adds	r1, r4, r0
 800e61c:	428b      	cmp	r3, r1
 800e61e:	bf01      	itttt	eq
 800e620:	6819      	ldreq	r1, [r3, #0]
 800e622:	685b      	ldreq	r3, [r3, #4]
 800e624:	1809      	addeq	r1, r1, r0
 800e626:	6021      	streq	r1, [r4, #0]
 800e628:	e7ed      	b.n	800e606 <_free_r+0x1e>
 800e62a:	461a      	mov	r2, r3
 800e62c:	685b      	ldr	r3, [r3, #4]
 800e62e:	b10b      	cbz	r3, 800e634 <_free_r+0x4c>
 800e630:	42a3      	cmp	r3, r4
 800e632:	d9fa      	bls.n	800e62a <_free_r+0x42>
 800e634:	6811      	ldr	r1, [r2, #0]
 800e636:	1850      	adds	r0, r2, r1
 800e638:	42a0      	cmp	r0, r4
 800e63a:	d10b      	bne.n	800e654 <_free_r+0x6c>
 800e63c:	6820      	ldr	r0, [r4, #0]
 800e63e:	4401      	add	r1, r0
 800e640:	1850      	adds	r0, r2, r1
 800e642:	4283      	cmp	r3, r0
 800e644:	6011      	str	r1, [r2, #0]
 800e646:	d1e0      	bne.n	800e60a <_free_r+0x22>
 800e648:	6818      	ldr	r0, [r3, #0]
 800e64a:	685b      	ldr	r3, [r3, #4]
 800e64c:	6053      	str	r3, [r2, #4]
 800e64e:	4408      	add	r0, r1
 800e650:	6010      	str	r0, [r2, #0]
 800e652:	e7da      	b.n	800e60a <_free_r+0x22>
 800e654:	d902      	bls.n	800e65c <_free_r+0x74>
 800e656:	230c      	movs	r3, #12
 800e658:	602b      	str	r3, [r5, #0]
 800e65a:	e7d6      	b.n	800e60a <_free_r+0x22>
 800e65c:	6820      	ldr	r0, [r4, #0]
 800e65e:	1821      	adds	r1, r4, r0
 800e660:	428b      	cmp	r3, r1
 800e662:	bf04      	itt	eq
 800e664:	6819      	ldreq	r1, [r3, #0]
 800e666:	685b      	ldreq	r3, [r3, #4]
 800e668:	6063      	str	r3, [r4, #4]
 800e66a:	bf04      	itt	eq
 800e66c:	1809      	addeq	r1, r1, r0
 800e66e:	6021      	streq	r1, [r4, #0]
 800e670:	6054      	str	r4, [r2, #4]
 800e672:	e7ca      	b.n	800e60a <_free_r+0x22>
 800e674:	bd38      	pop	{r3, r4, r5, pc}
 800e676:	bf00      	nop
 800e678:	200030f0 	.word	0x200030f0

0800e67c <rshift>:
 800e67c:	6903      	ldr	r3, [r0, #16]
 800e67e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e682:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e686:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e68a:	f100 0414 	add.w	r4, r0, #20
 800e68e:	dd45      	ble.n	800e71c <rshift+0xa0>
 800e690:	f011 011f 	ands.w	r1, r1, #31
 800e694:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e698:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e69c:	d10c      	bne.n	800e6b8 <rshift+0x3c>
 800e69e:	f100 0710 	add.w	r7, r0, #16
 800e6a2:	4629      	mov	r1, r5
 800e6a4:	42b1      	cmp	r1, r6
 800e6a6:	d334      	bcc.n	800e712 <rshift+0x96>
 800e6a8:	1a9b      	subs	r3, r3, r2
 800e6aa:	009b      	lsls	r3, r3, #2
 800e6ac:	1eea      	subs	r2, r5, #3
 800e6ae:	4296      	cmp	r6, r2
 800e6b0:	bf38      	it	cc
 800e6b2:	2300      	movcc	r3, #0
 800e6b4:	4423      	add	r3, r4
 800e6b6:	e015      	b.n	800e6e4 <rshift+0x68>
 800e6b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e6bc:	f1c1 0820 	rsb	r8, r1, #32
 800e6c0:	40cf      	lsrs	r7, r1
 800e6c2:	f105 0e04 	add.w	lr, r5, #4
 800e6c6:	46a1      	mov	r9, r4
 800e6c8:	4576      	cmp	r6, lr
 800e6ca:	46f4      	mov	ip, lr
 800e6cc:	d815      	bhi.n	800e6fa <rshift+0x7e>
 800e6ce:	1a9a      	subs	r2, r3, r2
 800e6d0:	0092      	lsls	r2, r2, #2
 800e6d2:	3a04      	subs	r2, #4
 800e6d4:	3501      	adds	r5, #1
 800e6d6:	42ae      	cmp	r6, r5
 800e6d8:	bf38      	it	cc
 800e6da:	2200      	movcc	r2, #0
 800e6dc:	18a3      	adds	r3, r4, r2
 800e6de:	50a7      	str	r7, [r4, r2]
 800e6e0:	b107      	cbz	r7, 800e6e4 <rshift+0x68>
 800e6e2:	3304      	adds	r3, #4
 800e6e4:	1b1a      	subs	r2, r3, r4
 800e6e6:	42a3      	cmp	r3, r4
 800e6e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e6ec:	bf08      	it	eq
 800e6ee:	2300      	moveq	r3, #0
 800e6f0:	6102      	str	r2, [r0, #16]
 800e6f2:	bf08      	it	eq
 800e6f4:	6143      	streq	r3, [r0, #20]
 800e6f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e6fa:	f8dc c000 	ldr.w	ip, [ip]
 800e6fe:	fa0c fc08 	lsl.w	ip, ip, r8
 800e702:	ea4c 0707 	orr.w	r7, ip, r7
 800e706:	f849 7b04 	str.w	r7, [r9], #4
 800e70a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e70e:	40cf      	lsrs	r7, r1
 800e710:	e7da      	b.n	800e6c8 <rshift+0x4c>
 800e712:	f851 cb04 	ldr.w	ip, [r1], #4
 800e716:	f847 cf04 	str.w	ip, [r7, #4]!
 800e71a:	e7c3      	b.n	800e6a4 <rshift+0x28>
 800e71c:	4623      	mov	r3, r4
 800e71e:	e7e1      	b.n	800e6e4 <rshift+0x68>

0800e720 <__hexdig_fun>:
 800e720:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e724:	2b09      	cmp	r3, #9
 800e726:	d802      	bhi.n	800e72e <__hexdig_fun+0xe>
 800e728:	3820      	subs	r0, #32
 800e72a:	b2c0      	uxtb	r0, r0
 800e72c:	4770      	bx	lr
 800e72e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e732:	2b05      	cmp	r3, #5
 800e734:	d801      	bhi.n	800e73a <__hexdig_fun+0x1a>
 800e736:	3847      	subs	r0, #71	@ 0x47
 800e738:	e7f7      	b.n	800e72a <__hexdig_fun+0xa>
 800e73a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e73e:	2b05      	cmp	r3, #5
 800e740:	d801      	bhi.n	800e746 <__hexdig_fun+0x26>
 800e742:	3827      	subs	r0, #39	@ 0x27
 800e744:	e7f1      	b.n	800e72a <__hexdig_fun+0xa>
 800e746:	2000      	movs	r0, #0
 800e748:	4770      	bx	lr
	...

0800e74c <__gethex>:
 800e74c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e750:	b085      	sub	sp, #20
 800e752:	468a      	mov	sl, r1
 800e754:	9302      	str	r3, [sp, #8]
 800e756:	680b      	ldr	r3, [r1, #0]
 800e758:	9001      	str	r0, [sp, #4]
 800e75a:	4690      	mov	r8, r2
 800e75c:	1c9c      	adds	r4, r3, #2
 800e75e:	46a1      	mov	r9, r4
 800e760:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e764:	2830      	cmp	r0, #48	@ 0x30
 800e766:	d0fa      	beq.n	800e75e <__gethex+0x12>
 800e768:	eba9 0303 	sub.w	r3, r9, r3
 800e76c:	f1a3 0b02 	sub.w	fp, r3, #2
 800e770:	f7ff ffd6 	bl	800e720 <__hexdig_fun>
 800e774:	4605      	mov	r5, r0
 800e776:	2800      	cmp	r0, #0
 800e778:	d168      	bne.n	800e84c <__gethex+0x100>
 800e77a:	49a0      	ldr	r1, [pc, #640]	@ (800e9fc <__gethex+0x2b0>)
 800e77c:	2201      	movs	r2, #1
 800e77e:	4648      	mov	r0, r9
 800e780:	f7ff f802 	bl	800d788 <strncmp>
 800e784:	4607      	mov	r7, r0
 800e786:	2800      	cmp	r0, #0
 800e788:	d167      	bne.n	800e85a <__gethex+0x10e>
 800e78a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e78e:	4626      	mov	r6, r4
 800e790:	f7ff ffc6 	bl	800e720 <__hexdig_fun>
 800e794:	2800      	cmp	r0, #0
 800e796:	d062      	beq.n	800e85e <__gethex+0x112>
 800e798:	4623      	mov	r3, r4
 800e79a:	7818      	ldrb	r0, [r3, #0]
 800e79c:	2830      	cmp	r0, #48	@ 0x30
 800e79e:	4699      	mov	r9, r3
 800e7a0:	f103 0301 	add.w	r3, r3, #1
 800e7a4:	d0f9      	beq.n	800e79a <__gethex+0x4e>
 800e7a6:	f7ff ffbb 	bl	800e720 <__hexdig_fun>
 800e7aa:	fab0 f580 	clz	r5, r0
 800e7ae:	096d      	lsrs	r5, r5, #5
 800e7b0:	f04f 0b01 	mov.w	fp, #1
 800e7b4:	464a      	mov	r2, r9
 800e7b6:	4616      	mov	r6, r2
 800e7b8:	3201      	adds	r2, #1
 800e7ba:	7830      	ldrb	r0, [r6, #0]
 800e7bc:	f7ff ffb0 	bl	800e720 <__hexdig_fun>
 800e7c0:	2800      	cmp	r0, #0
 800e7c2:	d1f8      	bne.n	800e7b6 <__gethex+0x6a>
 800e7c4:	498d      	ldr	r1, [pc, #564]	@ (800e9fc <__gethex+0x2b0>)
 800e7c6:	2201      	movs	r2, #1
 800e7c8:	4630      	mov	r0, r6
 800e7ca:	f7fe ffdd 	bl	800d788 <strncmp>
 800e7ce:	2800      	cmp	r0, #0
 800e7d0:	d13f      	bne.n	800e852 <__gethex+0x106>
 800e7d2:	b944      	cbnz	r4, 800e7e6 <__gethex+0x9a>
 800e7d4:	1c74      	adds	r4, r6, #1
 800e7d6:	4622      	mov	r2, r4
 800e7d8:	4616      	mov	r6, r2
 800e7da:	3201      	adds	r2, #1
 800e7dc:	7830      	ldrb	r0, [r6, #0]
 800e7de:	f7ff ff9f 	bl	800e720 <__hexdig_fun>
 800e7e2:	2800      	cmp	r0, #0
 800e7e4:	d1f8      	bne.n	800e7d8 <__gethex+0x8c>
 800e7e6:	1ba4      	subs	r4, r4, r6
 800e7e8:	00a7      	lsls	r7, r4, #2
 800e7ea:	7833      	ldrb	r3, [r6, #0]
 800e7ec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e7f0:	2b50      	cmp	r3, #80	@ 0x50
 800e7f2:	d13e      	bne.n	800e872 <__gethex+0x126>
 800e7f4:	7873      	ldrb	r3, [r6, #1]
 800e7f6:	2b2b      	cmp	r3, #43	@ 0x2b
 800e7f8:	d033      	beq.n	800e862 <__gethex+0x116>
 800e7fa:	2b2d      	cmp	r3, #45	@ 0x2d
 800e7fc:	d034      	beq.n	800e868 <__gethex+0x11c>
 800e7fe:	1c71      	adds	r1, r6, #1
 800e800:	2400      	movs	r4, #0
 800e802:	7808      	ldrb	r0, [r1, #0]
 800e804:	f7ff ff8c 	bl	800e720 <__hexdig_fun>
 800e808:	1e43      	subs	r3, r0, #1
 800e80a:	b2db      	uxtb	r3, r3
 800e80c:	2b18      	cmp	r3, #24
 800e80e:	d830      	bhi.n	800e872 <__gethex+0x126>
 800e810:	f1a0 0210 	sub.w	r2, r0, #16
 800e814:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e818:	f7ff ff82 	bl	800e720 <__hexdig_fun>
 800e81c:	f100 3cff 	add.w	ip, r0, #4294967295
 800e820:	fa5f fc8c 	uxtb.w	ip, ip
 800e824:	f1bc 0f18 	cmp.w	ip, #24
 800e828:	f04f 030a 	mov.w	r3, #10
 800e82c:	d91e      	bls.n	800e86c <__gethex+0x120>
 800e82e:	b104      	cbz	r4, 800e832 <__gethex+0xe6>
 800e830:	4252      	negs	r2, r2
 800e832:	4417      	add	r7, r2
 800e834:	f8ca 1000 	str.w	r1, [sl]
 800e838:	b1ed      	cbz	r5, 800e876 <__gethex+0x12a>
 800e83a:	f1bb 0f00 	cmp.w	fp, #0
 800e83e:	bf0c      	ite	eq
 800e840:	2506      	moveq	r5, #6
 800e842:	2500      	movne	r5, #0
 800e844:	4628      	mov	r0, r5
 800e846:	b005      	add	sp, #20
 800e848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e84c:	2500      	movs	r5, #0
 800e84e:	462c      	mov	r4, r5
 800e850:	e7b0      	b.n	800e7b4 <__gethex+0x68>
 800e852:	2c00      	cmp	r4, #0
 800e854:	d1c7      	bne.n	800e7e6 <__gethex+0x9a>
 800e856:	4627      	mov	r7, r4
 800e858:	e7c7      	b.n	800e7ea <__gethex+0x9e>
 800e85a:	464e      	mov	r6, r9
 800e85c:	462f      	mov	r7, r5
 800e85e:	2501      	movs	r5, #1
 800e860:	e7c3      	b.n	800e7ea <__gethex+0x9e>
 800e862:	2400      	movs	r4, #0
 800e864:	1cb1      	adds	r1, r6, #2
 800e866:	e7cc      	b.n	800e802 <__gethex+0xb6>
 800e868:	2401      	movs	r4, #1
 800e86a:	e7fb      	b.n	800e864 <__gethex+0x118>
 800e86c:	fb03 0002 	mla	r0, r3, r2, r0
 800e870:	e7ce      	b.n	800e810 <__gethex+0xc4>
 800e872:	4631      	mov	r1, r6
 800e874:	e7de      	b.n	800e834 <__gethex+0xe8>
 800e876:	eba6 0309 	sub.w	r3, r6, r9
 800e87a:	3b01      	subs	r3, #1
 800e87c:	4629      	mov	r1, r5
 800e87e:	2b07      	cmp	r3, #7
 800e880:	dc0a      	bgt.n	800e898 <__gethex+0x14c>
 800e882:	9801      	ldr	r0, [sp, #4]
 800e884:	f000 fafc 	bl	800ee80 <_Balloc>
 800e888:	4604      	mov	r4, r0
 800e88a:	b940      	cbnz	r0, 800e89e <__gethex+0x152>
 800e88c:	4b5c      	ldr	r3, [pc, #368]	@ (800ea00 <__gethex+0x2b4>)
 800e88e:	4602      	mov	r2, r0
 800e890:	21e4      	movs	r1, #228	@ 0xe4
 800e892:	485c      	ldr	r0, [pc, #368]	@ (800ea04 <__gethex+0x2b8>)
 800e894:	f7fd fa96 	bl	800bdc4 <__assert_func>
 800e898:	3101      	adds	r1, #1
 800e89a:	105b      	asrs	r3, r3, #1
 800e89c:	e7ef      	b.n	800e87e <__gethex+0x132>
 800e89e:	f100 0a14 	add.w	sl, r0, #20
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	4655      	mov	r5, sl
 800e8a6:	469b      	mov	fp, r3
 800e8a8:	45b1      	cmp	r9, r6
 800e8aa:	d337      	bcc.n	800e91c <__gethex+0x1d0>
 800e8ac:	f845 bb04 	str.w	fp, [r5], #4
 800e8b0:	eba5 050a 	sub.w	r5, r5, sl
 800e8b4:	10ad      	asrs	r5, r5, #2
 800e8b6:	6125      	str	r5, [r4, #16]
 800e8b8:	4658      	mov	r0, fp
 800e8ba:	f000 fbd3 	bl	800f064 <__hi0bits>
 800e8be:	016d      	lsls	r5, r5, #5
 800e8c0:	f8d8 6000 	ldr.w	r6, [r8]
 800e8c4:	1a2d      	subs	r5, r5, r0
 800e8c6:	42b5      	cmp	r5, r6
 800e8c8:	dd54      	ble.n	800e974 <__gethex+0x228>
 800e8ca:	1bad      	subs	r5, r5, r6
 800e8cc:	4629      	mov	r1, r5
 800e8ce:	4620      	mov	r0, r4
 800e8d0:	f000 ff67 	bl	800f7a2 <__any_on>
 800e8d4:	4681      	mov	r9, r0
 800e8d6:	b178      	cbz	r0, 800e8f8 <__gethex+0x1ac>
 800e8d8:	1e6b      	subs	r3, r5, #1
 800e8da:	1159      	asrs	r1, r3, #5
 800e8dc:	f003 021f 	and.w	r2, r3, #31
 800e8e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e8e4:	f04f 0901 	mov.w	r9, #1
 800e8e8:	fa09 f202 	lsl.w	r2, r9, r2
 800e8ec:	420a      	tst	r2, r1
 800e8ee:	d003      	beq.n	800e8f8 <__gethex+0x1ac>
 800e8f0:	454b      	cmp	r3, r9
 800e8f2:	dc36      	bgt.n	800e962 <__gethex+0x216>
 800e8f4:	f04f 0902 	mov.w	r9, #2
 800e8f8:	4629      	mov	r1, r5
 800e8fa:	4620      	mov	r0, r4
 800e8fc:	f7ff febe 	bl	800e67c <rshift>
 800e900:	442f      	add	r7, r5
 800e902:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e906:	42bb      	cmp	r3, r7
 800e908:	da42      	bge.n	800e990 <__gethex+0x244>
 800e90a:	9801      	ldr	r0, [sp, #4]
 800e90c:	4621      	mov	r1, r4
 800e90e:	f000 faf7 	bl	800ef00 <_Bfree>
 800e912:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e914:	2300      	movs	r3, #0
 800e916:	6013      	str	r3, [r2, #0]
 800e918:	25a3      	movs	r5, #163	@ 0xa3
 800e91a:	e793      	b.n	800e844 <__gethex+0xf8>
 800e91c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e920:	2a2e      	cmp	r2, #46	@ 0x2e
 800e922:	d012      	beq.n	800e94a <__gethex+0x1fe>
 800e924:	2b20      	cmp	r3, #32
 800e926:	d104      	bne.n	800e932 <__gethex+0x1e6>
 800e928:	f845 bb04 	str.w	fp, [r5], #4
 800e92c:	f04f 0b00 	mov.w	fp, #0
 800e930:	465b      	mov	r3, fp
 800e932:	7830      	ldrb	r0, [r6, #0]
 800e934:	9303      	str	r3, [sp, #12]
 800e936:	f7ff fef3 	bl	800e720 <__hexdig_fun>
 800e93a:	9b03      	ldr	r3, [sp, #12]
 800e93c:	f000 000f 	and.w	r0, r0, #15
 800e940:	4098      	lsls	r0, r3
 800e942:	ea4b 0b00 	orr.w	fp, fp, r0
 800e946:	3304      	adds	r3, #4
 800e948:	e7ae      	b.n	800e8a8 <__gethex+0x15c>
 800e94a:	45b1      	cmp	r9, r6
 800e94c:	d8ea      	bhi.n	800e924 <__gethex+0x1d8>
 800e94e:	492b      	ldr	r1, [pc, #172]	@ (800e9fc <__gethex+0x2b0>)
 800e950:	9303      	str	r3, [sp, #12]
 800e952:	2201      	movs	r2, #1
 800e954:	4630      	mov	r0, r6
 800e956:	f7fe ff17 	bl	800d788 <strncmp>
 800e95a:	9b03      	ldr	r3, [sp, #12]
 800e95c:	2800      	cmp	r0, #0
 800e95e:	d1e1      	bne.n	800e924 <__gethex+0x1d8>
 800e960:	e7a2      	b.n	800e8a8 <__gethex+0x15c>
 800e962:	1ea9      	subs	r1, r5, #2
 800e964:	4620      	mov	r0, r4
 800e966:	f000 ff1c 	bl	800f7a2 <__any_on>
 800e96a:	2800      	cmp	r0, #0
 800e96c:	d0c2      	beq.n	800e8f4 <__gethex+0x1a8>
 800e96e:	f04f 0903 	mov.w	r9, #3
 800e972:	e7c1      	b.n	800e8f8 <__gethex+0x1ac>
 800e974:	da09      	bge.n	800e98a <__gethex+0x23e>
 800e976:	1b75      	subs	r5, r6, r5
 800e978:	4621      	mov	r1, r4
 800e97a:	9801      	ldr	r0, [sp, #4]
 800e97c:	462a      	mov	r2, r5
 800e97e:	f000 fcd7 	bl	800f330 <__lshift>
 800e982:	1b7f      	subs	r7, r7, r5
 800e984:	4604      	mov	r4, r0
 800e986:	f100 0a14 	add.w	sl, r0, #20
 800e98a:	f04f 0900 	mov.w	r9, #0
 800e98e:	e7b8      	b.n	800e902 <__gethex+0x1b6>
 800e990:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e994:	42bd      	cmp	r5, r7
 800e996:	dd6f      	ble.n	800ea78 <__gethex+0x32c>
 800e998:	1bed      	subs	r5, r5, r7
 800e99a:	42ae      	cmp	r6, r5
 800e99c:	dc34      	bgt.n	800ea08 <__gethex+0x2bc>
 800e99e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e9a2:	2b02      	cmp	r3, #2
 800e9a4:	d022      	beq.n	800e9ec <__gethex+0x2a0>
 800e9a6:	2b03      	cmp	r3, #3
 800e9a8:	d024      	beq.n	800e9f4 <__gethex+0x2a8>
 800e9aa:	2b01      	cmp	r3, #1
 800e9ac:	d115      	bne.n	800e9da <__gethex+0x28e>
 800e9ae:	42ae      	cmp	r6, r5
 800e9b0:	d113      	bne.n	800e9da <__gethex+0x28e>
 800e9b2:	2e01      	cmp	r6, #1
 800e9b4:	d10b      	bne.n	800e9ce <__gethex+0x282>
 800e9b6:	9a02      	ldr	r2, [sp, #8]
 800e9b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e9bc:	6013      	str	r3, [r2, #0]
 800e9be:	2301      	movs	r3, #1
 800e9c0:	6123      	str	r3, [r4, #16]
 800e9c2:	f8ca 3000 	str.w	r3, [sl]
 800e9c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e9c8:	2562      	movs	r5, #98	@ 0x62
 800e9ca:	601c      	str	r4, [r3, #0]
 800e9cc:	e73a      	b.n	800e844 <__gethex+0xf8>
 800e9ce:	1e71      	subs	r1, r6, #1
 800e9d0:	4620      	mov	r0, r4
 800e9d2:	f000 fee6 	bl	800f7a2 <__any_on>
 800e9d6:	2800      	cmp	r0, #0
 800e9d8:	d1ed      	bne.n	800e9b6 <__gethex+0x26a>
 800e9da:	9801      	ldr	r0, [sp, #4]
 800e9dc:	4621      	mov	r1, r4
 800e9de:	f000 fa8f 	bl	800ef00 <_Bfree>
 800e9e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e9e4:	2300      	movs	r3, #0
 800e9e6:	6013      	str	r3, [r2, #0]
 800e9e8:	2550      	movs	r5, #80	@ 0x50
 800e9ea:	e72b      	b.n	800e844 <__gethex+0xf8>
 800e9ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d1f3      	bne.n	800e9da <__gethex+0x28e>
 800e9f2:	e7e0      	b.n	800e9b6 <__gethex+0x26a>
 800e9f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d1dd      	bne.n	800e9b6 <__gethex+0x26a>
 800e9fa:	e7ee      	b.n	800e9da <__gethex+0x28e>
 800e9fc:	080111f4 	.word	0x080111f4
 800ea00:	08011401 	.word	0x08011401
 800ea04:	08011412 	.word	0x08011412
 800ea08:	1e6f      	subs	r7, r5, #1
 800ea0a:	f1b9 0f00 	cmp.w	r9, #0
 800ea0e:	d130      	bne.n	800ea72 <__gethex+0x326>
 800ea10:	b127      	cbz	r7, 800ea1c <__gethex+0x2d0>
 800ea12:	4639      	mov	r1, r7
 800ea14:	4620      	mov	r0, r4
 800ea16:	f000 fec4 	bl	800f7a2 <__any_on>
 800ea1a:	4681      	mov	r9, r0
 800ea1c:	117a      	asrs	r2, r7, #5
 800ea1e:	2301      	movs	r3, #1
 800ea20:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ea24:	f007 071f 	and.w	r7, r7, #31
 800ea28:	40bb      	lsls	r3, r7
 800ea2a:	4213      	tst	r3, r2
 800ea2c:	4629      	mov	r1, r5
 800ea2e:	4620      	mov	r0, r4
 800ea30:	bf18      	it	ne
 800ea32:	f049 0902 	orrne.w	r9, r9, #2
 800ea36:	f7ff fe21 	bl	800e67c <rshift>
 800ea3a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ea3e:	1b76      	subs	r6, r6, r5
 800ea40:	2502      	movs	r5, #2
 800ea42:	f1b9 0f00 	cmp.w	r9, #0
 800ea46:	d047      	beq.n	800ead8 <__gethex+0x38c>
 800ea48:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ea4c:	2b02      	cmp	r3, #2
 800ea4e:	d015      	beq.n	800ea7c <__gethex+0x330>
 800ea50:	2b03      	cmp	r3, #3
 800ea52:	d017      	beq.n	800ea84 <__gethex+0x338>
 800ea54:	2b01      	cmp	r3, #1
 800ea56:	d109      	bne.n	800ea6c <__gethex+0x320>
 800ea58:	f019 0f02 	tst.w	r9, #2
 800ea5c:	d006      	beq.n	800ea6c <__gethex+0x320>
 800ea5e:	f8da 3000 	ldr.w	r3, [sl]
 800ea62:	ea49 0903 	orr.w	r9, r9, r3
 800ea66:	f019 0f01 	tst.w	r9, #1
 800ea6a:	d10e      	bne.n	800ea8a <__gethex+0x33e>
 800ea6c:	f045 0510 	orr.w	r5, r5, #16
 800ea70:	e032      	b.n	800ead8 <__gethex+0x38c>
 800ea72:	f04f 0901 	mov.w	r9, #1
 800ea76:	e7d1      	b.n	800ea1c <__gethex+0x2d0>
 800ea78:	2501      	movs	r5, #1
 800ea7a:	e7e2      	b.n	800ea42 <__gethex+0x2f6>
 800ea7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea7e:	f1c3 0301 	rsb	r3, r3, #1
 800ea82:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ea84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d0f0      	beq.n	800ea6c <__gethex+0x320>
 800ea8a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ea8e:	f104 0314 	add.w	r3, r4, #20
 800ea92:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ea96:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ea9a:	f04f 0c00 	mov.w	ip, #0
 800ea9e:	4618      	mov	r0, r3
 800eaa0:	f853 2b04 	ldr.w	r2, [r3], #4
 800eaa4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800eaa8:	d01b      	beq.n	800eae2 <__gethex+0x396>
 800eaaa:	3201      	adds	r2, #1
 800eaac:	6002      	str	r2, [r0, #0]
 800eaae:	2d02      	cmp	r5, #2
 800eab0:	f104 0314 	add.w	r3, r4, #20
 800eab4:	d13c      	bne.n	800eb30 <__gethex+0x3e4>
 800eab6:	f8d8 2000 	ldr.w	r2, [r8]
 800eaba:	3a01      	subs	r2, #1
 800eabc:	42b2      	cmp	r2, r6
 800eabe:	d109      	bne.n	800ead4 <__gethex+0x388>
 800eac0:	1171      	asrs	r1, r6, #5
 800eac2:	2201      	movs	r2, #1
 800eac4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800eac8:	f006 061f 	and.w	r6, r6, #31
 800eacc:	fa02 f606 	lsl.w	r6, r2, r6
 800ead0:	421e      	tst	r6, r3
 800ead2:	d13a      	bne.n	800eb4a <__gethex+0x3fe>
 800ead4:	f045 0520 	orr.w	r5, r5, #32
 800ead8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eada:	601c      	str	r4, [r3, #0]
 800eadc:	9b02      	ldr	r3, [sp, #8]
 800eade:	601f      	str	r7, [r3, #0]
 800eae0:	e6b0      	b.n	800e844 <__gethex+0xf8>
 800eae2:	4299      	cmp	r1, r3
 800eae4:	f843 cc04 	str.w	ip, [r3, #-4]
 800eae8:	d8d9      	bhi.n	800ea9e <__gethex+0x352>
 800eaea:	68a3      	ldr	r3, [r4, #8]
 800eaec:	459b      	cmp	fp, r3
 800eaee:	db17      	blt.n	800eb20 <__gethex+0x3d4>
 800eaf0:	6861      	ldr	r1, [r4, #4]
 800eaf2:	9801      	ldr	r0, [sp, #4]
 800eaf4:	3101      	adds	r1, #1
 800eaf6:	f000 f9c3 	bl	800ee80 <_Balloc>
 800eafa:	4681      	mov	r9, r0
 800eafc:	b918      	cbnz	r0, 800eb06 <__gethex+0x3ba>
 800eafe:	4b1a      	ldr	r3, [pc, #104]	@ (800eb68 <__gethex+0x41c>)
 800eb00:	4602      	mov	r2, r0
 800eb02:	2184      	movs	r1, #132	@ 0x84
 800eb04:	e6c5      	b.n	800e892 <__gethex+0x146>
 800eb06:	6922      	ldr	r2, [r4, #16]
 800eb08:	3202      	adds	r2, #2
 800eb0a:	f104 010c 	add.w	r1, r4, #12
 800eb0e:	0092      	lsls	r2, r2, #2
 800eb10:	300c      	adds	r0, #12
 800eb12:	f7fe fef6 	bl	800d902 <memcpy>
 800eb16:	4621      	mov	r1, r4
 800eb18:	9801      	ldr	r0, [sp, #4]
 800eb1a:	f000 f9f1 	bl	800ef00 <_Bfree>
 800eb1e:	464c      	mov	r4, r9
 800eb20:	6923      	ldr	r3, [r4, #16]
 800eb22:	1c5a      	adds	r2, r3, #1
 800eb24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800eb28:	6122      	str	r2, [r4, #16]
 800eb2a:	2201      	movs	r2, #1
 800eb2c:	615a      	str	r2, [r3, #20]
 800eb2e:	e7be      	b.n	800eaae <__gethex+0x362>
 800eb30:	6922      	ldr	r2, [r4, #16]
 800eb32:	455a      	cmp	r2, fp
 800eb34:	dd0b      	ble.n	800eb4e <__gethex+0x402>
 800eb36:	2101      	movs	r1, #1
 800eb38:	4620      	mov	r0, r4
 800eb3a:	f7ff fd9f 	bl	800e67c <rshift>
 800eb3e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eb42:	3701      	adds	r7, #1
 800eb44:	42bb      	cmp	r3, r7
 800eb46:	f6ff aee0 	blt.w	800e90a <__gethex+0x1be>
 800eb4a:	2501      	movs	r5, #1
 800eb4c:	e7c2      	b.n	800ead4 <__gethex+0x388>
 800eb4e:	f016 061f 	ands.w	r6, r6, #31
 800eb52:	d0fa      	beq.n	800eb4a <__gethex+0x3fe>
 800eb54:	4453      	add	r3, sl
 800eb56:	f1c6 0620 	rsb	r6, r6, #32
 800eb5a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800eb5e:	f000 fa81 	bl	800f064 <__hi0bits>
 800eb62:	42b0      	cmp	r0, r6
 800eb64:	dbe7      	blt.n	800eb36 <__gethex+0x3ea>
 800eb66:	e7f0      	b.n	800eb4a <__gethex+0x3fe>
 800eb68:	08011401 	.word	0x08011401

0800eb6c <L_shift>:
 800eb6c:	f1c2 0208 	rsb	r2, r2, #8
 800eb70:	0092      	lsls	r2, r2, #2
 800eb72:	b570      	push	{r4, r5, r6, lr}
 800eb74:	f1c2 0620 	rsb	r6, r2, #32
 800eb78:	6843      	ldr	r3, [r0, #4]
 800eb7a:	6804      	ldr	r4, [r0, #0]
 800eb7c:	fa03 f506 	lsl.w	r5, r3, r6
 800eb80:	432c      	orrs	r4, r5
 800eb82:	40d3      	lsrs	r3, r2
 800eb84:	6004      	str	r4, [r0, #0]
 800eb86:	f840 3f04 	str.w	r3, [r0, #4]!
 800eb8a:	4288      	cmp	r0, r1
 800eb8c:	d3f4      	bcc.n	800eb78 <L_shift+0xc>
 800eb8e:	bd70      	pop	{r4, r5, r6, pc}

0800eb90 <__match>:
 800eb90:	b530      	push	{r4, r5, lr}
 800eb92:	6803      	ldr	r3, [r0, #0]
 800eb94:	3301      	adds	r3, #1
 800eb96:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eb9a:	b914      	cbnz	r4, 800eba2 <__match+0x12>
 800eb9c:	6003      	str	r3, [r0, #0]
 800eb9e:	2001      	movs	r0, #1
 800eba0:	bd30      	pop	{r4, r5, pc}
 800eba2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eba6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ebaa:	2d19      	cmp	r5, #25
 800ebac:	bf98      	it	ls
 800ebae:	3220      	addls	r2, #32
 800ebb0:	42a2      	cmp	r2, r4
 800ebb2:	d0f0      	beq.n	800eb96 <__match+0x6>
 800ebb4:	2000      	movs	r0, #0
 800ebb6:	e7f3      	b.n	800eba0 <__match+0x10>

0800ebb8 <__hexnan>:
 800ebb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebbc:	680b      	ldr	r3, [r1, #0]
 800ebbe:	6801      	ldr	r1, [r0, #0]
 800ebc0:	115e      	asrs	r6, r3, #5
 800ebc2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ebc6:	f013 031f 	ands.w	r3, r3, #31
 800ebca:	b087      	sub	sp, #28
 800ebcc:	bf18      	it	ne
 800ebce:	3604      	addne	r6, #4
 800ebd0:	2500      	movs	r5, #0
 800ebd2:	1f37      	subs	r7, r6, #4
 800ebd4:	4682      	mov	sl, r0
 800ebd6:	4690      	mov	r8, r2
 800ebd8:	9301      	str	r3, [sp, #4]
 800ebda:	f846 5c04 	str.w	r5, [r6, #-4]
 800ebde:	46b9      	mov	r9, r7
 800ebe0:	463c      	mov	r4, r7
 800ebe2:	9502      	str	r5, [sp, #8]
 800ebe4:	46ab      	mov	fp, r5
 800ebe6:	784a      	ldrb	r2, [r1, #1]
 800ebe8:	1c4b      	adds	r3, r1, #1
 800ebea:	9303      	str	r3, [sp, #12]
 800ebec:	b342      	cbz	r2, 800ec40 <__hexnan+0x88>
 800ebee:	4610      	mov	r0, r2
 800ebf0:	9105      	str	r1, [sp, #20]
 800ebf2:	9204      	str	r2, [sp, #16]
 800ebf4:	f7ff fd94 	bl	800e720 <__hexdig_fun>
 800ebf8:	2800      	cmp	r0, #0
 800ebfa:	d151      	bne.n	800eca0 <__hexnan+0xe8>
 800ebfc:	9a04      	ldr	r2, [sp, #16]
 800ebfe:	9905      	ldr	r1, [sp, #20]
 800ec00:	2a20      	cmp	r2, #32
 800ec02:	d818      	bhi.n	800ec36 <__hexnan+0x7e>
 800ec04:	9b02      	ldr	r3, [sp, #8]
 800ec06:	459b      	cmp	fp, r3
 800ec08:	dd13      	ble.n	800ec32 <__hexnan+0x7a>
 800ec0a:	454c      	cmp	r4, r9
 800ec0c:	d206      	bcs.n	800ec1c <__hexnan+0x64>
 800ec0e:	2d07      	cmp	r5, #7
 800ec10:	dc04      	bgt.n	800ec1c <__hexnan+0x64>
 800ec12:	462a      	mov	r2, r5
 800ec14:	4649      	mov	r1, r9
 800ec16:	4620      	mov	r0, r4
 800ec18:	f7ff ffa8 	bl	800eb6c <L_shift>
 800ec1c:	4544      	cmp	r4, r8
 800ec1e:	d952      	bls.n	800ecc6 <__hexnan+0x10e>
 800ec20:	2300      	movs	r3, #0
 800ec22:	f1a4 0904 	sub.w	r9, r4, #4
 800ec26:	f844 3c04 	str.w	r3, [r4, #-4]
 800ec2a:	f8cd b008 	str.w	fp, [sp, #8]
 800ec2e:	464c      	mov	r4, r9
 800ec30:	461d      	mov	r5, r3
 800ec32:	9903      	ldr	r1, [sp, #12]
 800ec34:	e7d7      	b.n	800ebe6 <__hexnan+0x2e>
 800ec36:	2a29      	cmp	r2, #41	@ 0x29
 800ec38:	d157      	bne.n	800ecea <__hexnan+0x132>
 800ec3a:	3102      	adds	r1, #2
 800ec3c:	f8ca 1000 	str.w	r1, [sl]
 800ec40:	f1bb 0f00 	cmp.w	fp, #0
 800ec44:	d051      	beq.n	800ecea <__hexnan+0x132>
 800ec46:	454c      	cmp	r4, r9
 800ec48:	d206      	bcs.n	800ec58 <__hexnan+0xa0>
 800ec4a:	2d07      	cmp	r5, #7
 800ec4c:	dc04      	bgt.n	800ec58 <__hexnan+0xa0>
 800ec4e:	462a      	mov	r2, r5
 800ec50:	4649      	mov	r1, r9
 800ec52:	4620      	mov	r0, r4
 800ec54:	f7ff ff8a 	bl	800eb6c <L_shift>
 800ec58:	4544      	cmp	r4, r8
 800ec5a:	d936      	bls.n	800ecca <__hexnan+0x112>
 800ec5c:	f1a8 0204 	sub.w	r2, r8, #4
 800ec60:	4623      	mov	r3, r4
 800ec62:	f853 1b04 	ldr.w	r1, [r3], #4
 800ec66:	f842 1f04 	str.w	r1, [r2, #4]!
 800ec6a:	429f      	cmp	r7, r3
 800ec6c:	d2f9      	bcs.n	800ec62 <__hexnan+0xaa>
 800ec6e:	1b3b      	subs	r3, r7, r4
 800ec70:	f023 0303 	bic.w	r3, r3, #3
 800ec74:	3304      	adds	r3, #4
 800ec76:	3401      	adds	r4, #1
 800ec78:	3e03      	subs	r6, #3
 800ec7a:	42b4      	cmp	r4, r6
 800ec7c:	bf88      	it	hi
 800ec7e:	2304      	movhi	r3, #4
 800ec80:	4443      	add	r3, r8
 800ec82:	2200      	movs	r2, #0
 800ec84:	f843 2b04 	str.w	r2, [r3], #4
 800ec88:	429f      	cmp	r7, r3
 800ec8a:	d2fb      	bcs.n	800ec84 <__hexnan+0xcc>
 800ec8c:	683b      	ldr	r3, [r7, #0]
 800ec8e:	b91b      	cbnz	r3, 800ec98 <__hexnan+0xe0>
 800ec90:	4547      	cmp	r7, r8
 800ec92:	d128      	bne.n	800ece6 <__hexnan+0x12e>
 800ec94:	2301      	movs	r3, #1
 800ec96:	603b      	str	r3, [r7, #0]
 800ec98:	2005      	movs	r0, #5
 800ec9a:	b007      	add	sp, #28
 800ec9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eca0:	3501      	adds	r5, #1
 800eca2:	2d08      	cmp	r5, #8
 800eca4:	f10b 0b01 	add.w	fp, fp, #1
 800eca8:	dd06      	ble.n	800ecb8 <__hexnan+0x100>
 800ecaa:	4544      	cmp	r4, r8
 800ecac:	d9c1      	bls.n	800ec32 <__hexnan+0x7a>
 800ecae:	2300      	movs	r3, #0
 800ecb0:	f844 3c04 	str.w	r3, [r4, #-4]
 800ecb4:	2501      	movs	r5, #1
 800ecb6:	3c04      	subs	r4, #4
 800ecb8:	6822      	ldr	r2, [r4, #0]
 800ecba:	f000 000f 	and.w	r0, r0, #15
 800ecbe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ecc2:	6020      	str	r0, [r4, #0]
 800ecc4:	e7b5      	b.n	800ec32 <__hexnan+0x7a>
 800ecc6:	2508      	movs	r5, #8
 800ecc8:	e7b3      	b.n	800ec32 <__hexnan+0x7a>
 800ecca:	9b01      	ldr	r3, [sp, #4]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d0dd      	beq.n	800ec8c <__hexnan+0xd4>
 800ecd0:	f1c3 0320 	rsb	r3, r3, #32
 800ecd4:	f04f 32ff 	mov.w	r2, #4294967295
 800ecd8:	40da      	lsrs	r2, r3
 800ecda:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ecde:	4013      	ands	r3, r2
 800ece0:	f846 3c04 	str.w	r3, [r6, #-4]
 800ece4:	e7d2      	b.n	800ec8c <__hexnan+0xd4>
 800ece6:	3f04      	subs	r7, #4
 800ece8:	e7d0      	b.n	800ec8c <__hexnan+0xd4>
 800ecea:	2004      	movs	r0, #4
 800ecec:	e7d5      	b.n	800ec9a <__hexnan+0xe2>
	...

0800ecf0 <malloc>:
 800ecf0:	4b02      	ldr	r3, [pc, #8]	@ (800ecfc <malloc+0xc>)
 800ecf2:	4601      	mov	r1, r0
 800ecf4:	6818      	ldr	r0, [r3, #0]
 800ecf6:	f000 b825 	b.w	800ed44 <_malloc_r>
 800ecfa:	bf00      	nop
 800ecfc:	200001e4 	.word	0x200001e4

0800ed00 <sbrk_aligned>:
 800ed00:	b570      	push	{r4, r5, r6, lr}
 800ed02:	4e0f      	ldr	r6, [pc, #60]	@ (800ed40 <sbrk_aligned+0x40>)
 800ed04:	460c      	mov	r4, r1
 800ed06:	6831      	ldr	r1, [r6, #0]
 800ed08:	4605      	mov	r5, r0
 800ed0a:	b911      	cbnz	r1, 800ed12 <sbrk_aligned+0x12>
 800ed0c:	f001 f9ae 	bl	801006c <_sbrk_r>
 800ed10:	6030      	str	r0, [r6, #0]
 800ed12:	4621      	mov	r1, r4
 800ed14:	4628      	mov	r0, r5
 800ed16:	f001 f9a9 	bl	801006c <_sbrk_r>
 800ed1a:	1c43      	adds	r3, r0, #1
 800ed1c:	d103      	bne.n	800ed26 <sbrk_aligned+0x26>
 800ed1e:	f04f 34ff 	mov.w	r4, #4294967295
 800ed22:	4620      	mov	r0, r4
 800ed24:	bd70      	pop	{r4, r5, r6, pc}
 800ed26:	1cc4      	adds	r4, r0, #3
 800ed28:	f024 0403 	bic.w	r4, r4, #3
 800ed2c:	42a0      	cmp	r0, r4
 800ed2e:	d0f8      	beq.n	800ed22 <sbrk_aligned+0x22>
 800ed30:	1a21      	subs	r1, r4, r0
 800ed32:	4628      	mov	r0, r5
 800ed34:	f001 f99a 	bl	801006c <_sbrk_r>
 800ed38:	3001      	adds	r0, #1
 800ed3a:	d1f2      	bne.n	800ed22 <sbrk_aligned+0x22>
 800ed3c:	e7ef      	b.n	800ed1e <sbrk_aligned+0x1e>
 800ed3e:	bf00      	nop
 800ed40:	200030ec 	.word	0x200030ec

0800ed44 <_malloc_r>:
 800ed44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed48:	1ccd      	adds	r5, r1, #3
 800ed4a:	f025 0503 	bic.w	r5, r5, #3
 800ed4e:	3508      	adds	r5, #8
 800ed50:	2d0c      	cmp	r5, #12
 800ed52:	bf38      	it	cc
 800ed54:	250c      	movcc	r5, #12
 800ed56:	2d00      	cmp	r5, #0
 800ed58:	4606      	mov	r6, r0
 800ed5a:	db01      	blt.n	800ed60 <_malloc_r+0x1c>
 800ed5c:	42a9      	cmp	r1, r5
 800ed5e:	d904      	bls.n	800ed6a <_malloc_r+0x26>
 800ed60:	230c      	movs	r3, #12
 800ed62:	6033      	str	r3, [r6, #0]
 800ed64:	2000      	movs	r0, #0
 800ed66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ee40 <_malloc_r+0xfc>
 800ed6e:	f000 f87b 	bl	800ee68 <__malloc_lock>
 800ed72:	f8d8 3000 	ldr.w	r3, [r8]
 800ed76:	461c      	mov	r4, r3
 800ed78:	bb44      	cbnz	r4, 800edcc <_malloc_r+0x88>
 800ed7a:	4629      	mov	r1, r5
 800ed7c:	4630      	mov	r0, r6
 800ed7e:	f7ff ffbf 	bl	800ed00 <sbrk_aligned>
 800ed82:	1c43      	adds	r3, r0, #1
 800ed84:	4604      	mov	r4, r0
 800ed86:	d158      	bne.n	800ee3a <_malloc_r+0xf6>
 800ed88:	f8d8 4000 	ldr.w	r4, [r8]
 800ed8c:	4627      	mov	r7, r4
 800ed8e:	2f00      	cmp	r7, #0
 800ed90:	d143      	bne.n	800ee1a <_malloc_r+0xd6>
 800ed92:	2c00      	cmp	r4, #0
 800ed94:	d04b      	beq.n	800ee2e <_malloc_r+0xea>
 800ed96:	6823      	ldr	r3, [r4, #0]
 800ed98:	4639      	mov	r1, r7
 800ed9a:	4630      	mov	r0, r6
 800ed9c:	eb04 0903 	add.w	r9, r4, r3
 800eda0:	f001 f964 	bl	801006c <_sbrk_r>
 800eda4:	4581      	cmp	r9, r0
 800eda6:	d142      	bne.n	800ee2e <_malloc_r+0xea>
 800eda8:	6821      	ldr	r1, [r4, #0]
 800edaa:	1a6d      	subs	r5, r5, r1
 800edac:	4629      	mov	r1, r5
 800edae:	4630      	mov	r0, r6
 800edb0:	f7ff ffa6 	bl	800ed00 <sbrk_aligned>
 800edb4:	3001      	adds	r0, #1
 800edb6:	d03a      	beq.n	800ee2e <_malloc_r+0xea>
 800edb8:	6823      	ldr	r3, [r4, #0]
 800edba:	442b      	add	r3, r5
 800edbc:	6023      	str	r3, [r4, #0]
 800edbe:	f8d8 3000 	ldr.w	r3, [r8]
 800edc2:	685a      	ldr	r2, [r3, #4]
 800edc4:	bb62      	cbnz	r2, 800ee20 <_malloc_r+0xdc>
 800edc6:	f8c8 7000 	str.w	r7, [r8]
 800edca:	e00f      	b.n	800edec <_malloc_r+0xa8>
 800edcc:	6822      	ldr	r2, [r4, #0]
 800edce:	1b52      	subs	r2, r2, r5
 800edd0:	d420      	bmi.n	800ee14 <_malloc_r+0xd0>
 800edd2:	2a0b      	cmp	r2, #11
 800edd4:	d917      	bls.n	800ee06 <_malloc_r+0xc2>
 800edd6:	1961      	adds	r1, r4, r5
 800edd8:	42a3      	cmp	r3, r4
 800edda:	6025      	str	r5, [r4, #0]
 800eddc:	bf18      	it	ne
 800edde:	6059      	strne	r1, [r3, #4]
 800ede0:	6863      	ldr	r3, [r4, #4]
 800ede2:	bf08      	it	eq
 800ede4:	f8c8 1000 	streq.w	r1, [r8]
 800ede8:	5162      	str	r2, [r4, r5]
 800edea:	604b      	str	r3, [r1, #4]
 800edec:	4630      	mov	r0, r6
 800edee:	f000 f841 	bl	800ee74 <__malloc_unlock>
 800edf2:	f104 000b 	add.w	r0, r4, #11
 800edf6:	1d23      	adds	r3, r4, #4
 800edf8:	f020 0007 	bic.w	r0, r0, #7
 800edfc:	1ac2      	subs	r2, r0, r3
 800edfe:	bf1c      	itt	ne
 800ee00:	1a1b      	subne	r3, r3, r0
 800ee02:	50a3      	strne	r3, [r4, r2]
 800ee04:	e7af      	b.n	800ed66 <_malloc_r+0x22>
 800ee06:	6862      	ldr	r2, [r4, #4]
 800ee08:	42a3      	cmp	r3, r4
 800ee0a:	bf0c      	ite	eq
 800ee0c:	f8c8 2000 	streq.w	r2, [r8]
 800ee10:	605a      	strne	r2, [r3, #4]
 800ee12:	e7eb      	b.n	800edec <_malloc_r+0xa8>
 800ee14:	4623      	mov	r3, r4
 800ee16:	6864      	ldr	r4, [r4, #4]
 800ee18:	e7ae      	b.n	800ed78 <_malloc_r+0x34>
 800ee1a:	463c      	mov	r4, r7
 800ee1c:	687f      	ldr	r7, [r7, #4]
 800ee1e:	e7b6      	b.n	800ed8e <_malloc_r+0x4a>
 800ee20:	461a      	mov	r2, r3
 800ee22:	685b      	ldr	r3, [r3, #4]
 800ee24:	42a3      	cmp	r3, r4
 800ee26:	d1fb      	bne.n	800ee20 <_malloc_r+0xdc>
 800ee28:	2300      	movs	r3, #0
 800ee2a:	6053      	str	r3, [r2, #4]
 800ee2c:	e7de      	b.n	800edec <_malloc_r+0xa8>
 800ee2e:	230c      	movs	r3, #12
 800ee30:	6033      	str	r3, [r6, #0]
 800ee32:	4630      	mov	r0, r6
 800ee34:	f000 f81e 	bl	800ee74 <__malloc_unlock>
 800ee38:	e794      	b.n	800ed64 <_malloc_r+0x20>
 800ee3a:	6005      	str	r5, [r0, #0]
 800ee3c:	e7d6      	b.n	800edec <_malloc_r+0xa8>
 800ee3e:	bf00      	nop
 800ee40:	200030f0 	.word	0x200030f0

0800ee44 <__ascii_mbtowc>:
 800ee44:	b082      	sub	sp, #8
 800ee46:	b901      	cbnz	r1, 800ee4a <__ascii_mbtowc+0x6>
 800ee48:	a901      	add	r1, sp, #4
 800ee4a:	b142      	cbz	r2, 800ee5e <__ascii_mbtowc+0x1a>
 800ee4c:	b14b      	cbz	r3, 800ee62 <__ascii_mbtowc+0x1e>
 800ee4e:	7813      	ldrb	r3, [r2, #0]
 800ee50:	600b      	str	r3, [r1, #0]
 800ee52:	7812      	ldrb	r2, [r2, #0]
 800ee54:	1e10      	subs	r0, r2, #0
 800ee56:	bf18      	it	ne
 800ee58:	2001      	movne	r0, #1
 800ee5a:	b002      	add	sp, #8
 800ee5c:	4770      	bx	lr
 800ee5e:	4610      	mov	r0, r2
 800ee60:	e7fb      	b.n	800ee5a <__ascii_mbtowc+0x16>
 800ee62:	f06f 0001 	mvn.w	r0, #1
 800ee66:	e7f8      	b.n	800ee5a <__ascii_mbtowc+0x16>

0800ee68 <__malloc_lock>:
 800ee68:	4801      	ldr	r0, [pc, #4]	@ (800ee70 <__malloc_lock+0x8>)
 800ee6a:	f7fe bd40 	b.w	800d8ee <__retarget_lock_acquire_recursive>
 800ee6e:	bf00      	nop
 800ee70:	200030e8 	.word	0x200030e8

0800ee74 <__malloc_unlock>:
 800ee74:	4801      	ldr	r0, [pc, #4]	@ (800ee7c <__malloc_unlock+0x8>)
 800ee76:	f7fe bd3b 	b.w	800d8f0 <__retarget_lock_release_recursive>
 800ee7a:	bf00      	nop
 800ee7c:	200030e8 	.word	0x200030e8

0800ee80 <_Balloc>:
 800ee80:	b570      	push	{r4, r5, r6, lr}
 800ee82:	69c6      	ldr	r6, [r0, #28]
 800ee84:	4604      	mov	r4, r0
 800ee86:	460d      	mov	r5, r1
 800ee88:	b976      	cbnz	r6, 800eea8 <_Balloc+0x28>
 800ee8a:	2010      	movs	r0, #16
 800ee8c:	f7ff ff30 	bl	800ecf0 <malloc>
 800ee90:	4602      	mov	r2, r0
 800ee92:	61e0      	str	r0, [r4, #28]
 800ee94:	b920      	cbnz	r0, 800eea0 <_Balloc+0x20>
 800ee96:	4b18      	ldr	r3, [pc, #96]	@ (800eef8 <_Balloc+0x78>)
 800ee98:	4818      	ldr	r0, [pc, #96]	@ (800eefc <_Balloc+0x7c>)
 800ee9a:	216b      	movs	r1, #107	@ 0x6b
 800ee9c:	f7fc ff92 	bl	800bdc4 <__assert_func>
 800eea0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eea4:	6006      	str	r6, [r0, #0]
 800eea6:	60c6      	str	r6, [r0, #12]
 800eea8:	69e6      	ldr	r6, [r4, #28]
 800eeaa:	68f3      	ldr	r3, [r6, #12]
 800eeac:	b183      	cbz	r3, 800eed0 <_Balloc+0x50>
 800eeae:	69e3      	ldr	r3, [r4, #28]
 800eeb0:	68db      	ldr	r3, [r3, #12]
 800eeb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eeb6:	b9b8      	cbnz	r0, 800eee8 <_Balloc+0x68>
 800eeb8:	2101      	movs	r1, #1
 800eeba:	fa01 f605 	lsl.w	r6, r1, r5
 800eebe:	1d72      	adds	r2, r6, #5
 800eec0:	0092      	lsls	r2, r2, #2
 800eec2:	4620      	mov	r0, r4
 800eec4:	f001 f8e2 	bl	801008c <_calloc_r>
 800eec8:	b160      	cbz	r0, 800eee4 <_Balloc+0x64>
 800eeca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800eece:	e00e      	b.n	800eeee <_Balloc+0x6e>
 800eed0:	2221      	movs	r2, #33	@ 0x21
 800eed2:	2104      	movs	r1, #4
 800eed4:	4620      	mov	r0, r4
 800eed6:	f001 f8d9 	bl	801008c <_calloc_r>
 800eeda:	69e3      	ldr	r3, [r4, #28]
 800eedc:	60f0      	str	r0, [r6, #12]
 800eede:	68db      	ldr	r3, [r3, #12]
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d1e4      	bne.n	800eeae <_Balloc+0x2e>
 800eee4:	2000      	movs	r0, #0
 800eee6:	bd70      	pop	{r4, r5, r6, pc}
 800eee8:	6802      	ldr	r2, [r0, #0]
 800eeea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800eeee:	2300      	movs	r3, #0
 800eef0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800eef4:	e7f7      	b.n	800eee6 <_Balloc+0x66>
 800eef6:	bf00      	nop
 800eef8:	08011392 	.word	0x08011392
 800eefc:	08011472 	.word	0x08011472

0800ef00 <_Bfree>:
 800ef00:	b570      	push	{r4, r5, r6, lr}
 800ef02:	69c6      	ldr	r6, [r0, #28]
 800ef04:	4605      	mov	r5, r0
 800ef06:	460c      	mov	r4, r1
 800ef08:	b976      	cbnz	r6, 800ef28 <_Bfree+0x28>
 800ef0a:	2010      	movs	r0, #16
 800ef0c:	f7ff fef0 	bl	800ecf0 <malloc>
 800ef10:	4602      	mov	r2, r0
 800ef12:	61e8      	str	r0, [r5, #28]
 800ef14:	b920      	cbnz	r0, 800ef20 <_Bfree+0x20>
 800ef16:	4b09      	ldr	r3, [pc, #36]	@ (800ef3c <_Bfree+0x3c>)
 800ef18:	4809      	ldr	r0, [pc, #36]	@ (800ef40 <_Bfree+0x40>)
 800ef1a:	218f      	movs	r1, #143	@ 0x8f
 800ef1c:	f7fc ff52 	bl	800bdc4 <__assert_func>
 800ef20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ef24:	6006      	str	r6, [r0, #0]
 800ef26:	60c6      	str	r6, [r0, #12]
 800ef28:	b13c      	cbz	r4, 800ef3a <_Bfree+0x3a>
 800ef2a:	69eb      	ldr	r3, [r5, #28]
 800ef2c:	6862      	ldr	r2, [r4, #4]
 800ef2e:	68db      	ldr	r3, [r3, #12]
 800ef30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ef34:	6021      	str	r1, [r4, #0]
 800ef36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ef3a:	bd70      	pop	{r4, r5, r6, pc}
 800ef3c:	08011392 	.word	0x08011392
 800ef40:	08011472 	.word	0x08011472

0800ef44 <__multadd>:
 800ef44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef48:	690d      	ldr	r5, [r1, #16]
 800ef4a:	4607      	mov	r7, r0
 800ef4c:	460c      	mov	r4, r1
 800ef4e:	461e      	mov	r6, r3
 800ef50:	f101 0c14 	add.w	ip, r1, #20
 800ef54:	2000      	movs	r0, #0
 800ef56:	f8dc 3000 	ldr.w	r3, [ip]
 800ef5a:	b299      	uxth	r1, r3
 800ef5c:	fb02 6101 	mla	r1, r2, r1, r6
 800ef60:	0c1e      	lsrs	r6, r3, #16
 800ef62:	0c0b      	lsrs	r3, r1, #16
 800ef64:	fb02 3306 	mla	r3, r2, r6, r3
 800ef68:	b289      	uxth	r1, r1
 800ef6a:	3001      	adds	r0, #1
 800ef6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ef70:	4285      	cmp	r5, r0
 800ef72:	f84c 1b04 	str.w	r1, [ip], #4
 800ef76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ef7a:	dcec      	bgt.n	800ef56 <__multadd+0x12>
 800ef7c:	b30e      	cbz	r6, 800efc2 <__multadd+0x7e>
 800ef7e:	68a3      	ldr	r3, [r4, #8]
 800ef80:	42ab      	cmp	r3, r5
 800ef82:	dc19      	bgt.n	800efb8 <__multadd+0x74>
 800ef84:	6861      	ldr	r1, [r4, #4]
 800ef86:	4638      	mov	r0, r7
 800ef88:	3101      	adds	r1, #1
 800ef8a:	f7ff ff79 	bl	800ee80 <_Balloc>
 800ef8e:	4680      	mov	r8, r0
 800ef90:	b928      	cbnz	r0, 800ef9e <__multadd+0x5a>
 800ef92:	4602      	mov	r2, r0
 800ef94:	4b0c      	ldr	r3, [pc, #48]	@ (800efc8 <__multadd+0x84>)
 800ef96:	480d      	ldr	r0, [pc, #52]	@ (800efcc <__multadd+0x88>)
 800ef98:	21ba      	movs	r1, #186	@ 0xba
 800ef9a:	f7fc ff13 	bl	800bdc4 <__assert_func>
 800ef9e:	6922      	ldr	r2, [r4, #16]
 800efa0:	3202      	adds	r2, #2
 800efa2:	f104 010c 	add.w	r1, r4, #12
 800efa6:	0092      	lsls	r2, r2, #2
 800efa8:	300c      	adds	r0, #12
 800efaa:	f7fe fcaa 	bl	800d902 <memcpy>
 800efae:	4621      	mov	r1, r4
 800efb0:	4638      	mov	r0, r7
 800efb2:	f7ff ffa5 	bl	800ef00 <_Bfree>
 800efb6:	4644      	mov	r4, r8
 800efb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800efbc:	3501      	adds	r5, #1
 800efbe:	615e      	str	r6, [r3, #20]
 800efc0:	6125      	str	r5, [r4, #16]
 800efc2:	4620      	mov	r0, r4
 800efc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efc8:	08011401 	.word	0x08011401
 800efcc:	08011472 	.word	0x08011472

0800efd0 <__s2b>:
 800efd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efd4:	460c      	mov	r4, r1
 800efd6:	4615      	mov	r5, r2
 800efd8:	461f      	mov	r7, r3
 800efda:	2209      	movs	r2, #9
 800efdc:	3308      	adds	r3, #8
 800efde:	4606      	mov	r6, r0
 800efe0:	fb93 f3f2 	sdiv	r3, r3, r2
 800efe4:	2100      	movs	r1, #0
 800efe6:	2201      	movs	r2, #1
 800efe8:	429a      	cmp	r2, r3
 800efea:	db09      	blt.n	800f000 <__s2b+0x30>
 800efec:	4630      	mov	r0, r6
 800efee:	f7ff ff47 	bl	800ee80 <_Balloc>
 800eff2:	b940      	cbnz	r0, 800f006 <__s2b+0x36>
 800eff4:	4602      	mov	r2, r0
 800eff6:	4b19      	ldr	r3, [pc, #100]	@ (800f05c <__s2b+0x8c>)
 800eff8:	4819      	ldr	r0, [pc, #100]	@ (800f060 <__s2b+0x90>)
 800effa:	21d3      	movs	r1, #211	@ 0xd3
 800effc:	f7fc fee2 	bl	800bdc4 <__assert_func>
 800f000:	0052      	lsls	r2, r2, #1
 800f002:	3101      	adds	r1, #1
 800f004:	e7f0      	b.n	800efe8 <__s2b+0x18>
 800f006:	9b08      	ldr	r3, [sp, #32]
 800f008:	6143      	str	r3, [r0, #20]
 800f00a:	2d09      	cmp	r5, #9
 800f00c:	f04f 0301 	mov.w	r3, #1
 800f010:	6103      	str	r3, [r0, #16]
 800f012:	dd16      	ble.n	800f042 <__s2b+0x72>
 800f014:	f104 0909 	add.w	r9, r4, #9
 800f018:	46c8      	mov	r8, r9
 800f01a:	442c      	add	r4, r5
 800f01c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f020:	4601      	mov	r1, r0
 800f022:	3b30      	subs	r3, #48	@ 0x30
 800f024:	220a      	movs	r2, #10
 800f026:	4630      	mov	r0, r6
 800f028:	f7ff ff8c 	bl	800ef44 <__multadd>
 800f02c:	45a0      	cmp	r8, r4
 800f02e:	d1f5      	bne.n	800f01c <__s2b+0x4c>
 800f030:	f1a5 0408 	sub.w	r4, r5, #8
 800f034:	444c      	add	r4, r9
 800f036:	1b2d      	subs	r5, r5, r4
 800f038:	1963      	adds	r3, r4, r5
 800f03a:	42bb      	cmp	r3, r7
 800f03c:	db04      	blt.n	800f048 <__s2b+0x78>
 800f03e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f042:	340a      	adds	r4, #10
 800f044:	2509      	movs	r5, #9
 800f046:	e7f6      	b.n	800f036 <__s2b+0x66>
 800f048:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f04c:	4601      	mov	r1, r0
 800f04e:	3b30      	subs	r3, #48	@ 0x30
 800f050:	220a      	movs	r2, #10
 800f052:	4630      	mov	r0, r6
 800f054:	f7ff ff76 	bl	800ef44 <__multadd>
 800f058:	e7ee      	b.n	800f038 <__s2b+0x68>
 800f05a:	bf00      	nop
 800f05c:	08011401 	.word	0x08011401
 800f060:	08011472 	.word	0x08011472

0800f064 <__hi0bits>:
 800f064:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f068:	4603      	mov	r3, r0
 800f06a:	bf36      	itet	cc
 800f06c:	0403      	lslcc	r3, r0, #16
 800f06e:	2000      	movcs	r0, #0
 800f070:	2010      	movcc	r0, #16
 800f072:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f076:	bf3c      	itt	cc
 800f078:	021b      	lslcc	r3, r3, #8
 800f07a:	3008      	addcc	r0, #8
 800f07c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f080:	bf3c      	itt	cc
 800f082:	011b      	lslcc	r3, r3, #4
 800f084:	3004      	addcc	r0, #4
 800f086:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f08a:	bf3c      	itt	cc
 800f08c:	009b      	lslcc	r3, r3, #2
 800f08e:	3002      	addcc	r0, #2
 800f090:	2b00      	cmp	r3, #0
 800f092:	db05      	blt.n	800f0a0 <__hi0bits+0x3c>
 800f094:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f098:	f100 0001 	add.w	r0, r0, #1
 800f09c:	bf08      	it	eq
 800f09e:	2020      	moveq	r0, #32
 800f0a0:	4770      	bx	lr

0800f0a2 <__lo0bits>:
 800f0a2:	6803      	ldr	r3, [r0, #0]
 800f0a4:	4602      	mov	r2, r0
 800f0a6:	f013 0007 	ands.w	r0, r3, #7
 800f0aa:	d00b      	beq.n	800f0c4 <__lo0bits+0x22>
 800f0ac:	07d9      	lsls	r1, r3, #31
 800f0ae:	d421      	bmi.n	800f0f4 <__lo0bits+0x52>
 800f0b0:	0798      	lsls	r0, r3, #30
 800f0b2:	bf49      	itett	mi
 800f0b4:	085b      	lsrmi	r3, r3, #1
 800f0b6:	089b      	lsrpl	r3, r3, #2
 800f0b8:	2001      	movmi	r0, #1
 800f0ba:	6013      	strmi	r3, [r2, #0]
 800f0bc:	bf5c      	itt	pl
 800f0be:	6013      	strpl	r3, [r2, #0]
 800f0c0:	2002      	movpl	r0, #2
 800f0c2:	4770      	bx	lr
 800f0c4:	b299      	uxth	r1, r3
 800f0c6:	b909      	cbnz	r1, 800f0cc <__lo0bits+0x2a>
 800f0c8:	0c1b      	lsrs	r3, r3, #16
 800f0ca:	2010      	movs	r0, #16
 800f0cc:	b2d9      	uxtb	r1, r3
 800f0ce:	b909      	cbnz	r1, 800f0d4 <__lo0bits+0x32>
 800f0d0:	3008      	adds	r0, #8
 800f0d2:	0a1b      	lsrs	r3, r3, #8
 800f0d4:	0719      	lsls	r1, r3, #28
 800f0d6:	bf04      	itt	eq
 800f0d8:	091b      	lsreq	r3, r3, #4
 800f0da:	3004      	addeq	r0, #4
 800f0dc:	0799      	lsls	r1, r3, #30
 800f0de:	bf04      	itt	eq
 800f0e0:	089b      	lsreq	r3, r3, #2
 800f0e2:	3002      	addeq	r0, #2
 800f0e4:	07d9      	lsls	r1, r3, #31
 800f0e6:	d403      	bmi.n	800f0f0 <__lo0bits+0x4e>
 800f0e8:	085b      	lsrs	r3, r3, #1
 800f0ea:	f100 0001 	add.w	r0, r0, #1
 800f0ee:	d003      	beq.n	800f0f8 <__lo0bits+0x56>
 800f0f0:	6013      	str	r3, [r2, #0]
 800f0f2:	4770      	bx	lr
 800f0f4:	2000      	movs	r0, #0
 800f0f6:	4770      	bx	lr
 800f0f8:	2020      	movs	r0, #32
 800f0fa:	4770      	bx	lr

0800f0fc <__i2b>:
 800f0fc:	b510      	push	{r4, lr}
 800f0fe:	460c      	mov	r4, r1
 800f100:	2101      	movs	r1, #1
 800f102:	f7ff febd 	bl	800ee80 <_Balloc>
 800f106:	4602      	mov	r2, r0
 800f108:	b928      	cbnz	r0, 800f116 <__i2b+0x1a>
 800f10a:	4b05      	ldr	r3, [pc, #20]	@ (800f120 <__i2b+0x24>)
 800f10c:	4805      	ldr	r0, [pc, #20]	@ (800f124 <__i2b+0x28>)
 800f10e:	f240 1145 	movw	r1, #325	@ 0x145
 800f112:	f7fc fe57 	bl	800bdc4 <__assert_func>
 800f116:	2301      	movs	r3, #1
 800f118:	6144      	str	r4, [r0, #20]
 800f11a:	6103      	str	r3, [r0, #16]
 800f11c:	bd10      	pop	{r4, pc}
 800f11e:	bf00      	nop
 800f120:	08011401 	.word	0x08011401
 800f124:	08011472 	.word	0x08011472

0800f128 <__multiply>:
 800f128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f12c:	4614      	mov	r4, r2
 800f12e:	690a      	ldr	r2, [r1, #16]
 800f130:	6923      	ldr	r3, [r4, #16]
 800f132:	429a      	cmp	r2, r3
 800f134:	bfa8      	it	ge
 800f136:	4623      	movge	r3, r4
 800f138:	460f      	mov	r7, r1
 800f13a:	bfa4      	itt	ge
 800f13c:	460c      	movge	r4, r1
 800f13e:	461f      	movge	r7, r3
 800f140:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800f144:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800f148:	68a3      	ldr	r3, [r4, #8]
 800f14a:	6861      	ldr	r1, [r4, #4]
 800f14c:	eb0a 0609 	add.w	r6, sl, r9
 800f150:	42b3      	cmp	r3, r6
 800f152:	b085      	sub	sp, #20
 800f154:	bfb8      	it	lt
 800f156:	3101      	addlt	r1, #1
 800f158:	f7ff fe92 	bl	800ee80 <_Balloc>
 800f15c:	b930      	cbnz	r0, 800f16c <__multiply+0x44>
 800f15e:	4602      	mov	r2, r0
 800f160:	4b44      	ldr	r3, [pc, #272]	@ (800f274 <__multiply+0x14c>)
 800f162:	4845      	ldr	r0, [pc, #276]	@ (800f278 <__multiply+0x150>)
 800f164:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f168:	f7fc fe2c 	bl	800bdc4 <__assert_func>
 800f16c:	f100 0514 	add.w	r5, r0, #20
 800f170:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f174:	462b      	mov	r3, r5
 800f176:	2200      	movs	r2, #0
 800f178:	4543      	cmp	r3, r8
 800f17a:	d321      	bcc.n	800f1c0 <__multiply+0x98>
 800f17c:	f107 0114 	add.w	r1, r7, #20
 800f180:	f104 0214 	add.w	r2, r4, #20
 800f184:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800f188:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800f18c:	9302      	str	r3, [sp, #8]
 800f18e:	1b13      	subs	r3, r2, r4
 800f190:	3b15      	subs	r3, #21
 800f192:	f023 0303 	bic.w	r3, r3, #3
 800f196:	3304      	adds	r3, #4
 800f198:	f104 0715 	add.w	r7, r4, #21
 800f19c:	42ba      	cmp	r2, r7
 800f19e:	bf38      	it	cc
 800f1a0:	2304      	movcc	r3, #4
 800f1a2:	9301      	str	r3, [sp, #4]
 800f1a4:	9b02      	ldr	r3, [sp, #8]
 800f1a6:	9103      	str	r1, [sp, #12]
 800f1a8:	428b      	cmp	r3, r1
 800f1aa:	d80c      	bhi.n	800f1c6 <__multiply+0x9e>
 800f1ac:	2e00      	cmp	r6, #0
 800f1ae:	dd03      	ble.n	800f1b8 <__multiply+0x90>
 800f1b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d05b      	beq.n	800f270 <__multiply+0x148>
 800f1b8:	6106      	str	r6, [r0, #16]
 800f1ba:	b005      	add	sp, #20
 800f1bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1c0:	f843 2b04 	str.w	r2, [r3], #4
 800f1c4:	e7d8      	b.n	800f178 <__multiply+0x50>
 800f1c6:	f8b1 a000 	ldrh.w	sl, [r1]
 800f1ca:	f1ba 0f00 	cmp.w	sl, #0
 800f1ce:	d024      	beq.n	800f21a <__multiply+0xf2>
 800f1d0:	f104 0e14 	add.w	lr, r4, #20
 800f1d4:	46a9      	mov	r9, r5
 800f1d6:	f04f 0c00 	mov.w	ip, #0
 800f1da:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f1de:	f8d9 3000 	ldr.w	r3, [r9]
 800f1e2:	fa1f fb87 	uxth.w	fp, r7
 800f1e6:	b29b      	uxth	r3, r3
 800f1e8:	fb0a 330b 	mla	r3, sl, fp, r3
 800f1ec:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800f1f0:	f8d9 7000 	ldr.w	r7, [r9]
 800f1f4:	4463      	add	r3, ip
 800f1f6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f1fa:	fb0a c70b 	mla	r7, sl, fp, ip
 800f1fe:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800f202:	b29b      	uxth	r3, r3
 800f204:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f208:	4572      	cmp	r2, lr
 800f20a:	f849 3b04 	str.w	r3, [r9], #4
 800f20e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f212:	d8e2      	bhi.n	800f1da <__multiply+0xb2>
 800f214:	9b01      	ldr	r3, [sp, #4]
 800f216:	f845 c003 	str.w	ip, [r5, r3]
 800f21a:	9b03      	ldr	r3, [sp, #12]
 800f21c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f220:	3104      	adds	r1, #4
 800f222:	f1b9 0f00 	cmp.w	r9, #0
 800f226:	d021      	beq.n	800f26c <__multiply+0x144>
 800f228:	682b      	ldr	r3, [r5, #0]
 800f22a:	f104 0c14 	add.w	ip, r4, #20
 800f22e:	46ae      	mov	lr, r5
 800f230:	f04f 0a00 	mov.w	sl, #0
 800f234:	f8bc b000 	ldrh.w	fp, [ip]
 800f238:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800f23c:	fb09 770b 	mla	r7, r9, fp, r7
 800f240:	4457      	add	r7, sl
 800f242:	b29b      	uxth	r3, r3
 800f244:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f248:	f84e 3b04 	str.w	r3, [lr], #4
 800f24c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f250:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f254:	f8be 3000 	ldrh.w	r3, [lr]
 800f258:	fb09 330a 	mla	r3, r9, sl, r3
 800f25c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800f260:	4562      	cmp	r2, ip
 800f262:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f266:	d8e5      	bhi.n	800f234 <__multiply+0x10c>
 800f268:	9f01      	ldr	r7, [sp, #4]
 800f26a:	51eb      	str	r3, [r5, r7]
 800f26c:	3504      	adds	r5, #4
 800f26e:	e799      	b.n	800f1a4 <__multiply+0x7c>
 800f270:	3e01      	subs	r6, #1
 800f272:	e79b      	b.n	800f1ac <__multiply+0x84>
 800f274:	08011401 	.word	0x08011401
 800f278:	08011472 	.word	0x08011472

0800f27c <__pow5mult>:
 800f27c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f280:	4615      	mov	r5, r2
 800f282:	f012 0203 	ands.w	r2, r2, #3
 800f286:	4607      	mov	r7, r0
 800f288:	460e      	mov	r6, r1
 800f28a:	d007      	beq.n	800f29c <__pow5mult+0x20>
 800f28c:	4c25      	ldr	r4, [pc, #148]	@ (800f324 <__pow5mult+0xa8>)
 800f28e:	3a01      	subs	r2, #1
 800f290:	2300      	movs	r3, #0
 800f292:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f296:	f7ff fe55 	bl	800ef44 <__multadd>
 800f29a:	4606      	mov	r6, r0
 800f29c:	10ad      	asrs	r5, r5, #2
 800f29e:	d03d      	beq.n	800f31c <__pow5mult+0xa0>
 800f2a0:	69fc      	ldr	r4, [r7, #28]
 800f2a2:	b97c      	cbnz	r4, 800f2c4 <__pow5mult+0x48>
 800f2a4:	2010      	movs	r0, #16
 800f2a6:	f7ff fd23 	bl	800ecf0 <malloc>
 800f2aa:	4602      	mov	r2, r0
 800f2ac:	61f8      	str	r0, [r7, #28]
 800f2ae:	b928      	cbnz	r0, 800f2bc <__pow5mult+0x40>
 800f2b0:	4b1d      	ldr	r3, [pc, #116]	@ (800f328 <__pow5mult+0xac>)
 800f2b2:	481e      	ldr	r0, [pc, #120]	@ (800f32c <__pow5mult+0xb0>)
 800f2b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f2b8:	f7fc fd84 	bl	800bdc4 <__assert_func>
 800f2bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f2c0:	6004      	str	r4, [r0, #0]
 800f2c2:	60c4      	str	r4, [r0, #12]
 800f2c4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f2c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f2cc:	b94c      	cbnz	r4, 800f2e2 <__pow5mult+0x66>
 800f2ce:	f240 2171 	movw	r1, #625	@ 0x271
 800f2d2:	4638      	mov	r0, r7
 800f2d4:	f7ff ff12 	bl	800f0fc <__i2b>
 800f2d8:	2300      	movs	r3, #0
 800f2da:	f8c8 0008 	str.w	r0, [r8, #8]
 800f2de:	4604      	mov	r4, r0
 800f2e0:	6003      	str	r3, [r0, #0]
 800f2e2:	f04f 0900 	mov.w	r9, #0
 800f2e6:	07eb      	lsls	r3, r5, #31
 800f2e8:	d50a      	bpl.n	800f300 <__pow5mult+0x84>
 800f2ea:	4631      	mov	r1, r6
 800f2ec:	4622      	mov	r2, r4
 800f2ee:	4638      	mov	r0, r7
 800f2f0:	f7ff ff1a 	bl	800f128 <__multiply>
 800f2f4:	4631      	mov	r1, r6
 800f2f6:	4680      	mov	r8, r0
 800f2f8:	4638      	mov	r0, r7
 800f2fa:	f7ff fe01 	bl	800ef00 <_Bfree>
 800f2fe:	4646      	mov	r6, r8
 800f300:	106d      	asrs	r5, r5, #1
 800f302:	d00b      	beq.n	800f31c <__pow5mult+0xa0>
 800f304:	6820      	ldr	r0, [r4, #0]
 800f306:	b938      	cbnz	r0, 800f318 <__pow5mult+0x9c>
 800f308:	4622      	mov	r2, r4
 800f30a:	4621      	mov	r1, r4
 800f30c:	4638      	mov	r0, r7
 800f30e:	f7ff ff0b 	bl	800f128 <__multiply>
 800f312:	6020      	str	r0, [r4, #0]
 800f314:	f8c0 9000 	str.w	r9, [r0]
 800f318:	4604      	mov	r4, r0
 800f31a:	e7e4      	b.n	800f2e6 <__pow5mult+0x6a>
 800f31c:	4630      	mov	r0, r6
 800f31e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f322:	bf00      	nop
 800f324:	080114cc 	.word	0x080114cc
 800f328:	08011392 	.word	0x08011392
 800f32c:	08011472 	.word	0x08011472

0800f330 <__lshift>:
 800f330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f334:	460c      	mov	r4, r1
 800f336:	6849      	ldr	r1, [r1, #4]
 800f338:	6923      	ldr	r3, [r4, #16]
 800f33a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f33e:	68a3      	ldr	r3, [r4, #8]
 800f340:	4607      	mov	r7, r0
 800f342:	4691      	mov	r9, r2
 800f344:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f348:	f108 0601 	add.w	r6, r8, #1
 800f34c:	42b3      	cmp	r3, r6
 800f34e:	db0b      	blt.n	800f368 <__lshift+0x38>
 800f350:	4638      	mov	r0, r7
 800f352:	f7ff fd95 	bl	800ee80 <_Balloc>
 800f356:	4605      	mov	r5, r0
 800f358:	b948      	cbnz	r0, 800f36e <__lshift+0x3e>
 800f35a:	4602      	mov	r2, r0
 800f35c:	4b28      	ldr	r3, [pc, #160]	@ (800f400 <__lshift+0xd0>)
 800f35e:	4829      	ldr	r0, [pc, #164]	@ (800f404 <__lshift+0xd4>)
 800f360:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f364:	f7fc fd2e 	bl	800bdc4 <__assert_func>
 800f368:	3101      	adds	r1, #1
 800f36a:	005b      	lsls	r3, r3, #1
 800f36c:	e7ee      	b.n	800f34c <__lshift+0x1c>
 800f36e:	2300      	movs	r3, #0
 800f370:	f100 0114 	add.w	r1, r0, #20
 800f374:	f100 0210 	add.w	r2, r0, #16
 800f378:	4618      	mov	r0, r3
 800f37a:	4553      	cmp	r3, sl
 800f37c:	db33      	blt.n	800f3e6 <__lshift+0xb6>
 800f37e:	6920      	ldr	r0, [r4, #16]
 800f380:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f384:	f104 0314 	add.w	r3, r4, #20
 800f388:	f019 091f 	ands.w	r9, r9, #31
 800f38c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f390:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f394:	d02b      	beq.n	800f3ee <__lshift+0xbe>
 800f396:	f1c9 0e20 	rsb	lr, r9, #32
 800f39a:	468a      	mov	sl, r1
 800f39c:	2200      	movs	r2, #0
 800f39e:	6818      	ldr	r0, [r3, #0]
 800f3a0:	fa00 f009 	lsl.w	r0, r0, r9
 800f3a4:	4310      	orrs	r0, r2
 800f3a6:	f84a 0b04 	str.w	r0, [sl], #4
 800f3aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3ae:	459c      	cmp	ip, r3
 800f3b0:	fa22 f20e 	lsr.w	r2, r2, lr
 800f3b4:	d8f3      	bhi.n	800f39e <__lshift+0x6e>
 800f3b6:	ebac 0304 	sub.w	r3, ip, r4
 800f3ba:	3b15      	subs	r3, #21
 800f3bc:	f023 0303 	bic.w	r3, r3, #3
 800f3c0:	3304      	adds	r3, #4
 800f3c2:	f104 0015 	add.w	r0, r4, #21
 800f3c6:	4584      	cmp	ip, r0
 800f3c8:	bf38      	it	cc
 800f3ca:	2304      	movcc	r3, #4
 800f3cc:	50ca      	str	r2, [r1, r3]
 800f3ce:	b10a      	cbz	r2, 800f3d4 <__lshift+0xa4>
 800f3d0:	f108 0602 	add.w	r6, r8, #2
 800f3d4:	3e01      	subs	r6, #1
 800f3d6:	4638      	mov	r0, r7
 800f3d8:	612e      	str	r6, [r5, #16]
 800f3da:	4621      	mov	r1, r4
 800f3dc:	f7ff fd90 	bl	800ef00 <_Bfree>
 800f3e0:	4628      	mov	r0, r5
 800f3e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3e6:	f842 0f04 	str.w	r0, [r2, #4]!
 800f3ea:	3301      	adds	r3, #1
 800f3ec:	e7c5      	b.n	800f37a <__lshift+0x4a>
 800f3ee:	3904      	subs	r1, #4
 800f3f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3f4:	f841 2f04 	str.w	r2, [r1, #4]!
 800f3f8:	459c      	cmp	ip, r3
 800f3fa:	d8f9      	bhi.n	800f3f0 <__lshift+0xc0>
 800f3fc:	e7ea      	b.n	800f3d4 <__lshift+0xa4>
 800f3fe:	bf00      	nop
 800f400:	08011401 	.word	0x08011401
 800f404:	08011472 	.word	0x08011472

0800f408 <__mcmp>:
 800f408:	690a      	ldr	r2, [r1, #16]
 800f40a:	4603      	mov	r3, r0
 800f40c:	6900      	ldr	r0, [r0, #16]
 800f40e:	1a80      	subs	r0, r0, r2
 800f410:	b530      	push	{r4, r5, lr}
 800f412:	d10e      	bne.n	800f432 <__mcmp+0x2a>
 800f414:	3314      	adds	r3, #20
 800f416:	3114      	adds	r1, #20
 800f418:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f41c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f420:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f424:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f428:	4295      	cmp	r5, r2
 800f42a:	d003      	beq.n	800f434 <__mcmp+0x2c>
 800f42c:	d205      	bcs.n	800f43a <__mcmp+0x32>
 800f42e:	f04f 30ff 	mov.w	r0, #4294967295
 800f432:	bd30      	pop	{r4, r5, pc}
 800f434:	42a3      	cmp	r3, r4
 800f436:	d3f3      	bcc.n	800f420 <__mcmp+0x18>
 800f438:	e7fb      	b.n	800f432 <__mcmp+0x2a>
 800f43a:	2001      	movs	r0, #1
 800f43c:	e7f9      	b.n	800f432 <__mcmp+0x2a>
	...

0800f440 <__mdiff>:
 800f440:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f444:	4689      	mov	r9, r1
 800f446:	4606      	mov	r6, r0
 800f448:	4611      	mov	r1, r2
 800f44a:	4648      	mov	r0, r9
 800f44c:	4614      	mov	r4, r2
 800f44e:	f7ff ffdb 	bl	800f408 <__mcmp>
 800f452:	1e05      	subs	r5, r0, #0
 800f454:	d112      	bne.n	800f47c <__mdiff+0x3c>
 800f456:	4629      	mov	r1, r5
 800f458:	4630      	mov	r0, r6
 800f45a:	f7ff fd11 	bl	800ee80 <_Balloc>
 800f45e:	4602      	mov	r2, r0
 800f460:	b928      	cbnz	r0, 800f46e <__mdiff+0x2e>
 800f462:	4b3f      	ldr	r3, [pc, #252]	@ (800f560 <__mdiff+0x120>)
 800f464:	f240 2137 	movw	r1, #567	@ 0x237
 800f468:	483e      	ldr	r0, [pc, #248]	@ (800f564 <__mdiff+0x124>)
 800f46a:	f7fc fcab 	bl	800bdc4 <__assert_func>
 800f46e:	2301      	movs	r3, #1
 800f470:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f474:	4610      	mov	r0, r2
 800f476:	b003      	add	sp, #12
 800f478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f47c:	bfbc      	itt	lt
 800f47e:	464b      	movlt	r3, r9
 800f480:	46a1      	movlt	r9, r4
 800f482:	4630      	mov	r0, r6
 800f484:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f488:	bfba      	itte	lt
 800f48a:	461c      	movlt	r4, r3
 800f48c:	2501      	movlt	r5, #1
 800f48e:	2500      	movge	r5, #0
 800f490:	f7ff fcf6 	bl	800ee80 <_Balloc>
 800f494:	4602      	mov	r2, r0
 800f496:	b918      	cbnz	r0, 800f4a0 <__mdiff+0x60>
 800f498:	4b31      	ldr	r3, [pc, #196]	@ (800f560 <__mdiff+0x120>)
 800f49a:	f240 2145 	movw	r1, #581	@ 0x245
 800f49e:	e7e3      	b.n	800f468 <__mdiff+0x28>
 800f4a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f4a4:	6926      	ldr	r6, [r4, #16]
 800f4a6:	60c5      	str	r5, [r0, #12]
 800f4a8:	f109 0310 	add.w	r3, r9, #16
 800f4ac:	f109 0514 	add.w	r5, r9, #20
 800f4b0:	f104 0e14 	add.w	lr, r4, #20
 800f4b4:	f100 0b14 	add.w	fp, r0, #20
 800f4b8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f4bc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f4c0:	9301      	str	r3, [sp, #4]
 800f4c2:	46d9      	mov	r9, fp
 800f4c4:	f04f 0c00 	mov.w	ip, #0
 800f4c8:	9b01      	ldr	r3, [sp, #4]
 800f4ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f4ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f4d2:	9301      	str	r3, [sp, #4]
 800f4d4:	fa1f f38a 	uxth.w	r3, sl
 800f4d8:	4619      	mov	r1, r3
 800f4da:	b283      	uxth	r3, r0
 800f4dc:	1acb      	subs	r3, r1, r3
 800f4de:	0c00      	lsrs	r0, r0, #16
 800f4e0:	4463      	add	r3, ip
 800f4e2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f4e6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f4ea:	b29b      	uxth	r3, r3
 800f4ec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f4f0:	4576      	cmp	r6, lr
 800f4f2:	f849 3b04 	str.w	r3, [r9], #4
 800f4f6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f4fa:	d8e5      	bhi.n	800f4c8 <__mdiff+0x88>
 800f4fc:	1b33      	subs	r3, r6, r4
 800f4fe:	3b15      	subs	r3, #21
 800f500:	f023 0303 	bic.w	r3, r3, #3
 800f504:	3415      	adds	r4, #21
 800f506:	3304      	adds	r3, #4
 800f508:	42a6      	cmp	r6, r4
 800f50a:	bf38      	it	cc
 800f50c:	2304      	movcc	r3, #4
 800f50e:	441d      	add	r5, r3
 800f510:	445b      	add	r3, fp
 800f512:	461e      	mov	r6, r3
 800f514:	462c      	mov	r4, r5
 800f516:	4544      	cmp	r4, r8
 800f518:	d30e      	bcc.n	800f538 <__mdiff+0xf8>
 800f51a:	f108 0103 	add.w	r1, r8, #3
 800f51e:	1b49      	subs	r1, r1, r5
 800f520:	f021 0103 	bic.w	r1, r1, #3
 800f524:	3d03      	subs	r5, #3
 800f526:	45a8      	cmp	r8, r5
 800f528:	bf38      	it	cc
 800f52a:	2100      	movcc	r1, #0
 800f52c:	440b      	add	r3, r1
 800f52e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f532:	b191      	cbz	r1, 800f55a <__mdiff+0x11a>
 800f534:	6117      	str	r7, [r2, #16]
 800f536:	e79d      	b.n	800f474 <__mdiff+0x34>
 800f538:	f854 1b04 	ldr.w	r1, [r4], #4
 800f53c:	46e6      	mov	lr, ip
 800f53e:	0c08      	lsrs	r0, r1, #16
 800f540:	fa1c fc81 	uxtah	ip, ip, r1
 800f544:	4471      	add	r1, lr
 800f546:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f54a:	b289      	uxth	r1, r1
 800f54c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f550:	f846 1b04 	str.w	r1, [r6], #4
 800f554:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f558:	e7dd      	b.n	800f516 <__mdiff+0xd6>
 800f55a:	3f01      	subs	r7, #1
 800f55c:	e7e7      	b.n	800f52e <__mdiff+0xee>
 800f55e:	bf00      	nop
 800f560:	08011401 	.word	0x08011401
 800f564:	08011472 	.word	0x08011472

0800f568 <__ulp>:
 800f568:	b082      	sub	sp, #8
 800f56a:	ed8d 0b00 	vstr	d0, [sp]
 800f56e:	9a01      	ldr	r2, [sp, #4]
 800f570:	4b0f      	ldr	r3, [pc, #60]	@ (800f5b0 <__ulp+0x48>)
 800f572:	4013      	ands	r3, r2
 800f574:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f578:	2b00      	cmp	r3, #0
 800f57a:	dc08      	bgt.n	800f58e <__ulp+0x26>
 800f57c:	425b      	negs	r3, r3
 800f57e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f582:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f586:	da04      	bge.n	800f592 <__ulp+0x2a>
 800f588:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f58c:	4113      	asrs	r3, r2
 800f58e:	2200      	movs	r2, #0
 800f590:	e008      	b.n	800f5a4 <__ulp+0x3c>
 800f592:	f1a2 0314 	sub.w	r3, r2, #20
 800f596:	2b1e      	cmp	r3, #30
 800f598:	bfda      	itte	le
 800f59a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f59e:	40da      	lsrle	r2, r3
 800f5a0:	2201      	movgt	r2, #1
 800f5a2:	2300      	movs	r3, #0
 800f5a4:	4619      	mov	r1, r3
 800f5a6:	4610      	mov	r0, r2
 800f5a8:	ec41 0b10 	vmov	d0, r0, r1
 800f5ac:	b002      	add	sp, #8
 800f5ae:	4770      	bx	lr
 800f5b0:	7ff00000 	.word	0x7ff00000

0800f5b4 <__b2d>:
 800f5b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5b8:	6906      	ldr	r6, [r0, #16]
 800f5ba:	f100 0814 	add.w	r8, r0, #20
 800f5be:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f5c2:	1f37      	subs	r7, r6, #4
 800f5c4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f5c8:	4610      	mov	r0, r2
 800f5ca:	f7ff fd4b 	bl	800f064 <__hi0bits>
 800f5ce:	f1c0 0320 	rsb	r3, r0, #32
 800f5d2:	280a      	cmp	r0, #10
 800f5d4:	600b      	str	r3, [r1, #0]
 800f5d6:	491b      	ldr	r1, [pc, #108]	@ (800f644 <__b2d+0x90>)
 800f5d8:	dc15      	bgt.n	800f606 <__b2d+0x52>
 800f5da:	f1c0 0c0b 	rsb	ip, r0, #11
 800f5de:	fa22 f30c 	lsr.w	r3, r2, ip
 800f5e2:	45b8      	cmp	r8, r7
 800f5e4:	ea43 0501 	orr.w	r5, r3, r1
 800f5e8:	bf34      	ite	cc
 800f5ea:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f5ee:	2300      	movcs	r3, #0
 800f5f0:	3015      	adds	r0, #21
 800f5f2:	fa02 f000 	lsl.w	r0, r2, r0
 800f5f6:	fa23 f30c 	lsr.w	r3, r3, ip
 800f5fa:	4303      	orrs	r3, r0
 800f5fc:	461c      	mov	r4, r3
 800f5fe:	ec45 4b10 	vmov	d0, r4, r5
 800f602:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f606:	45b8      	cmp	r8, r7
 800f608:	bf3a      	itte	cc
 800f60a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f60e:	f1a6 0708 	subcc.w	r7, r6, #8
 800f612:	2300      	movcs	r3, #0
 800f614:	380b      	subs	r0, #11
 800f616:	d012      	beq.n	800f63e <__b2d+0x8a>
 800f618:	f1c0 0120 	rsb	r1, r0, #32
 800f61c:	fa23 f401 	lsr.w	r4, r3, r1
 800f620:	4082      	lsls	r2, r0
 800f622:	4322      	orrs	r2, r4
 800f624:	4547      	cmp	r7, r8
 800f626:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f62a:	bf8c      	ite	hi
 800f62c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f630:	2200      	movls	r2, #0
 800f632:	4083      	lsls	r3, r0
 800f634:	40ca      	lsrs	r2, r1
 800f636:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f63a:	4313      	orrs	r3, r2
 800f63c:	e7de      	b.n	800f5fc <__b2d+0x48>
 800f63e:	ea42 0501 	orr.w	r5, r2, r1
 800f642:	e7db      	b.n	800f5fc <__b2d+0x48>
 800f644:	3ff00000 	.word	0x3ff00000

0800f648 <__d2b>:
 800f648:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f64c:	460f      	mov	r7, r1
 800f64e:	2101      	movs	r1, #1
 800f650:	ec59 8b10 	vmov	r8, r9, d0
 800f654:	4616      	mov	r6, r2
 800f656:	f7ff fc13 	bl	800ee80 <_Balloc>
 800f65a:	4604      	mov	r4, r0
 800f65c:	b930      	cbnz	r0, 800f66c <__d2b+0x24>
 800f65e:	4602      	mov	r2, r0
 800f660:	4b23      	ldr	r3, [pc, #140]	@ (800f6f0 <__d2b+0xa8>)
 800f662:	4824      	ldr	r0, [pc, #144]	@ (800f6f4 <__d2b+0xac>)
 800f664:	f240 310f 	movw	r1, #783	@ 0x30f
 800f668:	f7fc fbac 	bl	800bdc4 <__assert_func>
 800f66c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f670:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f674:	b10d      	cbz	r5, 800f67a <__d2b+0x32>
 800f676:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f67a:	9301      	str	r3, [sp, #4]
 800f67c:	f1b8 0300 	subs.w	r3, r8, #0
 800f680:	d023      	beq.n	800f6ca <__d2b+0x82>
 800f682:	4668      	mov	r0, sp
 800f684:	9300      	str	r3, [sp, #0]
 800f686:	f7ff fd0c 	bl	800f0a2 <__lo0bits>
 800f68a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f68e:	b1d0      	cbz	r0, 800f6c6 <__d2b+0x7e>
 800f690:	f1c0 0320 	rsb	r3, r0, #32
 800f694:	fa02 f303 	lsl.w	r3, r2, r3
 800f698:	430b      	orrs	r3, r1
 800f69a:	40c2      	lsrs	r2, r0
 800f69c:	6163      	str	r3, [r4, #20]
 800f69e:	9201      	str	r2, [sp, #4]
 800f6a0:	9b01      	ldr	r3, [sp, #4]
 800f6a2:	61a3      	str	r3, [r4, #24]
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	bf0c      	ite	eq
 800f6a8:	2201      	moveq	r2, #1
 800f6aa:	2202      	movne	r2, #2
 800f6ac:	6122      	str	r2, [r4, #16]
 800f6ae:	b1a5      	cbz	r5, 800f6da <__d2b+0x92>
 800f6b0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f6b4:	4405      	add	r5, r0
 800f6b6:	603d      	str	r5, [r7, #0]
 800f6b8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f6bc:	6030      	str	r0, [r6, #0]
 800f6be:	4620      	mov	r0, r4
 800f6c0:	b003      	add	sp, #12
 800f6c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f6c6:	6161      	str	r1, [r4, #20]
 800f6c8:	e7ea      	b.n	800f6a0 <__d2b+0x58>
 800f6ca:	a801      	add	r0, sp, #4
 800f6cc:	f7ff fce9 	bl	800f0a2 <__lo0bits>
 800f6d0:	9b01      	ldr	r3, [sp, #4]
 800f6d2:	6163      	str	r3, [r4, #20]
 800f6d4:	3020      	adds	r0, #32
 800f6d6:	2201      	movs	r2, #1
 800f6d8:	e7e8      	b.n	800f6ac <__d2b+0x64>
 800f6da:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f6de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f6e2:	6038      	str	r0, [r7, #0]
 800f6e4:	6918      	ldr	r0, [r3, #16]
 800f6e6:	f7ff fcbd 	bl	800f064 <__hi0bits>
 800f6ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f6ee:	e7e5      	b.n	800f6bc <__d2b+0x74>
 800f6f0:	08011401 	.word	0x08011401
 800f6f4:	08011472 	.word	0x08011472

0800f6f8 <__ratio>:
 800f6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6fc:	b085      	sub	sp, #20
 800f6fe:	e9cd 1000 	strd	r1, r0, [sp]
 800f702:	a902      	add	r1, sp, #8
 800f704:	f7ff ff56 	bl	800f5b4 <__b2d>
 800f708:	9800      	ldr	r0, [sp, #0]
 800f70a:	a903      	add	r1, sp, #12
 800f70c:	ec55 4b10 	vmov	r4, r5, d0
 800f710:	f7ff ff50 	bl	800f5b4 <__b2d>
 800f714:	9b01      	ldr	r3, [sp, #4]
 800f716:	6919      	ldr	r1, [r3, #16]
 800f718:	9b00      	ldr	r3, [sp, #0]
 800f71a:	691b      	ldr	r3, [r3, #16]
 800f71c:	1ac9      	subs	r1, r1, r3
 800f71e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f722:	1a9b      	subs	r3, r3, r2
 800f724:	ec5b ab10 	vmov	sl, fp, d0
 800f728:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	bfce      	itee	gt
 800f730:	462a      	movgt	r2, r5
 800f732:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f736:	465a      	movle	r2, fp
 800f738:	462f      	mov	r7, r5
 800f73a:	46d9      	mov	r9, fp
 800f73c:	bfcc      	ite	gt
 800f73e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f742:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f746:	464b      	mov	r3, r9
 800f748:	4652      	mov	r2, sl
 800f74a:	4620      	mov	r0, r4
 800f74c:	4639      	mov	r1, r7
 800f74e:	f7f1 f8b5 	bl	80008bc <__aeabi_ddiv>
 800f752:	ec41 0b10 	vmov	d0, r0, r1
 800f756:	b005      	add	sp, #20
 800f758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f75c <__copybits>:
 800f75c:	3901      	subs	r1, #1
 800f75e:	b570      	push	{r4, r5, r6, lr}
 800f760:	1149      	asrs	r1, r1, #5
 800f762:	6914      	ldr	r4, [r2, #16]
 800f764:	3101      	adds	r1, #1
 800f766:	f102 0314 	add.w	r3, r2, #20
 800f76a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f76e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f772:	1f05      	subs	r5, r0, #4
 800f774:	42a3      	cmp	r3, r4
 800f776:	d30c      	bcc.n	800f792 <__copybits+0x36>
 800f778:	1aa3      	subs	r3, r4, r2
 800f77a:	3b11      	subs	r3, #17
 800f77c:	f023 0303 	bic.w	r3, r3, #3
 800f780:	3211      	adds	r2, #17
 800f782:	42a2      	cmp	r2, r4
 800f784:	bf88      	it	hi
 800f786:	2300      	movhi	r3, #0
 800f788:	4418      	add	r0, r3
 800f78a:	2300      	movs	r3, #0
 800f78c:	4288      	cmp	r0, r1
 800f78e:	d305      	bcc.n	800f79c <__copybits+0x40>
 800f790:	bd70      	pop	{r4, r5, r6, pc}
 800f792:	f853 6b04 	ldr.w	r6, [r3], #4
 800f796:	f845 6f04 	str.w	r6, [r5, #4]!
 800f79a:	e7eb      	b.n	800f774 <__copybits+0x18>
 800f79c:	f840 3b04 	str.w	r3, [r0], #4
 800f7a0:	e7f4      	b.n	800f78c <__copybits+0x30>

0800f7a2 <__any_on>:
 800f7a2:	f100 0214 	add.w	r2, r0, #20
 800f7a6:	6900      	ldr	r0, [r0, #16]
 800f7a8:	114b      	asrs	r3, r1, #5
 800f7aa:	4298      	cmp	r0, r3
 800f7ac:	b510      	push	{r4, lr}
 800f7ae:	db11      	blt.n	800f7d4 <__any_on+0x32>
 800f7b0:	dd0a      	ble.n	800f7c8 <__any_on+0x26>
 800f7b2:	f011 011f 	ands.w	r1, r1, #31
 800f7b6:	d007      	beq.n	800f7c8 <__any_on+0x26>
 800f7b8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f7bc:	fa24 f001 	lsr.w	r0, r4, r1
 800f7c0:	fa00 f101 	lsl.w	r1, r0, r1
 800f7c4:	428c      	cmp	r4, r1
 800f7c6:	d10b      	bne.n	800f7e0 <__any_on+0x3e>
 800f7c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f7cc:	4293      	cmp	r3, r2
 800f7ce:	d803      	bhi.n	800f7d8 <__any_on+0x36>
 800f7d0:	2000      	movs	r0, #0
 800f7d2:	bd10      	pop	{r4, pc}
 800f7d4:	4603      	mov	r3, r0
 800f7d6:	e7f7      	b.n	800f7c8 <__any_on+0x26>
 800f7d8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f7dc:	2900      	cmp	r1, #0
 800f7de:	d0f5      	beq.n	800f7cc <__any_on+0x2a>
 800f7e0:	2001      	movs	r0, #1
 800f7e2:	e7f6      	b.n	800f7d2 <__any_on+0x30>

0800f7e4 <__ascii_wctomb>:
 800f7e4:	4603      	mov	r3, r0
 800f7e6:	4608      	mov	r0, r1
 800f7e8:	b141      	cbz	r1, 800f7fc <__ascii_wctomb+0x18>
 800f7ea:	2aff      	cmp	r2, #255	@ 0xff
 800f7ec:	d904      	bls.n	800f7f8 <__ascii_wctomb+0x14>
 800f7ee:	228a      	movs	r2, #138	@ 0x8a
 800f7f0:	601a      	str	r2, [r3, #0]
 800f7f2:	f04f 30ff 	mov.w	r0, #4294967295
 800f7f6:	4770      	bx	lr
 800f7f8:	700a      	strb	r2, [r1, #0]
 800f7fa:	2001      	movs	r0, #1
 800f7fc:	4770      	bx	lr

0800f7fe <__ssputs_r>:
 800f7fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f802:	688e      	ldr	r6, [r1, #8]
 800f804:	461f      	mov	r7, r3
 800f806:	42be      	cmp	r6, r7
 800f808:	680b      	ldr	r3, [r1, #0]
 800f80a:	4682      	mov	sl, r0
 800f80c:	460c      	mov	r4, r1
 800f80e:	4690      	mov	r8, r2
 800f810:	d82d      	bhi.n	800f86e <__ssputs_r+0x70>
 800f812:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f816:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f81a:	d026      	beq.n	800f86a <__ssputs_r+0x6c>
 800f81c:	6965      	ldr	r5, [r4, #20]
 800f81e:	6909      	ldr	r1, [r1, #16]
 800f820:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f824:	eba3 0901 	sub.w	r9, r3, r1
 800f828:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f82c:	1c7b      	adds	r3, r7, #1
 800f82e:	444b      	add	r3, r9
 800f830:	106d      	asrs	r5, r5, #1
 800f832:	429d      	cmp	r5, r3
 800f834:	bf38      	it	cc
 800f836:	461d      	movcc	r5, r3
 800f838:	0553      	lsls	r3, r2, #21
 800f83a:	d527      	bpl.n	800f88c <__ssputs_r+0x8e>
 800f83c:	4629      	mov	r1, r5
 800f83e:	f7ff fa81 	bl	800ed44 <_malloc_r>
 800f842:	4606      	mov	r6, r0
 800f844:	b360      	cbz	r0, 800f8a0 <__ssputs_r+0xa2>
 800f846:	6921      	ldr	r1, [r4, #16]
 800f848:	464a      	mov	r2, r9
 800f84a:	f7fe f85a 	bl	800d902 <memcpy>
 800f84e:	89a3      	ldrh	r3, [r4, #12]
 800f850:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f854:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f858:	81a3      	strh	r3, [r4, #12]
 800f85a:	6126      	str	r6, [r4, #16]
 800f85c:	6165      	str	r5, [r4, #20]
 800f85e:	444e      	add	r6, r9
 800f860:	eba5 0509 	sub.w	r5, r5, r9
 800f864:	6026      	str	r6, [r4, #0]
 800f866:	60a5      	str	r5, [r4, #8]
 800f868:	463e      	mov	r6, r7
 800f86a:	42be      	cmp	r6, r7
 800f86c:	d900      	bls.n	800f870 <__ssputs_r+0x72>
 800f86e:	463e      	mov	r6, r7
 800f870:	6820      	ldr	r0, [r4, #0]
 800f872:	4632      	mov	r2, r6
 800f874:	4641      	mov	r1, r8
 800f876:	f000 fb9b 	bl	800ffb0 <memmove>
 800f87a:	68a3      	ldr	r3, [r4, #8]
 800f87c:	1b9b      	subs	r3, r3, r6
 800f87e:	60a3      	str	r3, [r4, #8]
 800f880:	6823      	ldr	r3, [r4, #0]
 800f882:	4433      	add	r3, r6
 800f884:	6023      	str	r3, [r4, #0]
 800f886:	2000      	movs	r0, #0
 800f888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f88c:	462a      	mov	r2, r5
 800f88e:	f000 fc11 	bl	80100b4 <_realloc_r>
 800f892:	4606      	mov	r6, r0
 800f894:	2800      	cmp	r0, #0
 800f896:	d1e0      	bne.n	800f85a <__ssputs_r+0x5c>
 800f898:	6921      	ldr	r1, [r4, #16]
 800f89a:	4650      	mov	r0, sl
 800f89c:	f7fe fea4 	bl	800e5e8 <_free_r>
 800f8a0:	230c      	movs	r3, #12
 800f8a2:	f8ca 3000 	str.w	r3, [sl]
 800f8a6:	89a3      	ldrh	r3, [r4, #12]
 800f8a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8ac:	81a3      	strh	r3, [r4, #12]
 800f8ae:	f04f 30ff 	mov.w	r0, #4294967295
 800f8b2:	e7e9      	b.n	800f888 <__ssputs_r+0x8a>

0800f8b4 <_svfiprintf_r>:
 800f8b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8b8:	4698      	mov	r8, r3
 800f8ba:	898b      	ldrh	r3, [r1, #12]
 800f8bc:	061b      	lsls	r3, r3, #24
 800f8be:	b09d      	sub	sp, #116	@ 0x74
 800f8c0:	4607      	mov	r7, r0
 800f8c2:	460d      	mov	r5, r1
 800f8c4:	4614      	mov	r4, r2
 800f8c6:	d510      	bpl.n	800f8ea <_svfiprintf_r+0x36>
 800f8c8:	690b      	ldr	r3, [r1, #16]
 800f8ca:	b973      	cbnz	r3, 800f8ea <_svfiprintf_r+0x36>
 800f8cc:	2140      	movs	r1, #64	@ 0x40
 800f8ce:	f7ff fa39 	bl	800ed44 <_malloc_r>
 800f8d2:	6028      	str	r0, [r5, #0]
 800f8d4:	6128      	str	r0, [r5, #16]
 800f8d6:	b930      	cbnz	r0, 800f8e6 <_svfiprintf_r+0x32>
 800f8d8:	230c      	movs	r3, #12
 800f8da:	603b      	str	r3, [r7, #0]
 800f8dc:	f04f 30ff 	mov.w	r0, #4294967295
 800f8e0:	b01d      	add	sp, #116	@ 0x74
 800f8e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8e6:	2340      	movs	r3, #64	@ 0x40
 800f8e8:	616b      	str	r3, [r5, #20]
 800f8ea:	2300      	movs	r3, #0
 800f8ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8ee:	2320      	movs	r3, #32
 800f8f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f8f4:	f8cd 800c 	str.w	r8, [sp, #12]
 800f8f8:	2330      	movs	r3, #48	@ 0x30
 800f8fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fa98 <_svfiprintf_r+0x1e4>
 800f8fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f902:	f04f 0901 	mov.w	r9, #1
 800f906:	4623      	mov	r3, r4
 800f908:	469a      	mov	sl, r3
 800f90a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f90e:	b10a      	cbz	r2, 800f914 <_svfiprintf_r+0x60>
 800f910:	2a25      	cmp	r2, #37	@ 0x25
 800f912:	d1f9      	bne.n	800f908 <_svfiprintf_r+0x54>
 800f914:	ebba 0b04 	subs.w	fp, sl, r4
 800f918:	d00b      	beq.n	800f932 <_svfiprintf_r+0x7e>
 800f91a:	465b      	mov	r3, fp
 800f91c:	4622      	mov	r2, r4
 800f91e:	4629      	mov	r1, r5
 800f920:	4638      	mov	r0, r7
 800f922:	f7ff ff6c 	bl	800f7fe <__ssputs_r>
 800f926:	3001      	adds	r0, #1
 800f928:	f000 80a7 	beq.w	800fa7a <_svfiprintf_r+0x1c6>
 800f92c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f92e:	445a      	add	r2, fp
 800f930:	9209      	str	r2, [sp, #36]	@ 0x24
 800f932:	f89a 3000 	ldrb.w	r3, [sl]
 800f936:	2b00      	cmp	r3, #0
 800f938:	f000 809f 	beq.w	800fa7a <_svfiprintf_r+0x1c6>
 800f93c:	2300      	movs	r3, #0
 800f93e:	f04f 32ff 	mov.w	r2, #4294967295
 800f942:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f946:	f10a 0a01 	add.w	sl, sl, #1
 800f94a:	9304      	str	r3, [sp, #16]
 800f94c:	9307      	str	r3, [sp, #28]
 800f94e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f952:	931a      	str	r3, [sp, #104]	@ 0x68
 800f954:	4654      	mov	r4, sl
 800f956:	2205      	movs	r2, #5
 800f958:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f95c:	484e      	ldr	r0, [pc, #312]	@ (800fa98 <_svfiprintf_r+0x1e4>)
 800f95e:	f7f0 fc6f 	bl	8000240 <memchr>
 800f962:	9a04      	ldr	r2, [sp, #16]
 800f964:	b9d8      	cbnz	r0, 800f99e <_svfiprintf_r+0xea>
 800f966:	06d0      	lsls	r0, r2, #27
 800f968:	bf44      	itt	mi
 800f96a:	2320      	movmi	r3, #32
 800f96c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f970:	0711      	lsls	r1, r2, #28
 800f972:	bf44      	itt	mi
 800f974:	232b      	movmi	r3, #43	@ 0x2b
 800f976:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f97a:	f89a 3000 	ldrb.w	r3, [sl]
 800f97e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f980:	d015      	beq.n	800f9ae <_svfiprintf_r+0xfa>
 800f982:	9a07      	ldr	r2, [sp, #28]
 800f984:	4654      	mov	r4, sl
 800f986:	2000      	movs	r0, #0
 800f988:	f04f 0c0a 	mov.w	ip, #10
 800f98c:	4621      	mov	r1, r4
 800f98e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f992:	3b30      	subs	r3, #48	@ 0x30
 800f994:	2b09      	cmp	r3, #9
 800f996:	d94b      	bls.n	800fa30 <_svfiprintf_r+0x17c>
 800f998:	b1b0      	cbz	r0, 800f9c8 <_svfiprintf_r+0x114>
 800f99a:	9207      	str	r2, [sp, #28]
 800f99c:	e014      	b.n	800f9c8 <_svfiprintf_r+0x114>
 800f99e:	eba0 0308 	sub.w	r3, r0, r8
 800f9a2:	fa09 f303 	lsl.w	r3, r9, r3
 800f9a6:	4313      	orrs	r3, r2
 800f9a8:	9304      	str	r3, [sp, #16]
 800f9aa:	46a2      	mov	sl, r4
 800f9ac:	e7d2      	b.n	800f954 <_svfiprintf_r+0xa0>
 800f9ae:	9b03      	ldr	r3, [sp, #12]
 800f9b0:	1d19      	adds	r1, r3, #4
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	9103      	str	r1, [sp, #12]
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	bfbb      	ittet	lt
 800f9ba:	425b      	neglt	r3, r3
 800f9bc:	f042 0202 	orrlt.w	r2, r2, #2
 800f9c0:	9307      	strge	r3, [sp, #28]
 800f9c2:	9307      	strlt	r3, [sp, #28]
 800f9c4:	bfb8      	it	lt
 800f9c6:	9204      	strlt	r2, [sp, #16]
 800f9c8:	7823      	ldrb	r3, [r4, #0]
 800f9ca:	2b2e      	cmp	r3, #46	@ 0x2e
 800f9cc:	d10a      	bne.n	800f9e4 <_svfiprintf_r+0x130>
 800f9ce:	7863      	ldrb	r3, [r4, #1]
 800f9d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800f9d2:	d132      	bne.n	800fa3a <_svfiprintf_r+0x186>
 800f9d4:	9b03      	ldr	r3, [sp, #12]
 800f9d6:	1d1a      	adds	r2, r3, #4
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	9203      	str	r2, [sp, #12]
 800f9dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f9e0:	3402      	adds	r4, #2
 800f9e2:	9305      	str	r3, [sp, #20]
 800f9e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800faa8 <_svfiprintf_r+0x1f4>
 800f9e8:	7821      	ldrb	r1, [r4, #0]
 800f9ea:	2203      	movs	r2, #3
 800f9ec:	4650      	mov	r0, sl
 800f9ee:	f7f0 fc27 	bl	8000240 <memchr>
 800f9f2:	b138      	cbz	r0, 800fa04 <_svfiprintf_r+0x150>
 800f9f4:	9b04      	ldr	r3, [sp, #16]
 800f9f6:	eba0 000a 	sub.w	r0, r0, sl
 800f9fa:	2240      	movs	r2, #64	@ 0x40
 800f9fc:	4082      	lsls	r2, r0
 800f9fe:	4313      	orrs	r3, r2
 800fa00:	3401      	adds	r4, #1
 800fa02:	9304      	str	r3, [sp, #16]
 800fa04:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa08:	4824      	ldr	r0, [pc, #144]	@ (800fa9c <_svfiprintf_r+0x1e8>)
 800fa0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fa0e:	2206      	movs	r2, #6
 800fa10:	f7f0 fc16 	bl	8000240 <memchr>
 800fa14:	2800      	cmp	r0, #0
 800fa16:	d036      	beq.n	800fa86 <_svfiprintf_r+0x1d2>
 800fa18:	4b21      	ldr	r3, [pc, #132]	@ (800faa0 <_svfiprintf_r+0x1ec>)
 800fa1a:	bb1b      	cbnz	r3, 800fa64 <_svfiprintf_r+0x1b0>
 800fa1c:	9b03      	ldr	r3, [sp, #12]
 800fa1e:	3307      	adds	r3, #7
 800fa20:	f023 0307 	bic.w	r3, r3, #7
 800fa24:	3308      	adds	r3, #8
 800fa26:	9303      	str	r3, [sp, #12]
 800fa28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa2a:	4433      	add	r3, r6
 800fa2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa2e:	e76a      	b.n	800f906 <_svfiprintf_r+0x52>
 800fa30:	fb0c 3202 	mla	r2, ip, r2, r3
 800fa34:	460c      	mov	r4, r1
 800fa36:	2001      	movs	r0, #1
 800fa38:	e7a8      	b.n	800f98c <_svfiprintf_r+0xd8>
 800fa3a:	2300      	movs	r3, #0
 800fa3c:	3401      	adds	r4, #1
 800fa3e:	9305      	str	r3, [sp, #20]
 800fa40:	4619      	mov	r1, r3
 800fa42:	f04f 0c0a 	mov.w	ip, #10
 800fa46:	4620      	mov	r0, r4
 800fa48:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fa4c:	3a30      	subs	r2, #48	@ 0x30
 800fa4e:	2a09      	cmp	r2, #9
 800fa50:	d903      	bls.n	800fa5a <_svfiprintf_r+0x1a6>
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d0c6      	beq.n	800f9e4 <_svfiprintf_r+0x130>
 800fa56:	9105      	str	r1, [sp, #20]
 800fa58:	e7c4      	b.n	800f9e4 <_svfiprintf_r+0x130>
 800fa5a:	fb0c 2101 	mla	r1, ip, r1, r2
 800fa5e:	4604      	mov	r4, r0
 800fa60:	2301      	movs	r3, #1
 800fa62:	e7f0      	b.n	800fa46 <_svfiprintf_r+0x192>
 800fa64:	ab03      	add	r3, sp, #12
 800fa66:	9300      	str	r3, [sp, #0]
 800fa68:	462a      	mov	r2, r5
 800fa6a:	4b0e      	ldr	r3, [pc, #56]	@ (800faa4 <_svfiprintf_r+0x1f0>)
 800fa6c:	a904      	add	r1, sp, #16
 800fa6e:	4638      	mov	r0, r7
 800fa70:	f7fd f946 	bl	800cd00 <_printf_float>
 800fa74:	1c42      	adds	r2, r0, #1
 800fa76:	4606      	mov	r6, r0
 800fa78:	d1d6      	bne.n	800fa28 <_svfiprintf_r+0x174>
 800fa7a:	89ab      	ldrh	r3, [r5, #12]
 800fa7c:	065b      	lsls	r3, r3, #25
 800fa7e:	f53f af2d 	bmi.w	800f8dc <_svfiprintf_r+0x28>
 800fa82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fa84:	e72c      	b.n	800f8e0 <_svfiprintf_r+0x2c>
 800fa86:	ab03      	add	r3, sp, #12
 800fa88:	9300      	str	r3, [sp, #0]
 800fa8a:	462a      	mov	r2, r5
 800fa8c:	4b05      	ldr	r3, [pc, #20]	@ (800faa4 <_svfiprintf_r+0x1f0>)
 800fa8e:	a904      	add	r1, sp, #16
 800fa90:	4638      	mov	r0, r7
 800fa92:	f7fd fbcd 	bl	800d230 <_printf_i>
 800fa96:	e7ed      	b.n	800fa74 <_svfiprintf_r+0x1c0>
 800fa98:	080115c8 	.word	0x080115c8
 800fa9c:	080115d2 	.word	0x080115d2
 800faa0:	0800cd01 	.word	0x0800cd01
 800faa4:	0800f7ff 	.word	0x0800f7ff
 800faa8:	080115ce 	.word	0x080115ce

0800faac <__sfputc_r>:
 800faac:	6893      	ldr	r3, [r2, #8]
 800faae:	3b01      	subs	r3, #1
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	b410      	push	{r4}
 800fab4:	6093      	str	r3, [r2, #8]
 800fab6:	da08      	bge.n	800faca <__sfputc_r+0x1e>
 800fab8:	6994      	ldr	r4, [r2, #24]
 800faba:	42a3      	cmp	r3, r4
 800fabc:	db01      	blt.n	800fac2 <__sfputc_r+0x16>
 800fabe:	290a      	cmp	r1, #10
 800fac0:	d103      	bne.n	800faca <__sfputc_r+0x1e>
 800fac2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fac6:	f000 b9df 	b.w	800fe88 <__swbuf_r>
 800faca:	6813      	ldr	r3, [r2, #0]
 800facc:	1c58      	adds	r0, r3, #1
 800face:	6010      	str	r0, [r2, #0]
 800fad0:	7019      	strb	r1, [r3, #0]
 800fad2:	4608      	mov	r0, r1
 800fad4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fad8:	4770      	bx	lr

0800fada <__sfputs_r>:
 800fada:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fadc:	4606      	mov	r6, r0
 800fade:	460f      	mov	r7, r1
 800fae0:	4614      	mov	r4, r2
 800fae2:	18d5      	adds	r5, r2, r3
 800fae4:	42ac      	cmp	r4, r5
 800fae6:	d101      	bne.n	800faec <__sfputs_r+0x12>
 800fae8:	2000      	movs	r0, #0
 800faea:	e007      	b.n	800fafc <__sfputs_r+0x22>
 800faec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800faf0:	463a      	mov	r2, r7
 800faf2:	4630      	mov	r0, r6
 800faf4:	f7ff ffda 	bl	800faac <__sfputc_r>
 800faf8:	1c43      	adds	r3, r0, #1
 800fafa:	d1f3      	bne.n	800fae4 <__sfputs_r+0xa>
 800fafc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fb00 <_vfiprintf_r>:
 800fb00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb04:	460d      	mov	r5, r1
 800fb06:	b09d      	sub	sp, #116	@ 0x74
 800fb08:	4614      	mov	r4, r2
 800fb0a:	4698      	mov	r8, r3
 800fb0c:	4606      	mov	r6, r0
 800fb0e:	b118      	cbz	r0, 800fb18 <_vfiprintf_r+0x18>
 800fb10:	6a03      	ldr	r3, [r0, #32]
 800fb12:	b90b      	cbnz	r3, 800fb18 <_vfiprintf_r+0x18>
 800fb14:	f7fd fd38 	bl	800d588 <__sinit>
 800fb18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fb1a:	07d9      	lsls	r1, r3, #31
 800fb1c:	d405      	bmi.n	800fb2a <_vfiprintf_r+0x2a>
 800fb1e:	89ab      	ldrh	r3, [r5, #12]
 800fb20:	059a      	lsls	r2, r3, #22
 800fb22:	d402      	bmi.n	800fb2a <_vfiprintf_r+0x2a>
 800fb24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fb26:	f7fd fee2 	bl	800d8ee <__retarget_lock_acquire_recursive>
 800fb2a:	89ab      	ldrh	r3, [r5, #12]
 800fb2c:	071b      	lsls	r3, r3, #28
 800fb2e:	d501      	bpl.n	800fb34 <_vfiprintf_r+0x34>
 800fb30:	692b      	ldr	r3, [r5, #16]
 800fb32:	b99b      	cbnz	r3, 800fb5c <_vfiprintf_r+0x5c>
 800fb34:	4629      	mov	r1, r5
 800fb36:	4630      	mov	r0, r6
 800fb38:	f000 f9e4 	bl	800ff04 <__swsetup_r>
 800fb3c:	b170      	cbz	r0, 800fb5c <_vfiprintf_r+0x5c>
 800fb3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fb40:	07dc      	lsls	r4, r3, #31
 800fb42:	d504      	bpl.n	800fb4e <_vfiprintf_r+0x4e>
 800fb44:	f04f 30ff 	mov.w	r0, #4294967295
 800fb48:	b01d      	add	sp, #116	@ 0x74
 800fb4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb4e:	89ab      	ldrh	r3, [r5, #12]
 800fb50:	0598      	lsls	r0, r3, #22
 800fb52:	d4f7      	bmi.n	800fb44 <_vfiprintf_r+0x44>
 800fb54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fb56:	f7fd fecb 	bl	800d8f0 <__retarget_lock_release_recursive>
 800fb5a:	e7f3      	b.n	800fb44 <_vfiprintf_r+0x44>
 800fb5c:	2300      	movs	r3, #0
 800fb5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb60:	2320      	movs	r3, #32
 800fb62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fb66:	f8cd 800c 	str.w	r8, [sp, #12]
 800fb6a:	2330      	movs	r3, #48	@ 0x30
 800fb6c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fd1c <_vfiprintf_r+0x21c>
 800fb70:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fb74:	f04f 0901 	mov.w	r9, #1
 800fb78:	4623      	mov	r3, r4
 800fb7a:	469a      	mov	sl, r3
 800fb7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fb80:	b10a      	cbz	r2, 800fb86 <_vfiprintf_r+0x86>
 800fb82:	2a25      	cmp	r2, #37	@ 0x25
 800fb84:	d1f9      	bne.n	800fb7a <_vfiprintf_r+0x7a>
 800fb86:	ebba 0b04 	subs.w	fp, sl, r4
 800fb8a:	d00b      	beq.n	800fba4 <_vfiprintf_r+0xa4>
 800fb8c:	465b      	mov	r3, fp
 800fb8e:	4622      	mov	r2, r4
 800fb90:	4629      	mov	r1, r5
 800fb92:	4630      	mov	r0, r6
 800fb94:	f7ff ffa1 	bl	800fada <__sfputs_r>
 800fb98:	3001      	adds	r0, #1
 800fb9a:	f000 80a7 	beq.w	800fcec <_vfiprintf_r+0x1ec>
 800fb9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fba0:	445a      	add	r2, fp
 800fba2:	9209      	str	r2, [sp, #36]	@ 0x24
 800fba4:	f89a 3000 	ldrb.w	r3, [sl]
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	f000 809f 	beq.w	800fcec <_vfiprintf_r+0x1ec>
 800fbae:	2300      	movs	r3, #0
 800fbb0:	f04f 32ff 	mov.w	r2, #4294967295
 800fbb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fbb8:	f10a 0a01 	add.w	sl, sl, #1
 800fbbc:	9304      	str	r3, [sp, #16]
 800fbbe:	9307      	str	r3, [sp, #28]
 800fbc0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fbc4:	931a      	str	r3, [sp, #104]	@ 0x68
 800fbc6:	4654      	mov	r4, sl
 800fbc8:	2205      	movs	r2, #5
 800fbca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fbce:	4853      	ldr	r0, [pc, #332]	@ (800fd1c <_vfiprintf_r+0x21c>)
 800fbd0:	f7f0 fb36 	bl	8000240 <memchr>
 800fbd4:	9a04      	ldr	r2, [sp, #16]
 800fbd6:	b9d8      	cbnz	r0, 800fc10 <_vfiprintf_r+0x110>
 800fbd8:	06d1      	lsls	r1, r2, #27
 800fbda:	bf44      	itt	mi
 800fbdc:	2320      	movmi	r3, #32
 800fbde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fbe2:	0713      	lsls	r3, r2, #28
 800fbe4:	bf44      	itt	mi
 800fbe6:	232b      	movmi	r3, #43	@ 0x2b
 800fbe8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fbec:	f89a 3000 	ldrb.w	r3, [sl]
 800fbf0:	2b2a      	cmp	r3, #42	@ 0x2a
 800fbf2:	d015      	beq.n	800fc20 <_vfiprintf_r+0x120>
 800fbf4:	9a07      	ldr	r2, [sp, #28]
 800fbf6:	4654      	mov	r4, sl
 800fbf8:	2000      	movs	r0, #0
 800fbfa:	f04f 0c0a 	mov.w	ip, #10
 800fbfe:	4621      	mov	r1, r4
 800fc00:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fc04:	3b30      	subs	r3, #48	@ 0x30
 800fc06:	2b09      	cmp	r3, #9
 800fc08:	d94b      	bls.n	800fca2 <_vfiprintf_r+0x1a2>
 800fc0a:	b1b0      	cbz	r0, 800fc3a <_vfiprintf_r+0x13a>
 800fc0c:	9207      	str	r2, [sp, #28]
 800fc0e:	e014      	b.n	800fc3a <_vfiprintf_r+0x13a>
 800fc10:	eba0 0308 	sub.w	r3, r0, r8
 800fc14:	fa09 f303 	lsl.w	r3, r9, r3
 800fc18:	4313      	orrs	r3, r2
 800fc1a:	9304      	str	r3, [sp, #16]
 800fc1c:	46a2      	mov	sl, r4
 800fc1e:	e7d2      	b.n	800fbc6 <_vfiprintf_r+0xc6>
 800fc20:	9b03      	ldr	r3, [sp, #12]
 800fc22:	1d19      	adds	r1, r3, #4
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	9103      	str	r1, [sp, #12]
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	bfbb      	ittet	lt
 800fc2c:	425b      	neglt	r3, r3
 800fc2e:	f042 0202 	orrlt.w	r2, r2, #2
 800fc32:	9307      	strge	r3, [sp, #28]
 800fc34:	9307      	strlt	r3, [sp, #28]
 800fc36:	bfb8      	it	lt
 800fc38:	9204      	strlt	r2, [sp, #16]
 800fc3a:	7823      	ldrb	r3, [r4, #0]
 800fc3c:	2b2e      	cmp	r3, #46	@ 0x2e
 800fc3e:	d10a      	bne.n	800fc56 <_vfiprintf_r+0x156>
 800fc40:	7863      	ldrb	r3, [r4, #1]
 800fc42:	2b2a      	cmp	r3, #42	@ 0x2a
 800fc44:	d132      	bne.n	800fcac <_vfiprintf_r+0x1ac>
 800fc46:	9b03      	ldr	r3, [sp, #12]
 800fc48:	1d1a      	adds	r2, r3, #4
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	9203      	str	r2, [sp, #12]
 800fc4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fc52:	3402      	adds	r4, #2
 800fc54:	9305      	str	r3, [sp, #20]
 800fc56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fd2c <_vfiprintf_r+0x22c>
 800fc5a:	7821      	ldrb	r1, [r4, #0]
 800fc5c:	2203      	movs	r2, #3
 800fc5e:	4650      	mov	r0, sl
 800fc60:	f7f0 faee 	bl	8000240 <memchr>
 800fc64:	b138      	cbz	r0, 800fc76 <_vfiprintf_r+0x176>
 800fc66:	9b04      	ldr	r3, [sp, #16]
 800fc68:	eba0 000a 	sub.w	r0, r0, sl
 800fc6c:	2240      	movs	r2, #64	@ 0x40
 800fc6e:	4082      	lsls	r2, r0
 800fc70:	4313      	orrs	r3, r2
 800fc72:	3401      	adds	r4, #1
 800fc74:	9304      	str	r3, [sp, #16]
 800fc76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc7a:	4829      	ldr	r0, [pc, #164]	@ (800fd20 <_vfiprintf_r+0x220>)
 800fc7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fc80:	2206      	movs	r2, #6
 800fc82:	f7f0 fadd 	bl	8000240 <memchr>
 800fc86:	2800      	cmp	r0, #0
 800fc88:	d03f      	beq.n	800fd0a <_vfiprintf_r+0x20a>
 800fc8a:	4b26      	ldr	r3, [pc, #152]	@ (800fd24 <_vfiprintf_r+0x224>)
 800fc8c:	bb1b      	cbnz	r3, 800fcd6 <_vfiprintf_r+0x1d6>
 800fc8e:	9b03      	ldr	r3, [sp, #12]
 800fc90:	3307      	adds	r3, #7
 800fc92:	f023 0307 	bic.w	r3, r3, #7
 800fc96:	3308      	adds	r3, #8
 800fc98:	9303      	str	r3, [sp, #12]
 800fc9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc9c:	443b      	add	r3, r7
 800fc9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800fca0:	e76a      	b.n	800fb78 <_vfiprintf_r+0x78>
 800fca2:	fb0c 3202 	mla	r2, ip, r2, r3
 800fca6:	460c      	mov	r4, r1
 800fca8:	2001      	movs	r0, #1
 800fcaa:	e7a8      	b.n	800fbfe <_vfiprintf_r+0xfe>
 800fcac:	2300      	movs	r3, #0
 800fcae:	3401      	adds	r4, #1
 800fcb0:	9305      	str	r3, [sp, #20]
 800fcb2:	4619      	mov	r1, r3
 800fcb4:	f04f 0c0a 	mov.w	ip, #10
 800fcb8:	4620      	mov	r0, r4
 800fcba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fcbe:	3a30      	subs	r2, #48	@ 0x30
 800fcc0:	2a09      	cmp	r2, #9
 800fcc2:	d903      	bls.n	800fccc <_vfiprintf_r+0x1cc>
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d0c6      	beq.n	800fc56 <_vfiprintf_r+0x156>
 800fcc8:	9105      	str	r1, [sp, #20]
 800fcca:	e7c4      	b.n	800fc56 <_vfiprintf_r+0x156>
 800fccc:	fb0c 2101 	mla	r1, ip, r1, r2
 800fcd0:	4604      	mov	r4, r0
 800fcd2:	2301      	movs	r3, #1
 800fcd4:	e7f0      	b.n	800fcb8 <_vfiprintf_r+0x1b8>
 800fcd6:	ab03      	add	r3, sp, #12
 800fcd8:	9300      	str	r3, [sp, #0]
 800fcda:	462a      	mov	r2, r5
 800fcdc:	4b12      	ldr	r3, [pc, #72]	@ (800fd28 <_vfiprintf_r+0x228>)
 800fcde:	a904      	add	r1, sp, #16
 800fce0:	4630      	mov	r0, r6
 800fce2:	f7fd f80d 	bl	800cd00 <_printf_float>
 800fce6:	4607      	mov	r7, r0
 800fce8:	1c78      	adds	r0, r7, #1
 800fcea:	d1d6      	bne.n	800fc9a <_vfiprintf_r+0x19a>
 800fcec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fcee:	07d9      	lsls	r1, r3, #31
 800fcf0:	d405      	bmi.n	800fcfe <_vfiprintf_r+0x1fe>
 800fcf2:	89ab      	ldrh	r3, [r5, #12]
 800fcf4:	059a      	lsls	r2, r3, #22
 800fcf6:	d402      	bmi.n	800fcfe <_vfiprintf_r+0x1fe>
 800fcf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fcfa:	f7fd fdf9 	bl	800d8f0 <__retarget_lock_release_recursive>
 800fcfe:	89ab      	ldrh	r3, [r5, #12]
 800fd00:	065b      	lsls	r3, r3, #25
 800fd02:	f53f af1f 	bmi.w	800fb44 <_vfiprintf_r+0x44>
 800fd06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fd08:	e71e      	b.n	800fb48 <_vfiprintf_r+0x48>
 800fd0a:	ab03      	add	r3, sp, #12
 800fd0c:	9300      	str	r3, [sp, #0]
 800fd0e:	462a      	mov	r2, r5
 800fd10:	4b05      	ldr	r3, [pc, #20]	@ (800fd28 <_vfiprintf_r+0x228>)
 800fd12:	a904      	add	r1, sp, #16
 800fd14:	4630      	mov	r0, r6
 800fd16:	f7fd fa8b 	bl	800d230 <_printf_i>
 800fd1a:	e7e4      	b.n	800fce6 <_vfiprintf_r+0x1e6>
 800fd1c:	080115c8 	.word	0x080115c8
 800fd20:	080115d2 	.word	0x080115d2
 800fd24:	0800cd01 	.word	0x0800cd01
 800fd28:	0800fadb 	.word	0x0800fadb
 800fd2c:	080115ce 	.word	0x080115ce

0800fd30 <__sflush_r>:
 800fd30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fd34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd38:	0716      	lsls	r6, r2, #28
 800fd3a:	4605      	mov	r5, r0
 800fd3c:	460c      	mov	r4, r1
 800fd3e:	d454      	bmi.n	800fdea <__sflush_r+0xba>
 800fd40:	684b      	ldr	r3, [r1, #4]
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	dc02      	bgt.n	800fd4c <__sflush_r+0x1c>
 800fd46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	dd48      	ble.n	800fdde <__sflush_r+0xae>
 800fd4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fd4e:	2e00      	cmp	r6, #0
 800fd50:	d045      	beq.n	800fdde <__sflush_r+0xae>
 800fd52:	2300      	movs	r3, #0
 800fd54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fd58:	682f      	ldr	r7, [r5, #0]
 800fd5a:	6a21      	ldr	r1, [r4, #32]
 800fd5c:	602b      	str	r3, [r5, #0]
 800fd5e:	d030      	beq.n	800fdc2 <__sflush_r+0x92>
 800fd60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fd62:	89a3      	ldrh	r3, [r4, #12]
 800fd64:	0759      	lsls	r1, r3, #29
 800fd66:	d505      	bpl.n	800fd74 <__sflush_r+0x44>
 800fd68:	6863      	ldr	r3, [r4, #4]
 800fd6a:	1ad2      	subs	r2, r2, r3
 800fd6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fd6e:	b10b      	cbz	r3, 800fd74 <__sflush_r+0x44>
 800fd70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fd72:	1ad2      	subs	r2, r2, r3
 800fd74:	2300      	movs	r3, #0
 800fd76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fd78:	6a21      	ldr	r1, [r4, #32]
 800fd7a:	4628      	mov	r0, r5
 800fd7c:	47b0      	blx	r6
 800fd7e:	1c43      	adds	r3, r0, #1
 800fd80:	89a3      	ldrh	r3, [r4, #12]
 800fd82:	d106      	bne.n	800fd92 <__sflush_r+0x62>
 800fd84:	6829      	ldr	r1, [r5, #0]
 800fd86:	291d      	cmp	r1, #29
 800fd88:	d82b      	bhi.n	800fde2 <__sflush_r+0xb2>
 800fd8a:	4a2a      	ldr	r2, [pc, #168]	@ (800fe34 <__sflush_r+0x104>)
 800fd8c:	410a      	asrs	r2, r1
 800fd8e:	07d6      	lsls	r6, r2, #31
 800fd90:	d427      	bmi.n	800fde2 <__sflush_r+0xb2>
 800fd92:	2200      	movs	r2, #0
 800fd94:	6062      	str	r2, [r4, #4]
 800fd96:	04d9      	lsls	r1, r3, #19
 800fd98:	6922      	ldr	r2, [r4, #16]
 800fd9a:	6022      	str	r2, [r4, #0]
 800fd9c:	d504      	bpl.n	800fda8 <__sflush_r+0x78>
 800fd9e:	1c42      	adds	r2, r0, #1
 800fda0:	d101      	bne.n	800fda6 <__sflush_r+0x76>
 800fda2:	682b      	ldr	r3, [r5, #0]
 800fda4:	b903      	cbnz	r3, 800fda8 <__sflush_r+0x78>
 800fda6:	6560      	str	r0, [r4, #84]	@ 0x54
 800fda8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fdaa:	602f      	str	r7, [r5, #0]
 800fdac:	b1b9      	cbz	r1, 800fdde <__sflush_r+0xae>
 800fdae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fdb2:	4299      	cmp	r1, r3
 800fdb4:	d002      	beq.n	800fdbc <__sflush_r+0x8c>
 800fdb6:	4628      	mov	r0, r5
 800fdb8:	f7fe fc16 	bl	800e5e8 <_free_r>
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	6363      	str	r3, [r4, #52]	@ 0x34
 800fdc0:	e00d      	b.n	800fdde <__sflush_r+0xae>
 800fdc2:	2301      	movs	r3, #1
 800fdc4:	4628      	mov	r0, r5
 800fdc6:	47b0      	blx	r6
 800fdc8:	4602      	mov	r2, r0
 800fdca:	1c50      	adds	r0, r2, #1
 800fdcc:	d1c9      	bne.n	800fd62 <__sflush_r+0x32>
 800fdce:	682b      	ldr	r3, [r5, #0]
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d0c6      	beq.n	800fd62 <__sflush_r+0x32>
 800fdd4:	2b1d      	cmp	r3, #29
 800fdd6:	d001      	beq.n	800fddc <__sflush_r+0xac>
 800fdd8:	2b16      	cmp	r3, #22
 800fdda:	d11e      	bne.n	800fe1a <__sflush_r+0xea>
 800fddc:	602f      	str	r7, [r5, #0]
 800fdde:	2000      	movs	r0, #0
 800fde0:	e022      	b.n	800fe28 <__sflush_r+0xf8>
 800fde2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fde6:	b21b      	sxth	r3, r3
 800fde8:	e01b      	b.n	800fe22 <__sflush_r+0xf2>
 800fdea:	690f      	ldr	r7, [r1, #16]
 800fdec:	2f00      	cmp	r7, #0
 800fdee:	d0f6      	beq.n	800fdde <__sflush_r+0xae>
 800fdf0:	0793      	lsls	r3, r2, #30
 800fdf2:	680e      	ldr	r6, [r1, #0]
 800fdf4:	bf08      	it	eq
 800fdf6:	694b      	ldreq	r3, [r1, #20]
 800fdf8:	600f      	str	r7, [r1, #0]
 800fdfa:	bf18      	it	ne
 800fdfc:	2300      	movne	r3, #0
 800fdfe:	eba6 0807 	sub.w	r8, r6, r7
 800fe02:	608b      	str	r3, [r1, #8]
 800fe04:	f1b8 0f00 	cmp.w	r8, #0
 800fe08:	dde9      	ble.n	800fdde <__sflush_r+0xae>
 800fe0a:	6a21      	ldr	r1, [r4, #32]
 800fe0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fe0e:	4643      	mov	r3, r8
 800fe10:	463a      	mov	r2, r7
 800fe12:	4628      	mov	r0, r5
 800fe14:	47b0      	blx	r6
 800fe16:	2800      	cmp	r0, #0
 800fe18:	dc08      	bgt.n	800fe2c <__sflush_r+0xfc>
 800fe1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fe22:	81a3      	strh	r3, [r4, #12]
 800fe24:	f04f 30ff 	mov.w	r0, #4294967295
 800fe28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe2c:	4407      	add	r7, r0
 800fe2e:	eba8 0800 	sub.w	r8, r8, r0
 800fe32:	e7e7      	b.n	800fe04 <__sflush_r+0xd4>
 800fe34:	dfbffffe 	.word	0xdfbffffe

0800fe38 <_fflush_r>:
 800fe38:	b538      	push	{r3, r4, r5, lr}
 800fe3a:	690b      	ldr	r3, [r1, #16]
 800fe3c:	4605      	mov	r5, r0
 800fe3e:	460c      	mov	r4, r1
 800fe40:	b913      	cbnz	r3, 800fe48 <_fflush_r+0x10>
 800fe42:	2500      	movs	r5, #0
 800fe44:	4628      	mov	r0, r5
 800fe46:	bd38      	pop	{r3, r4, r5, pc}
 800fe48:	b118      	cbz	r0, 800fe52 <_fflush_r+0x1a>
 800fe4a:	6a03      	ldr	r3, [r0, #32]
 800fe4c:	b90b      	cbnz	r3, 800fe52 <_fflush_r+0x1a>
 800fe4e:	f7fd fb9b 	bl	800d588 <__sinit>
 800fe52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d0f3      	beq.n	800fe42 <_fflush_r+0xa>
 800fe5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fe5c:	07d0      	lsls	r0, r2, #31
 800fe5e:	d404      	bmi.n	800fe6a <_fflush_r+0x32>
 800fe60:	0599      	lsls	r1, r3, #22
 800fe62:	d402      	bmi.n	800fe6a <_fflush_r+0x32>
 800fe64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe66:	f7fd fd42 	bl	800d8ee <__retarget_lock_acquire_recursive>
 800fe6a:	4628      	mov	r0, r5
 800fe6c:	4621      	mov	r1, r4
 800fe6e:	f7ff ff5f 	bl	800fd30 <__sflush_r>
 800fe72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fe74:	07da      	lsls	r2, r3, #31
 800fe76:	4605      	mov	r5, r0
 800fe78:	d4e4      	bmi.n	800fe44 <_fflush_r+0xc>
 800fe7a:	89a3      	ldrh	r3, [r4, #12]
 800fe7c:	059b      	lsls	r3, r3, #22
 800fe7e:	d4e1      	bmi.n	800fe44 <_fflush_r+0xc>
 800fe80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe82:	f7fd fd35 	bl	800d8f0 <__retarget_lock_release_recursive>
 800fe86:	e7dd      	b.n	800fe44 <_fflush_r+0xc>

0800fe88 <__swbuf_r>:
 800fe88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe8a:	460e      	mov	r6, r1
 800fe8c:	4614      	mov	r4, r2
 800fe8e:	4605      	mov	r5, r0
 800fe90:	b118      	cbz	r0, 800fe9a <__swbuf_r+0x12>
 800fe92:	6a03      	ldr	r3, [r0, #32]
 800fe94:	b90b      	cbnz	r3, 800fe9a <__swbuf_r+0x12>
 800fe96:	f7fd fb77 	bl	800d588 <__sinit>
 800fe9a:	69a3      	ldr	r3, [r4, #24]
 800fe9c:	60a3      	str	r3, [r4, #8]
 800fe9e:	89a3      	ldrh	r3, [r4, #12]
 800fea0:	071a      	lsls	r2, r3, #28
 800fea2:	d501      	bpl.n	800fea8 <__swbuf_r+0x20>
 800fea4:	6923      	ldr	r3, [r4, #16]
 800fea6:	b943      	cbnz	r3, 800feba <__swbuf_r+0x32>
 800fea8:	4621      	mov	r1, r4
 800feaa:	4628      	mov	r0, r5
 800feac:	f000 f82a 	bl	800ff04 <__swsetup_r>
 800feb0:	b118      	cbz	r0, 800feba <__swbuf_r+0x32>
 800feb2:	f04f 37ff 	mov.w	r7, #4294967295
 800feb6:	4638      	mov	r0, r7
 800feb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800feba:	6823      	ldr	r3, [r4, #0]
 800febc:	6922      	ldr	r2, [r4, #16]
 800febe:	1a98      	subs	r0, r3, r2
 800fec0:	6963      	ldr	r3, [r4, #20]
 800fec2:	b2f6      	uxtb	r6, r6
 800fec4:	4283      	cmp	r3, r0
 800fec6:	4637      	mov	r7, r6
 800fec8:	dc05      	bgt.n	800fed6 <__swbuf_r+0x4e>
 800feca:	4621      	mov	r1, r4
 800fecc:	4628      	mov	r0, r5
 800fece:	f7ff ffb3 	bl	800fe38 <_fflush_r>
 800fed2:	2800      	cmp	r0, #0
 800fed4:	d1ed      	bne.n	800feb2 <__swbuf_r+0x2a>
 800fed6:	68a3      	ldr	r3, [r4, #8]
 800fed8:	3b01      	subs	r3, #1
 800feda:	60a3      	str	r3, [r4, #8]
 800fedc:	6823      	ldr	r3, [r4, #0]
 800fede:	1c5a      	adds	r2, r3, #1
 800fee0:	6022      	str	r2, [r4, #0]
 800fee2:	701e      	strb	r6, [r3, #0]
 800fee4:	6962      	ldr	r2, [r4, #20]
 800fee6:	1c43      	adds	r3, r0, #1
 800fee8:	429a      	cmp	r2, r3
 800feea:	d004      	beq.n	800fef6 <__swbuf_r+0x6e>
 800feec:	89a3      	ldrh	r3, [r4, #12]
 800feee:	07db      	lsls	r3, r3, #31
 800fef0:	d5e1      	bpl.n	800feb6 <__swbuf_r+0x2e>
 800fef2:	2e0a      	cmp	r6, #10
 800fef4:	d1df      	bne.n	800feb6 <__swbuf_r+0x2e>
 800fef6:	4621      	mov	r1, r4
 800fef8:	4628      	mov	r0, r5
 800fefa:	f7ff ff9d 	bl	800fe38 <_fflush_r>
 800fefe:	2800      	cmp	r0, #0
 800ff00:	d0d9      	beq.n	800feb6 <__swbuf_r+0x2e>
 800ff02:	e7d6      	b.n	800feb2 <__swbuf_r+0x2a>

0800ff04 <__swsetup_r>:
 800ff04:	b538      	push	{r3, r4, r5, lr}
 800ff06:	4b29      	ldr	r3, [pc, #164]	@ (800ffac <__swsetup_r+0xa8>)
 800ff08:	4605      	mov	r5, r0
 800ff0a:	6818      	ldr	r0, [r3, #0]
 800ff0c:	460c      	mov	r4, r1
 800ff0e:	b118      	cbz	r0, 800ff18 <__swsetup_r+0x14>
 800ff10:	6a03      	ldr	r3, [r0, #32]
 800ff12:	b90b      	cbnz	r3, 800ff18 <__swsetup_r+0x14>
 800ff14:	f7fd fb38 	bl	800d588 <__sinit>
 800ff18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff1c:	0719      	lsls	r1, r3, #28
 800ff1e:	d422      	bmi.n	800ff66 <__swsetup_r+0x62>
 800ff20:	06da      	lsls	r2, r3, #27
 800ff22:	d407      	bmi.n	800ff34 <__swsetup_r+0x30>
 800ff24:	2209      	movs	r2, #9
 800ff26:	602a      	str	r2, [r5, #0]
 800ff28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ff2c:	81a3      	strh	r3, [r4, #12]
 800ff2e:	f04f 30ff 	mov.w	r0, #4294967295
 800ff32:	e033      	b.n	800ff9c <__swsetup_r+0x98>
 800ff34:	0758      	lsls	r0, r3, #29
 800ff36:	d512      	bpl.n	800ff5e <__swsetup_r+0x5a>
 800ff38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ff3a:	b141      	cbz	r1, 800ff4e <__swsetup_r+0x4a>
 800ff3c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ff40:	4299      	cmp	r1, r3
 800ff42:	d002      	beq.n	800ff4a <__swsetup_r+0x46>
 800ff44:	4628      	mov	r0, r5
 800ff46:	f7fe fb4f 	bl	800e5e8 <_free_r>
 800ff4a:	2300      	movs	r3, #0
 800ff4c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ff4e:	89a3      	ldrh	r3, [r4, #12]
 800ff50:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ff54:	81a3      	strh	r3, [r4, #12]
 800ff56:	2300      	movs	r3, #0
 800ff58:	6063      	str	r3, [r4, #4]
 800ff5a:	6923      	ldr	r3, [r4, #16]
 800ff5c:	6023      	str	r3, [r4, #0]
 800ff5e:	89a3      	ldrh	r3, [r4, #12]
 800ff60:	f043 0308 	orr.w	r3, r3, #8
 800ff64:	81a3      	strh	r3, [r4, #12]
 800ff66:	6923      	ldr	r3, [r4, #16]
 800ff68:	b94b      	cbnz	r3, 800ff7e <__swsetup_r+0x7a>
 800ff6a:	89a3      	ldrh	r3, [r4, #12]
 800ff6c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ff70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ff74:	d003      	beq.n	800ff7e <__swsetup_r+0x7a>
 800ff76:	4621      	mov	r1, r4
 800ff78:	4628      	mov	r0, r5
 800ff7a:	f000 f8ef 	bl	801015c <__smakebuf_r>
 800ff7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff82:	f013 0201 	ands.w	r2, r3, #1
 800ff86:	d00a      	beq.n	800ff9e <__swsetup_r+0x9a>
 800ff88:	2200      	movs	r2, #0
 800ff8a:	60a2      	str	r2, [r4, #8]
 800ff8c:	6962      	ldr	r2, [r4, #20]
 800ff8e:	4252      	negs	r2, r2
 800ff90:	61a2      	str	r2, [r4, #24]
 800ff92:	6922      	ldr	r2, [r4, #16]
 800ff94:	b942      	cbnz	r2, 800ffa8 <__swsetup_r+0xa4>
 800ff96:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ff9a:	d1c5      	bne.n	800ff28 <__swsetup_r+0x24>
 800ff9c:	bd38      	pop	{r3, r4, r5, pc}
 800ff9e:	0799      	lsls	r1, r3, #30
 800ffa0:	bf58      	it	pl
 800ffa2:	6962      	ldrpl	r2, [r4, #20]
 800ffa4:	60a2      	str	r2, [r4, #8]
 800ffa6:	e7f4      	b.n	800ff92 <__swsetup_r+0x8e>
 800ffa8:	2000      	movs	r0, #0
 800ffaa:	e7f7      	b.n	800ff9c <__swsetup_r+0x98>
 800ffac:	200001e4 	.word	0x200001e4

0800ffb0 <memmove>:
 800ffb0:	4288      	cmp	r0, r1
 800ffb2:	b510      	push	{r4, lr}
 800ffb4:	eb01 0402 	add.w	r4, r1, r2
 800ffb8:	d902      	bls.n	800ffc0 <memmove+0x10>
 800ffba:	4284      	cmp	r4, r0
 800ffbc:	4623      	mov	r3, r4
 800ffbe:	d807      	bhi.n	800ffd0 <memmove+0x20>
 800ffc0:	1e43      	subs	r3, r0, #1
 800ffc2:	42a1      	cmp	r1, r4
 800ffc4:	d008      	beq.n	800ffd8 <memmove+0x28>
 800ffc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ffca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ffce:	e7f8      	b.n	800ffc2 <memmove+0x12>
 800ffd0:	4402      	add	r2, r0
 800ffd2:	4601      	mov	r1, r0
 800ffd4:	428a      	cmp	r2, r1
 800ffd6:	d100      	bne.n	800ffda <memmove+0x2a>
 800ffd8:	bd10      	pop	{r4, pc}
 800ffda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ffde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ffe2:	e7f7      	b.n	800ffd4 <memmove+0x24>

0800ffe4 <_raise_r>:
 800ffe4:	291f      	cmp	r1, #31
 800ffe6:	b538      	push	{r3, r4, r5, lr}
 800ffe8:	4605      	mov	r5, r0
 800ffea:	460c      	mov	r4, r1
 800ffec:	d904      	bls.n	800fff8 <_raise_r+0x14>
 800ffee:	2316      	movs	r3, #22
 800fff0:	6003      	str	r3, [r0, #0]
 800fff2:	f04f 30ff 	mov.w	r0, #4294967295
 800fff6:	bd38      	pop	{r3, r4, r5, pc}
 800fff8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fffa:	b112      	cbz	r2, 8010002 <_raise_r+0x1e>
 800fffc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010000:	b94b      	cbnz	r3, 8010016 <_raise_r+0x32>
 8010002:	4628      	mov	r0, r5
 8010004:	f000 f830 	bl	8010068 <_getpid_r>
 8010008:	4622      	mov	r2, r4
 801000a:	4601      	mov	r1, r0
 801000c:	4628      	mov	r0, r5
 801000e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010012:	f000 b817 	b.w	8010044 <_kill_r>
 8010016:	2b01      	cmp	r3, #1
 8010018:	d00a      	beq.n	8010030 <_raise_r+0x4c>
 801001a:	1c59      	adds	r1, r3, #1
 801001c:	d103      	bne.n	8010026 <_raise_r+0x42>
 801001e:	2316      	movs	r3, #22
 8010020:	6003      	str	r3, [r0, #0]
 8010022:	2001      	movs	r0, #1
 8010024:	e7e7      	b.n	800fff6 <_raise_r+0x12>
 8010026:	2100      	movs	r1, #0
 8010028:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801002c:	4620      	mov	r0, r4
 801002e:	4798      	blx	r3
 8010030:	2000      	movs	r0, #0
 8010032:	e7e0      	b.n	800fff6 <_raise_r+0x12>

08010034 <raise>:
 8010034:	4b02      	ldr	r3, [pc, #8]	@ (8010040 <raise+0xc>)
 8010036:	4601      	mov	r1, r0
 8010038:	6818      	ldr	r0, [r3, #0]
 801003a:	f7ff bfd3 	b.w	800ffe4 <_raise_r>
 801003e:	bf00      	nop
 8010040:	200001e4 	.word	0x200001e4

08010044 <_kill_r>:
 8010044:	b538      	push	{r3, r4, r5, lr}
 8010046:	4d07      	ldr	r5, [pc, #28]	@ (8010064 <_kill_r+0x20>)
 8010048:	2300      	movs	r3, #0
 801004a:	4604      	mov	r4, r0
 801004c:	4608      	mov	r0, r1
 801004e:	4611      	mov	r1, r2
 8010050:	602b      	str	r3, [r5, #0]
 8010052:	f7f6 fa20 	bl	8006496 <_kill>
 8010056:	1c43      	adds	r3, r0, #1
 8010058:	d102      	bne.n	8010060 <_kill_r+0x1c>
 801005a:	682b      	ldr	r3, [r5, #0]
 801005c:	b103      	cbz	r3, 8010060 <_kill_r+0x1c>
 801005e:	6023      	str	r3, [r4, #0]
 8010060:	bd38      	pop	{r3, r4, r5, pc}
 8010062:	bf00      	nop
 8010064:	200030e4 	.word	0x200030e4

08010068 <_getpid_r>:
 8010068:	f7f6 ba0d 	b.w	8006486 <_getpid>

0801006c <_sbrk_r>:
 801006c:	b538      	push	{r3, r4, r5, lr}
 801006e:	4d06      	ldr	r5, [pc, #24]	@ (8010088 <_sbrk_r+0x1c>)
 8010070:	2300      	movs	r3, #0
 8010072:	4604      	mov	r4, r0
 8010074:	4608      	mov	r0, r1
 8010076:	602b      	str	r3, [r5, #0]
 8010078:	f7f6 fa96 	bl	80065a8 <_sbrk>
 801007c:	1c43      	adds	r3, r0, #1
 801007e:	d102      	bne.n	8010086 <_sbrk_r+0x1a>
 8010080:	682b      	ldr	r3, [r5, #0]
 8010082:	b103      	cbz	r3, 8010086 <_sbrk_r+0x1a>
 8010084:	6023      	str	r3, [r4, #0]
 8010086:	bd38      	pop	{r3, r4, r5, pc}
 8010088:	200030e4 	.word	0x200030e4

0801008c <_calloc_r>:
 801008c:	b570      	push	{r4, r5, r6, lr}
 801008e:	fba1 5402 	umull	r5, r4, r1, r2
 8010092:	b93c      	cbnz	r4, 80100a4 <_calloc_r+0x18>
 8010094:	4629      	mov	r1, r5
 8010096:	f7fe fe55 	bl	800ed44 <_malloc_r>
 801009a:	4606      	mov	r6, r0
 801009c:	b928      	cbnz	r0, 80100aa <_calloc_r+0x1e>
 801009e:	2600      	movs	r6, #0
 80100a0:	4630      	mov	r0, r6
 80100a2:	bd70      	pop	{r4, r5, r6, pc}
 80100a4:	220c      	movs	r2, #12
 80100a6:	6002      	str	r2, [r0, #0]
 80100a8:	e7f9      	b.n	801009e <_calloc_r+0x12>
 80100aa:	462a      	mov	r2, r5
 80100ac:	4621      	mov	r1, r4
 80100ae:	f7fd fb63 	bl	800d778 <memset>
 80100b2:	e7f5      	b.n	80100a0 <_calloc_r+0x14>

080100b4 <_realloc_r>:
 80100b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100b8:	4680      	mov	r8, r0
 80100ba:	4615      	mov	r5, r2
 80100bc:	460c      	mov	r4, r1
 80100be:	b921      	cbnz	r1, 80100ca <_realloc_r+0x16>
 80100c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80100c4:	4611      	mov	r1, r2
 80100c6:	f7fe be3d 	b.w	800ed44 <_malloc_r>
 80100ca:	b92a      	cbnz	r2, 80100d8 <_realloc_r+0x24>
 80100cc:	f7fe fa8c 	bl	800e5e8 <_free_r>
 80100d0:	2400      	movs	r4, #0
 80100d2:	4620      	mov	r0, r4
 80100d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100d8:	f000 f89e 	bl	8010218 <_malloc_usable_size_r>
 80100dc:	4285      	cmp	r5, r0
 80100de:	4606      	mov	r6, r0
 80100e0:	d802      	bhi.n	80100e8 <_realloc_r+0x34>
 80100e2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80100e6:	d8f4      	bhi.n	80100d2 <_realloc_r+0x1e>
 80100e8:	4629      	mov	r1, r5
 80100ea:	4640      	mov	r0, r8
 80100ec:	f7fe fe2a 	bl	800ed44 <_malloc_r>
 80100f0:	4607      	mov	r7, r0
 80100f2:	2800      	cmp	r0, #0
 80100f4:	d0ec      	beq.n	80100d0 <_realloc_r+0x1c>
 80100f6:	42b5      	cmp	r5, r6
 80100f8:	462a      	mov	r2, r5
 80100fa:	4621      	mov	r1, r4
 80100fc:	bf28      	it	cs
 80100fe:	4632      	movcs	r2, r6
 8010100:	f7fd fbff 	bl	800d902 <memcpy>
 8010104:	4621      	mov	r1, r4
 8010106:	4640      	mov	r0, r8
 8010108:	f7fe fa6e 	bl	800e5e8 <_free_r>
 801010c:	463c      	mov	r4, r7
 801010e:	e7e0      	b.n	80100d2 <_realloc_r+0x1e>

08010110 <__swhatbuf_r>:
 8010110:	b570      	push	{r4, r5, r6, lr}
 8010112:	460c      	mov	r4, r1
 8010114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010118:	2900      	cmp	r1, #0
 801011a:	b096      	sub	sp, #88	@ 0x58
 801011c:	4615      	mov	r5, r2
 801011e:	461e      	mov	r6, r3
 8010120:	da0d      	bge.n	801013e <__swhatbuf_r+0x2e>
 8010122:	89a3      	ldrh	r3, [r4, #12]
 8010124:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010128:	f04f 0100 	mov.w	r1, #0
 801012c:	bf14      	ite	ne
 801012e:	2340      	movne	r3, #64	@ 0x40
 8010130:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010134:	2000      	movs	r0, #0
 8010136:	6031      	str	r1, [r6, #0]
 8010138:	602b      	str	r3, [r5, #0]
 801013a:	b016      	add	sp, #88	@ 0x58
 801013c:	bd70      	pop	{r4, r5, r6, pc}
 801013e:	466a      	mov	r2, sp
 8010140:	f000 f848 	bl	80101d4 <_fstat_r>
 8010144:	2800      	cmp	r0, #0
 8010146:	dbec      	blt.n	8010122 <__swhatbuf_r+0x12>
 8010148:	9901      	ldr	r1, [sp, #4]
 801014a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801014e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010152:	4259      	negs	r1, r3
 8010154:	4159      	adcs	r1, r3
 8010156:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801015a:	e7eb      	b.n	8010134 <__swhatbuf_r+0x24>

0801015c <__smakebuf_r>:
 801015c:	898b      	ldrh	r3, [r1, #12]
 801015e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010160:	079d      	lsls	r5, r3, #30
 8010162:	4606      	mov	r6, r0
 8010164:	460c      	mov	r4, r1
 8010166:	d507      	bpl.n	8010178 <__smakebuf_r+0x1c>
 8010168:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801016c:	6023      	str	r3, [r4, #0]
 801016e:	6123      	str	r3, [r4, #16]
 8010170:	2301      	movs	r3, #1
 8010172:	6163      	str	r3, [r4, #20]
 8010174:	b003      	add	sp, #12
 8010176:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010178:	ab01      	add	r3, sp, #4
 801017a:	466a      	mov	r2, sp
 801017c:	f7ff ffc8 	bl	8010110 <__swhatbuf_r>
 8010180:	9f00      	ldr	r7, [sp, #0]
 8010182:	4605      	mov	r5, r0
 8010184:	4639      	mov	r1, r7
 8010186:	4630      	mov	r0, r6
 8010188:	f7fe fddc 	bl	800ed44 <_malloc_r>
 801018c:	b948      	cbnz	r0, 80101a2 <__smakebuf_r+0x46>
 801018e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010192:	059a      	lsls	r2, r3, #22
 8010194:	d4ee      	bmi.n	8010174 <__smakebuf_r+0x18>
 8010196:	f023 0303 	bic.w	r3, r3, #3
 801019a:	f043 0302 	orr.w	r3, r3, #2
 801019e:	81a3      	strh	r3, [r4, #12]
 80101a0:	e7e2      	b.n	8010168 <__smakebuf_r+0xc>
 80101a2:	89a3      	ldrh	r3, [r4, #12]
 80101a4:	6020      	str	r0, [r4, #0]
 80101a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80101aa:	81a3      	strh	r3, [r4, #12]
 80101ac:	9b01      	ldr	r3, [sp, #4]
 80101ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80101b2:	b15b      	cbz	r3, 80101cc <__smakebuf_r+0x70>
 80101b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80101b8:	4630      	mov	r0, r6
 80101ba:	f000 f81d 	bl	80101f8 <_isatty_r>
 80101be:	b128      	cbz	r0, 80101cc <__smakebuf_r+0x70>
 80101c0:	89a3      	ldrh	r3, [r4, #12]
 80101c2:	f023 0303 	bic.w	r3, r3, #3
 80101c6:	f043 0301 	orr.w	r3, r3, #1
 80101ca:	81a3      	strh	r3, [r4, #12]
 80101cc:	89a3      	ldrh	r3, [r4, #12]
 80101ce:	431d      	orrs	r5, r3
 80101d0:	81a5      	strh	r5, [r4, #12]
 80101d2:	e7cf      	b.n	8010174 <__smakebuf_r+0x18>

080101d4 <_fstat_r>:
 80101d4:	b538      	push	{r3, r4, r5, lr}
 80101d6:	4d07      	ldr	r5, [pc, #28]	@ (80101f4 <_fstat_r+0x20>)
 80101d8:	2300      	movs	r3, #0
 80101da:	4604      	mov	r4, r0
 80101dc:	4608      	mov	r0, r1
 80101de:	4611      	mov	r1, r2
 80101e0:	602b      	str	r3, [r5, #0]
 80101e2:	f7f6 f9b8 	bl	8006556 <_fstat>
 80101e6:	1c43      	adds	r3, r0, #1
 80101e8:	d102      	bne.n	80101f0 <_fstat_r+0x1c>
 80101ea:	682b      	ldr	r3, [r5, #0]
 80101ec:	b103      	cbz	r3, 80101f0 <_fstat_r+0x1c>
 80101ee:	6023      	str	r3, [r4, #0]
 80101f0:	bd38      	pop	{r3, r4, r5, pc}
 80101f2:	bf00      	nop
 80101f4:	200030e4 	.word	0x200030e4

080101f8 <_isatty_r>:
 80101f8:	b538      	push	{r3, r4, r5, lr}
 80101fa:	4d06      	ldr	r5, [pc, #24]	@ (8010214 <_isatty_r+0x1c>)
 80101fc:	2300      	movs	r3, #0
 80101fe:	4604      	mov	r4, r0
 8010200:	4608      	mov	r0, r1
 8010202:	602b      	str	r3, [r5, #0]
 8010204:	f7f6 f9b7 	bl	8006576 <_isatty>
 8010208:	1c43      	adds	r3, r0, #1
 801020a:	d102      	bne.n	8010212 <_isatty_r+0x1a>
 801020c:	682b      	ldr	r3, [r5, #0]
 801020e:	b103      	cbz	r3, 8010212 <_isatty_r+0x1a>
 8010210:	6023      	str	r3, [r4, #0]
 8010212:	bd38      	pop	{r3, r4, r5, pc}
 8010214:	200030e4 	.word	0x200030e4

08010218 <_malloc_usable_size_r>:
 8010218:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801021c:	1f18      	subs	r0, r3, #4
 801021e:	2b00      	cmp	r3, #0
 8010220:	bfbc      	itt	lt
 8010222:	580b      	ldrlt	r3, [r1, r0]
 8010224:	18c0      	addlt	r0, r0, r3
 8010226:	4770      	bx	lr

08010228 <asinf>:
 8010228:	b508      	push	{r3, lr}
 801022a:	ed2d 8b02 	vpush	{d8}
 801022e:	eeb0 8a40 	vmov.f32	s16, s0
 8010232:	f000 f82f 	bl	8010294 <__ieee754_asinf>
 8010236:	eeb4 8a48 	vcmp.f32	s16, s16
 801023a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801023e:	eef0 8a40 	vmov.f32	s17, s0
 8010242:	d615      	bvs.n	8010270 <asinf+0x48>
 8010244:	eeb0 0a48 	vmov.f32	s0, s16
 8010248:	f000 f81c 	bl	8010284 <fabsf>
 801024c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010250:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8010254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010258:	dd0a      	ble.n	8010270 <asinf+0x48>
 801025a:	f7fd fb1d 	bl	800d898 <__errno>
 801025e:	ecbd 8b02 	vpop	{d8}
 8010262:	2321      	movs	r3, #33	@ 0x21
 8010264:	6003      	str	r3, [r0, #0]
 8010266:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801026a:	4804      	ldr	r0, [pc, #16]	@ (801027c <asinf+0x54>)
 801026c:	f7fd bb60 	b.w	800d930 <nanf>
 8010270:	eeb0 0a68 	vmov.f32	s0, s17
 8010274:	ecbd 8b02 	vpop	{d8}
 8010278:	bd08      	pop	{r3, pc}
 801027a:	bf00      	nop
 801027c:	080111f3 	.word	0x080111f3

08010280 <atan2f>:
 8010280:	f000 b8ee 	b.w	8010460 <__ieee754_atan2f>

08010284 <fabsf>:
 8010284:	ee10 3a10 	vmov	r3, s0
 8010288:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801028c:	ee00 3a10 	vmov	s0, r3
 8010290:	4770      	bx	lr
	...

08010294 <__ieee754_asinf>:
 8010294:	b538      	push	{r3, r4, r5, lr}
 8010296:	ee10 5a10 	vmov	r5, s0
 801029a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801029e:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80102a2:	ed2d 8b04 	vpush	{d8-d9}
 80102a6:	d10c      	bne.n	80102c2 <__ieee754_asinf+0x2e>
 80102a8:	eddf 7a5d 	vldr	s15, [pc, #372]	@ 8010420 <__ieee754_asinf+0x18c>
 80102ac:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8010424 <__ieee754_asinf+0x190>
 80102b0:	ee60 7a27 	vmul.f32	s15, s0, s15
 80102b4:	eee0 7a07 	vfma.f32	s15, s0, s14
 80102b8:	eeb0 0a67 	vmov.f32	s0, s15
 80102bc:	ecbd 8b04 	vpop	{d8-d9}
 80102c0:	bd38      	pop	{r3, r4, r5, pc}
 80102c2:	d904      	bls.n	80102ce <__ieee754_asinf+0x3a>
 80102c4:	ee70 7a40 	vsub.f32	s15, s0, s0
 80102c8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80102cc:	e7f6      	b.n	80102bc <__ieee754_asinf+0x28>
 80102ce:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80102d2:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80102d6:	d20b      	bcs.n	80102f0 <__ieee754_asinf+0x5c>
 80102d8:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80102dc:	d252      	bcs.n	8010384 <__ieee754_asinf+0xf0>
 80102de:	eddf 7a52 	vldr	s15, [pc, #328]	@ 8010428 <__ieee754_asinf+0x194>
 80102e2:	ee70 7a27 	vadd.f32	s15, s0, s15
 80102e6:	eef4 7ae8 	vcmpe.f32	s15, s17
 80102ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102ee:	dce5      	bgt.n	80102bc <__ieee754_asinf+0x28>
 80102f0:	f7ff ffc8 	bl	8010284 <fabsf>
 80102f4:	ee38 8ac0 	vsub.f32	s16, s17, s0
 80102f8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80102fc:	ee28 8a27 	vmul.f32	s16, s16, s15
 8010300:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 801042c <__ieee754_asinf+0x198>
 8010304:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 8010430 <__ieee754_asinf+0x19c>
 8010308:	ed9f 9a4a 	vldr	s18, [pc, #296]	@ 8010434 <__ieee754_asinf+0x1a0>
 801030c:	eea8 7a27 	vfma.f32	s14, s16, s15
 8010310:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8010438 <__ieee754_asinf+0x1a4>
 8010314:	eee7 7a08 	vfma.f32	s15, s14, s16
 8010318:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 801043c <__ieee754_asinf+0x1a8>
 801031c:	eea7 7a88 	vfma.f32	s14, s15, s16
 8010320:	eddf 7a47 	vldr	s15, [pc, #284]	@ 8010440 <__ieee754_asinf+0x1ac>
 8010324:	eee7 7a08 	vfma.f32	s15, s14, s16
 8010328:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8010444 <__ieee754_asinf+0x1b0>
 801032c:	eea7 9a88 	vfma.f32	s18, s15, s16
 8010330:	eddf 7a45 	vldr	s15, [pc, #276]	@ 8010448 <__ieee754_asinf+0x1b4>
 8010334:	eee8 7a07 	vfma.f32	s15, s16, s14
 8010338:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 801044c <__ieee754_asinf+0x1b8>
 801033c:	eea7 7a88 	vfma.f32	s14, s15, s16
 8010340:	eddf 7a43 	vldr	s15, [pc, #268]	@ 8010450 <__ieee754_asinf+0x1bc>
 8010344:	eee7 7a08 	vfma.f32	s15, s14, s16
 8010348:	eeb0 0a48 	vmov.f32	s0, s16
 801034c:	eee7 8a88 	vfma.f32	s17, s15, s16
 8010350:	f000 f9fa 	bl	8010748 <__ieee754_sqrtf>
 8010354:	4b3f      	ldr	r3, [pc, #252]	@ (8010454 <__ieee754_asinf+0x1c0>)
 8010356:	ee29 9a08 	vmul.f32	s18, s18, s16
 801035a:	429c      	cmp	r4, r3
 801035c:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8010360:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8010364:	d93d      	bls.n	80103e2 <__ieee754_asinf+0x14e>
 8010366:	eea0 0a06 	vfma.f32	s0, s0, s12
 801036a:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 8010458 <__ieee754_asinf+0x1c4>
 801036e:	eee0 7a26 	vfma.f32	s15, s0, s13
 8010372:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 8010424 <__ieee754_asinf+0x190>
 8010376:	ee30 0a67 	vsub.f32	s0, s0, s15
 801037a:	2d00      	cmp	r5, #0
 801037c:	bfd8      	it	le
 801037e:	eeb1 0a40 	vnegle.f32	s0, s0
 8010382:	e79b      	b.n	80102bc <__ieee754_asinf+0x28>
 8010384:	ee60 7a00 	vmul.f32	s15, s0, s0
 8010388:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8010430 <__ieee754_asinf+0x19c>
 801038c:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 801042c <__ieee754_asinf+0x198>
 8010390:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 8010444 <__ieee754_asinf+0x1b0>
 8010394:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8010398:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8010438 <__ieee754_asinf+0x1a4>
 801039c:	eee7 6a27 	vfma.f32	s13, s14, s15
 80103a0:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801043c <__ieee754_asinf+0x1a8>
 80103a4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80103a8:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8010440 <__ieee754_asinf+0x1ac>
 80103ac:	eee7 6a27 	vfma.f32	s13, s14, s15
 80103b0:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8010434 <__ieee754_asinf+0x1a0>
 80103b4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80103b8:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8010448 <__ieee754_asinf+0x1b4>
 80103bc:	eee7 6a86 	vfma.f32	s13, s15, s12
 80103c0:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 801044c <__ieee754_asinf+0x1b8>
 80103c4:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80103c8:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8010450 <__ieee754_asinf+0x1bc>
 80103cc:	eee6 6a27 	vfma.f32	s13, s12, s15
 80103d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80103d4:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80103d8:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80103dc:	eea0 0a27 	vfma.f32	s0, s0, s15
 80103e0:	e76c      	b.n	80102bc <__ieee754_asinf+0x28>
 80103e2:	ee10 3a10 	vmov	r3, s0
 80103e6:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80103ea:	f023 030f 	bic.w	r3, r3, #15
 80103ee:	ee07 3a10 	vmov	s14, r3
 80103f2:	eea7 8a47 	vfms.f32	s16, s14, s14
 80103f6:	ee70 5a00 	vadd.f32	s11, s0, s0
 80103fa:	ee30 0a07 	vadd.f32	s0, s0, s14
 80103fe:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8010420 <__ieee754_asinf+0x18c>
 8010402:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8010406:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 801045c <__ieee754_asinf+0x1c8>
 801040a:	eee5 7a66 	vfms.f32	s15, s10, s13
 801040e:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8010412:	eeb0 6a40 	vmov.f32	s12, s0
 8010416:	eea7 6a66 	vfms.f32	s12, s14, s13
 801041a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801041e:	e7aa      	b.n	8010376 <__ieee754_asinf+0xe2>
 8010420:	b33bbd2e 	.word	0xb33bbd2e
 8010424:	3fc90fdb 	.word	0x3fc90fdb
 8010428:	7149f2ca 	.word	0x7149f2ca
 801042c:	3a4f7f04 	.word	0x3a4f7f04
 8010430:	3811ef08 	.word	0x3811ef08
 8010434:	3e2aaaab 	.word	0x3e2aaaab
 8010438:	bd241146 	.word	0xbd241146
 801043c:	3e4e0aa8 	.word	0x3e4e0aa8
 8010440:	bea6b090 	.word	0xbea6b090
 8010444:	3d9dc62e 	.word	0x3d9dc62e
 8010448:	bf303361 	.word	0xbf303361
 801044c:	4001572d 	.word	0x4001572d
 8010450:	c019d139 	.word	0xc019d139
 8010454:	3f799999 	.word	0x3f799999
 8010458:	333bbd2e 	.word	0x333bbd2e
 801045c:	3f490fdb 	.word	0x3f490fdb

08010460 <__ieee754_atan2f>:
 8010460:	ee10 2a90 	vmov	r2, s1
 8010464:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8010468:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801046c:	b510      	push	{r4, lr}
 801046e:	eef0 7a40 	vmov.f32	s15, s0
 8010472:	d806      	bhi.n	8010482 <__ieee754_atan2f+0x22>
 8010474:	ee10 0a10 	vmov	r0, s0
 8010478:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 801047c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010480:	d904      	bls.n	801048c <__ieee754_atan2f+0x2c>
 8010482:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8010486:	eeb0 0a67 	vmov.f32	s0, s15
 801048a:	bd10      	pop	{r4, pc}
 801048c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8010490:	d103      	bne.n	801049a <__ieee754_atan2f+0x3a>
 8010492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010496:	f000 b883 	b.w	80105a0 <atanf>
 801049a:	1794      	asrs	r4, r2, #30
 801049c:	f004 0402 	and.w	r4, r4, #2
 80104a0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80104a4:	b943      	cbnz	r3, 80104b8 <__ieee754_atan2f+0x58>
 80104a6:	2c02      	cmp	r4, #2
 80104a8:	d05e      	beq.n	8010568 <__ieee754_atan2f+0x108>
 80104aa:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801057c <__ieee754_atan2f+0x11c>
 80104ae:	2c03      	cmp	r4, #3
 80104b0:	bf08      	it	eq
 80104b2:	eef0 7a47 	vmoveq.f32	s15, s14
 80104b6:	e7e6      	b.n	8010486 <__ieee754_atan2f+0x26>
 80104b8:	b941      	cbnz	r1, 80104cc <__ieee754_atan2f+0x6c>
 80104ba:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8010580 <__ieee754_atan2f+0x120>
 80104be:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010584 <__ieee754_atan2f+0x124>
 80104c2:	2800      	cmp	r0, #0
 80104c4:	bfb8      	it	lt
 80104c6:	eef0 7a47 	vmovlt.f32	s15, s14
 80104ca:	e7dc      	b.n	8010486 <__ieee754_atan2f+0x26>
 80104cc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80104d0:	d110      	bne.n	80104f4 <__ieee754_atan2f+0x94>
 80104d2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80104d6:	f104 34ff 	add.w	r4, r4, #4294967295
 80104da:	d107      	bne.n	80104ec <__ieee754_atan2f+0x8c>
 80104dc:	2c02      	cmp	r4, #2
 80104de:	d846      	bhi.n	801056e <__ieee754_atan2f+0x10e>
 80104e0:	4b29      	ldr	r3, [pc, #164]	@ (8010588 <__ieee754_atan2f+0x128>)
 80104e2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80104e6:	edd3 7a00 	vldr	s15, [r3]
 80104ea:	e7cc      	b.n	8010486 <__ieee754_atan2f+0x26>
 80104ec:	2c02      	cmp	r4, #2
 80104ee:	d841      	bhi.n	8010574 <__ieee754_atan2f+0x114>
 80104f0:	4b26      	ldr	r3, [pc, #152]	@ (801058c <__ieee754_atan2f+0x12c>)
 80104f2:	e7f6      	b.n	80104e2 <__ieee754_atan2f+0x82>
 80104f4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80104f8:	d0df      	beq.n	80104ba <__ieee754_atan2f+0x5a>
 80104fa:	1a5b      	subs	r3, r3, r1
 80104fc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8010500:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8010504:	da1a      	bge.n	801053c <__ieee754_atan2f+0xdc>
 8010506:	2a00      	cmp	r2, #0
 8010508:	da01      	bge.n	801050e <__ieee754_atan2f+0xae>
 801050a:	313c      	adds	r1, #60	@ 0x3c
 801050c:	db19      	blt.n	8010542 <__ieee754_atan2f+0xe2>
 801050e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8010512:	f7ff feb7 	bl	8010284 <fabsf>
 8010516:	f000 f843 	bl	80105a0 <atanf>
 801051a:	eef0 7a40 	vmov.f32	s15, s0
 801051e:	2c01      	cmp	r4, #1
 8010520:	d012      	beq.n	8010548 <__ieee754_atan2f+0xe8>
 8010522:	2c02      	cmp	r4, #2
 8010524:	d017      	beq.n	8010556 <__ieee754_atan2f+0xf6>
 8010526:	2c00      	cmp	r4, #0
 8010528:	d0ad      	beq.n	8010486 <__ieee754_atan2f+0x26>
 801052a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8010590 <__ieee754_atan2f+0x130>
 801052e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010532:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8010594 <__ieee754_atan2f+0x134>
 8010536:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801053a:	e7a4      	b.n	8010486 <__ieee754_atan2f+0x26>
 801053c:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8010580 <__ieee754_atan2f+0x120>
 8010540:	e7ed      	b.n	801051e <__ieee754_atan2f+0xbe>
 8010542:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8010598 <__ieee754_atan2f+0x138>
 8010546:	e7ea      	b.n	801051e <__ieee754_atan2f+0xbe>
 8010548:	ee17 3a90 	vmov	r3, s15
 801054c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8010550:	ee07 3a90 	vmov	s15, r3
 8010554:	e797      	b.n	8010486 <__ieee754_atan2f+0x26>
 8010556:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8010590 <__ieee754_atan2f+0x130>
 801055a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801055e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8010594 <__ieee754_atan2f+0x134>
 8010562:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010566:	e78e      	b.n	8010486 <__ieee754_atan2f+0x26>
 8010568:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8010594 <__ieee754_atan2f+0x134>
 801056c:	e78b      	b.n	8010486 <__ieee754_atan2f+0x26>
 801056e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 801059c <__ieee754_atan2f+0x13c>
 8010572:	e788      	b.n	8010486 <__ieee754_atan2f+0x26>
 8010574:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8010598 <__ieee754_atan2f+0x138>
 8010578:	e785      	b.n	8010486 <__ieee754_atan2f+0x26>
 801057a:	bf00      	nop
 801057c:	c0490fdb 	.word	0xc0490fdb
 8010580:	3fc90fdb 	.word	0x3fc90fdb
 8010584:	bfc90fdb 	.word	0xbfc90fdb
 8010588:	080115e8 	.word	0x080115e8
 801058c:	080115dc 	.word	0x080115dc
 8010590:	33bbbd2e 	.word	0x33bbbd2e
 8010594:	40490fdb 	.word	0x40490fdb
 8010598:	00000000 	.word	0x00000000
 801059c:	3f490fdb 	.word	0x3f490fdb

080105a0 <atanf>:
 80105a0:	b538      	push	{r3, r4, r5, lr}
 80105a2:	ee10 5a10 	vmov	r5, s0
 80105a6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80105aa:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80105ae:	eef0 7a40 	vmov.f32	s15, s0
 80105b2:	d310      	bcc.n	80105d6 <atanf+0x36>
 80105b4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80105b8:	d904      	bls.n	80105c4 <atanf+0x24>
 80105ba:	ee70 7a00 	vadd.f32	s15, s0, s0
 80105be:	eeb0 0a67 	vmov.f32	s0, s15
 80105c2:	bd38      	pop	{r3, r4, r5, pc}
 80105c4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80106fc <atanf+0x15c>
 80105c8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8010700 <atanf+0x160>
 80105cc:	2d00      	cmp	r5, #0
 80105ce:	bfc8      	it	gt
 80105d0:	eef0 7a47 	vmovgt.f32	s15, s14
 80105d4:	e7f3      	b.n	80105be <atanf+0x1e>
 80105d6:	4b4b      	ldr	r3, [pc, #300]	@ (8010704 <atanf+0x164>)
 80105d8:	429c      	cmp	r4, r3
 80105da:	d810      	bhi.n	80105fe <atanf+0x5e>
 80105dc:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80105e0:	d20a      	bcs.n	80105f8 <atanf+0x58>
 80105e2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8010708 <atanf+0x168>
 80105e6:	ee30 7a07 	vadd.f32	s14, s0, s14
 80105ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80105ee:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80105f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105f6:	dce2      	bgt.n	80105be <atanf+0x1e>
 80105f8:	f04f 33ff 	mov.w	r3, #4294967295
 80105fc:	e013      	b.n	8010626 <atanf+0x86>
 80105fe:	f7ff fe41 	bl	8010284 <fabsf>
 8010602:	4b42      	ldr	r3, [pc, #264]	@ (801070c <atanf+0x16c>)
 8010604:	429c      	cmp	r4, r3
 8010606:	d84f      	bhi.n	80106a8 <atanf+0x108>
 8010608:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 801060c:	429c      	cmp	r4, r3
 801060e:	d841      	bhi.n	8010694 <atanf+0xf4>
 8010610:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8010614:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8010618:	eea0 7a27 	vfma.f32	s14, s0, s15
 801061c:	2300      	movs	r3, #0
 801061e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010622:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010626:	1c5a      	adds	r2, r3, #1
 8010628:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801062c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8010710 <atanf+0x170>
 8010630:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8010714 <atanf+0x174>
 8010634:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8010718 <atanf+0x178>
 8010638:	ee66 6a06 	vmul.f32	s13, s12, s12
 801063c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8010640:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 801071c <atanf+0x17c>
 8010644:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010648:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8010720 <atanf+0x180>
 801064c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010650:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8010724 <atanf+0x184>
 8010654:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010658:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8010728 <atanf+0x188>
 801065c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010660:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 801072c <atanf+0x18c>
 8010664:	eea6 5a87 	vfma.f32	s10, s13, s14
 8010668:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010730 <atanf+0x190>
 801066c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010670:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8010734 <atanf+0x194>
 8010674:	eea7 5a26 	vfma.f32	s10, s14, s13
 8010678:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8010738 <atanf+0x198>
 801067c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010680:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010684:	eea5 7a86 	vfma.f32	s14, s11, s12
 8010688:	ee27 7a87 	vmul.f32	s14, s15, s14
 801068c:	d121      	bne.n	80106d2 <atanf+0x132>
 801068e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010692:	e794      	b.n	80105be <atanf+0x1e>
 8010694:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010698:	ee30 7a67 	vsub.f32	s14, s0, s15
 801069c:	ee30 0a27 	vadd.f32	s0, s0, s15
 80106a0:	2301      	movs	r3, #1
 80106a2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80106a6:	e7be      	b.n	8010626 <atanf+0x86>
 80106a8:	4b24      	ldr	r3, [pc, #144]	@ (801073c <atanf+0x19c>)
 80106aa:	429c      	cmp	r4, r3
 80106ac:	d80b      	bhi.n	80106c6 <atanf+0x126>
 80106ae:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80106b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80106b6:	eea0 7a27 	vfma.f32	s14, s0, s15
 80106ba:	2302      	movs	r3, #2
 80106bc:	ee70 6a67 	vsub.f32	s13, s0, s15
 80106c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80106c4:	e7af      	b.n	8010626 <atanf+0x86>
 80106c6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80106ca:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80106ce:	2303      	movs	r3, #3
 80106d0:	e7a9      	b.n	8010626 <atanf+0x86>
 80106d2:	4a1b      	ldr	r2, [pc, #108]	@ (8010740 <atanf+0x1a0>)
 80106d4:	491b      	ldr	r1, [pc, #108]	@ (8010744 <atanf+0x1a4>)
 80106d6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80106da:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80106de:	edd3 6a00 	vldr	s13, [r3]
 80106e2:	ee37 7a66 	vsub.f32	s14, s14, s13
 80106e6:	2d00      	cmp	r5, #0
 80106e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80106ec:	edd2 7a00 	vldr	s15, [r2]
 80106f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80106f4:	bfb8      	it	lt
 80106f6:	eef1 7a67 	vneglt.f32	s15, s15
 80106fa:	e760      	b.n	80105be <atanf+0x1e>
 80106fc:	bfc90fdb 	.word	0xbfc90fdb
 8010700:	3fc90fdb 	.word	0x3fc90fdb
 8010704:	3edfffff 	.word	0x3edfffff
 8010708:	7149f2ca 	.word	0x7149f2ca
 801070c:	3f97ffff 	.word	0x3f97ffff
 8010710:	3c8569d7 	.word	0x3c8569d7
 8010714:	3d4bda59 	.word	0x3d4bda59
 8010718:	bd6ef16b 	.word	0xbd6ef16b
 801071c:	3d886b35 	.word	0x3d886b35
 8010720:	3dba2e6e 	.word	0x3dba2e6e
 8010724:	3e124925 	.word	0x3e124925
 8010728:	3eaaaaab 	.word	0x3eaaaaab
 801072c:	bd15a221 	.word	0xbd15a221
 8010730:	bd9d8795 	.word	0xbd9d8795
 8010734:	bde38e38 	.word	0xbde38e38
 8010738:	be4ccccd 	.word	0xbe4ccccd
 801073c:	401bffff 	.word	0x401bffff
 8010740:	08011604 	.word	0x08011604
 8010744:	080115f4 	.word	0x080115f4

08010748 <__ieee754_sqrtf>:
 8010748:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801074c:	4770      	bx	lr
	...

08010750 <_init>:
 8010750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010752:	bf00      	nop
 8010754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010756:	bc08      	pop	{r3}
 8010758:	469e      	mov	lr, r3
 801075a:	4770      	bx	lr

0801075c <_fini>:
 801075c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801075e:	bf00      	nop
 8010760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010762:	bc08      	pop	{r3}
 8010764:	469e      	mov	lr, r3
 8010766:	4770      	bx	lr
