perf/x86/rapl: Add support for Intel SPR platform

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-294.el8
commit-author Zhang Rui <rui.zhang@intel.com>
commit bcfd218b66790243ef303c1b35ce59f786ded225
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-294.el8/bcfd218b.failed

Intel SPR platform uses fixed 16 bit energy unit for DRAM RAPL domain,
and fixed 0 bit energy unit for Psys RAPL domain.
After this, on SPR platform the energy counters appear in perf list.

	Signed-off-by: Zhang Rui <rui.zhang@intel.com>
	Signed-off-by: Ingo Molnar <mingo@kernel.org>
	Reviewed-by: Kan Liang <kan.liang@linux.intel.com>
	Acked-by: Len Brown <len.brown@intel.com>
Link: https://lore.kernel.org/r/20200811153149.12242-4-rui.zhang@intel.com
(cherry picked from commit bcfd218b66790243ef303c1b35ce59f786ded225)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/x86/events/rapl.c
diff --cc arch/x86/events/rapl.c
index 2d513baef021,67b411f7e8c4..000000000000
--- a/arch/x86/events/rapl.c
+++ b/arch/x86/events/rapl.c
@@@ -792,7 -812,9 +811,13 @@@ static const struct x86_cpu_id rapl_mod
  	X86_MATCH_INTEL_FAM6_MODEL(ICELAKE_X,		&model_hsx),
  	X86_MATCH_INTEL_FAM6_MODEL(COMETLAKE_L,		&model_skl),
  	X86_MATCH_INTEL_FAM6_MODEL(COMETLAKE,		&model_skl),
++<<<<<<< HEAD
 +	X86_MATCH_VENDOR_FAM(AMD, 0x17, &model_amd_fam17h),
++=======
+ 	X86_MATCH_INTEL_FAM6_MODEL(SAPPHIRERAPIDS_X,	&model_spr),
+ 	X86_MATCH_VENDOR_FAM(AMD,	0x17,		&model_amd_fam17h),
+ 	X86_MATCH_VENDOR_FAM(HYGON,	0x18,		&model_amd_fam17h),
++>>>>>>> bcfd218b6679 (perf/x86/rapl: Add support for Intel SPR platform)
  	{},
  };
  MODULE_DEVICE_TABLE(x86cpu, rapl_model_match);
* Unmerged path arch/x86/events/rapl.c
