DEFINED_PHASES=compile install unpack
DEPEND=dev-vcs/git media-gfx/xdot dev-libs/boost sys-devel/clang
DESCRIPTION=framework for Verilog RTL synthesis
EAPI=8
HOMEPAGE=http://www.clifford.at/yosys/
KEYWORDS=amd64
LICENSE=ISC
SLOT=0
SRC_URI=https://github.com/YosysHQ/yosys/archive/yosys-0.20.tar.gz https://github.com/YosysHQ/abc/archive/7cc11f7f0c49d4ce7e0ed88950d1c4c8abb1cba4.tar.gz -> abc-7cc11f7f0c49d4ce7e0ed88950d1c4c8abb1cba4.tar.gz
_md5_=4cd7dfd086daca8dada3ec1b60dd084e
