// Seed: 960206802
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input tri id_0
    , id_13,
    input tri0 id_1,
    input tri1 id_2,
    input wor id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wor id_10,
    input uwire id_11
);
  wire id_14;
  logic [-1 'b0 : 1 'd0] id_15;
  assign id_4 = 1'b0;
  module_0 modCall_1 ();
endmodule
