--Falta por probarlo.

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY GPClock_tb IS
END ENTITY;

ARCHITECTURE Behav OF GPClock_tb IS

COMPONENT GPClock IS
	generic (TIMER: INTEGER:= 100000);
	port (
    	clk: in STD_LOGIC;
    	Temporizador: out INTEGER RANGE 0 TO 10000000 
		);
	
END COMPONENT;

SIGNAL clk_tb: STD_LOGIC:='0';
SIGNAL Temporizador_tb: INTEGER RANGE 0 TO 10000000:=0;

BEGIN
	uut:GPClock
    	PORT MAP(
        		clk => clk_tb,
                Temporizador => Temporizador_tb
                );
                
    clk_tb <= not clk_tb After 5ns;
    
END ARCHITECTURE;
