	component Arquitetura is
		port (
			clk_clk          : in  std_logic                     := 'X';             -- clk
			data_a_export    : out std_logic_vector(31 downto 0);                    -- export
			data_b_export    : out std_logic_vector(31 downto 0);                    -- export
			printting_export : in  std_logic                     := 'X';             -- export
			reset_reset_n    : in  std_logic                     := 'X';             -- reset_n
			switch_export    : in  std_logic_vector(2 downto 0)  := (others => 'X')  -- export
		);
	end component Arquitetura;

