#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8ecc7505c0 .scope module, "test" "test" 2 3;
 .timescale 0 0;
P_0x7f8ecc73fdc0 .param/l "RAMSIZE" 0 2 48, +C4<00000000000000000000000001000000>;
v0x7f8ecc7be720_0 .var "clk", 0 0;
v0x7f8ecc7be7c0_0 .net "debug", 31 0, v0x7f8ecc7bc9a0_0;  1 drivers
v0x7f8ecc7be860_0 .var "fileFound", 0 0;
v0x7f8ecc7be8f0 .array "fileRam", 2047 0, 7 0;
v0x7f8ecc7be980_0 .net "iPointer", 31 0, v0x7f8ecc7bd130_0;  1 drivers
v0x7f8ecc7bea10_0 .var "mode", 7 0;
v0x7f8ecc7beaa0_0 .net "opCode", 7 0, v0x7f8ecc7bd260_0;  1 drivers
v0x7f8ecc7beb60_0 .net "r0", 31 0, v0x7f8ecc7bd3c0_0;  1 drivers
v0x7f8ecc7bec10_0 .net "r1", 31 0, v0x7f8ecc7bd570_0;  1 drivers
v0x7f8ecc7bed40_0 .net "r2", 31 0, v0x7f8ecc7bd620_0;  1 drivers
v0x7f8ecc7bedd0_0 .net "r3", 31 0, v0x7f8ecc7bd6d0_0;  1 drivers
v0x7f8ecc7bee60_0 .net "r4", 31 0, v0x7f8ecc7bd780_0;  1 drivers
v0x7f8ecc7bef10_0 .net "r5", 31 0, v0x7f8ecc7bd830_0;  1 drivers
v0x7f8ecc7befc0_0 .net "rPos", 7 0, v0x7f8ecc7bd8e0_0;  1 drivers
v0x7f8ecc7bf070_0 .net "ramAddress", 31 0, v0x7f8ecc7bd990_0;  1 drivers
v0x7f8ecc7bf120_0 .net "ramOut", 31 0, v0x7f8ecc7bdaf0_0;  1 drivers
v0x7f8ecc7bf1d0_0 .var "ramValue", 31 0;
v0x7f8ecc7bf380_0 .var "readAck", 0 0;
v0x7f8ecc7bf410_0 .net "readReq", 0 0, v0x7f8ecc7bdcf0_0;  1 drivers
v0x7f8ecc7bf4a0_0 .var "reqAddress", 31 0;
v0x7f8ecc7bf530_0 .var "reset", 0 0;
v0x7f8ecc7bf5c0_0 .var "testname", 511 0;
v0x7f8ecc7bf650_0 .var "writeAck", 0 0;
v0x7f8ecc7bf710_0 .net "writeReq", 0 0, v0x7f8ecc7be4c0_0;  1 drivers
E_0x7f8ecc77de80 .event posedge, v0x7f8ecc7a99c0_0;
S_0x7f8ecc737d50 .scope module, "alu" "ALU" 2 50, 3 1 0, S_0x7f8ecc7505c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "ramIn"
    .port_info 3 /INPUT 1 "readAck"
    .port_info 4 /INPUT 1 "writeAck"
    .port_info 5 /OUTPUT 32 "ramAddress"
    .port_info 6 /OUTPUT 32 "ramOut"
    .port_info 7 /OUTPUT 1 "readReq"
    .port_info 8 /OUTPUT 1 "writeReq"
    .port_info 9 /OUTPUT 32 "ipointer"
    .port_info 10 /OUTPUT 8 "opCode"
    .port_info 11 /OUTPUT 32 "r0"
    .port_info 12 /OUTPUT 32 "r1"
    .port_info 13 /OUTPUT 32 "r2"
    .port_info 14 /OUTPUT 32 "r3"
    .port_info 15 /OUTPUT 32 "r4"
    .port_info 16 /OUTPUT 32 "r5"
    .port_info 17 /OUTPUT 8 "rPos"
    .port_info 18 /OUTPUT 32 "debug"
v0x7f8ecc7bc860_0 .net "clk", 0 0, v0x7f8ecc7be720_0;  1 drivers
v0x7f8ecc7bc900_0 .var "condJump", 0 0;
v0x7f8ecc7bc9a0_0 .var "debug", 31 0;
v0x7f8ecc7bca30 .array "fAddResult", 3 0;
v0x7f8ecc7bca30_0 .net v0x7f8ecc7bca30 0, 31 0, v0x7f8ecc7a9e30_0; 1 drivers
v0x7f8ecc7bca30_1 .net v0x7f8ecc7bca30 1, 31 0, v0x7f8ecc7abeb0_0; 1 drivers
v0x7f8ecc7bca30_2 .net v0x7f8ecc7bca30 2, 31 0, v0x7f8ecc7adfd0_0; 1 drivers
v0x7f8ecc7bca30_3 .net v0x7f8ecc7bca30 3, 31 0, v0x7f8ecc7b0090_0; 1 drivers
v0x7f8ecc7bcb70_0 .net "fCompareResult", 1 0, v0x7f8ecc7b1fe0_0;  1 drivers
v0x7f8ecc7bcc40_0 .net "fConvResult", 31 0, v0x7f8ecc7b3b50_0;  1 drivers
v0x7f8ecc7bccf0_0 .net "fDivResult", 31 0, v0x7f8ecc7b5a90_0;  1 drivers
v0x7f8ecc7bcda0_0 .net "fMulAddResult", 31 0, v0x7f8ecc7ba780_0;  1 drivers
v0x7f8ecc7bce50_0 .net "fMulResult", 31 0, v0x7f8ecc7b7bb0_0;  1 drivers
v0x7f8ecc7bcf80_0 .var "fOpEnable", 6 0;
v0x7f8ecc7bd010_0 .net "fSubResult", 31 0, v0x7f8ecc7bc5e0_0;  1 drivers
RS_0x10a226548 .resolv tri, v0x7f8ecc7a9b10_0, v0x7f8ecc7abbb0_0, v0x7f8ecc7adcc0_0, v0x7f8ecc7afd80_0, v0x7f8ecc7b1dc0_0, v0x7f8ecc7b3a10_0, v0x7f8ecc7b5950_0, v0x7f8ecc7b7a70_0, v0x7f8ecc7ba290_0, v0x7f8ecc7bc2d0_0;
v0x7f8ecc7bd0a0_0 .net8 "floatDebug", 31 0, RS_0x10a226548;  10 drivers
v0x7f8ecc7bd130_0 .var "ipointer", 31 0;
v0x7f8ecc7bd1c0_0 .var "mode", 3 0;
v0x7f8ecc7bd260_0 .var "opCode", 7 0;
v0x7f8ecc7bd310_0 .var "opDataWord", 31 0;
v0x7f8ecc7bd3c0_0 .var "r0", 31 0;
v0x7f8ecc7bd570_0 .var "r1", 31 0;
v0x7f8ecc7bd620_0 .var "r2", 31 0;
v0x7f8ecc7bd6d0_0 .var "r3", 31 0;
v0x7f8ecc7bd780_0 .var "r4", 31 0;
v0x7f8ecc7bd830_0 .var "r5", 31 0;
v0x7f8ecc7bd8e0_0 .var "rPos", 7 0;
v0x7f8ecc7bd990_0 .var "ramAddress", 31 0;
v0x7f8ecc7bda40_0 .net "ramIn", 31 0, v0x7f8ecc7bf1d0_0;  1 drivers
v0x7f8ecc7bdaf0_0 .var "ramOut", 31 0;
v0x7f8ecc7bdba0_0 .var "ramValue", 31 0;
v0x7f8ecc7bdc50_0 .net "readAck", 0 0, v0x7f8ecc7bf380_0;  1 drivers
v0x7f8ecc7bdcf0_0 .var "readReq", 0 0;
v0x7f8ecc7bdda0_0 .var "regAddress", 7 0;
v0x7f8ecc7bde50_0 .var "regAddress2", 7 0;
v0x7f8ecc7bdf00_0 .var "regAddress3", 7 0;
v0x7f8ecc7bdfb0 .array "regValue", 3 0, 31 0;
v0x7f8ecc7bd4a0 .array "regValue2", 3 0, 31 0;
v0x7f8ecc7be260_0 .var "regValue3", 31 0;
v0x7f8ecc7be310 .array "regarray", 65 0, 31 0;
v0x7f8ecc7be3a0_0 .net "reset", 0 0, v0x7f8ecc7bf530_0;  1 drivers
v0x7f8ecc7be430_0 .net "writeAck", 0 0, v0x7f8ecc7bf650_0;  1 drivers
v0x7f8ecc7be4c0_0 .var "writeReq", 0 0;
E_0x7f8ecc73f5e0 .event posedge, v0x7f8ecc7be3a0_0, v0x7f8ecc7a99c0_0;
L_0x7f8ecc7bf7e0 .part v0x7f8ecc7bcf80_0, 0, 1;
L_0x7f8ecc7bf8e0 .part v0x7f8ecc7bcf80_0, 0, 1;
L_0x7f8ecc7bfa00 .part v0x7f8ecc7bcf80_0, 0, 1;
L_0x7f8ecc7bfb00 .part v0x7f8ecc7bcf80_0, 0, 1;
L_0x7f8ecc7bfc60 .part v0x7f8ecc7bcf80_0, 1, 1;
L_0x7f8ecc7bfd30 .part v0x7f8ecc7bcf80_0, 2, 1;
L_0x7f8ecc7bfdd0 .part v0x7f8ecc7bcf80_0, 3, 1;
L_0x7f8ecc7bfed0 .part v0x7f8ecc7bcf80_0, 4, 1;
L_0x7f8ecc7c0090 .part v0x7f8ecc7bcf80_0, 5, 1;
L_0x7f8ecc7c0130 .part v0x7f8ecc7bcf80_0, 6, 1;
S_0x7f8ecc748320 .scope function, "Is8ByteOpcode" "Is8ByteOpcode" 4 36, 4 36 0, S_0x7f8ecc737d50;
 .timescale 0 0;
v0x7f8ecc737f80_0 .var "Is8ByteOpcode", 0 0;
v0x7f8ecc7a7bf0_0 .var "opCodeParam", 7 0;
TD_test.alu.Is8ByteOpcode ;
    %load/vec4 v0x7f8ecc7a7bf0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7bf0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7bf0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7bf0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7bf0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7bf0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7bf0_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7bf0_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7bf0_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7bf0_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7bf0_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7bf0_0;
    %pad/u 32;
    %cmpi/e 21, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ecc737f80_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc737f80_0, 0, 1;
T_0.1 ;
    %end;
S_0x7f8ecc7a7c90 .scope function, "IsRAMOpcode" "IsRAMOpcode" 4 55, 4 55 0, S_0x7f8ecc737d50;
 .timescale 0 0;
v0x7f8ecc7a7e40_0 .var "IsRAMOpcode", 0 0;
v0x7f8ecc7a7ef0_0 .var "opCodeParam", 7 0;
TD_test.alu.IsRAMOpcode ;
    %load/vec4 v0x7f8ecc7a7ef0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7ef0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7ef0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7ef0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7ef0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7ef0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7ef0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7ef0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7a7ef0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ecc7a7e40_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7a7e40_0, 0, 1;
T_1.3 ;
    %end;
S_0x7f8ecc7a7fa0 .scope module, "fAdd0" "FloatingAdd" 3 70, 5 1 0, S_0x7f8ecc737d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7f8ecc7bdfb0_0 .array/port v0x7f8ecc7bdfb0, 0;
v0x7f8ecc7a9560_0 .net "a", 31 0, v0x7f8ecc7bdfb0_0;  1 drivers
v0x7f8ecc7a9620_0 .var "aExp", 7 0;
v0x7f8ecc7a96c0_0 .var "aMant", 31 0;
v0x7f8ecc7bd4a0_0 .array/port v0x7f8ecc7bd4a0, 0;
v0x7f8ecc7a9770_0 .net "b", 31 0, v0x7f8ecc7bd4a0_0;  1 drivers
v0x7f8ecc7a9820_0 .var "bExp", 7 0;
v0x7f8ecc7a9910_0 .var "bMant", 31 0;
v0x7f8ecc7a99c0_0 .net "clk", 0 0, v0x7f8ecc7be720_0;  alias, 1 drivers
v0x7f8ecc7a9a60_0 .var "clz", 31 0;
v0x7f8ecc7a9b10_0 .var "debug", 31 0;
v0x7f8ecc7a9c20_0 .net "enable", 0 0, L_0x7f8ecc7bf7e0;  1 drivers
L_0x10a258008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8ecc7a9cd0_0 .net "negate", 0 0, L_0x10a258008;  1 drivers
v0x7f8ecc7a9d80_0 .var "normMant", 31 0;
v0x7f8ecc7a9e30_0 .var "out", 31 0;
v0x7f8ecc7a9ee0_0 .var "sign", 1 0;
v0x7f8ecc7a9f90_0 .var "totalMant", 31 0;
E_0x7f8ecc7a8260 .event posedge, v0x7f8ecc7a9c20_0, v0x7f8ecc7a99c0_0;
S_0x7f8ecc7a82a0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7f8ecc7a7fa0;
 .timescale 0 0;
v0x7f8ecc7a8460_0 .var "inter", 31 0;
v0x7f8ecc7a8520_0 .var "num", 31 0;
v0x7f8ecc7a85d0_0 .var "res", 31 0;
TD_test.alu.fAdd0.CLZ ;
    %load/vec4 v0x7f8ecc7a8520_0;
    %store/vec4 v0x7f8ecc7a8460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7a85d0_0, 0, 32;
    %load/vec4 v0x7f8ecc7a8460_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7f8ecc7a85d0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7f8ecc7a85d0_0, 0, 32;
    %load/vec4 v0x7f8ecc7a8460_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7a8460_0, 4, 16;
T_2.4 ;
    %load/vec4 v0x7f8ecc7a8460_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7f8ecc7a85d0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7f8ecc7a85d0_0, 0, 32;
    %load/vec4 v0x7f8ecc7a8460_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7a8460_0, 4, 8;
T_2.6 ;
    %load/vec4 v0x7f8ecc7a8460_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x7f8ecc7a85d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8ecc7a85d0_0, 0, 32;
    %load/vec4 v0x7f8ecc7a8460_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7a8460_0, 4, 4;
T_2.8 ;
    %load/vec4 v0x7f8ecc7a8460_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7f8ecc7a85d0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7f8ecc7a85d0_0, 0, 32;
    %load/vec4 v0x7f8ecc7a8460_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7a8460_0, 4, 2;
T_2.10 ;
    %load/vec4 v0x7f8ecc7a8460_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x7f8ecc7a85d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7a85d0_0, 0, 32;
    %load/vec4 v0x7f8ecc7a8460_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7a8460_0, 4, 1;
T_2.12 ;
    %load/vec4 v0x7f8ecc7a8460_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x7f8ecc7a85d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7a85d0_0, 0, 32;
T_2.14 ;
    %end;
S_0x7f8ecc7a8690 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7f8ecc7a7fa0;
 .timescale 0 0;
v0x7f8ecc7a8850_0 .var "nmClz", 31 0;
v0x7f8ecc7a8900_0 .var "nmMant", 31 0;
v0x7f8ecc7a89b0_0 .var "nmNorm", 31 0;
TD_test.alu.fAdd0.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7a8850_0;
    %cmp/u;
    %jmp/0xz  T_3.16, 5;
    %load/vec4 v0x7f8ecc7a8900_0;
    %load/vec4 v0x7f8ecc7a8850_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7a89b0_0, 0, 32;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x7f8ecc7a8900_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7a8850_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f8ecc7a89b0_0, 0, 32;
T_3.17 ;
    %end;
S_0x7f8ecc7a8a70 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7f8ecc7a7fa0;
 .timescale 0 0;
v0x7f8ecc7a8c40_0 .var "leading", 31 0;
v0x7f8ecc7a8cf0_0 .var "mask", 31 0;
v0x7f8ecc7a8da0_0 .var "ssin", 31 0;
v0x7f8ecc7a8e60_0 .var "ssout", 31 0;
v0x7f8ecc7a8f10_0 .var "ssshift", 31 0;
TD_test.alu.fAdd0.SignedShiftRight ;
    %load/vec4 v0x7f8ecc7a8da0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7f8ecc7a8c40_0, 0, 32;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7a8c40_0, 0, 32;
T_4.19 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7f8ecc7a8f10_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7a8cf0_0, 0, 32;
    %load/vec4 v0x7f8ecc7a8cf0_0;
    %load/vec4 v0x7f8ecc7a8c40_0;
    %and;
    %load/vec4 v0x7f8ecc7a8cf0_0;
    %inv;
    %load/vec4 v0x7f8ecc7a8da0_0;
    %ix/getv 4, v0x7f8ecc7a8f10_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7f8ecc7a8e60_0, 0, 32;
    %end;
S_0x7f8ecc7a9000 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7f8ecc7a7fa0;
 .timescale 0 0;
v0x7f8ecc7a91b0_0 .var "exp", 7 0;
v0x7f8ecc7a9270_0 .var "mant", 31 0;
v0x7f8ecc7a9310_0 .var "neg", 0 0;
v0x7f8ecc7a93c0_0 .var "num", 31 0;
v0x7f8ecc7a9470_0 .var "unsignedMant", 31 0;
TD_test.alu.fAdd0.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7f8ecc7a93c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8ecc7a9470_0, 0, 32;
    %load/vec4 v0x7f8ecc7a93c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7a9310_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f8ecc7a9470_0;
    %inv;
    %add;
    %store/vec4 v0x7f8ecc7a9270_0, 0, 32;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0x7f8ecc7a9470_0;
    %store/vec4 v0x7f8ecc7a9270_0, 0, 32;
T_5.21 ;
    %load/vec4 v0x7f8ecc7a93c0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f8ecc7a91b0_0, 0, 8;
    %end;
S_0x7f8ecc7aa0b0 .scope module, "fAdd1" "FloatingAdd" 3 71, 5 1 0, S_0x7f8ecc737d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7f8ecc7bdfb0_1 .array/port v0x7f8ecc7bdfb0, 1;
v0x7f8ecc7ab620_0 .net "a", 31 0, v0x7f8ecc7bdfb0_1;  1 drivers
v0x7f8ecc7ab6e0_0 .var "aExp", 7 0;
v0x7f8ecc7ab780_0 .var "aMant", 31 0;
v0x7f8ecc7bd4a0_1 .array/port v0x7f8ecc7bd4a0, 1;
v0x7f8ecc7ab830_0 .net "b", 31 0, v0x7f8ecc7bd4a0_1;  1 drivers
v0x7f8ecc7ab8e0_0 .var "bExp", 7 0;
v0x7f8ecc7ab9d0_0 .var "bMant", 31 0;
v0x7f8ecc7aba80_0 .net "clk", 0 0, v0x7f8ecc7be720_0;  alias, 1 drivers
v0x7f8ecc7abb10_0 .var "clz", 31 0;
v0x7f8ecc7abbb0_0 .var "debug", 31 0;
v0x7f8ecc7abcf0_0 .net "enable", 0 0, L_0x7f8ecc7bf8e0;  1 drivers
L_0x10a258050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8ecc7abd80_0 .net "negate", 0 0, L_0x10a258050;  1 drivers
v0x7f8ecc7abe10_0 .var "normMant", 31 0;
v0x7f8ecc7abeb0_0 .var "out", 31 0;
v0x7f8ecc7abf60_0 .var "sign", 1 0;
v0x7f8ecc7ac010_0 .var "totalMant", 31 0;
E_0x7f8ecc7aa310 .event posedge, v0x7f8ecc7abcf0_0, v0x7f8ecc7a99c0_0;
S_0x7f8ecc7aa360 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7f8ecc7aa0b0;
 .timescale 0 0;
v0x7f8ecc7aa520_0 .var "inter", 31 0;
v0x7f8ecc7aa5e0_0 .var "num", 31 0;
v0x7f8ecc7aa690_0 .var "res", 31 0;
TD_test.alu.fAdd1.CLZ ;
    %load/vec4 v0x7f8ecc7aa5e0_0;
    %store/vec4 v0x7f8ecc7aa520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7aa690_0, 0, 32;
    %load/vec4 v0x7f8ecc7aa520_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.22, 4;
    %load/vec4 v0x7f8ecc7aa690_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7f8ecc7aa690_0, 0, 32;
    %load/vec4 v0x7f8ecc7aa520_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7aa520_0, 4, 16;
T_6.22 ;
    %load/vec4 v0x7f8ecc7aa520_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.24, 4;
    %load/vec4 v0x7f8ecc7aa690_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7f8ecc7aa690_0, 0, 32;
    %load/vec4 v0x7f8ecc7aa520_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7aa520_0, 4, 8;
T_6.24 ;
    %load/vec4 v0x7f8ecc7aa520_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.26, 4;
    %load/vec4 v0x7f8ecc7aa690_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8ecc7aa690_0, 0, 32;
    %load/vec4 v0x7f8ecc7aa520_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7aa520_0, 4, 4;
T_6.26 ;
    %load/vec4 v0x7f8ecc7aa520_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.28, 4;
    %load/vec4 v0x7f8ecc7aa690_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7f8ecc7aa690_0, 0, 32;
    %load/vec4 v0x7f8ecc7aa520_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7aa520_0, 4, 2;
T_6.28 ;
    %load/vec4 v0x7f8ecc7aa520_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.30, 4;
    %load/vec4 v0x7f8ecc7aa690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7aa690_0, 0, 32;
    %load/vec4 v0x7f8ecc7aa520_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7aa520_0, 4, 1;
T_6.30 ;
    %load/vec4 v0x7f8ecc7aa520_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.32, 4;
    %load/vec4 v0x7f8ecc7aa690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7aa690_0, 0, 32;
T_6.32 ;
    %end;
S_0x7f8ecc7aa750 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7f8ecc7aa0b0;
 .timescale 0 0;
v0x7f8ecc7aa910_0 .var "nmClz", 31 0;
v0x7f8ecc7aa9c0_0 .var "nmMant", 31 0;
v0x7f8ecc7aaa70_0 .var "nmNorm", 31 0;
TD_test.alu.fAdd1.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7aa910_0;
    %cmp/u;
    %jmp/0xz  T_7.34, 5;
    %load/vec4 v0x7f8ecc7aa9c0_0;
    %load/vec4 v0x7f8ecc7aa910_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7aaa70_0, 0, 32;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0x7f8ecc7aa9c0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7aa910_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f8ecc7aaa70_0, 0, 32;
T_7.35 ;
    %end;
S_0x7f8ecc7aab30 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7f8ecc7aa0b0;
 .timescale 0 0;
v0x7f8ecc7aad00_0 .var "leading", 31 0;
v0x7f8ecc7aadb0_0 .var "mask", 31 0;
v0x7f8ecc7aae60_0 .var "ssin", 31 0;
v0x7f8ecc7aaf20_0 .var "ssout", 31 0;
v0x7f8ecc7aafd0_0 .var "ssshift", 31 0;
TD_test.alu.fAdd1.SignedShiftRight ;
    %load/vec4 v0x7f8ecc7aae60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.36, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7f8ecc7aad00_0, 0, 32;
    %jmp T_8.37;
T_8.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7aad00_0, 0, 32;
T_8.37 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7f8ecc7aafd0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7aadb0_0, 0, 32;
    %load/vec4 v0x7f8ecc7aadb0_0;
    %load/vec4 v0x7f8ecc7aad00_0;
    %and;
    %load/vec4 v0x7f8ecc7aadb0_0;
    %inv;
    %load/vec4 v0x7f8ecc7aae60_0;
    %ix/getv 4, v0x7f8ecc7aafd0_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7f8ecc7aaf20_0, 0, 32;
    %end;
S_0x7f8ecc7ab0c0 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7f8ecc7aa0b0;
 .timescale 0 0;
v0x7f8ecc7ab270_0 .var "exp", 7 0;
v0x7f8ecc7ab330_0 .var "mant", 31 0;
v0x7f8ecc7ab3d0_0 .var "neg", 0 0;
v0x7f8ecc7ab480_0 .var "num", 31 0;
v0x7f8ecc7ab530_0 .var "unsignedMant", 31 0;
TD_test.alu.fAdd1.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7f8ecc7ab480_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8ecc7ab530_0, 0, 32;
    %load/vec4 v0x7f8ecc7ab480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7ab3d0_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.38, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f8ecc7ab530_0;
    %inv;
    %add;
    %store/vec4 v0x7f8ecc7ab330_0, 0, 32;
    %jmp T_9.39;
T_9.38 ;
    %load/vec4 v0x7f8ecc7ab530_0;
    %store/vec4 v0x7f8ecc7ab330_0, 0, 32;
T_9.39 ;
    %load/vec4 v0x7f8ecc7ab480_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f8ecc7ab270_0, 0, 8;
    %end;
S_0x7f8ecc7ac170 .scope module, "fAdd2" "FloatingAdd" 3 72, 5 1 0, S_0x7f8ecc737d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7f8ecc7bdfb0_2 .array/port v0x7f8ecc7bdfb0, 2;
v0x7f8ecc7ad700_0 .net "a", 31 0, v0x7f8ecc7bdfb0_2;  1 drivers
v0x7f8ecc7ad7c0_0 .var "aExp", 7 0;
v0x7f8ecc7ad860_0 .var "aMant", 31 0;
v0x7f8ecc7bd4a0_2 .array/port v0x7f8ecc7bd4a0, 2;
v0x7f8ecc7ad910_0 .net "b", 31 0, v0x7f8ecc7bd4a0_2;  1 drivers
v0x7f8ecc7ad9c0_0 .var "bExp", 7 0;
v0x7f8ecc7adab0_0 .var "bMant", 31 0;
v0x7f8ecc7adb60_0 .net "clk", 0 0, v0x7f8ecc7be720_0;  alias, 1 drivers
v0x7f8ecc7adc30_0 .var "clz", 31 0;
v0x7f8ecc7adcc0_0 .var "debug", 31 0;
v0x7f8ecc7addd0_0 .net "enable", 0 0, L_0x7f8ecc7bfa00;  1 drivers
L_0x10a258098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8ecc7ade70_0 .net "negate", 0 0, L_0x10a258098;  1 drivers
v0x7f8ecc7adf20_0 .var "normMant", 31 0;
v0x7f8ecc7adfd0_0 .var "out", 31 0;
v0x7f8ecc7ae080_0 .var "sign", 1 0;
v0x7f8ecc7ae130_0 .var "totalMant", 31 0;
E_0x7f8ecc7ac410 .event posedge, v0x7f8ecc7addd0_0, v0x7f8ecc7a99c0_0;
S_0x7f8ecc7ac460 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7f8ecc7ac170;
 .timescale 0 0;
v0x7f8ecc7ac620_0 .var "inter", 31 0;
v0x7f8ecc7ac6e0_0 .var "num", 31 0;
v0x7f8ecc7ac780_0 .var "res", 31 0;
TD_test.alu.fAdd2.CLZ ;
    %load/vec4 v0x7f8ecc7ac6e0_0;
    %store/vec4 v0x7f8ecc7ac620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7ac780_0, 0, 32;
    %load/vec4 v0x7f8ecc7ac620_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.40, 4;
    %load/vec4 v0x7f8ecc7ac780_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7f8ecc7ac780_0, 0, 32;
    %load/vec4 v0x7f8ecc7ac620_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7ac620_0, 4, 16;
T_10.40 ;
    %load/vec4 v0x7f8ecc7ac620_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.42, 4;
    %load/vec4 v0x7f8ecc7ac780_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7f8ecc7ac780_0, 0, 32;
    %load/vec4 v0x7f8ecc7ac620_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7ac620_0, 4, 8;
T_10.42 ;
    %load/vec4 v0x7f8ecc7ac620_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.44, 4;
    %load/vec4 v0x7f8ecc7ac780_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8ecc7ac780_0, 0, 32;
    %load/vec4 v0x7f8ecc7ac620_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7ac620_0, 4, 4;
T_10.44 ;
    %load/vec4 v0x7f8ecc7ac620_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.46, 4;
    %load/vec4 v0x7f8ecc7ac780_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7f8ecc7ac780_0, 0, 32;
    %load/vec4 v0x7f8ecc7ac620_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7ac620_0, 4, 2;
T_10.46 ;
    %load/vec4 v0x7f8ecc7ac620_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.48, 4;
    %load/vec4 v0x7f8ecc7ac780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7ac780_0, 0, 32;
    %load/vec4 v0x7f8ecc7ac620_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7ac620_0, 4, 1;
T_10.48 ;
    %load/vec4 v0x7f8ecc7ac620_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.50, 4;
    %load/vec4 v0x7f8ecc7ac780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7ac780_0, 0, 32;
T_10.50 ;
    %end;
S_0x7f8ecc7ac830 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7f8ecc7ac170;
 .timescale 0 0;
v0x7f8ecc7ac9f0_0 .var "nmClz", 31 0;
v0x7f8ecc7acaa0_0 .var "nmMant", 31 0;
v0x7f8ecc7acb50_0 .var "nmNorm", 31 0;
TD_test.alu.fAdd2.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7ac9f0_0;
    %cmp/u;
    %jmp/0xz  T_11.52, 5;
    %load/vec4 v0x7f8ecc7acaa0_0;
    %load/vec4 v0x7f8ecc7ac9f0_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7acb50_0, 0, 32;
    %jmp T_11.53;
T_11.52 ;
    %load/vec4 v0x7f8ecc7acaa0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7ac9f0_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f8ecc7acb50_0, 0, 32;
T_11.53 ;
    %end;
S_0x7f8ecc7acc10 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7f8ecc7ac170;
 .timescale 0 0;
v0x7f8ecc7acde0_0 .var "leading", 31 0;
v0x7f8ecc7ace90_0 .var "mask", 31 0;
v0x7f8ecc7acf40_0 .var "ssin", 31 0;
v0x7f8ecc7ad000_0 .var "ssout", 31 0;
v0x7f8ecc7ad0b0_0 .var "ssshift", 31 0;
TD_test.alu.fAdd2.SignedShiftRight ;
    %load/vec4 v0x7f8ecc7acf40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.54, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7f8ecc7acde0_0, 0, 32;
    %jmp T_12.55;
T_12.54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7acde0_0, 0, 32;
T_12.55 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7f8ecc7ad0b0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7ace90_0, 0, 32;
    %load/vec4 v0x7f8ecc7ace90_0;
    %load/vec4 v0x7f8ecc7acde0_0;
    %and;
    %load/vec4 v0x7f8ecc7ace90_0;
    %inv;
    %load/vec4 v0x7f8ecc7acf40_0;
    %ix/getv 4, v0x7f8ecc7ad0b0_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7f8ecc7ad000_0, 0, 32;
    %end;
S_0x7f8ecc7ad1a0 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7f8ecc7ac170;
 .timescale 0 0;
v0x7f8ecc7ad350_0 .var "exp", 7 0;
v0x7f8ecc7ad410_0 .var "mant", 31 0;
v0x7f8ecc7ad4b0_0 .var "neg", 0 0;
v0x7f8ecc7ad560_0 .var "num", 31 0;
v0x7f8ecc7ad610_0 .var "unsignedMant", 31 0;
TD_test.alu.fAdd2.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7f8ecc7ad560_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8ecc7ad610_0, 0, 32;
    %load/vec4 v0x7f8ecc7ad560_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7ad4b0_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.56, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f8ecc7ad610_0;
    %inv;
    %add;
    %store/vec4 v0x7f8ecc7ad410_0, 0, 32;
    %jmp T_13.57;
T_13.56 ;
    %load/vec4 v0x7f8ecc7ad610_0;
    %store/vec4 v0x7f8ecc7ad410_0, 0, 32;
T_13.57 ;
    %load/vec4 v0x7f8ecc7ad560_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f8ecc7ad350_0, 0, 8;
    %end;
S_0x7f8ecc7ae290 .scope module, "fAdd3" "FloatingAdd" 3 73, 5 1 0, S_0x7f8ecc737d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7f8ecc7bdfb0_3 .array/port v0x7f8ecc7bdfb0, 3;
v0x7f8ecc7af7e0_0 .net "a", 31 0, v0x7f8ecc7bdfb0_3;  1 drivers
v0x7f8ecc7af8a0_0 .var "aExp", 7 0;
v0x7f8ecc7af940_0 .var "aMant", 31 0;
v0x7f8ecc7bd4a0_3 .array/port v0x7f8ecc7bd4a0, 3;
v0x7f8ecc7af9f0_0 .net "b", 31 0, v0x7f8ecc7bd4a0_3;  1 drivers
v0x7f8ecc7afaa0_0 .var "bExp", 7 0;
v0x7f8ecc7afb90_0 .var "bMant", 31 0;
v0x7f8ecc7afc40_0 .net "clk", 0 0, v0x7f8ecc7be720_0;  alias, 1 drivers
v0x7f8ecc7afcd0_0 .var "clz", 31 0;
v0x7f8ecc7afd80_0 .var "debug", 31 0;
v0x7f8ecc7afe90_0 .net "enable", 0 0, L_0x7f8ecc7bfb00;  1 drivers
L_0x10a2580e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8ecc7aff30_0 .net "negate", 0 0, L_0x10a2580e0;  1 drivers
v0x7f8ecc7affe0_0 .var "normMant", 31 0;
v0x7f8ecc7b0090_0 .var "out", 31 0;
v0x7f8ecc7b0140_0 .var "sign", 1 0;
v0x7f8ecc7b01f0_0 .var "totalMant", 31 0;
E_0x7f8ecc7ae4f0 .event posedge, v0x7f8ecc7afe90_0, v0x7f8ecc7a99c0_0;
S_0x7f8ecc7ae520 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7f8ecc7ae290;
 .timescale 0 0;
v0x7f8ecc7ae6e0_0 .var "inter", 31 0;
v0x7f8ecc7ae7a0_0 .var "num", 31 0;
v0x7f8ecc7ae850_0 .var "res", 31 0;
TD_test.alu.fAdd3.CLZ ;
    %load/vec4 v0x7f8ecc7ae7a0_0;
    %store/vec4 v0x7f8ecc7ae6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7ae850_0, 0, 32;
    %load/vec4 v0x7f8ecc7ae6e0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.58, 4;
    %load/vec4 v0x7f8ecc7ae850_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7f8ecc7ae850_0, 0, 32;
    %load/vec4 v0x7f8ecc7ae6e0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7ae6e0_0, 4, 16;
T_14.58 ;
    %load/vec4 v0x7f8ecc7ae6e0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.60, 4;
    %load/vec4 v0x7f8ecc7ae850_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7f8ecc7ae850_0, 0, 32;
    %load/vec4 v0x7f8ecc7ae6e0_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7ae6e0_0, 4, 8;
T_14.60 ;
    %load/vec4 v0x7f8ecc7ae6e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.62, 4;
    %load/vec4 v0x7f8ecc7ae850_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8ecc7ae850_0, 0, 32;
    %load/vec4 v0x7f8ecc7ae6e0_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7ae6e0_0, 4, 4;
T_14.62 ;
    %load/vec4 v0x7f8ecc7ae6e0_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.64, 4;
    %load/vec4 v0x7f8ecc7ae850_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7f8ecc7ae850_0, 0, 32;
    %load/vec4 v0x7f8ecc7ae6e0_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7ae6e0_0, 4, 2;
T_14.64 ;
    %load/vec4 v0x7f8ecc7ae6e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.66, 4;
    %load/vec4 v0x7f8ecc7ae850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7ae850_0, 0, 32;
    %load/vec4 v0x7f8ecc7ae6e0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7ae6e0_0, 4, 1;
T_14.66 ;
    %load/vec4 v0x7f8ecc7ae6e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.68, 4;
    %load/vec4 v0x7f8ecc7ae850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7ae850_0, 0, 32;
T_14.68 ;
    %end;
S_0x7f8ecc7ae910 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7f8ecc7ae290;
 .timescale 0 0;
v0x7f8ecc7aead0_0 .var "nmClz", 31 0;
v0x7f8ecc7aeb80_0 .var "nmMant", 31 0;
v0x7f8ecc7aec30_0 .var "nmNorm", 31 0;
TD_test.alu.fAdd3.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7aead0_0;
    %cmp/u;
    %jmp/0xz  T_15.70, 5;
    %load/vec4 v0x7f8ecc7aeb80_0;
    %load/vec4 v0x7f8ecc7aead0_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7aec30_0, 0, 32;
    %jmp T_15.71;
T_15.70 ;
    %load/vec4 v0x7f8ecc7aeb80_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7aead0_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f8ecc7aec30_0, 0, 32;
T_15.71 ;
    %end;
S_0x7f8ecc7aecf0 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7f8ecc7ae290;
 .timescale 0 0;
v0x7f8ecc7aeec0_0 .var "leading", 31 0;
v0x7f8ecc7aef70_0 .var "mask", 31 0;
v0x7f8ecc7af020_0 .var "ssin", 31 0;
v0x7f8ecc7af0e0_0 .var "ssout", 31 0;
v0x7f8ecc7af190_0 .var "ssshift", 31 0;
TD_test.alu.fAdd3.SignedShiftRight ;
    %load/vec4 v0x7f8ecc7af020_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.72, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7f8ecc7aeec0_0, 0, 32;
    %jmp T_16.73;
T_16.72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7aeec0_0, 0, 32;
T_16.73 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7f8ecc7af190_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7aef70_0, 0, 32;
    %load/vec4 v0x7f8ecc7aef70_0;
    %load/vec4 v0x7f8ecc7aeec0_0;
    %and;
    %load/vec4 v0x7f8ecc7aef70_0;
    %inv;
    %load/vec4 v0x7f8ecc7af020_0;
    %ix/getv 4, v0x7f8ecc7af190_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7f8ecc7af0e0_0, 0, 32;
    %end;
S_0x7f8ecc7af280 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7f8ecc7ae290;
 .timescale 0 0;
v0x7f8ecc7af430_0 .var "exp", 7 0;
v0x7f8ecc7af4f0_0 .var "mant", 31 0;
v0x7f8ecc7af590_0 .var "neg", 0 0;
v0x7f8ecc7af640_0 .var "num", 31 0;
v0x7f8ecc7af6f0_0 .var "unsignedMant", 31 0;
TD_test.alu.fAdd3.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7f8ecc7af640_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8ecc7af6f0_0, 0, 32;
    %load/vec4 v0x7f8ecc7af640_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7af590_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.74, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f8ecc7af6f0_0;
    %inv;
    %add;
    %store/vec4 v0x7f8ecc7af4f0_0, 0, 32;
    %jmp T_17.75;
T_17.74 ;
    %load/vec4 v0x7f8ecc7af6f0_0;
    %store/vec4 v0x7f8ecc7af4f0_0, 0, 32;
T_17.75 ;
    %load/vec4 v0x7f8ecc7af640_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f8ecc7af430_0, 0, 8;
    %end;
S_0x7f8ecc7b0310 .scope module, "fComp" "FloatingCompare" 3 78, 7 1 0, S_0x7f8ecc737d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 2 "out"
    .port_info 3 /OUTPUT 32 "debug"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "enable"
v0x7f8ecc7b1850_0 .net "a", 31 0, v0x7f8ecc7bdfb0_0;  alias, 1 drivers
v0x7f8ecc7b1900_0 .var "aExp", 7 0;
v0x7f8ecc7b19a0_0 .var "aMant", 31 0;
v0x7f8ecc7b1a60_0 .net "b", 31 0, v0x7f8ecc7bd4a0_0;  alias, 1 drivers
v0x7f8ecc7b1b20_0 .var "bExp", 7 0;
v0x7f8ecc7b1c00_0 .var "bMant", 31 0;
v0x7f8ecc7b1cb0_0 .net "clk", 0 0, v0x7f8ecc7be720_0;  alias, 1 drivers
v0x7f8ecc7b1dc0_0 .var "debug", 31 0;
v0x7f8ecc7b1ed0_0 .net "enable", 0 0, L_0x7f8ecc7c0090;  1 drivers
v0x7f8ecc7b1fe0_0 .var "out", 1 0;
v0x7f8ecc7b2070_0 .var "totalMant", 31 0;
E_0x7f8ecc7b0580 .event posedge, v0x7f8ecc7b1ed0_0, v0x7f8ecc7a99c0_0;
S_0x7f8ecc7b05d0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7f8ecc7b0310;
 .timescale 0 0;
v0x7f8ecc7b0790_0 .var "inter", 31 0;
v0x7f8ecc7b0850_0 .var "num", 31 0;
v0x7f8ecc7b08f0_0 .var "res", 31 0;
TD_test.alu.fComp.CLZ ;
    %load/vec4 v0x7f8ecc7b0850_0;
    %store/vec4 v0x7f8ecc7b0790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7b08f0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b0790_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.76, 4;
    %load/vec4 v0x7f8ecc7b08f0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7f8ecc7b08f0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b0790_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b0790_0, 4, 16;
T_18.76 ;
    %load/vec4 v0x7f8ecc7b0790_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.78, 4;
    %load/vec4 v0x7f8ecc7b08f0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7f8ecc7b08f0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b0790_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b0790_0, 4, 8;
T_18.78 ;
    %load/vec4 v0x7f8ecc7b0790_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.80, 4;
    %load/vec4 v0x7f8ecc7b08f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8ecc7b08f0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b0790_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b0790_0, 4, 4;
T_18.80 ;
    %load/vec4 v0x7f8ecc7b0790_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_18.82, 4;
    %load/vec4 v0x7f8ecc7b08f0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7f8ecc7b08f0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b0790_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b0790_0, 4, 2;
T_18.82 ;
    %load/vec4 v0x7f8ecc7b0790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.84, 4;
    %load/vec4 v0x7f8ecc7b08f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7b08f0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b0790_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b0790_0, 4, 1;
T_18.84 ;
    %load/vec4 v0x7f8ecc7b0790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.86, 4;
    %load/vec4 v0x7f8ecc7b08f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7b08f0_0, 0, 32;
T_18.86 ;
    %end;
S_0x7f8ecc7b0980 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7f8ecc7b0310;
 .timescale 0 0;
v0x7f8ecc7b0b40_0 .var "nmClz", 31 0;
v0x7f8ecc7b0bf0_0 .var "nmMant", 31 0;
v0x7f8ecc7b0ca0_0 .var "nmNorm", 31 0;
TD_test.alu.fComp.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7b0b40_0;
    %cmp/u;
    %jmp/0xz  T_19.88, 5;
    %load/vec4 v0x7f8ecc7b0bf0_0;
    %load/vec4 v0x7f8ecc7b0b40_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7b0ca0_0, 0, 32;
    %jmp T_19.89;
T_19.88 ;
    %load/vec4 v0x7f8ecc7b0bf0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7b0b40_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f8ecc7b0ca0_0, 0, 32;
T_19.89 ;
    %end;
S_0x7f8ecc7b0d60 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7f8ecc7b0310;
 .timescale 0 0;
v0x7f8ecc7b0f30_0 .var "leading", 31 0;
v0x7f8ecc7b0fe0_0 .var "mask", 31 0;
v0x7f8ecc7b1090_0 .var "ssin", 31 0;
v0x7f8ecc7b1150_0 .var "ssout", 31 0;
v0x7f8ecc7b1200_0 .var "ssshift", 31 0;
TD_test.alu.fComp.SignedShiftRight ;
    %load/vec4 v0x7f8ecc7b1090_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.90, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7f8ecc7b0f30_0, 0, 32;
    %jmp T_20.91;
T_20.90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7b0f30_0, 0, 32;
T_20.91 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7f8ecc7b1200_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7b0fe0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b0fe0_0;
    %load/vec4 v0x7f8ecc7b0f30_0;
    %and;
    %load/vec4 v0x7f8ecc7b0fe0_0;
    %inv;
    %load/vec4 v0x7f8ecc7b1090_0;
    %ix/getv 4, v0x7f8ecc7b1200_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7f8ecc7b1150_0, 0, 32;
    %end;
S_0x7f8ecc7b12f0 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7f8ecc7b0310;
 .timescale 0 0;
v0x7f8ecc7b14a0_0 .var "exp", 7 0;
v0x7f8ecc7b1560_0 .var "mant", 31 0;
v0x7f8ecc7b1600_0 .var "neg", 0 0;
v0x7f8ecc7b16b0_0 .var "num", 31 0;
v0x7f8ecc7b1760_0 .var "unsignedMant", 31 0;
TD_test.alu.fComp.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7f8ecc7b16b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8ecc7b1760_0, 0, 32;
    %load/vec4 v0x7f8ecc7b16b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7b1600_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.92, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f8ecc7b1760_0;
    %inv;
    %add;
    %store/vec4 v0x7f8ecc7b1560_0, 0, 32;
    %jmp T_21.93;
T_21.92 ;
    %load/vec4 v0x7f8ecc7b1760_0;
    %store/vec4 v0x7f8ecc7b1560_0, 0, 32;
T_21.93 ;
    %load/vec4 v0x7f8ecc7b16b0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f8ecc7b14a0_0, 0, 8;
    %end;
S_0x7f8ecc7b2160 .scope module, "fConv" "FloatingFromInt" 3 75, 8 1 0, S_0x7f8ecc737d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aSigned"
    .port_info 1 /OUTPUT 32 "out"
    .port_info 2 /OUTPUT 32 "debug"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "enable"
v0x7f8ecc7b3660_0 .var "a", 31 0;
v0x7f8ecc7b3720_0 .var "aBeforeMant", 63 0;
v0x7f8ecc7b37c0_0 .net "aSigned", 31 0, v0x7f8ecc7bdfb0_0;  alias, 1 drivers
v0x7f8ecc7b38b0_0 .net "clk", 0 0, v0x7f8ecc7be720_0;  alias, 1 drivers
v0x7f8ecc7b3940_0 .var "clz", 31 0;
v0x7f8ecc7b3a10_0 .var "debug", 31 0;
v0x7f8ecc7b3aa0_0 .net "enable", 0 0, L_0x7f8ecc7bfd30;  1 drivers
v0x7f8ecc7b3b50_0 .var "out", 31 0;
E_0x7f8ecc7b1bb0 .event posedge, v0x7f8ecc7b3aa0_0, v0x7f8ecc7a99c0_0;
S_0x7f8ecc7b23a0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7f8ecc7b2160;
 .timescale 0 0;
v0x7f8ecc7b2560_0 .var "inter", 31 0;
v0x7f8ecc7b2620_0 .var "num", 31 0;
v0x7f8ecc7b26d0_0 .var "res", 31 0;
TD_test.alu.fConv.CLZ ;
    %load/vec4 v0x7f8ecc7b2620_0;
    %store/vec4 v0x7f8ecc7b2560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7b26d0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b2560_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.94, 4;
    %load/vec4 v0x7f8ecc7b26d0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7f8ecc7b26d0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b2560_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b2560_0, 4, 16;
T_22.94 ;
    %load/vec4 v0x7f8ecc7b2560_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.96, 4;
    %load/vec4 v0x7f8ecc7b26d0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7f8ecc7b26d0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b2560_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b2560_0, 4, 8;
T_22.96 ;
    %load/vec4 v0x7f8ecc7b2560_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.98, 4;
    %load/vec4 v0x7f8ecc7b26d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8ecc7b26d0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b2560_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b2560_0, 4, 4;
T_22.98 ;
    %load/vec4 v0x7f8ecc7b2560_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.100, 4;
    %load/vec4 v0x7f8ecc7b26d0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7f8ecc7b26d0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b2560_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b2560_0, 4, 2;
T_22.100 ;
    %load/vec4 v0x7f8ecc7b2560_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.102, 4;
    %load/vec4 v0x7f8ecc7b26d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7b26d0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b2560_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b2560_0, 4, 1;
T_22.102 ;
    %load/vec4 v0x7f8ecc7b2560_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.104, 4;
    %load/vec4 v0x7f8ecc7b26d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7b26d0_0, 0, 32;
T_22.104 ;
    %end;
S_0x7f8ecc7b2790 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7f8ecc7b2160;
 .timescale 0 0;
v0x7f8ecc7b2950_0 .var "nmClz", 31 0;
v0x7f8ecc7b2a00_0 .var "nmMant", 31 0;
v0x7f8ecc7b2ab0_0 .var "nmNorm", 31 0;
TD_test.alu.fConv.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7b2950_0;
    %cmp/u;
    %jmp/0xz  T_23.106, 5;
    %load/vec4 v0x7f8ecc7b2a00_0;
    %load/vec4 v0x7f8ecc7b2950_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7b2ab0_0, 0, 32;
    %jmp T_23.107;
T_23.106 ;
    %load/vec4 v0x7f8ecc7b2a00_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7b2950_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f8ecc7b2ab0_0, 0, 32;
T_23.107 ;
    %end;
S_0x7f8ecc7b2b70 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7f8ecc7b2160;
 .timescale 0 0;
v0x7f8ecc7b2d40_0 .var "leading", 31 0;
v0x7f8ecc7b2df0_0 .var "mask", 31 0;
v0x7f8ecc7b2ea0_0 .var "ssin", 31 0;
v0x7f8ecc7b2f60_0 .var "ssout", 31 0;
v0x7f8ecc7b3010_0 .var "ssshift", 31 0;
TD_test.alu.fConv.SignedShiftRight ;
    %load/vec4 v0x7f8ecc7b2ea0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.108, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7f8ecc7b2d40_0, 0, 32;
    %jmp T_24.109;
T_24.108 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7b2d40_0, 0, 32;
T_24.109 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7f8ecc7b3010_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7b2df0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b2df0_0;
    %load/vec4 v0x7f8ecc7b2d40_0;
    %and;
    %load/vec4 v0x7f8ecc7b2df0_0;
    %inv;
    %load/vec4 v0x7f8ecc7b2ea0_0;
    %ix/getv 4, v0x7f8ecc7b3010_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7f8ecc7b2f60_0, 0, 32;
    %end;
S_0x7f8ecc7b3100 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7f8ecc7b2160;
 .timescale 0 0;
v0x7f8ecc7b32b0_0 .var "exp", 7 0;
v0x7f8ecc7b3370_0 .var "mant", 31 0;
v0x7f8ecc7b3410_0 .var "neg", 0 0;
v0x7f8ecc7b34c0_0 .var "num", 31 0;
v0x7f8ecc7b3570_0 .var "unsignedMant", 31 0;
TD_test.alu.fConv.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7f8ecc7b34c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8ecc7b3570_0, 0, 32;
    %load/vec4 v0x7f8ecc7b34c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7b3410_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.110, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f8ecc7b3570_0;
    %inv;
    %add;
    %store/vec4 v0x7f8ecc7b3370_0, 0, 32;
    %jmp T_25.111;
T_25.110 ;
    %load/vec4 v0x7f8ecc7b3570_0;
    %store/vec4 v0x7f8ecc7b3370_0, 0, 32;
T_25.111 ;
    %load/vec4 v0x7f8ecc7b34c0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f8ecc7b32b0_0, 0, 8;
    %end;
S_0x7f8ecc7b3c80 .scope module, "fDiv" "FloatingDivide" 3 79, 9 1 0, S_0x7f8ecc737d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /OUTPUT 32 "debug"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "enable"
v0x7f8ecc7b51f0_0 .net "a", 31 0, v0x7f8ecc7bdfb0_0;  alias, 1 drivers
v0x7f8ecc7b52a0_0 .var "aExp", 7 0;
v0x7f8ecc7b5340_0 .var "aMant", 31 0;
v0x7f8ecc7b53f0_0 .var "aNormMant", 31 0;
v0x7f8ecc7b54a0_0 .var "aPrimeMant", 31 0;
v0x7f8ecc7b5590_0 .net "b", 31 0, v0x7f8ecc7bd4a0_0;  alias, 1 drivers
v0x7f8ecc7b5670_0 .var "bExp", 7 0;
v0x7f8ecc7b5700_0 .var "bMant", 31 0;
v0x7f8ecc7b57b0_0 .net "clk", 0 0, v0x7f8ecc7be720_0;  alias, 1 drivers
v0x7f8ecc7b58c0_0 .var "clz", 31 0;
v0x7f8ecc7b5950_0 .var "debug", 31 0;
v0x7f8ecc7b59f0_0 .net "enable", 0 0, L_0x7f8ecc7c0130;  1 drivers
v0x7f8ecc7b5a90_0 .var "out", 31 0;
v0x7f8ecc7b5b40_0 .var "sign", 1 0;
v0x7f8ecc7b5bf0_0 .var "totalExp", 15 0;
v0x7f8ecc7b5ca0_0 .var "totalMant", 63 0;
E_0x7f8ecc7b3f40 .event posedge, v0x7f8ecc7b59f0_0, v0x7f8ecc7a99c0_0;
S_0x7f8ecc7b3f70 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7f8ecc7b3c80;
 .timescale 0 0;
v0x7f8ecc7b4130_0 .var "inter", 31 0;
v0x7f8ecc7b41f0_0 .var "num", 31 0;
v0x7f8ecc7b4290_0 .var "res", 31 0;
TD_test.alu.fDiv.CLZ ;
    %load/vec4 v0x7f8ecc7b41f0_0;
    %store/vec4 v0x7f8ecc7b4130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7b4290_0, 0, 32;
    %load/vec4 v0x7f8ecc7b4130_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.112, 4;
    %load/vec4 v0x7f8ecc7b4290_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7f8ecc7b4290_0, 0, 32;
    %load/vec4 v0x7f8ecc7b4130_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b4130_0, 4, 16;
T_26.112 ;
    %load/vec4 v0x7f8ecc7b4130_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.114, 4;
    %load/vec4 v0x7f8ecc7b4290_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7f8ecc7b4290_0, 0, 32;
    %load/vec4 v0x7f8ecc7b4130_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b4130_0, 4, 8;
T_26.114 ;
    %load/vec4 v0x7f8ecc7b4130_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.116, 4;
    %load/vec4 v0x7f8ecc7b4290_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8ecc7b4290_0, 0, 32;
    %load/vec4 v0x7f8ecc7b4130_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b4130_0, 4, 4;
T_26.116 ;
    %load/vec4 v0x7f8ecc7b4130_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_26.118, 4;
    %load/vec4 v0x7f8ecc7b4290_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7f8ecc7b4290_0, 0, 32;
    %load/vec4 v0x7f8ecc7b4130_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b4130_0, 4, 2;
T_26.118 ;
    %load/vec4 v0x7f8ecc7b4130_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.120, 4;
    %load/vec4 v0x7f8ecc7b4290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7b4290_0, 0, 32;
    %load/vec4 v0x7f8ecc7b4130_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b4130_0, 4, 1;
T_26.120 ;
    %load/vec4 v0x7f8ecc7b4130_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.122, 4;
    %load/vec4 v0x7f8ecc7b4290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7b4290_0, 0, 32;
T_26.122 ;
    %end;
S_0x7f8ecc7b4320 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7f8ecc7b3c80;
 .timescale 0 0;
v0x7f8ecc7b44e0_0 .var "nmClz", 31 0;
v0x7f8ecc7b4590_0 .var "nmMant", 31 0;
v0x7f8ecc7b4640_0 .var "nmNorm", 31 0;
TD_test.alu.fDiv.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7b44e0_0;
    %cmp/u;
    %jmp/0xz  T_27.124, 5;
    %load/vec4 v0x7f8ecc7b4590_0;
    %load/vec4 v0x7f8ecc7b44e0_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7b4640_0, 0, 32;
    %jmp T_27.125;
T_27.124 ;
    %load/vec4 v0x7f8ecc7b4590_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7b44e0_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f8ecc7b4640_0, 0, 32;
T_27.125 ;
    %end;
S_0x7f8ecc7b4700 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7f8ecc7b3c80;
 .timescale 0 0;
v0x7f8ecc7b48d0_0 .var "leading", 31 0;
v0x7f8ecc7b4980_0 .var "mask", 31 0;
v0x7f8ecc7b4a30_0 .var "ssin", 31 0;
v0x7f8ecc7b4af0_0 .var "ssout", 31 0;
v0x7f8ecc7b4ba0_0 .var "ssshift", 31 0;
TD_test.alu.fDiv.SignedShiftRight ;
    %load/vec4 v0x7f8ecc7b4a30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.126, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7f8ecc7b48d0_0, 0, 32;
    %jmp T_28.127;
T_28.126 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7b48d0_0, 0, 32;
T_28.127 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7f8ecc7b4ba0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7b4980_0, 0, 32;
    %load/vec4 v0x7f8ecc7b4980_0;
    %load/vec4 v0x7f8ecc7b48d0_0;
    %and;
    %load/vec4 v0x7f8ecc7b4980_0;
    %inv;
    %load/vec4 v0x7f8ecc7b4a30_0;
    %ix/getv 4, v0x7f8ecc7b4ba0_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7f8ecc7b4af0_0, 0, 32;
    %end;
S_0x7f8ecc7b4c90 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7f8ecc7b3c80;
 .timescale 0 0;
v0x7f8ecc7b4e40_0 .var "exp", 7 0;
v0x7f8ecc7b4f00_0 .var "mant", 31 0;
v0x7f8ecc7b4fa0_0 .var "neg", 0 0;
v0x7f8ecc7b5050_0 .var "num", 31 0;
v0x7f8ecc7b5100_0 .var "unsignedMant", 31 0;
TD_test.alu.fDiv.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7f8ecc7b5050_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8ecc7b5100_0, 0, 32;
    %load/vec4 v0x7f8ecc7b5050_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7b4fa0_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.128, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f8ecc7b5100_0;
    %inv;
    %add;
    %store/vec4 v0x7f8ecc7b4f00_0, 0, 32;
    %jmp T_29.129;
T_29.128 ;
    %load/vec4 v0x7f8ecc7b5100_0;
    %store/vec4 v0x7f8ecc7b4f00_0, 0, 32;
T_29.129 ;
    %load/vec4 v0x7f8ecc7b5050_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f8ecc7b4e40_0, 0, 8;
    %end;
S_0x7f8ecc7b5de0 .scope module, "fMul" "FloatingMultiply" 3 76, 10 1 0, S_0x7f8ecc737d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /OUTPUT 32 "debug"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "enable"
v0x7f8ecc7b72f0_0 .net "a", 31 0, v0x7f8ecc7bdfb0_0;  alias, 1 drivers
v0x7f8ecc7b7420_0 .var "aExp", 7 0;
v0x7f8ecc7b74b0_0 .var "aMant", 31 0;
v0x7f8ecc7b7540_0 .var "aNormMant", 31 0;
v0x7f8ecc7b75e0_0 .var "aPrimeMant", 31 0;
v0x7f8ecc7b76d0_0 .net "b", 31 0, v0x7f8ecc7bd4a0_0;  alias, 1 drivers
v0x7f8ecc7b7770_0 .var "bExp", 7 0;
v0x7f8ecc7b7820_0 .var "bMant", 31 0;
v0x7f8ecc7b78d0_0 .net "clk", 0 0, v0x7f8ecc7be720_0;  alias, 1 drivers
v0x7f8ecc7b79e0_0 .var "clz", 31 0;
v0x7f8ecc7b7a70_0 .var "debug", 31 0;
v0x7f8ecc7b7b10_0 .net "enable", 0 0, L_0x7f8ecc7bfdd0;  1 drivers
v0x7f8ecc7b7bb0_0 .var "out", 31 0;
v0x7f8ecc7b7c60_0 .var "sign", 1 0;
v0x7f8ecc7b7d10_0 .var "totalExp", 15 0;
v0x7f8ecc7b7dc0_0 .var "totalMant", 63 0;
E_0x7f8ecc7b5530 .event posedge, v0x7f8ecc7b7b10_0, v0x7f8ecc7a99c0_0;
S_0x7f8ecc7b6030 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7f8ecc7b5de0;
 .timescale 0 0;
v0x7f8ecc7b61f0_0 .var "inter", 31 0;
v0x7f8ecc7b62b0_0 .var "num", 31 0;
v0x7f8ecc7b6360_0 .var "res", 31 0;
TD_test.alu.fMul.CLZ ;
    %load/vec4 v0x7f8ecc7b62b0_0;
    %store/vec4 v0x7f8ecc7b61f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7b6360_0, 0, 32;
    %load/vec4 v0x7f8ecc7b61f0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.130, 4;
    %load/vec4 v0x7f8ecc7b6360_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7f8ecc7b6360_0, 0, 32;
    %load/vec4 v0x7f8ecc7b61f0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b61f0_0, 4, 16;
T_30.130 ;
    %load/vec4 v0x7f8ecc7b61f0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.132, 4;
    %load/vec4 v0x7f8ecc7b6360_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7f8ecc7b6360_0, 0, 32;
    %load/vec4 v0x7f8ecc7b61f0_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b61f0_0, 4, 8;
T_30.132 ;
    %load/vec4 v0x7f8ecc7b61f0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.134, 4;
    %load/vec4 v0x7f8ecc7b6360_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8ecc7b6360_0, 0, 32;
    %load/vec4 v0x7f8ecc7b61f0_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b61f0_0, 4, 4;
T_30.134 ;
    %load/vec4 v0x7f8ecc7b61f0_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.136, 4;
    %load/vec4 v0x7f8ecc7b6360_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7f8ecc7b6360_0, 0, 32;
    %load/vec4 v0x7f8ecc7b61f0_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b61f0_0, 4, 2;
T_30.136 ;
    %load/vec4 v0x7f8ecc7b61f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.138, 4;
    %load/vec4 v0x7f8ecc7b6360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7b6360_0, 0, 32;
    %load/vec4 v0x7f8ecc7b61f0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b61f0_0, 4, 1;
T_30.138 ;
    %load/vec4 v0x7f8ecc7b61f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.140, 4;
    %load/vec4 v0x7f8ecc7b6360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7b6360_0, 0, 32;
T_30.140 ;
    %end;
S_0x7f8ecc7b6420 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7f8ecc7b5de0;
 .timescale 0 0;
v0x7f8ecc7b65e0_0 .var "nmClz", 31 0;
v0x7f8ecc7b6690_0 .var "nmMant", 31 0;
v0x7f8ecc7b6740_0 .var "nmNorm", 31 0;
TD_test.alu.fMul.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7b65e0_0;
    %cmp/u;
    %jmp/0xz  T_31.142, 5;
    %load/vec4 v0x7f8ecc7b6690_0;
    %load/vec4 v0x7f8ecc7b65e0_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7b6740_0, 0, 32;
    %jmp T_31.143;
T_31.142 ;
    %load/vec4 v0x7f8ecc7b6690_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7b65e0_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f8ecc7b6740_0, 0, 32;
T_31.143 ;
    %end;
S_0x7f8ecc7b6800 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7f8ecc7b5de0;
 .timescale 0 0;
v0x7f8ecc7b69d0_0 .var "leading", 31 0;
v0x7f8ecc7b6a80_0 .var "mask", 31 0;
v0x7f8ecc7b6b30_0 .var "ssin", 31 0;
v0x7f8ecc7b6bf0_0 .var "ssout", 31 0;
v0x7f8ecc7b6ca0_0 .var "ssshift", 31 0;
TD_test.alu.fMul.SignedShiftRight ;
    %load/vec4 v0x7f8ecc7b6b30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.144, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7f8ecc7b69d0_0, 0, 32;
    %jmp T_32.145;
T_32.144 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7b69d0_0, 0, 32;
T_32.145 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7f8ecc7b6ca0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7b6a80_0, 0, 32;
    %load/vec4 v0x7f8ecc7b6a80_0;
    %load/vec4 v0x7f8ecc7b69d0_0;
    %and;
    %load/vec4 v0x7f8ecc7b6a80_0;
    %inv;
    %load/vec4 v0x7f8ecc7b6b30_0;
    %ix/getv 4, v0x7f8ecc7b6ca0_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7f8ecc7b6bf0_0, 0, 32;
    %end;
S_0x7f8ecc7b6d90 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7f8ecc7b5de0;
 .timescale 0 0;
v0x7f8ecc7b6f40_0 .var "exp", 7 0;
v0x7f8ecc7b7000_0 .var "mant", 31 0;
v0x7f8ecc7b70a0_0 .var "neg", 0 0;
v0x7f8ecc7b7150_0 .var "num", 31 0;
v0x7f8ecc7b7200_0 .var "unsignedMant", 31 0;
TD_test.alu.fMul.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7f8ecc7b7150_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8ecc7b7200_0, 0, 32;
    %load/vec4 v0x7f8ecc7b7150_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7b70a0_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.146, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f8ecc7b7200_0;
    %inv;
    %add;
    %store/vec4 v0x7f8ecc7b7000_0, 0, 32;
    %jmp T_33.147;
T_33.146 ;
    %load/vec4 v0x7f8ecc7b7200_0;
    %store/vec4 v0x7f8ecc7b7000_0, 0, 32;
T_33.147 ;
    %load/vec4 v0x7f8ecc7b7150_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f8ecc7b6f40_0, 0, 8;
    %end;
S_0x7f8ecc7b7f00 .scope module, "fMulAdd" "FloatingMultiplyAdd" 3 77, 11 1 0, S_0x7f8ecc737d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "c"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7f8ecc7b9440_0 .net "a", 31 0, v0x7f8ecc7bdfb0_0;  alias, 1 drivers
v0x7f8ecc7b94f0_0 .var "aExp", 7 0;
v0x7f8ecc7b9590_0 .var "aMant", 31 0;
v0x7f8ecc7b9640_0 .var "abClz", 31 0;
v0x7f8ecc7b96f0_0 .var "abExp", 15 0;
v0x7f8ecc7b97e0_0 .var "abMant", 31 0;
v0x7f8ecc7b9890_0 .var "abNormMant", 31 0;
v0x7f8ecc7b9940_0 .var "abSign", 1 0;
v0x7f8ecc7b99f0_0 .var "alphaExp", 7 0;
v0x7f8ecc7b9b00_0 .var "alphaMant", 31 0;
v0x7f8ecc7b9bb0_0 .net "b", 31 0, v0x7f8ecc7bd4a0_0;  alias, 1 drivers
v0x7f8ecc7b9cd0_0 .var "bExp", 7 0;
v0x7f8ecc7b9d60_0 .var "bMant", 31 0;
v0x7f8ecc7b9df0_0 .var "betaExp", 7 0;
v0x7f8ecc7b9ea0_0 .var "betaMant", 31 0;
v0x7f8ecc7b9f50_0 .net "c", 31 0, v0x7f8ecc7be260_0;  1 drivers
v0x7f8ecc7ba000_0 .net "clk", 0 0, v0x7f8ecc7be720_0;  alias, 1 drivers
v0x7f8ecc7ba290_0 .var "debug", 31 0;
v0x7f8ecc7ba420_0 .net "enable", 0 0, L_0x7f8ecc7bfed0;  1 drivers
v0x7f8ecc7ba4b0_0 .var "finalClz", 31 0;
v0x7f8ecc7ba540_0 .var "finalMant", 31 0;
v0x7f8ecc7ba5d0_0 .var "finalSign", 1 0;
v0x7f8ecc7ba660_0 .var "mulMant", 63 0;
v0x7f8ecc7ba6f0_0 .var "normFinalMant", 31 0;
v0x7f8ecc7ba780_0 .var "out", 31 0;
E_0x7f8ecc7b04c0 .event posedge, v0x7f8ecc7ba420_0, v0x7f8ecc7a99c0_0;
S_0x7f8ecc7b8180 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7f8ecc7b7f00;
 .timescale 0 0;
v0x7f8ecc7b8340_0 .var "inter", 31 0;
v0x7f8ecc7b8400_0 .var "num", 31 0;
v0x7f8ecc7b84b0_0 .var "res", 31 0;
TD_test.alu.fMulAdd.CLZ ;
    %load/vec4 v0x7f8ecc7b8400_0;
    %store/vec4 v0x7f8ecc7b8340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7b84b0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b8340_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.148, 4;
    %load/vec4 v0x7f8ecc7b84b0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7f8ecc7b84b0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b8340_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b8340_0, 4, 16;
T_34.148 ;
    %load/vec4 v0x7f8ecc7b8340_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.150, 4;
    %load/vec4 v0x7f8ecc7b84b0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7f8ecc7b84b0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b8340_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b8340_0, 4, 8;
T_34.150 ;
    %load/vec4 v0x7f8ecc7b8340_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.152, 4;
    %load/vec4 v0x7f8ecc7b84b0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8ecc7b84b0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b8340_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b8340_0, 4, 4;
T_34.152 ;
    %load/vec4 v0x7f8ecc7b8340_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_34.154, 4;
    %load/vec4 v0x7f8ecc7b84b0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7f8ecc7b84b0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b8340_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b8340_0, 4, 2;
T_34.154 ;
    %load/vec4 v0x7f8ecc7b8340_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.156, 4;
    %load/vec4 v0x7f8ecc7b84b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7b84b0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b8340_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b8340_0, 4, 1;
T_34.156 ;
    %load/vec4 v0x7f8ecc7b8340_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.158, 4;
    %load/vec4 v0x7f8ecc7b84b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7b84b0_0, 0, 32;
T_34.158 ;
    %end;
S_0x7f8ecc7b8570 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7f8ecc7b7f00;
 .timescale 0 0;
v0x7f8ecc7b8730_0 .var "nmClz", 31 0;
v0x7f8ecc7b87e0_0 .var "nmMant", 31 0;
v0x7f8ecc7b8890_0 .var "nmNorm", 31 0;
TD_test.alu.fMulAdd.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7b8730_0;
    %cmp/u;
    %jmp/0xz  T_35.160, 5;
    %load/vec4 v0x7f8ecc7b87e0_0;
    %load/vec4 v0x7f8ecc7b8730_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7b8890_0, 0, 32;
    %jmp T_35.161;
T_35.160 ;
    %load/vec4 v0x7f8ecc7b87e0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7b8730_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f8ecc7b8890_0, 0, 32;
T_35.161 ;
    %end;
S_0x7f8ecc7b8950 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7f8ecc7b7f00;
 .timescale 0 0;
v0x7f8ecc7b8b20_0 .var "leading", 31 0;
v0x7f8ecc7b8bd0_0 .var "mask", 31 0;
v0x7f8ecc7b8c80_0 .var "ssin", 31 0;
v0x7f8ecc7b8d40_0 .var "ssout", 31 0;
v0x7f8ecc7b8df0_0 .var "ssshift", 31 0;
TD_test.alu.fMulAdd.SignedShiftRight ;
    %load/vec4 v0x7f8ecc7b8c80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.162, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7f8ecc7b8b20_0, 0, 32;
    %jmp T_36.163;
T_36.162 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7b8b20_0, 0, 32;
T_36.163 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7f8ecc7b8df0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7b8bd0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b8bd0_0;
    %load/vec4 v0x7f8ecc7b8b20_0;
    %and;
    %load/vec4 v0x7f8ecc7b8bd0_0;
    %inv;
    %load/vec4 v0x7f8ecc7b8c80_0;
    %ix/getv 4, v0x7f8ecc7b8df0_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7f8ecc7b8d40_0, 0, 32;
    %end;
S_0x7f8ecc7b8ee0 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7f8ecc7b7f00;
 .timescale 0 0;
v0x7f8ecc7b9090_0 .var "exp", 7 0;
v0x7f8ecc7b9150_0 .var "mant", 31 0;
v0x7f8ecc7b91f0_0 .var "neg", 0 0;
v0x7f8ecc7b92a0_0 .var "num", 31 0;
v0x7f8ecc7b9350_0 .var "unsignedMant", 31 0;
TD_test.alu.fMulAdd.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7f8ecc7b92a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8ecc7b9350_0, 0, 32;
    %load/vec4 v0x7f8ecc7b92a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7b91f0_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.164, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f8ecc7b9350_0;
    %inv;
    %add;
    %store/vec4 v0x7f8ecc7b9150_0, 0, 32;
    %jmp T_37.165;
T_37.164 ;
    %load/vec4 v0x7f8ecc7b9350_0;
    %store/vec4 v0x7f8ecc7b9150_0, 0, 32;
T_37.165 ;
    %load/vec4 v0x7f8ecc7b92a0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f8ecc7b9090_0, 0, 8;
    %end;
S_0x7f8ecc7ba860 .scope module, "fSub" "FloatingAdd" 3 74, 5 1 0, S_0x7f8ecc737d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7f8ecc7bbd50_0 .net "a", 31 0, v0x7f8ecc7bdfb0_0;  alias, 1 drivers
v0x7f8ecc7bbe00_0 .var "aExp", 7 0;
v0x7f8ecc7bbea0_0 .var "aMant", 31 0;
v0x7f8ecc7bbf50_0 .net "b", 31 0, v0x7f8ecc7bd4a0_0;  alias, 1 drivers
v0x7f8ecc7bbff0_0 .var "bExp", 7 0;
v0x7f8ecc7bc0e0_0 .var "bMant", 31 0;
v0x7f8ecc7bc190_0 .net "clk", 0 0, v0x7f8ecc7be720_0;  alias, 1 drivers
v0x7f8ecc7bc220_0 .var "clz", 31 0;
v0x7f8ecc7bc2d0_0 .var "debug", 31 0;
v0x7f8ecc7bc3e0_0 .net "enable", 0 0, L_0x7f8ecc7bfc60;  1 drivers
L_0x10a258128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f8ecc7bc480_0 .net "negate", 0 0, L_0x10a258128;  1 drivers
v0x7f8ecc7bc530_0 .var "normMant", 31 0;
v0x7f8ecc7bc5e0_0 .var "out", 31 0;
v0x7f8ecc7bc690_0 .var "sign", 1 0;
v0x7f8ecc7bc740_0 .var "totalMant", 31 0;
E_0x7f8ecc7b1ea0 .event posedge, v0x7f8ecc7bc3e0_0, v0x7f8ecc7a99c0_0;
S_0x7f8ecc7baa90 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7f8ecc7ba860;
 .timescale 0 0;
v0x7f8ecc7bac50_0 .var "inter", 31 0;
v0x7f8ecc7bad10_0 .var "num", 31 0;
v0x7f8ecc7badc0_0 .var "res", 31 0;
TD_test.alu.fSub.CLZ ;
    %load/vec4 v0x7f8ecc7bad10_0;
    %store/vec4 v0x7f8ecc7bac50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7badc0_0, 0, 32;
    %load/vec4 v0x7f8ecc7bac50_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.166, 4;
    %load/vec4 v0x7f8ecc7badc0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7f8ecc7badc0_0, 0, 32;
    %load/vec4 v0x7f8ecc7bac50_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7bac50_0, 4, 16;
T_38.166 ;
    %load/vec4 v0x7f8ecc7bac50_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.168, 4;
    %load/vec4 v0x7f8ecc7badc0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7f8ecc7badc0_0, 0, 32;
    %load/vec4 v0x7f8ecc7bac50_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7bac50_0, 4, 8;
T_38.168 ;
    %load/vec4 v0x7f8ecc7bac50_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.170, 4;
    %load/vec4 v0x7f8ecc7badc0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8ecc7badc0_0, 0, 32;
    %load/vec4 v0x7f8ecc7bac50_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7bac50_0, 4, 4;
T_38.170 ;
    %load/vec4 v0x7f8ecc7bac50_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_38.172, 4;
    %load/vec4 v0x7f8ecc7badc0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7f8ecc7badc0_0, 0, 32;
    %load/vec4 v0x7f8ecc7bac50_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7bac50_0, 4, 2;
T_38.172 ;
    %load/vec4 v0x7f8ecc7bac50_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.174, 4;
    %load/vec4 v0x7f8ecc7badc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7badc0_0, 0, 32;
    %load/vec4 v0x7f8ecc7bac50_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7bac50_0, 4, 1;
T_38.174 ;
    %load/vec4 v0x7f8ecc7bac50_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.176, 4;
    %load/vec4 v0x7f8ecc7badc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7badc0_0, 0, 32;
T_38.176 ;
    %end;
S_0x7f8ecc7bae80 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7f8ecc7ba860;
 .timescale 0 0;
v0x7f8ecc7bb040_0 .var "nmClz", 31 0;
v0x7f8ecc7bb0f0_0 .var "nmMant", 31 0;
v0x7f8ecc7bb1a0_0 .var "nmNorm", 31 0;
TD_test.alu.fSub.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7bb040_0;
    %cmp/u;
    %jmp/0xz  T_39.178, 5;
    %load/vec4 v0x7f8ecc7bb0f0_0;
    %load/vec4 v0x7f8ecc7bb040_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7bb1a0_0, 0, 32;
    %jmp T_39.179;
T_39.178 ;
    %load/vec4 v0x7f8ecc7bb0f0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7bb040_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f8ecc7bb1a0_0, 0, 32;
T_39.179 ;
    %end;
S_0x7f8ecc7bb260 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7f8ecc7ba860;
 .timescale 0 0;
v0x7f8ecc7bb430_0 .var "leading", 31 0;
v0x7f8ecc7bb4e0_0 .var "mask", 31 0;
v0x7f8ecc7bb590_0 .var "ssin", 31 0;
v0x7f8ecc7bb650_0 .var "ssout", 31 0;
v0x7f8ecc7bb700_0 .var "ssshift", 31 0;
TD_test.alu.fSub.SignedShiftRight ;
    %load/vec4 v0x7f8ecc7bb590_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.180, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7f8ecc7bb430_0, 0, 32;
    %jmp T_40.181;
T_40.180 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ecc7bb430_0, 0, 32;
T_40.181 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7f8ecc7bb700_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7bb4e0_0, 0, 32;
    %load/vec4 v0x7f8ecc7bb4e0_0;
    %load/vec4 v0x7f8ecc7bb430_0;
    %and;
    %load/vec4 v0x7f8ecc7bb4e0_0;
    %inv;
    %load/vec4 v0x7f8ecc7bb590_0;
    %ix/getv 4, v0x7f8ecc7bb700_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7f8ecc7bb650_0, 0, 32;
    %end;
S_0x7f8ecc7bb7f0 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7f8ecc7ba860;
 .timescale 0 0;
v0x7f8ecc7bb9a0_0 .var "exp", 7 0;
v0x7f8ecc7bba60_0 .var "mant", 31 0;
v0x7f8ecc7bbb00_0 .var "neg", 0 0;
v0x7f8ecc7bbbb0_0 .var "num", 31 0;
v0x7f8ecc7bbc60_0 .var "unsignedMant", 31 0;
TD_test.alu.fSub.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7f8ecc7bbbb0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8ecc7bbc60_0, 0, 32;
    %load/vec4 v0x7f8ecc7bbbb0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7bbb00_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.182, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f8ecc7bbc60_0;
    %inv;
    %add;
    %store/vec4 v0x7f8ecc7bba60_0, 0, 32;
    %jmp T_41.183;
T_41.182 ;
    %load/vec4 v0x7f8ecc7bbc60_0;
    %store/vec4 v0x7f8ecc7bba60_0, 0, 32;
T_41.183 ;
    %load/vec4 v0x7f8ecc7bbbb0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f8ecc7bb9a0_0, 0, 8;
    %end;
    .scope S_0x7f8ecc7a7fa0;
T_42 ;
    %wait E_0x7f8ecc7a8260;
    %load/vec4 v0x7f8ecc7a9c20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.0, 4;
    %load/vec4 v0x7f8ecc7a9560_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7f8ecc7a9770_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_42.2, 5;
    %load/vec4 v0x7f8ecc7a9560_0;
    %store/vec4 v0x7f8ecc7a93c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7a9310_0, 0, 1;
    %fork TD_test.alu.fAdd0.UnpackFloat, S_0x7f8ecc7a9000;
    %join;
    %load/vec4 v0x7f8ecc7a9270_0;
    %store/vec4 v0x7f8ecc7a96c0_0, 0, 32;
    %load/vec4 v0x7f8ecc7a91b0_0;
    %store/vec4 v0x7f8ecc7a9620_0, 0, 8;
    %load/vec4 v0x7f8ecc7a9770_0;
    %store/vec4 v0x7f8ecc7a93c0_0, 0, 32;
    %load/vec4 v0x7f8ecc7a9cd0_0;
    %store/vec4 v0x7f8ecc7a9310_0, 0, 1;
    %fork TD_test.alu.fAdd0.UnpackFloat, S_0x7f8ecc7a9000;
    %join;
    %load/vec4 v0x7f8ecc7a9270_0;
    %store/vec4 v0x7f8ecc7a9910_0, 0, 32;
    %load/vec4 v0x7f8ecc7a91b0_0;
    %store/vec4 v0x7f8ecc7a9820_0, 0, 8;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x7f8ecc7a9770_0;
    %store/vec4 v0x7f8ecc7a93c0_0, 0, 32;
    %load/vec4 v0x7f8ecc7a9cd0_0;
    %store/vec4 v0x7f8ecc7a9310_0, 0, 1;
    %fork TD_test.alu.fAdd0.UnpackFloat, S_0x7f8ecc7a9000;
    %join;
    %load/vec4 v0x7f8ecc7a9270_0;
    %store/vec4 v0x7f8ecc7a96c0_0, 0, 32;
    %load/vec4 v0x7f8ecc7a91b0_0;
    %store/vec4 v0x7f8ecc7a9620_0, 0, 8;
    %load/vec4 v0x7f8ecc7a9560_0;
    %store/vec4 v0x7f8ecc7a93c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7a9310_0, 0, 1;
    %fork TD_test.alu.fAdd0.UnpackFloat, S_0x7f8ecc7a9000;
    %join;
    %load/vec4 v0x7f8ecc7a9270_0;
    %store/vec4 v0x7f8ecc7a9910_0, 0, 32;
    %load/vec4 v0x7f8ecc7a91b0_0;
    %store/vec4 v0x7f8ecc7a9820_0, 0, 8;
T_42.3 ;
    %load/vec4 v0x7f8ecc7a96c0_0;
    %store/vec4 v0x7f8ecc7a8da0_0, 0, 32;
    %load/vec4 v0x7f8ecc7a9820_0;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7a9620_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7f8ecc7a8f10_0, 0, 32;
    %fork TD_test.alu.fAdd0.SignedShiftRight, S_0x7f8ecc7a8a70;
    %join;
    %load/vec4 v0x7f8ecc7a8e60_0;
    %store/vec4 v0x7f8ecc7a9f90_0, 0, 32;
    %load/vec4 v0x7f8ecc7a9f90_0;
    %load/vec4 v0x7f8ecc7a9910_0;
    %add;
    %store/vec4 v0x7f8ecc7a9f90_0, 0, 32;
    %load/vec4 v0x7f8ecc7a9f90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8ecc7a9ee0_0, 0, 2;
    %load/vec4 v0x7f8ecc7a9f90_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7a9f90_0, 0, 32;
    %jmp T_42.5;
T_42.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8ecc7a9ee0_0, 0, 2;
T_42.5 ;
    %load/vec4 v0x7f8ecc7a9f90_0;
    %store/vec4 v0x7f8ecc7a8520_0, 0, 32;
    %fork TD_test.alu.fAdd0.CLZ, S_0x7f8ecc7a82a0;
    %join;
    %load/vec4 v0x7f8ecc7a85d0_0;
    %store/vec4 v0x7f8ecc7a9a60_0, 0, 32;
    %load/vec4 v0x7f8ecc7a9f90_0;
    %store/vec4 v0x7f8ecc7a8900_0, 0, 32;
    %load/vec4 v0x7f8ecc7a9a60_0;
    %store/vec4 v0x7f8ecc7a8850_0, 0, 32;
    %fork TD_test.alu.fAdd0.NormalizeMantissa, S_0x7f8ecc7a8690;
    %join;
    %load/vec4 v0x7f8ecc7a89b0_0;
    %store/vec4 v0x7f8ecc7a9d80_0, 0, 32;
    %load/vec4 v0x7f8ecc7a9ee0_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7a9e30_0, 4, 1;
    %load/vec4 v0x7f8ecc7a9820_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7a9a60_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7a9e30_0, 4, 8;
    %load/vec4 v0x7f8ecc7a9d80_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7a9e30_0, 4, 23;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x7f8ecc7a9e30_0, 0, 32;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7f8ecc7aa0b0;
T_43 ;
    %wait E_0x7f8ecc7aa310;
    %load/vec4 v0x7f8ecc7abcf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v0x7f8ecc7ab620_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7f8ecc7ab830_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_43.2, 5;
    %load/vec4 v0x7f8ecc7ab620_0;
    %store/vec4 v0x7f8ecc7ab480_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7ab3d0_0, 0, 1;
    %fork TD_test.alu.fAdd1.UnpackFloat, S_0x7f8ecc7ab0c0;
    %join;
    %load/vec4 v0x7f8ecc7ab330_0;
    %store/vec4 v0x7f8ecc7ab780_0, 0, 32;
    %load/vec4 v0x7f8ecc7ab270_0;
    %store/vec4 v0x7f8ecc7ab6e0_0, 0, 8;
    %load/vec4 v0x7f8ecc7ab830_0;
    %store/vec4 v0x7f8ecc7ab480_0, 0, 32;
    %load/vec4 v0x7f8ecc7abd80_0;
    %store/vec4 v0x7f8ecc7ab3d0_0, 0, 1;
    %fork TD_test.alu.fAdd1.UnpackFloat, S_0x7f8ecc7ab0c0;
    %join;
    %load/vec4 v0x7f8ecc7ab330_0;
    %store/vec4 v0x7f8ecc7ab9d0_0, 0, 32;
    %load/vec4 v0x7f8ecc7ab270_0;
    %store/vec4 v0x7f8ecc7ab8e0_0, 0, 8;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x7f8ecc7ab830_0;
    %store/vec4 v0x7f8ecc7ab480_0, 0, 32;
    %load/vec4 v0x7f8ecc7abd80_0;
    %store/vec4 v0x7f8ecc7ab3d0_0, 0, 1;
    %fork TD_test.alu.fAdd1.UnpackFloat, S_0x7f8ecc7ab0c0;
    %join;
    %load/vec4 v0x7f8ecc7ab330_0;
    %store/vec4 v0x7f8ecc7ab780_0, 0, 32;
    %load/vec4 v0x7f8ecc7ab270_0;
    %store/vec4 v0x7f8ecc7ab6e0_0, 0, 8;
    %load/vec4 v0x7f8ecc7ab620_0;
    %store/vec4 v0x7f8ecc7ab480_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7ab3d0_0, 0, 1;
    %fork TD_test.alu.fAdd1.UnpackFloat, S_0x7f8ecc7ab0c0;
    %join;
    %load/vec4 v0x7f8ecc7ab330_0;
    %store/vec4 v0x7f8ecc7ab9d0_0, 0, 32;
    %load/vec4 v0x7f8ecc7ab270_0;
    %store/vec4 v0x7f8ecc7ab8e0_0, 0, 8;
T_43.3 ;
    %load/vec4 v0x7f8ecc7ab780_0;
    %store/vec4 v0x7f8ecc7aae60_0, 0, 32;
    %load/vec4 v0x7f8ecc7ab8e0_0;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7ab6e0_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7f8ecc7aafd0_0, 0, 32;
    %fork TD_test.alu.fAdd1.SignedShiftRight, S_0x7f8ecc7aab30;
    %join;
    %load/vec4 v0x7f8ecc7aaf20_0;
    %store/vec4 v0x7f8ecc7ac010_0, 0, 32;
    %load/vec4 v0x7f8ecc7ac010_0;
    %load/vec4 v0x7f8ecc7ab9d0_0;
    %add;
    %store/vec4 v0x7f8ecc7ac010_0, 0, 32;
    %load/vec4 v0x7f8ecc7ac010_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8ecc7abf60_0, 0, 2;
    %load/vec4 v0x7f8ecc7ac010_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7ac010_0, 0, 32;
    %jmp T_43.5;
T_43.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8ecc7abf60_0, 0, 2;
T_43.5 ;
    %load/vec4 v0x7f8ecc7ac010_0;
    %store/vec4 v0x7f8ecc7aa5e0_0, 0, 32;
    %fork TD_test.alu.fAdd1.CLZ, S_0x7f8ecc7aa360;
    %join;
    %load/vec4 v0x7f8ecc7aa690_0;
    %store/vec4 v0x7f8ecc7abb10_0, 0, 32;
    %load/vec4 v0x7f8ecc7ac010_0;
    %store/vec4 v0x7f8ecc7aa9c0_0, 0, 32;
    %load/vec4 v0x7f8ecc7abb10_0;
    %store/vec4 v0x7f8ecc7aa910_0, 0, 32;
    %fork TD_test.alu.fAdd1.NormalizeMantissa, S_0x7f8ecc7aa750;
    %join;
    %load/vec4 v0x7f8ecc7aaa70_0;
    %store/vec4 v0x7f8ecc7abe10_0, 0, 32;
    %load/vec4 v0x7f8ecc7abf60_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7abeb0_0, 4, 1;
    %load/vec4 v0x7f8ecc7ab8e0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7abb10_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7abeb0_0, 4, 8;
    %load/vec4 v0x7f8ecc7abe10_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7abeb0_0, 4, 23;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x7f8ecc7abeb0_0, 0, 32;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7f8ecc7ac170;
T_44 ;
    %wait E_0x7f8ecc7ac410;
    %load/vec4 v0x7f8ecc7addd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.0, 4;
    %load/vec4 v0x7f8ecc7ad700_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7f8ecc7ad910_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_44.2, 5;
    %load/vec4 v0x7f8ecc7ad700_0;
    %store/vec4 v0x7f8ecc7ad560_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7ad4b0_0, 0, 1;
    %fork TD_test.alu.fAdd2.UnpackFloat, S_0x7f8ecc7ad1a0;
    %join;
    %load/vec4 v0x7f8ecc7ad410_0;
    %store/vec4 v0x7f8ecc7ad860_0, 0, 32;
    %load/vec4 v0x7f8ecc7ad350_0;
    %store/vec4 v0x7f8ecc7ad7c0_0, 0, 8;
    %load/vec4 v0x7f8ecc7ad910_0;
    %store/vec4 v0x7f8ecc7ad560_0, 0, 32;
    %load/vec4 v0x7f8ecc7ade70_0;
    %store/vec4 v0x7f8ecc7ad4b0_0, 0, 1;
    %fork TD_test.alu.fAdd2.UnpackFloat, S_0x7f8ecc7ad1a0;
    %join;
    %load/vec4 v0x7f8ecc7ad410_0;
    %store/vec4 v0x7f8ecc7adab0_0, 0, 32;
    %load/vec4 v0x7f8ecc7ad350_0;
    %store/vec4 v0x7f8ecc7ad9c0_0, 0, 8;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x7f8ecc7ad910_0;
    %store/vec4 v0x7f8ecc7ad560_0, 0, 32;
    %load/vec4 v0x7f8ecc7ade70_0;
    %store/vec4 v0x7f8ecc7ad4b0_0, 0, 1;
    %fork TD_test.alu.fAdd2.UnpackFloat, S_0x7f8ecc7ad1a0;
    %join;
    %load/vec4 v0x7f8ecc7ad410_0;
    %store/vec4 v0x7f8ecc7ad860_0, 0, 32;
    %load/vec4 v0x7f8ecc7ad350_0;
    %store/vec4 v0x7f8ecc7ad7c0_0, 0, 8;
    %load/vec4 v0x7f8ecc7ad700_0;
    %store/vec4 v0x7f8ecc7ad560_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7ad4b0_0, 0, 1;
    %fork TD_test.alu.fAdd2.UnpackFloat, S_0x7f8ecc7ad1a0;
    %join;
    %load/vec4 v0x7f8ecc7ad410_0;
    %store/vec4 v0x7f8ecc7adab0_0, 0, 32;
    %load/vec4 v0x7f8ecc7ad350_0;
    %store/vec4 v0x7f8ecc7ad9c0_0, 0, 8;
T_44.3 ;
    %load/vec4 v0x7f8ecc7ad860_0;
    %store/vec4 v0x7f8ecc7acf40_0, 0, 32;
    %load/vec4 v0x7f8ecc7ad9c0_0;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7ad7c0_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7f8ecc7ad0b0_0, 0, 32;
    %fork TD_test.alu.fAdd2.SignedShiftRight, S_0x7f8ecc7acc10;
    %join;
    %load/vec4 v0x7f8ecc7ad000_0;
    %store/vec4 v0x7f8ecc7ae130_0, 0, 32;
    %load/vec4 v0x7f8ecc7ae130_0;
    %load/vec4 v0x7f8ecc7adab0_0;
    %add;
    %store/vec4 v0x7f8ecc7ae130_0, 0, 32;
    %load/vec4 v0x7f8ecc7ae130_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8ecc7ae080_0, 0, 2;
    %load/vec4 v0x7f8ecc7ae130_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7ae130_0, 0, 32;
    %jmp T_44.5;
T_44.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8ecc7ae080_0, 0, 2;
T_44.5 ;
    %load/vec4 v0x7f8ecc7ae130_0;
    %store/vec4 v0x7f8ecc7ac6e0_0, 0, 32;
    %fork TD_test.alu.fAdd2.CLZ, S_0x7f8ecc7ac460;
    %join;
    %load/vec4 v0x7f8ecc7ac780_0;
    %store/vec4 v0x7f8ecc7adc30_0, 0, 32;
    %load/vec4 v0x7f8ecc7ae130_0;
    %store/vec4 v0x7f8ecc7acaa0_0, 0, 32;
    %load/vec4 v0x7f8ecc7adc30_0;
    %store/vec4 v0x7f8ecc7ac9f0_0, 0, 32;
    %fork TD_test.alu.fAdd2.NormalizeMantissa, S_0x7f8ecc7ac830;
    %join;
    %load/vec4 v0x7f8ecc7acb50_0;
    %store/vec4 v0x7f8ecc7adf20_0, 0, 32;
    %load/vec4 v0x7f8ecc7ae080_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7adfd0_0, 4, 1;
    %load/vec4 v0x7f8ecc7ad9c0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7adc30_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7adfd0_0, 4, 8;
    %load/vec4 v0x7f8ecc7adf20_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7adfd0_0, 4, 23;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x7f8ecc7adfd0_0, 0, 32;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7f8ecc7ae290;
T_45 ;
    %wait E_0x7f8ecc7ae4f0;
    %load/vec4 v0x7f8ecc7afe90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %load/vec4 v0x7f8ecc7af7e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7f8ecc7af9f0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_45.2, 5;
    %load/vec4 v0x7f8ecc7af7e0_0;
    %store/vec4 v0x7f8ecc7af640_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7af590_0, 0, 1;
    %fork TD_test.alu.fAdd3.UnpackFloat, S_0x7f8ecc7af280;
    %join;
    %load/vec4 v0x7f8ecc7af4f0_0;
    %store/vec4 v0x7f8ecc7af940_0, 0, 32;
    %load/vec4 v0x7f8ecc7af430_0;
    %store/vec4 v0x7f8ecc7af8a0_0, 0, 8;
    %load/vec4 v0x7f8ecc7af9f0_0;
    %store/vec4 v0x7f8ecc7af640_0, 0, 32;
    %load/vec4 v0x7f8ecc7aff30_0;
    %store/vec4 v0x7f8ecc7af590_0, 0, 1;
    %fork TD_test.alu.fAdd3.UnpackFloat, S_0x7f8ecc7af280;
    %join;
    %load/vec4 v0x7f8ecc7af4f0_0;
    %store/vec4 v0x7f8ecc7afb90_0, 0, 32;
    %load/vec4 v0x7f8ecc7af430_0;
    %store/vec4 v0x7f8ecc7afaa0_0, 0, 8;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x7f8ecc7af9f0_0;
    %store/vec4 v0x7f8ecc7af640_0, 0, 32;
    %load/vec4 v0x7f8ecc7aff30_0;
    %store/vec4 v0x7f8ecc7af590_0, 0, 1;
    %fork TD_test.alu.fAdd3.UnpackFloat, S_0x7f8ecc7af280;
    %join;
    %load/vec4 v0x7f8ecc7af4f0_0;
    %store/vec4 v0x7f8ecc7af940_0, 0, 32;
    %load/vec4 v0x7f8ecc7af430_0;
    %store/vec4 v0x7f8ecc7af8a0_0, 0, 8;
    %load/vec4 v0x7f8ecc7af7e0_0;
    %store/vec4 v0x7f8ecc7af640_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7af590_0, 0, 1;
    %fork TD_test.alu.fAdd3.UnpackFloat, S_0x7f8ecc7af280;
    %join;
    %load/vec4 v0x7f8ecc7af4f0_0;
    %store/vec4 v0x7f8ecc7afb90_0, 0, 32;
    %load/vec4 v0x7f8ecc7af430_0;
    %store/vec4 v0x7f8ecc7afaa0_0, 0, 8;
T_45.3 ;
    %load/vec4 v0x7f8ecc7af940_0;
    %store/vec4 v0x7f8ecc7af020_0, 0, 32;
    %load/vec4 v0x7f8ecc7afaa0_0;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7af8a0_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7f8ecc7af190_0, 0, 32;
    %fork TD_test.alu.fAdd3.SignedShiftRight, S_0x7f8ecc7aecf0;
    %join;
    %load/vec4 v0x7f8ecc7af0e0_0;
    %store/vec4 v0x7f8ecc7b01f0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b01f0_0;
    %load/vec4 v0x7f8ecc7afb90_0;
    %add;
    %store/vec4 v0x7f8ecc7b01f0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b01f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8ecc7b0140_0, 0, 2;
    %load/vec4 v0x7f8ecc7b01f0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7b01f0_0, 0, 32;
    %jmp T_45.5;
T_45.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8ecc7b0140_0, 0, 2;
T_45.5 ;
    %load/vec4 v0x7f8ecc7b01f0_0;
    %store/vec4 v0x7f8ecc7ae7a0_0, 0, 32;
    %fork TD_test.alu.fAdd3.CLZ, S_0x7f8ecc7ae520;
    %join;
    %load/vec4 v0x7f8ecc7ae850_0;
    %store/vec4 v0x7f8ecc7afcd0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b01f0_0;
    %store/vec4 v0x7f8ecc7aeb80_0, 0, 32;
    %load/vec4 v0x7f8ecc7afcd0_0;
    %store/vec4 v0x7f8ecc7aead0_0, 0, 32;
    %fork TD_test.alu.fAdd3.NormalizeMantissa, S_0x7f8ecc7ae910;
    %join;
    %load/vec4 v0x7f8ecc7aec30_0;
    %store/vec4 v0x7f8ecc7affe0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b0140_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b0090_0, 4, 1;
    %load/vec4 v0x7f8ecc7afaa0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7afcd0_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b0090_0, 4, 8;
    %load/vec4 v0x7f8ecc7affe0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b0090_0, 4, 23;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x7f8ecc7b0090_0, 0, 32;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7f8ecc7ba860;
T_46 ;
    %wait E_0x7f8ecc7b1ea0;
    %load/vec4 v0x7f8ecc7bc3e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.0, 4;
    %load/vec4 v0x7f8ecc7bbd50_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7f8ecc7bbf50_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_46.2, 5;
    %load/vec4 v0x7f8ecc7bbd50_0;
    %store/vec4 v0x7f8ecc7bbbb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7bbb00_0, 0, 1;
    %fork TD_test.alu.fSub.UnpackFloat, S_0x7f8ecc7bb7f0;
    %join;
    %load/vec4 v0x7f8ecc7bba60_0;
    %store/vec4 v0x7f8ecc7bbea0_0, 0, 32;
    %load/vec4 v0x7f8ecc7bb9a0_0;
    %store/vec4 v0x7f8ecc7bbe00_0, 0, 8;
    %load/vec4 v0x7f8ecc7bbf50_0;
    %store/vec4 v0x7f8ecc7bbbb0_0, 0, 32;
    %load/vec4 v0x7f8ecc7bc480_0;
    %store/vec4 v0x7f8ecc7bbb00_0, 0, 1;
    %fork TD_test.alu.fSub.UnpackFloat, S_0x7f8ecc7bb7f0;
    %join;
    %load/vec4 v0x7f8ecc7bba60_0;
    %store/vec4 v0x7f8ecc7bc0e0_0, 0, 32;
    %load/vec4 v0x7f8ecc7bb9a0_0;
    %store/vec4 v0x7f8ecc7bbff0_0, 0, 8;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x7f8ecc7bbf50_0;
    %store/vec4 v0x7f8ecc7bbbb0_0, 0, 32;
    %load/vec4 v0x7f8ecc7bc480_0;
    %store/vec4 v0x7f8ecc7bbb00_0, 0, 1;
    %fork TD_test.alu.fSub.UnpackFloat, S_0x7f8ecc7bb7f0;
    %join;
    %load/vec4 v0x7f8ecc7bba60_0;
    %store/vec4 v0x7f8ecc7bbea0_0, 0, 32;
    %load/vec4 v0x7f8ecc7bb9a0_0;
    %store/vec4 v0x7f8ecc7bbe00_0, 0, 8;
    %load/vec4 v0x7f8ecc7bbd50_0;
    %store/vec4 v0x7f8ecc7bbbb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7bbb00_0, 0, 1;
    %fork TD_test.alu.fSub.UnpackFloat, S_0x7f8ecc7bb7f0;
    %join;
    %load/vec4 v0x7f8ecc7bba60_0;
    %store/vec4 v0x7f8ecc7bc0e0_0, 0, 32;
    %load/vec4 v0x7f8ecc7bb9a0_0;
    %store/vec4 v0x7f8ecc7bbff0_0, 0, 8;
T_46.3 ;
    %load/vec4 v0x7f8ecc7bbea0_0;
    %store/vec4 v0x7f8ecc7bb590_0, 0, 32;
    %load/vec4 v0x7f8ecc7bbff0_0;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7bbe00_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7f8ecc7bb700_0, 0, 32;
    %fork TD_test.alu.fSub.SignedShiftRight, S_0x7f8ecc7bb260;
    %join;
    %load/vec4 v0x7f8ecc7bb650_0;
    %store/vec4 v0x7f8ecc7bc740_0, 0, 32;
    %load/vec4 v0x7f8ecc7bc740_0;
    %load/vec4 v0x7f8ecc7bc0e0_0;
    %add;
    %store/vec4 v0x7f8ecc7bc740_0, 0, 32;
    %load/vec4 v0x7f8ecc7bc740_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8ecc7bc690_0, 0, 2;
    %load/vec4 v0x7f8ecc7bc740_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7bc740_0, 0, 32;
    %jmp T_46.5;
T_46.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8ecc7bc690_0, 0, 2;
T_46.5 ;
    %load/vec4 v0x7f8ecc7bc740_0;
    %store/vec4 v0x7f8ecc7bad10_0, 0, 32;
    %fork TD_test.alu.fSub.CLZ, S_0x7f8ecc7baa90;
    %join;
    %load/vec4 v0x7f8ecc7badc0_0;
    %store/vec4 v0x7f8ecc7bc220_0, 0, 32;
    %load/vec4 v0x7f8ecc7bc740_0;
    %store/vec4 v0x7f8ecc7bb0f0_0, 0, 32;
    %load/vec4 v0x7f8ecc7bc220_0;
    %store/vec4 v0x7f8ecc7bb040_0, 0, 32;
    %fork TD_test.alu.fSub.NormalizeMantissa, S_0x7f8ecc7bae80;
    %join;
    %load/vec4 v0x7f8ecc7bb1a0_0;
    %store/vec4 v0x7f8ecc7bc530_0, 0, 32;
    %load/vec4 v0x7f8ecc7bc690_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7bc5e0_0, 4, 1;
    %load/vec4 v0x7f8ecc7bbff0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7bc220_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7bc5e0_0, 4, 8;
    %load/vec4 v0x7f8ecc7bc530_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7bc5e0_0, 4, 23;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x7f8ecc7bc5e0_0, 0, 32;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7f8ecc7b2160;
T_47 ;
    %wait E_0x7f8ecc7b1bb0;
    %load/vec4 v0x7f8ecc7b3aa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.0, 4;
    %load/vec4 v0x7f8ecc7b37c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.2, 4;
    %load/vec4 v0x7f8ecc7b37c0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7b3660_0, 0, 32;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x7f8ecc7b37c0_0;
    %store/vec4 v0x7f8ecc7b3660_0, 0, 32;
T_47.3 ;
    %load/vec4 v0x7f8ecc7b3660_0;
    %store/vec4 v0x7f8ecc7b3a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b3720_0, 4, 32;
    %load/vec4 v0x7f8ecc7b3660_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b3720_0, 4, 32;
    %load/vec4 v0x7f8ecc7b3720_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7b3720_0, 0, 64;
    %load/vec4 v0x7f8ecc7b3660_0;
    %store/vec4 v0x7f8ecc7b2620_0, 0, 32;
    %fork TD_test.alu.fConv.CLZ, S_0x7f8ecc7b23a0;
    %join;
    %load/vec4 v0x7f8ecc7b26d0_0;
    %store/vec4 v0x7f8ecc7b3940_0, 0, 32;
    %load/vec4 v0x7f8ecc7b3940_0;
    %addi 9, 0, 32;
    %store/vec4 v0x7f8ecc7b3940_0, 0, 32;
    %load/vec4 v0x7f8ecc7b3720_0;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v0x7f8ecc7b3940_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f8ecc7b3720_0, 0, 64;
    %load/vec4 v0x7f8ecc7b37c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b3b50_0, 4, 1;
    %pushi/vec4 127, 0, 32;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v0x7f8ecc7b3940_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b3b50_0, 4, 8;
    %load/vec4 v0x7f8ecc7b3720_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b3b50_0, 4, 23;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x7f8ecc7b3b50_0, 0, 32;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7f8ecc7b5de0;
T_48 ;
    %wait E_0x7f8ecc7b5530;
    %load/vec4 v0x7f8ecc7b7b10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %load/vec4 v0x7f8ecc7b72f0_0;
    %store/vec4 v0x7f8ecc7b7150_0, 0, 32;
    %load/vec4 v0x7f8ecc7b72f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f8ecc7b70a0_0, 0, 1;
    %fork TD_test.alu.fMul.UnpackFloat, S_0x7f8ecc7b6d90;
    %join;
    %load/vec4 v0x7f8ecc7b7000_0;
    %store/vec4 v0x7f8ecc7b74b0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b6f40_0;
    %store/vec4 v0x7f8ecc7b7420_0, 0, 8;
    %load/vec4 v0x7f8ecc7b76d0_0;
    %store/vec4 v0x7f8ecc7b7150_0, 0, 32;
    %load/vec4 v0x7f8ecc7b76d0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f8ecc7b70a0_0, 0, 1;
    %fork TD_test.alu.fMul.UnpackFloat, S_0x7f8ecc7b6d90;
    %join;
    %load/vec4 v0x7f8ecc7b7000_0;
    %store/vec4 v0x7f8ecc7b7820_0, 0, 32;
    %load/vec4 v0x7f8ecc7b6f40_0;
    %store/vec4 v0x7f8ecc7b7770_0, 0, 8;
    %load/vec4 v0x7f8ecc7b74b0_0;
    %pad/u 64;
    %load/vec4 v0x7f8ecc7b7820_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7f8ecc7b7dc0_0, 0, 64;
    %load/vec4 v0x7f8ecc7b7dc0_0;
    %parti/s 32, 23, 6;
    %store/vec4 v0x7f8ecc7b75e0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b72f0_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %load/vec4 v0x7f8ecc7b76d0_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %xor;
    %store/vec4 v0x7f8ecc7b7c60_0, 0, 2;
    %load/vec4 v0x7f8ecc7b75e0_0;
    %store/vec4 v0x7f8ecc7b62b0_0, 0, 32;
    %fork TD_test.alu.fMul.CLZ, S_0x7f8ecc7b6030;
    %join;
    %load/vec4 v0x7f8ecc7b6360_0;
    %store/vec4 v0x7f8ecc7b79e0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b75e0_0;
    %store/vec4 v0x7f8ecc7b6690_0, 0, 32;
    %load/vec4 v0x7f8ecc7b79e0_0;
    %store/vec4 v0x7f8ecc7b65e0_0, 0, 32;
    %fork TD_test.alu.fMul.NormalizeMantissa, S_0x7f8ecc7b6420;
    %join;
    %load/vec4 v0x7f8ecc7b6740_0;
    %store/vec4 v0x7f8ecc7b7540_0, 0, 32;
    %load/vec4 v0x7f8ecc7b7420_0;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7b7770_0;
    %pad/u 32;
    %add;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7b79e0_0;
    %sub;
    %add;
    %subi 127, 0, 32;
    %pad/u 16;
    %store/vec4 v0x7f8ecc7b7d10_0, 0, 16;
    %load/vec4 v0x7f8ecc7b7d10_0;
    %pad/u 32;
    %store/vec4 v0x7f8ecc7b7a70_0, 0, 32;
    %load/vec4 v0x7f8ecc7b7c60_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b7bb0_0, 4, 1;
    %load/vec4 v0x7f8ecc7b7d10_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b7bb0_0, 4, 8;
    %load/vec4 v0x7f8ecc7b7540_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b7bb0_0, 4, 23;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 3567, 0, 32;
    %store/vec4 v0x7f8ecc7b7bb0_0, 0, 32;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7f8ecc7b7f00;
T_49 ;
    %wait E_0x7f8ecc7b04c0;
    %load/vec4 v0x7f8ecc7ba420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %load/vec4 v0x7f8ecc7b9440_0;
    %store/vec4 v0x7f8ecc7b92a0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b9440_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f8ecc7b91f0_0, 0, 1;
    %fork TD_test.alu.fMulAdd.UnpackFloat, S_0x7f8ecc7b8ee0;
    %join;
    %load/vec4 v0x7f8ecc7b9150_0;
    %store/vec4 v0x7f8ecc7b9590_0, 0, 32;
    %load/vec4 v0x7f8ecc7b9090_0;
    %store/vec4 v0x7f8ecc7b94f0_0, 0, 8;
    %load/vec4 v0x7f8ecc7b9bb0_0;
    %store/vec4 v0x7f8ecc7b92a0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b9bb0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f8ecc7b91f0_0, 0, 1;
    %fork TD_test.alu.fMulAdd.UnpackFloat, S_0x7f8ecc7b8ee0;
    %join;
    %load/vec4 v0x7f8ecc7b9150_0;
    %store/vec4 v0x7f8ecc7b9d60_0, 0, 32;
    %load/vec4 v0x7f8ecc7b9090_0;
    %store/vec4 v0x7f8ecc7b9cd0_0, 0, 8;
    %load/vec4 v0x7f8ecc7b9590_0;
    %pad/u 64;
    %load/vec4 v0x7f8ecc7b9d60_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7f8ecc7ba660_0, 0, 64;
    %load/vec4 v0x7f8ecc7ba660_0;
    %parti/s 32, 23, 6;
    %store/vec4 v0x7f8ecc7b97e0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b97e0_0;
    %store/vec4 v0x7f8ecc7b8400_0, 0, 32;
    %fork TD_test.alu.fMulAdd.CLZ, S_0x7f8ecc7b8180;
    %join;
    %load/vec4 v0x7f8ecc7b84b0_0;
    %store/vec4 v0x7f8ecc7b9640_0, 0, 32;
    %load/vec4 v0x7f8ecc7b97e0_0;
    %store/vec4 v0x7f8ecc7b87e0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b9640_0;
    %store/vec4 v0x7f8ecc7b8730_0, 0, 32;
    %fork TD_test.alu.fMulAdd.NormalizeMantissa, S_0x7f8ecc7b8570;
    %join;
    %load/vec4 v0x7f8ecc7b8890_0;
    %store/vec4 v0x7f8ecc7b9890_0, 0, 32;
    %load/vec4 v0x7f8ecc7b94f0_0;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7b9cd0_0;
    %pad/u 32;
    %add;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7b9640_0;
    %sub;
    %add;
    %subi 127, 0, 32;
    %pad/u 16;
    %store/vec4 v0x7f8ecc7b96f0_0, 0, 16;
    %load/vec4 v0x7f8ecc7b9440_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %load/vec4 v0x7f8ecc7b9bb0_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %xor;
    %store/vec4 v0x7f8ecc7b9940_0, 0, 2;
    %load/vec4 v0x7f8ecc7b9940_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.2, 4;
    %load/vec4 v0x7f8ecc7b9890_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7b9890_0, 0, 32;
T_49.2 ;
    %load/vec4 v0x7f8ecc7b96f0_0;
    %load/vec4 v0x7f8ecc7b9f50_0;
    %parti/s 8, 23, 6;
    %pad/u 16;
    %cmp/u;
    %jmp/0xz  T_49.4, 5;
    %load/vec4 v0x7f8ecc7b96f0_0;
    %pad/u 8;
    %store/vec4 v0x7f8ecc7b99f0_0, 0, 8;
    %load/vec4 v0x7f8ecc7b9890_0;
    %store/vec4 v0x7f8ecc7b9b00_0, 0, 32;
    %load/vec4 v0x7f8ecc7b9f50_0;
    %store/vec4 v0x7f8ecc7b92a0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b9f50_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f8ecc7b91f0_0, 0, 1;
    %fork TD_test.alu.fMulAdd.UnpackFloat, S_0x7f8ecc7b8ee0;
    %join;
    %load/vec4 v0x7f8ecc7b9150_0;
    %store/vec4 v0x7f8ecc7b9ea0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b9090_0;
    %store/vec4 v0x7f8ecc7b9df0_0, 0, 8;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v0x7f8ecc7b96f0_0;
    %pad/u 8;
    %store/vec4 v0x7f8ecc7b9df0_0, 0, 8;
    %load/vec4 v0x7f8ecc7b9890_0;
    %store/vec4 v0x7f8ecc7b9ea0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b9f50_0;
    %store/vec4 v0x7f8ecc7b92a0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b9f50_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f8ecc7b91f0_0, 0, 1;
    %fork TD_test.alu.fMulAdd.UnpackFloat, S_0x7f8ecc7b8ee0;
    %join;
    %load/vec4 v0x7f8ecc7b9150_0;
    %store/vec4 v0x7f8ecc7b9b00_0, 0, 32;
    %load/vec4 v0x7f8ecc7b9090_0;
    %store/vec4 v0x7f8ecc7b99f0_0, 0, 8;
T_49.5 ;
    %load/vec4 v0x7f8ecc7b9b00_0;
    %store/vec4 v0x7f8ecc7b8c80_0, 0, 32;
    %load/vec4 v0x7f8ecc7b9df0_0;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7b99f0_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7f8ecc7b8df0_0, 0, 32;
    %fork TD_test.alu.fMulAdd.SignedShiftRight, S_0x7f8ecc7b8950;
    %join;
    %load/vec4 v0x7f8ecc7b8d40_0;
    %store/vec4 v0x7f8ecc7ba540_0, 0, 32;
    %load/vec4 v0x7f8ecc7ba540_0;
    %load/vec4 v0x7f8ecc7b9ea0_0;
    %add;
    %store/vec4 v0x7f8ecc7ba540_0, 0, 32;
    %load/vec4 v0x7f8ecc7ba540_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8ecc7ba5d0_0, 0, 2;
    %load/vec4 v0x7f8ecc7ba540_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ecc7ba540_0, 0, 32;
    %jmp T_49.7;
T_49.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8ecc7ba5d0_0, 0, 2;
T_49.7 ;
    %load/vec4 v0x7f8ecc7ba540_0;
    %store/vec4 v0x7f8ecc7b8400_0, 0, 32;
    %fork TD_test.alu.fMulAdd.CLZ, S_0x7f8ecc7b8180;
    %join;
    %load/vec4 v0x7f8ecc7b84b0_0;
    %store/vec4 v0x7f8ecc7ba4b0_0, 0, 32;
    %load/vec4 v0x7f8ecc7ba540_0;
    %store/vec4 v0x7f8ecc7b87e0_0, 0, 32;
    %load/vec4 v0x7f8ecc7ba4b0_0;
    %store/vec4 v0x7f8ecc7b8730_0, 0, 32;
    %fork TD_test.alu.fMulAdd.NormalizeMantissa, S_0x7f8ecc7b8570;
    %join;
    %load/vec4 v0x7f8ecc7b8890_0;
    %store/vec4 v0x7f8ecc7ba6f0_0, 0, 32;
    %load/vec4 v0x7f8ecc7ba5d0_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7ba780_0, 4, 1;
    %load/vec4 v0x7f8ecc7b9df0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7ba4b0_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7ba780_0, 4, 8;
    %load/vec4 v0x7f8ecc7ba6f0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7ba780_0, 4, 23;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 14610723, 0, 32;
    %store/vec4 v0x7f8ecc7ba780_0, 0, 32;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7f8ecc7b0310;
T_50 ;
    %wait E_0x7f8ecc7b0580;
    %load/vec4 v0x7f8ecc7b1ed0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v0x7f8ecc7b1850_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7f8ecc7b1a60_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_50.2, 5;
    %load/vec4 v0x7f8ecc7b1850_0;
    %store/vec4 v0x7f8ecc7b16b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7b1600_0, 0, 1;
    %fork TD_test.alu.fComp.UnpackFloat, S_0x7f8ecc7b12f0;
    %join;
    %load/vec4 v0x7f8ecc7b1560_0;
    %store/vec4 v0x7f8ecc7b19a0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b14a0_0;
    %store/vec4 v0x7f8ecc7b1900_0, 0, 8;
    %load/vec4 v0x7f8ecc7b1a60_0;
    %store/vec4 v0x7f8ecc7b16b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ecc7b1600_0, 0, 1;
    %fork TD_test.alu.fComp.UnpackFloat, S_0x7f8ecc7b12f0;
    %join;
    %load/vec4 v0x7f8ecc7b1560_0;
    %store/vec4 v0x7f8ecc7b1c00_0, 0, 32;
    %load/vec4 v0x7f8ecc7b14a0_0;
    %store/vec4 v0x7f8ecc7b1b20_0, 0, 8;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x7f8ecc7b1a60_0;
    %store/vec4 v0x7f8ecc7b16b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ecc7b1600_0, 0, 1;
    %fork TD_test.alu.fComp.UnpackFloat, S_0x7f8ecc7b12f0;
    %join;
    %load/vec4 v0x7f8ecc7b1560_0;
    %store/vec4 v0x7f8ecc7b19a0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b14a0_0;
    %store/vec4 v0x7f8ecc7b1900_0, 0, 8;
    %load/vec4 v0x7f8ecc7b1850_0;
    %store/vec4 v0x7f8ecc7b16b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7b1600_0, 0, 1;
    %fork TD_test.alu.fComp.UnpackFloat, S_0x7f8ecc7b12f0;
    %join;
    %load/vec4 v0x7f8ecc7b1560_0;
    %store/vec4 v0x7f8ecc7b1c00_0, 0, 32;
    %load/vec4 v0x7f8ecc7b14a0_0;
    %store/vec4 v0x7f8ecc7b1b20_0, 0, 8;
T_50.3 ;
    %load/vec4 v0x7f8ecc7b19a0_0;
    %store/vec4 v0x7f8ecc7b1090_0, 0, 32;
    %load/vec4 v0x7f8ecc7b1b20_0;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7b1900_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7f8ecc7b1200_0, 0, 32;
    %fork TD_test.alu.fComp.SignedShiftRight, S_0x7f8ecc7b0d60;
    %join;
    %load/vec4 v0x7f8ecc7b1150_0;
    %store/vec4 v0x7f8ecc7b2070_0, 0, 32;
    %load/vec4 v0x7f8ecc7b2070_0;
    %load/vec4 v0x7f8ecc7b1c00_0;
    %add;
    %store/vec4 v0x7f8ecc7b2070_0, 0, 32;
    %load/vec4 v0x7f8ecc7b2070_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.4, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8ecc7b1fe0_0, 0, 2;
    %jmp T_50.5;
T_50.4 ;
    %load/vec4 v0x7f8ecc7b2070_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.6, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f8ecc7b1fe0_0, 0, 2;
    %jmp T_50.7;
T_50.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8ecc7b1fe0_0, 0, 2;
T_50.7 ;
T_50.5 ;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7f8ecc7b3c80;
T_51 ;
    %wait E_0x7f8ecc7b3f40;
    %load/vec4 v0x7f8ecc7b59f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.0, 4;
    %load/vec4 v0x7f8ecc7b51f0_0;
    %store/vec4 v0x7f8ecc7b5050_0, 0, 32;
    %load/vec4 v0x7f8ecc7b51f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f8ecc7b4fa0_0, 0, 1;
    %fork TD_test.alu.fDiv.UnpackFloat, S_0x7f8ecc7b4c90;
    %join;
    %load/vec4 v0x7f8ecc7b4f00_0;
    %store/vec4 v0x7f8ecc7b5340_0, 0, 32;
    %load/vec4 v0x7f8ecc7b4e40_0;
    %store/vec4 v0x7f8ecc7b52a0_0, 0, 8;
    %load/vec4 v0x7f8ecc7b5590_0;
    %store/vec4 v0x7f8ecc7b5050_0, 0, 32;
    %load/vec4 v0x7f8ecc7b5590_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7f8ecc7b4fa0_0, 0, 1;
    %fork TD_test.alu.fDiv.UnpackFloat, S_0x7f8ecc7b4c90;
    %join;
    %load/vec4 v0x7f8ecc7b4f00_0;
    %store/vec4 v0x7f8ecc7b5700_0, 0, 32;
    %load/vec4 v0x7f8ecc7b4e40_0;
    %store/vec4 v0x7f8ecc7b5670_0, 0, 8;
    %load/vec4 v0x7f8ecc7b5340_0;
    %pad/u 64;
    %store/vec4 v0x7f8ecc7b5ca0_0, 0, 64;
    %load/vec4 v0x7f8ecc7b5ca0_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f8ecc7b5ca0_0, 0, 64;
    %load/vec4 v0x7f8ecc7b5ca0_0;
    %load/vec4 v0x7f8ecc7b5700_0;
    %pad/u 64;
    %div;
    %pad/u 32;
    %store/vec4 v0x7f8ecc7b54a0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b51f0_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %load/vec4 v0x7f8ecc7b5590_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %xor;
    %store/vec4 v0x7f8ecc7b5b40_0, 0, 2;
    %load/vec4 v0x7f8ecc7b54a0_0;
    %store/vec4 v0x7f8ecc7b41f0_0, 0, 32;
    %fork TD_test.alu.fDiv.CLZ, S_0x7f8ecc7b3f70;
    %join;
    %load/vec4 v0x7f8ecc7b4290_0;
    %store/vec4 v0x7f8ecc7b58c0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b54a0_0;
    %store/vec4 v0x7f8ecc7b4590_0, 0, 32;
    %load/vec4 v0x7f8ecc7b58c0_0;
    %store/vec4 v0x7f8ecc7b44e0_0, 0, 32;
    %fork TD_test.alu.fDiv.NormalizeMantissa, S_0x7f8ecc7b4320;
    %join;
    %load/vec4 v0x7f8ecc7b4640_0;
    %store/vec4 v0x7f8ecc7b53f0_0, 0, 32;
    %load/vec4 v0x7f8ecc7b52a0_0;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7b5670_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8ecc7b58c0_0;
    %sub;
    %add;
    %addi 127, 0, 32;
    %pad/u 16;
    %store/vec4 v0x7f8ecc7b5bf0_0, 0, 16;
    %load/vec4 v0x7f8ecc7b5bf0_0;
    %pad/u 32;
    %store/vec4 v0x7f8ecc7b5950_0, 0, 32;
    %load/vec4 v0x7f8ecc7b5b40_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b5a90_0, 4, 1;
    %load/vec4 v0x7f8ecc7b5bf0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b5a90_0, 4, 8;
    %load/vec4 v0x7f8ecc7b53f0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8ecc7b5a90_0, 4, 23;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x7f8ecc737d50;
T_52 ;
    %wait E_0x7f8ecc73f5e0;
    %load/vec4 v0x7f8ecc7be3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8ecc7bd130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8ecc7bd260_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f8ecc7bd310_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f8ecc7bd8e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8ecc7bd1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8ecc7bdcf0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f8ecc7bcf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8ecc7bc900_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x7f8ecc7bd1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_52.8, 6;
    %jmp T_52.9;
T_52.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ecc7bdcf0_0, 0;
    %load/vec4 v0x7f8ecc7bd130_0;
    %assign/vec4 v0x7f8ecc7bd990_0, 0;
    %pushi/vec4 195948557, 0, 32;
    %assign/vec4 v0x7f8ecc7bd310_0, 0;
    %load/vec4 v0x7f8ecc7bd130_0;
    %pad/u 24;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bc9a0_0, 4, 5;
    %load/vec4 v0x7f8ecc7bd1c0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bc9a0_0, 4, 5;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f8ecc7bcf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8ecc7bc900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f8ecc7bd1c0_0, 0;
    %jmp T_52.9;
T_52.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8ecc7bdcf0_0, 0;
    %load/vec4 v0x7f8ecc7bdc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v0x7f8ecc7bda40_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7f8ecc7bd260_0, 0;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x7f8ecc7bda40_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_52.12, 8;
    %load/vec4 v0x7f8ecc7bda40_0;
    %parti/s 8, 8, 5;
    %subi 64, 0, 8;
    %jmp/1 T_52.13, 8;
T_52.12 ; End of true expr.
    %load/vec4 v0x7f8ecc7bda40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7f8ecc7bd8e0_0;
    %add;
    %jmp/0 T_52.13, 8;
 ; End of false expr.
    %blend;
T_52.13;
    %assign/vec4 v0x7f8ecc7bdda0_0, 0;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x7f8ecc7bda40_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_52.14, 8;
    %load/vec4 v0x7f8ecc7bda40_0;
    %parti/s 8, 16, 6;
    %subi 64, 0, 8;
    %jmp/1 T_52.15, 8;
T_52.14 ; End of true expr.
    %load/vec4 v0x7f8ecc7bda40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7f8ecc7bd8e0_0;
    %add;
    %jmp/0 T_52.15, 8;
 ; End of false expr.
    %blend;
T_52.15;
    %assign/vec4 v0x7f8ecc7bde50_0, 0;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x7f8ecc7bda40_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_52.16, 8;
    %load/vec4 v0x7f8ecc7bda40_0;
    %parti/s 8, 24, 6;
    %subi 64, 0, 8;
    %jmp/1 T_52.17, 8;
T_52.16 ; End of true expr.
    %load/vec4 v0x7f8ecc7bda40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7f8ecc7bd8e0_0;
    %add;
    %jmp/0 T_52.17, 8;
 ; End of false expr.
    %blend;
T_52.17;
    %assign/vec4 v0x7f8ecc7bdf00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f8ecc7bd1c0_0, 0;
T_52.10 ;
    %load/vec4 v0x7f8ecc7bda40_0;
    %parti/s 24, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bc9a0_0, 4, 5;
    %load/vec4 v0x7f8ecc7bd1c0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bc9a0_0, 4, 5;
    %jmp T_52.9;
T_52.4 ;
    %ix/getv 4, v0x7f8ecc7bdda0_0;
    %load/vec4a v0x7f8ecc7be310, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7bdfb0, 0, 4;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_52.18, 4;
    %load/vec4 v0x7f8ecc7bdda0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be310, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7bdfb0, 0, 4;
    %load/vec4 v0x7f8ecc7bdda0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be310, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7bdfb0, 0, 4;
    %load/vec4 v0x7f8ecc7bdda0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be310, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7bdfb0, 0, 4;
T_52.18 ;
    %ix/getv 4, v0x7f8ecc7bde50_0;
    %load/vec4a v0x7f8ecc7be310, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7bd4a0, 0, 4;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_52.20, 4;
    %load/vec4 v0x7f8ecc7bde50_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be310, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7bd4a0, 0, 4;
    %load/vec4 v0x7f8ecc7bde50_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be310, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7bd4a0, 0, 4;
    %load/vec4 v0x7f8ecc7bde50_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be310, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7bd4a0, 0, 4;
T_52.20 ;
    %ix/getv 4, v0x7f8ecc7bdf00_0;
    %load/vec4a v0x7f8ecc7be310, 4;
    %assign/vec4 v0x7f8ecc7be260_0, 0;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_52.22, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bcf80_0, 4, 5;
T_52.22 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_52.24, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bcf80_0, 4, 5;
T_52.24 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 26, 0, 32;
    %jmp/0xz  T_52.26, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bcf80_0, 4, 5;
T_52.26 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_52.28, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bcf80_0, 4, 5;
T_52.28 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 29, 0, 32;
    %jmp/0xz  T_52.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bcf80_0, 4, 5;
T_52.30 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_52.32, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bcf80_0, 4, 5;
T_52.32 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_52.34, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bcf80_0, 4, 5;
T_52.34 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %jmp/0xz  T_52.36, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bcf80_0, 4, 5;
T_52.36 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7be310, 4;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.38, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ecc7bc900_0, 0;
T_52.38 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7be310, 4;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.40, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ecc7bc900_0, 0;
T_52.40 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %store/vec4 v0x7f8ecc7a7bf0_0, 0, 8;
    %fork TD_test.alu.Is8ByteOpcode, S_0x7f8ecc748320;
    %join;
    %load/vec4  v0x7f8ecc737f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.42, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ecc7bdcf0_0, 0;
    %load/vec4 v0x7f8ecc7bd130_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7f8ecc7bd990_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f8ecc7bd1c0_0, 0;
    %jmp T_52.43;
T_52.42 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %store/vec4 v0x7f8ecc7a7ef0_0, 0, 8;
    %fork TD_test.alu.IsRAMOpcode, S_0x7f8ecc7a7c90;
    %join;
    %load/vec4  v0x7f8ecc7a7e40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.44, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f8ecc7bd1c0_0, 0;
    %jmp T_52.45;
T_52.44 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f8ecc7bd1c0_0, 0;
T_52.45 ;
T_52.43 ;
    %load/vec4 v0x7f8ecc7bdda0_0;
    %pad/u 24;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bc9a0_0, 4, 5;
    %load/vec4 v0x7f8ecc7bd1c0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bc9a0_0, 4, 5;
    %jmp T_52.9;
T_52.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8ecc7bdcf0_0, 0;
    %load/vec4 v0x7f8ecc7bdc50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.46, 4;
    %load/vec4 v0x7f8ecc7bda40_0;
    %assign/vec4 v0x7f8ecc7bd310_0, 0;
    %load/vec4 v0x7f8ecc7bd260_0;
    %store/vec4 v0x7f8ecc7a7ef0_0, 0, 8;
    %fork TD_test.alu.IsRAMOpcode, S_0x7f8ecc7a7c90;
    %join;
    %load/vec4  v0x7f8ecc7a7e40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.48, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f8ecc7bd1c0_0, 0;
    %jmp T_52.49;
T_52.48 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f8ecc7bd1c0_0, 0;
T_52.49 ;
T_52.46 ;
    %load/vec4 v0x7f8ecc7bda40_0;
    %pad/u 24;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bc9a0_0, 4, 5;
    %load/vec4 v0x7f8ecc7bd1c0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bc9a0_0, 4, 5;
    %jmp T_52.9;
T_52.6 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_52.50, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ecc7bdcf0_0, 0;
    %load/vec4 v0x7f8ecc7bd310_0;
    %assign/vec4 v0x7f8ecc7bd990_0, 0;
T_52.50 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_52.52, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ecc7bdcf0_0, 0;
    %load/vec4 v0x7f8ecc7bd310_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bd4a0, 4;
    %add;
    %assign/vec4 v0x7f8ecc7bd990_0, 0;
T_52.52 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_52.54, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ecc7bdcf0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bd4a0, 4;
    %assign/vec4 v0x7f8ecc7bd990_0, 0;
T_52.54 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_52.56, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ecc7bdcf0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7be310, 4;
    %subi 4, 0, 32;
    %assign/vec4 v0x7f8ecc7bd990_0, 0;
T_52.56 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_52.58, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ecc7be4c0_0, 0;
    %load/vec4 v0x7f8ecc7bd310_0;
    %assign/vec4 v0x7f8ecc7bd990_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bd4a0, 4;
    %assign/vec4 v0x7f8ecc7bdaf0_0, 0;
T_52.58 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_52.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ecc7be4c0_0, 0;
    %load/vec4 v0x7f8ecc7bd310_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %add;
    %assign/vec4 v0x7f8ecc7bd990_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bd4a0, 4;
    %assign/vec4 v0x7f8ecc7bdaf0_0, 0;
T_52.60 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_52.62, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ecc7be4c0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7be310, 4;
    %assign/vec4 v0x7f8ecc7bd990_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %assign/vec4 v0x7f8ecc7bdaf0_0, 0;
T_52.62 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_52.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ecc7be4c0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7be310, 4;
    %assign/vec4 v0x7f8ecc7bd990_0, 0;
    %load/vec4 v0x7f8ecc7bd130_0;
    %assign/vec4 v0x7f8ecc7bdaf0_0, 0;
T_52.64 ;
    %load/vec4 v0x7f8ecc7bd310_0;
    %pad/u 24;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bc9a0_0, 4, 5;
    %load/vec4 v0x7f8ecc7bd1c0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bc9a0_0, 4, 5;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f8ecc7bd1c0_0, 0;
    %jmp T_52.9;
T_52.7 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_52.66, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8ecc7bdcf0_0, 0;
    %load/vec4 v0x7f8ecc7bdc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.68, 8;
    %load/vec4 v0x7f8ecc7bda40_0;
    %assign/vec4 v0x7f8ecc7bdba0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f8ecc7bd1c0_0, 0;
T_52.68 ;
    %jmp T_52.67;
T_52.66 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_52.70, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8ecc7be4c0_0, 0;
    %load/vec4 v0x7f8ecc7be430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.72, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f8ecc7bd1c0_0, 0;
T_52.72 ;
    %jmp T_52.71;
T_52.70 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f8ecc7bd1c0_0, 0;
T_52.71 ;
T_52.67 ;
    %load/vec4 v0x7f8ecc7bda40_0;
    %parti/s 24, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bc9a0_0, 4, 5;
    %load/vec4 v0x7f8ecc7bd1c0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bc9a0_0, 4, 5;
    %jmp T_52.9;
T_52.8 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_52.74, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_52.75, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_52.76, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_52.77, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_52.78, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_52.79, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_52.80, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_52.81, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_52.82, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_52.83, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_52.84, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_52.85, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_52.86, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_52.87, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_52.88, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_52.89, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_52.90, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_52.91, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_52.92, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_52.93, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 8;
    %cmp/u;
    %jmp/1 T_52.94, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 8;
    %cmp/u;
    %jmp/1 T_52.95, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_52.96, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 8;
    %cmp/u;
    %jmp/1 T_52.97, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 8;
    %cmp/u;
    %jmp/1 T_52.98, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 8;
    %cmp/u;
    %jmp/1 T_52.99, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_52.100, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_52.101, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_52.102, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_52.103, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_52.104, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_52.105, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_52.106, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_52.107, 6;
    %vpi_call 3 471 "$display", "Unknown instruction %h", v0x7f8ecc7bd260_0 {0 0 0};
    %jmp T_52.109;
T_52.74 ;
    %load/vec4 v0x7f8ecc7bd310_0;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.75 ;
    %load/vec4 v0x7f8ecc7bdba0_0;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.76 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bd4a0, 4;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.77 ;
    %load/vec4 v0x7f8ecc7bdba0_0;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.78 ;
    %load/vec4 v0x7f8ecc7bdba0_0;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.79 ;
    %jmp T_52.109;
T_52.80 ;
    %jmp T_52.109;
T_52.81 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7be310, 4;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.82 ;
    %load/vec4 v0x7f8ecc7bdba0_0;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7be310, 4;
    %subi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.83 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7be310, 4;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %assign/vec4 v0x7f8ecc7bd130_0, 0;
    %jmp T_52.109;
T_52.84 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7be310, 4;
    %subi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %load/vec4 v0x7f8ecc7bdba0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7f8ecc7bd130_0, 0;
    %jmp T_52.109;
T_52.85 ;
    %load/vec4 v0x7f8ecc7bd130_0;
    %load/vec4 v0x7f8ecc7bd8e0_0;
    %pad/u 33;
    %load/vec4 v0x7f8ecc7bd310_0;
    %pad/u 33;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %load/vec4 v0x7f8ecc7bd310_0;
    %load/vec4 v0x7f8ecc7bd8e0_0;
    %pad/u 34;
    %load/vec4 v0x7f8ecc7bd310_0;
    %pad/u 34;
    %add;
    %addi 1, 0, 34;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %load/vec4 v0x7f8ecc7bd8e0_0;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7bd310_0;
    %add;
    %addi 2, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x7f8ecc7bd8e0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %assign/vec4 v0x7f8ecc7bd130_0, 0;
    %jmp T_52.109;
T_52.86 ;
    %load/vec4 v0x7f8ecc7bd8e0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be310, 4;
    %addi 8, 0, 32;
    %assign/vec4 v0x7f8ecc7bd130_0, 0;
    %load/vec4 v0x7f8ecc7bd8e0_0;
    %pad/u 32;
    %load/vec4 v0x7f8ecc7bd8e0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be310, 4;
    %addi 2, 0, 32;
    %sub;
    %pad/u 8;
    %assign/vec4 v0x7f8ecc7bd8e0_0, 0;
    %jmp T_52.109;
T_52.87 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bd4a0, 4;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_52.110, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_52.111, 8;
T_52.110 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_52.111, 8;
 ; End of false expr.
    %blend;
T_52.111;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bd4a0, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_52.112, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_52.113, 8;
T_52.112 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_52.113, 8;
 ; End of false expr.
    %blend;
T_52.113;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bd4a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_52.114, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_52.115, 8;
T_52.114 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_52.115, 8;
 ; End of false expr.
    %blend;
T_52.115;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 4, 5;
    %jmp T_52.109;
T_52.88 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %load/vec4 v0x7f8ecc7bd310_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_52.116, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_52.117, 8;
T_52.116 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_52.117, 8;
 ; End of false expr.
    %blend;
T_52.117;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %load/vec4 v0x7f8ecc7bd310_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_52.118, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_52.119, 8;
T_52.118 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_52.119, 8;
 ; End of false expr.
    %blend;
T_52.119;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 4, 5;
    %load/vec4 v0x7f8ecc7bd310_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_52.120, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_52.121, 8;
T_52.120 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_52.121, 8;
 ; End of false expr.
    %blend;
T_52.121;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 4, 5;
    %jmp T_52.109;
T_52.89 ;
    %load/vec4 v0x7f8ecc7bd310_0;
    %assign/vec4 v0x7f8ecc7bd130_0, 0;
    %jmp T_52.109;
T_52.90 ;
    %jmp T_52.109;
T_52.91 ;
    %jmp T_52.109;
T_52.92 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bca30, 4;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.93 ;
    %load/vec4 v0x7f8ecc7bd010_0;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.94 ;
    %load/vec4 v0x7f8ecc7bcc40_0;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.95 ;
    %load/vec4 v0x7f8ecc7bce50_0;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.96 ;
    %load/vec4 v0x7f8ecc7bccf0_0;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.97 ;
    %load/vec4 v0x7f8ecc7bcda0_0;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.98 ;
    %load/vec4 v0x7f8ecc7bcb70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_52.122, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bd4a0, 4;
    %jmp/1 T_52.123, 8;
T_52.122 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %jmp/0 T_52.123, 8;
 ; End of false expr.
    %blend;
T_52.123;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.99 ;
    %load/vec4 v0x7f8ecc7bcb70_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_52.124, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bd4a0, 4;
    %jmp/1 T_52.125, 8;
T_52.124 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %jmp/0 T_52.125, 8;
 ; End of false expr.
    %blend;
T_52.125;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.100 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bca30, 4;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bca30, 4;
    %load/vec4 v0x7f8ecc7bdda0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bca30, 4;
    %load/vec4 v0x7f8ecc7bdda0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bca30, 4;
    %load/vec4 v0x7f8ecc7bdda0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.101 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %load/vec4 v0x7f8ecc7bd310_0;
    %add;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.102 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bd4a0, 4;
    %add;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.103 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %addi 1, 0, 32;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.104 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %subi 1, 0, 32;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.105 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bdfb0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8ecc7bd4a0, 4;
    %load/vec4 v0x7f8ecc7bd310_0;
    %mul;
    %add;
    %ix/getv 3, v0x7f8ecc7bdda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be310, 0, 4;
    %jmp T_52.109;
T_52.106 ;
    %vpi_call 3 465 "$display", "DebugOut %h", &A<v0x7f8ecc7bdfb0, 0> {0 0 0};
    %jmp T_52.109;
T_52.107 ;
    %jmp T_52.109;
T_52.109 ;
    %pop/vec4 1;
    %load/vec4 v0x7f8ecc7bdda0_0;
    %pad/u 24;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bc9a0_0, 4, 5;
    %load/vec4 v0x7f8ecc7bd1c0_0;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bc9a0_0, 4, 5;
    %load/vec4 v0x7f8ecc7bc900_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_52.126, 4;
    %load/vec4 v0x7f8ecc7bd310_0;
    %assign/vec4 v0x7f8ecc7bd130_0, 0;
    %jmp T_52.127;
T_52.126 ;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %pushi/vec4 17, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %pushi/vec4 18, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f8ecc7bd260_0;
    %pad/u 32;
    %pushi/vec4 34, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.128, 8;
    %load/vec4 v0x7f8ecc7bd260_0;
    %store/vec4 v0x7f8ecc7a7bf0_0, 0, 8;
    %fork TD_test.alu.Is8ByteOpcode, S_0x7f8ecc748320;
    %join;
    %load/vec4  v0x7f8ecc737f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.130, 4;
    %load/vec4 v0x7f8ecc7bd130_0;
    %addi 8, 0, 32;
    %assign/vec4 v0x7f8ecc7bd130_0, 0;
    %jmp T_52.131;
T_52.130 ;
    %load/vec4 v0x7f8ecc7bd130_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7f8ecc7bd130_0, 0;
T_52.131 ;
T_52.128 ;
T_52.127 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8ecc7bd1c0_0, 0;
    %jmp T_52.9;
T_52.9 ;
    %pop/vec4 1;
    %ix/getv 4, v0x7f8ecc7bd8e0_0;
    %load/vec4a v0x7f8ecc7be310, 4;
    %assign/vec4 v0x7f8ecc7bd3c0_0, 0;
    %load/vec4 v0x7f8ecc7bd8e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be310, 4;
    %assign/vec4 v0x7f8ecc7bd570_0, 0;
    %load/vec4 v0x7f8ecc7bd8e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be310, 4;
    %assign/vec4 v0x7f8ecc7bd620_0, 0;
    %load/vec4 v0x7f8ecc7bd8e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be310, 4;
    %assign/vec4 v0x7f8ecc7bd6d0_0, 0;
    %load/vec4 v0x7f8ecc7bd8e0_0;
    %pad/u 33;
    %addi 4, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be310, 4;
    %assign/vec4 v0x7f8ecc7bd780_0, 0;
    %load/vec4 v0x7f8ecc7bd8e0_0;
    %pad/u 33;
    %addi 5, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be310, 4;
    %assign/vec4 v0x7f8ecc7bd830_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7f8ecc7505c0;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7bf530_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0x7f8ecc7505c0;
T_54 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ecc7bf530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7bf530_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x7f8ecc7505c0;
T_55 ;
    %vpi_func 2 19 "$value$plusargs" 32, "ROMFILE=%s", v0x7f8ecc7bf5c0_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x7f8ecc7be860_0, 0, 1;
    %vpi_call 2 20 "$readmemh", v0x7f8ecc7bf5c0_0, v0x7f8ecc7be8f0, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_55;
    .scope S_0x7f8ecc7505c0;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ecc7be720_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0x7f8ecc7505c0;
T_57 ;
    %delay 5, 0;
    %load/vec4 v0x7f8ecc7be720_0;
    %nor/r;
    %store/vec4 v0x7f8ecc7be720_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_0x7f8ecc7505c0;
T_58 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f8ecc7bea10_0, 0, 8;
    %end;
    .thread T_58;
    .scope S_0x7f8ecc7505c0;
T_59 ;
    %wait E_0x7f8ecc77de80;
    %load/vec4 v0x7f8ecc7bea10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_59.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8ecc7bf380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8ecc7bf650_0, 0;
    %load/vec4 v0x7f8ecc7bf410_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.2, 4;
    %load/vec4 v0x7f8ecc7bf070_0;
    %assign/vec4 v0x7f8ecc7bf4a0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f8ecc7bea10_0, 0;
T_59.2 ;
    %load/vec4 v0x7f8ecc7bf710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.4, 4;
    %load/vec4 v0x7f8ecc7bf070_0;
    %assign/vec4 v0x7f8ecc7bf4a0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f8ecc7bea10_0, 0;
T_59.4 ;
T_59.0 ;
    %load/vec4 v0x7f8ecc7bea10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.6, 4;
    %ix/getv 4, v0x7f8ecc7bf4a0_0;
    %load/vec4a v0x7f8ecc7be8f0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bf1d0_0, 4, 5;
    %load/vec4 v0x7f8ecc7bf4a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be8f0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bf1d0_0, 4, 5;
    %load/vec4 v0x7f8ecc7bf4a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be8f0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bf1d0_0, 4, 5;
    %load/vec4 v0x7f8ecc7bf4a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8ecc7be8f0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8ecc7bf1d0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ecc7bf380_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8ecc7bea10_0, 0;
T_59.6 ;
    %load/vec4 v0x7f8ecc7bea10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_59.8, 4;
    %load/vec4 v0x7f8ecc7bf120_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7f8ecc7bf4a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be8f0, 0, 4;
    %load/vec4 v0x7f8ecc7bf120_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7f8ecc7bf4a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be8f0, 0, 4;
    %load/vec4 v0x7f8ecc7bf120_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7f8ecc7bf4a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be8f0, 0, 4;
    %load/vec4 v0x7f8ecc7bf120_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7f8ecc7bf4a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ecc7be8f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ecc7bf650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8ecc7bea10_0, 0;
T_59.8 ;
    %jmp T_59;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "ALU.v";
    "./../PhaethonISA/Generated/PhaethonOpCode.v";
    "FloatingAdd.v";
    "./FloatingHelper.v";
    "FloatingCompare.v";
    "FloatingFromInt.v";
    "FloatingDivide.v";
    "FloatingMultiply.v";
    "FloatingMultiplyAdd.v";
