# Computer Architecture Lab

Projects done for Computer Architecture Lab in Verilog.

#### To Do:
* rename files
* edit comments
* reformat codes
