rough progress steps version julia install iaca add macro loop straight code run analyze sig options path arch haswell ivy bridge sandy westmere nehalem analysis throughput latency using function float println tuple intel architecture analyzer analyzed file tmp tmplwko binary format bit hsw type report block cycles bottleneck interiteration port binding iteration resource conflict caused delay divider pipe data fetch ports critical fusion previous instruction occurred micro ops bound happened esp tracking sync uop issued sse followed avx dozens penalty expected supported accounted num pressure uops vcvtsi xmm rax vmulsd vaddsd cmp jnz xffffffffffffffe total tmplpzdgg vxorps rcx lea rdx ptr xffffffffffffff