Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Sat Dec 05 10:23:49 2015
| Host         : Manu-Asus running 64-bit major release  (build 7600)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   797 |
| Minimum Number of register sites lost to control set restrictions |  2626 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2286 |          670 |
| No           | No                    | Yes                    |             883 |          225 |
| No           | Yes                   | No                     |            2249 |          706 |
| Yes          | No                    | No                     |            2917 |          767 |
| Yes          | No                    | Yes                    |             460 |          120 |
| Yes          | Yes                   | No                     |            5643 |         1435 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                                                  Enable Signal                                                                                                                                  |                                                                                                                         Set/Reset Signal                                                                                                                         | Slice Load Count | Bel Load Count |
+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/prmry_reset2                                                                                                                                    |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                        | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_3_GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO_i_1                                                                                                                  |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_reset2                                                                                                      |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/prmry_reset2                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                |                1 |              1 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/prmry_reset2                                                                                                                                                          |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                     | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2                                                                                                                                         |                1 |              1 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/prmry_reset2                                                                                                                                             |                1 |              1 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2                                                                                        |                1 |              1 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_reset2                                                                                                            |                1 |              1 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_reset2                                                                                                                     |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/prmry_reset2                                                                                                                                    |                1 |              1 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_reset2                                                                                                                                                               |                1 |              1 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                             | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s_axis_fifo_ainit_nosync                                                                                                                                                                           |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2                                                                                                                                            |                1 |              1 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/prmry_reset2                                                                                                                                                         |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_reset2                                                                                                                                                         |                1 |              1 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_reset2                                                                                                                                                              |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                           | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                    |                1 |              1 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/prmry_reset2                                                                                                                          |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                           | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                    |                1 |              1 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/prmry_reset2                                                                                                                               |                1 |              1 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                     | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_3_GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO_i_1                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                        | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_3_GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO_i_1                                                                                                                  |                1 |              1 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/prmry_reset2                                                                                                                                 |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                               | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                                         |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_reset2                                                                                                      |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                             | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s_axis_fifo_ainit_nosync                                                                                                                                                                           |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                                                                                  |                                                                                                                                                                                                                                                                  |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                            | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                    |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                            | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                    |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/prmry_reset2                                                                                                                                |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                     | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                        | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/n_3_GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO_i_1                                                                                                                  |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_reset2                                                                                            |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_reset2                                                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_reset2                                                                                           |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                                                                                  |                                                                                                                                                                                                                                                                  |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                     | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_3_GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO_i_1                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_reset2                                                                                                                                                         |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                        | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                        | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_reset2                                                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_reset2                                                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                              | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                                        |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                        | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/n_3_GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO_i_1                                                                                                                  |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/prmry_reset2                                                                                                                                          |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/prmry_reset2                                                                                                                                        |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2                                                                                                    |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/prmry_reset2                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/prmry_reset2                                                                                                                   |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_reset2                                                                                                                                                        |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_reset2                                                                                                                                                         |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RST_FULL_FF                                                          |                1 |              2 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/HDMI_VideoIN_axi4s/inst/n_3_in_coupler_i_i_1                                                                                                                                                                                                            |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                        | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                            |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RST_FULL_FF                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1            |                1 |              2 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RST_FULL_FF                                  |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1            |                1 |              2 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                            |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/n_3_bresp_fifo_0_i_1                                                                                                                                                                 |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                                                                 |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                            |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                   | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_data[65]_i_1                                                                                                                                                                    |                                                                                                                                                                                                                                                                  |                2 |              2 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/p_0_in                                                                                                                                                                                                |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_3_gen_arbiter.m_target_hot_i[1]_i_1                                                                                                                                                                | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_3_gen_arbiter.grant_hot[3]_i_1                                                                                                                                                      |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RST_FULL_FF                                                          |                2 |              2 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                         |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_3_gen_arbiter.s_ready_i[2]_i_1                                                                                                                                                      |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                            |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_STS_MNGR/p_0_in                                                                                                                                                                                    |                1 |              2 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                                                                                                                                 |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_data[65]_i_1                                                                                                                                                                     |                                                                                                                                                                                                                                                                  |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                                              |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RST_FULL_FF                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                            |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                                                                  |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                    | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_3_gen_arbiter.s_ready_i[3]_i_1                                                                                                                                                      |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                            |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RST_FULL_FF                                                             |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                       | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                           |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RST_FULL_FF                                                                                                |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                                              |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RST_FULL_FF                                                                                                 |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/p_0_in                                                                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RST_FULL_FF                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_3_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_3_gen_arbiter.m_target_hot_i[1]_i_1                                                                                                                                                                | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_3_gen_arbiter.grant_hot[3]_i_1                                                                                                                                                      |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/n_3_GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1                                                                                                                                                     |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I/p_0_in                                                                                                                                        |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/n_3_FSM_onehot_state[4]_i_1                                                                                                                           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                              |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                                                                                                                                 |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Sws_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_3_bus2ip_addr_i[8]_i_1                                                                                                                                                                                               | system_i/Sws_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_READY[3]                                                                                                                                                                                           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                 |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_data[65]_i_1                                                                                                                                                                     |                                                                                                                                                                                                                                                                  |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/ap_NS_fsm5                                                                                                                                                                                                                      | system_i/sobel_0/inst/sobel_U/ap_rst_n_inv                                                                                                                                                                                                                       |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_data[65]_i_1                                                                                                                                                                     |                                                                                                                                                                                                                                                                  |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_READY[0]                                                                                                                                                                                           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                 |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/ar_pipe/n_3_m_payload_i[11]_i_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/aw_pipe/n_3_m_payload_i[11]_i_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                1 |              3 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_fifo_ainit                                                                                                                                                                                   |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/n_3_FSM_onehot_state[4]_i_1                                                                                                                       | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                          |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/S_READY                                                                                                                                                               | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                 |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_wr_fifo                                                                                                                                        |                                                                                                                                                                                                                                                                  |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_STS_MNGR/p_0_in                                                                                                                                                                                     |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I/p_0_in                                                                                                                                       |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/n_3_FSM_onehot_state[4]_i_1                                                                                                                       | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                          |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/ap_sig_bdd_144                                                                                                                                                                                            |                                                                                                                                                                                                                                                                  |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_wr_fifo                                                                                                                                        |                                                                                                                                                                                                                                                                  |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/S_READY                                                                                                                                                               | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                 |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/n_3_FSM_onehot_state[4]_i_1                                                                                                                           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                              |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/p_0_in                                                                                                                                                                                                 |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_fifo_ainit                                                                                                                                                                                   |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/p_0_in                                                                                                                                                                                     |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/n_3_GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1                                                                                                                                                     |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/ap_NS_fsm52_in                                                                                                                                                                                          | system_i/sobel_0/inst/sobel_U/ap_rst_n_inv                                                                                                                                                                                                                       |                1 |              4 |
|  system_i/hdmi_rx/U0/clk_1x                   | system_i/hdmi_rx/U0/BlueDecoder/ChannelBond/ra_en                                                                                                                                                                                                                               | system_i/hdmi_rx/U0/BlueDecoder/ChannelBond/clear                                                                                                                                                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_VGA/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/n_3_rom_addr[3]_i_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                  |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                                             | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_3_pushed_commands[3]_i_1                                                                                                                  |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Sws_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_3_s_axi_rdata_i[31]_i_1                                                                                                                                                                                              | system_i/Sws_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/Sws_4Bits/U0/gpio_core_1/n_3_Not_Dual.gpio_OE[0]_i_1                                                                                                                                                                                                                   | system_i/Sws_4Bits/U0/bus2ip_reset                                                                                                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_VGA/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_arready0                                                                                                                                                                                                        | system_i/axi_dispctrl_VGA/inst/axi_dispctrl_v1_0_S_AXI_inst/n_3_slv_reg0[0]_i_1                                                                                                                                                                                  |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_VGA/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_awready0                                                                                                                                                                                                        | system_i/axi_dispctrl_VGA/inst/axi_dispctrl_v1_0_S_AXI_inst/n_3_slv_reg0[0]_i_1                                                                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en     | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/n_3_m_payload_i[34]_i_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/hdmi_rx/U0/clk_1x                   |                                                                                                                                                                                                                                                                                 | system_i/hdmi_rx/U0/RedDecoder/PhaseAlignment/n_3_ctkn_cnt_rst_reg                                                                                                                                                                                               |                1 |              4 |
|  system_i/hdmi_rx/U0/clk_1x                   |                                                                                                                                                                                                                                                                                 | system_i/hdmi_rx/U0/GreenDecoder/PhaseAlignment/n_3_ctkn_cnt_rst_reg                                                                                                                                                                                             |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/n_3_axlen_cnt[3]_i_1                                                                                                                                    |                                                                                                                                                                                                                                                                  |                2 |              4 |
|  system_i/hdmi_rx/U0/clk_1x                   |                                                                                                                                                                                                                                                                                 | system_i/hdmi_rx/U0/BlueDecoder/PhaseAlignment/n_3_ctkn_cnt_rst_reg                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/scndry_reset2                                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/n_3_sig_addr_posted_cntr[3]_i_1                                                                                                                                                  | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[15]                                                                                                                                                                           | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/n_3_sig_wdc_statcnt[3]_i_1                                                                                                                                                       | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                1 |              4 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/scndry_reset2                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/Sws_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                   |                1 |              4 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/scndry_reset2                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/scndry_reset2                                                                                                                                   |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[15]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_ENABLE_NUM_FRMSTR_REGISTER.num_frame_store_i[5]_i_1                                                                                                                                       | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                        |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en    | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/reset                                                                                                                                                                |                2 |              4 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s_axis_fifo_ainit_nosync                                                                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/n_3_sig_wdc_statcnt[3]_i_1                                                                                                                                                      | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/n_3_axlen_cnt[3]_i_1                                                                                                                                    |                                                                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/n_3_sig_addr_posted_cntr[3]_i_1                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                |                2 |              4 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/scndry_reset2                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_3_GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO_i_1                                                                                                                  |                1 |              4 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/scndry_reset2                                                                                                      |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/n_3_INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1                                                                                                                      | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                1 |              4 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/scndry_reset2                                                                                                   |                1 |              4 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/scndry_reset2                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/n_3_m_payload_i[3]_i_1                                                                                                                                                       |                                                                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_3_GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO_i_1                                                                                                               |                1 |              4 |
|  system_i/hdmi_rx/U0/clk_1x                   | system_i/hdmi_rx/U0/RedDecoder/PhaseAlignment/psinc_cnt_en                                                                                                                                                                                                                      | system_i/hdmi_rx/U0/RedDecoder/n_3_PhaseAlignment_i_1                                                                                                                                                                                                            |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/scndry_reset2                                                                                                                                   |                1 |              4 |
|  system_i/hdmi_rx/U0/clk_1x                   | system_i/hdmi_rx/U0/RedDecoder/ChannelBond/ra_en                                                                                                                                                                                                                                | system_i/hdmi_rx/U0/RedDecoder/ChannelBond/clear                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/n_3_GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO_i_1                                                                                                                  |                1 |              4 |
|  system_i/hdmi_rx/U0/clk_1x                   | system_i/hdmi_rx/U0/GreenDecoder/PhaseAlignment/psinc_cnt_en                                                                                                                                                                                                                    | system_i/hdmi_rx/U0/GreenDecoder/n_3_PhaseAlignment_i_1                                                                                                                                                                                                          |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                                                       | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/n_3_pushed_commands[3]_i_1                                                                                                                            |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/r_pipe/n_3_m_payload_i[33]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/scndry_reset2                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/ap_NS_fsm52_in                                                                                                                                                                                            | system_i/sobel_0/inst/sobel_U/ap_rst_n_inv                                                                                                                                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/scndry_reset2                                                                                                                                            |                1 |              4 |
|  system_i/hdmi_rx/U0/clk_1x                   | system_i/hdmi_rx/U0/GreenDecoder/ChannelBond/ra_en                                                                                                                                                                                                                              | system_i/hdmi_rx/U0/GreenDecoder/ChannelBond/clear                                                                                                                                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/scndry_reset2                                                                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/n_3_m_payload_i[3]_i_1                                                                                                                                                       |                                                                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/hdmi_rx/U0/clk_1x                   | system_i/hdmi_rx/U0/BlueDecoder/PhaseAlignment/psinc_cnt_en                                                                                                                                                                                                                     | system_i/hdmi_rx/U0/BlueDecoder/n_3_PhaseAlignment_i_1                                                                                                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/Sws_4Bits/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                   |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/p_0_in                                                                                                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/scndry_reset2                                                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/Sws_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/p_0_in                                                                                                                                                                                       |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/ap_sig_bdd_144                                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/n_3_m_payload_i[34]_i_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_ENABLE_NUM_FRMSTR_REGISTER.num_frame_store_i[5]_i_1                                                                                                                                        | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_ENABLE_NUM_FRMSTR_REGISTER.num_frame_store_i[5]_i_1                                                                                                                                        | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/n_3_INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1                                                                                                                      | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_ENABLE_NUM_FRMSTR_REGISTER.num_frame_store_i[5]_i_1                                                                                                                                        | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[10]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/p_0_in                                                                                                                                                                                         |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                        | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                  | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/p_2_out                                                                                                                                                                                               |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/aw_pipe/n_3_m_payload_i[7]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_CONTROL_BUS_if_U/ar_hs                                                                                                                                                                                                                              | system_i/sobel_0/inst/sobel_CONTROL_BUS_if_U/n_3_rdata[7]_i_1                                                                                                                                                                                                    |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_CONTROL_BUS_if_U/aw_hs                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/scndry_out                                                                                                                                                                          | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/p_0_in                                                                                                                                                                                               |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_2                                                                                                                                                       | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                        |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/n_3_DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_2                                                                                                                                                          | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/n_3_DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1                                                                                                                                           |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/n_3_DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2                                                                                                                                      | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/n_3_DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1                                                                                                                       |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[10]                                                                                                                                                                           | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/p_0_in                                                                                                                                                                                        |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/n_3_m_payload_i[68]_i_1                                                                                                                                                      |                                                                                                                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/S_READY                                                                                                                                                                      |                                                                                                                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/n_3_goreg_dm.dout_i[4]_i_1                                      |                                                                                                                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/n_3_gdm.dm_i_1                                                  |                                                                                                                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                             |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                          |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                     |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/n_3_DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[4]_i_1                                                                                                                              |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/n_3_GEN_FREE_RUN_MODE.frame_sync_i_i_1                                                                                                                                                                   |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/n_3_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1                                                                                                                                        |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_reg_update                                                                                                                                                                                         | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/n_3_frmdly_vid[4]_i_1                                                                                                                |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[10]                                                                                                                                                                            | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/p_0_in                                                                                                                                                                                         |                1 |              5 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                          |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                              | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                               |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/n_3_DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[4]_i_1                                                                                                                               |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/n_3_sig_token_cntr[4]_i_1                                                                                                                                              | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                         | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/ar_pipe/n_3_m_payload_i[7]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                             |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                              | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                               |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/n_3_DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1                                                                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                             |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/n_3_GEN_FREE_RUN_MODE.frame_sync_i_i_1                                                                                                                                                                   |                4 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_2                                                                                                                                                        | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/p_23_out                                                                                                                                                                                                             | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/p_0_in                                                                                                                                                                                                |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/n_3_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2                                                                                                                                                                       | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/p_2_out                                                                                                                                                                                               |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/n_3_DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_2                                                                                                                                                           | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/p_6_out                                                                                                                                                                                               |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/n_3_DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2                                                                                                                                       | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/n_3_DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1                                                                                                                        |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_2                                                                                                                                                        | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_2                                                                                                                                                        | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/n_3_sig_token_cntr[4]_i_1                                                                                                                                              | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[10]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/p_0_in                                                                                                                                                                                         |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/n_3_goreg_dm.dout_i[5]_i_1                                           |                                                                                                                                                                                                                                                                  |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/n_3_DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d4_i_1                                                                                                                                |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/n_3_gdm.dm_i_1                                                       |                                                                                                                                                                                                                                                                  |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/n_3_m_payload_i[34]_i_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/ar_pipe/n_3_m_payload_i[34]_i_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                3 |              6 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/scndry_reset2                                                                                                                                       |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                            | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in                                                                                                                                                                           |                4 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_3_gen_arbiter.m_target_hot_i[1]_i_1                                                                                                                                                                | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                 |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in                                                                                                                                                                           |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in                                                                                                                                                                           |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                           | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in                                                                                                                                                                          |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                           | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in                                                                                                                                                                          |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/scndry_reset2                                                                                                                                                         |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/scndry_reset2                                                                                                                                                        |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I/scndry_reset2                                                                                                                                      |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/n_3_m_payload_i[34]_i_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                            | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in                                                                                                                                                                           |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/scndry_reset2                                                                                                                                                              |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/scndry_reset2                                                                                                                    |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/scndry_reset2                                                                                                                                                             |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_3_cmd_depth[5]_i_1                                                                                                                                       | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/scndry_reset2                                                                                           |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/scndry_reset2                                                                                                                              |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/scndry_reset2                                                                                                                                                              |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/n_3_USE_B_CHANNEL.cmd_b_depth[5]_i_1                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/aw_pipe/n_3_m_payload_i[34]_i_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                3 |              6 |
|  system_i/hdmi_rx/U0/clk_1x                   |                                                                                                                                                                                                                                                                                 | system_i/hdmi_rx/U0/RedDecoder/ChannelBond/clear                                                                                                                                                                                                                 |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/ar_pipe/n_3_m_payload_i[34]_i_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                4 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                           |                                                                                                                                                                                                                                                                  |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/scndry_reset2                                                                                                                                                        |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/n_3_cmd_depth[5]_i_1                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |                2 |              6 |
|  system_i/hdmi_rx/U0/clk_1x                   |                                                                                                                                                                                                                                                                                 | system_i/hdmi_rx/U0/GreenDecoder/ChannelBond/clear                                                                                                                                                                                                               |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/scndry_reset2                                                                                                                                                        |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/aw_pipe/n_3_m_payload_i[34]_i_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                           |                                                                                                                                                                                                                                                                  |                1 |              6 |
|  system_i/hdmi_rx/U0/clk_1x                   |                                                                                                                                                                                                                                                                                 | system_i/hdmi_rx/U0/BlueDecoder/ChannelBond/clear                                                                                                                                                                                                                |                1 |              6 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/scndry_reset2                                                                                                                                                        |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/scndry_reset2                                                                                                                                                              |                1 |              6 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/scndry_reset2                                                                                                                                                       |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/scndry_reset2                                                                                                     |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/scndry_reset2                                                                                                     |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/scndry_reset2                                                                                          |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2                                                                                       |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/n_3_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1                                                                                                                                            |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/scndry_reset2                                                                                                           |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat23_out                                                                                                                                     | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr0                                                                                                                                 |                2 |              7 |
|  system_i/hdmi_rx/U0/JE[7]                    |                                                                                                                                                                                                                                                                                 | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2                                                                                                                                                                                  |                3 |              7 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s2mm_axis_linebuf_reset_out                                                                                                                                                                        |                4 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat23_out                                                                                                                                      | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr0                                                                                                                                  |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 | system_i/hdmi_rx/U0/Edid/n_3_regAddr[6]_i_1                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                  |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en               | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                     | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out0                                                                        |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_VGA/inst/n_3_FSM_onehot_clk_state[7]_i_1                                                                                                                                                                                                                  | system_i/axi_dispctrl_VGA/inst/RST                                                                                                                                                                                                                               |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_VGA/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/n_3_DADDR[6]_i_2                                                                                                                                                                                              | system_i/axi_dispctrl_VGA/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/n_3_DADDR[6]_i_1                                                                                                                                                                               |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_dispctrl_VGA/inst/RST                                                                                                                                                                                                                               |                5 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/p_0_in                                                                                                                                                                                       |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s2mm_axis_linebuf_reset_out                                                                                                                                                                         |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                    | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out0                                                                       |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_fifo_ainit_nosync                                                                                                                                                                            |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/p_3_in                                                                                                                                                               | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/p_0_in                                                                                                                                                                                      |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en               | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_3_gen_arbiter.m_target_hot_i[1]_i_1                                                                                                                                                                | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                 |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/n_3_src_kernel_win_0_val_0_1_fu_162[7]_i_1                                                                                                                                                                |                                                                                                                                                                                                                                                                  |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/reset                                                                                                                                                                         |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/Sws_4Bits/U0/bus2ip_reset                                                                                                                                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/I_AXI_DMA_INTRPT/p_4_out                                                                                                                                                                                                                |                2 |              8 |
|  system_i/hdmi_rx/U0/clk_1x                   | system_i/hdmi_rx/U0/RedDecoder/n_3_vdout[7]_i_2                                                                                                                                                                                                                                 | system_i/hdmi_rx/U0/RedDecoder/n_3_vdout[7]_i_1                                                                                                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_3_sig_dbeat_cntr[7]_i_1                                                                                                                                                           | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                5 |              8 |
|  system_i/hdmi_rx/U0/clk_1x                   | system_i/hdmi_rx/U0/GreenDecoder/n_3_vdout[7]_i_2                                                                                                                                                                                                                               | system_i/hdmi_rx/U0/GreenDecoder/n_3_vdout[7]_i_1                                                                                                                                                                                                                |                2 |              8 |
|  system_i/hdmi_rx/U0/clk_1x                   | system_i/hdmi_rx/U0/BlueDecoder/n_3_vdout[7]_i_2                                                                                                                                                                                                                                | system_i/hdmi_rx/U0/BlueDecoder/n_3_vdout[7]_i_1                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/p_Val2_6_reg_21250                                                                                                                                                                                        | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/n_3_p_Val2_6_reg_2125[7]_i_1                                                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/src_kernel_win_0_val_0_2_fu_1660                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/src_kernel_win_0_val_1_2_fu_1820                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN               | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/n_3_sig_dbeat_cntr[7]_i_1                                                                                                                                                          | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_0_data_stream_2_V_U/shiftReg_ce                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN              | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/n_3_sig_dbeat_cntr[7]_i_1                                                                                                                                                           | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_1_data_stream_0_V_U/shiftReg_ce                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat11_out                                                                                                                                                           | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/n_3_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1                                                                                                                              |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_0_data_stream_1_V_U/shiftReg_ce                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_3_GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID_i_1                                                                                                                                            |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_3_cmnds_queued[7]_i_2                                                                                                                                                                                         | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued0                                                                                                                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg                                                                                                                                              | system_i/axi_vdma_HDMI/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1                                                                                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_2_data_stream_0_V_U/shiftReg_ce                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg                                                                                                                                               | system_i/axi_vdma_HLS/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1                                                                                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2                                                                                                                                                                         | system_i/axi_vdma_HLS/U0/I_AXI_DMA_INTRPT/p_0_in                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg                                                                                                                                               | system_i/axi_vdma_HLS/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1                                                                                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_3_data_stream_0_V_U/shiftReg_ce                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2                                                                                                                                                                         | system_i/axi_vdma_HLS/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1                                                                                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                         | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/n_3_r_V_i_reg_344_reg_i_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_4_data_stream_0_V_U/shiftReg_ce                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/n_3_cmnds_queued[7]_i_2                                                                                                                                                                                        | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnds_queued0                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_3_axlen_cnt[7]_i_1                                                                                                                                    |                                                                                                                                                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_5_data_stream_0_V_U/shiftReg_ce                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat11_out                                                                                                                                                          | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/n_3_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1                                                                                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_3_cmnds_queued[7]_i_2                                                                                                                                                                                         | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued0                                                                                                                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/n_3_cmnds_queued[7]_i_2                                                                                                                                                                                         | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnds_queued0                                                                                                                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_6_data_stream_0_V_U/shiftReg_ce                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/n_3_axlen_cnt[7]_i_1                                                                                                                                    |                                                                                                                                                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/sobel_0/inst/sobel_CONTROL_BUS_if_U/n_3_rstate[0]_i_1                                                                                                                                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_3_sig_dbeat_cntr[7]_i_1                                                                                                                                                           | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/n_3_right_border_buf_0_val_1_2_1_fu_198[7]_i_1                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/I_AXI_DMA_INTRPT/p_4_out                                                                                                                                                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/n_3_right_border_buf_0_val_1_2_2_fu_202[7]_i_1                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_7_data_stream_0_V_U/shiftReg_ce                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/I_AXI_DMA_INTRPT/p_11_out                                                                                                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/I_AXI_DMA_INTRPT/p_4_out                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/n_3_right_border_buf_0_val_1_2_7_fu_206[7]_i_1                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_7_data_stream_1_V_U/shiftReg_ce                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_7_data_stream_2_V_U/shiftReg_ce                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2                                                                                                                                                                        | system_i/axi_vdma_HDMI/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1                                                                                                                                                         |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_0_data_stream_0_V_U/shiftReg_ce                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                    |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg                                                                                                                                               | system_i/axi_vdma_VGA/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1                                                                                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2                                                                                                                                                                         | system_i/axi_vdma_VGA/U0/I_AXI_DMA_INTRPT/n_3_GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1                                                                                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                         |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/p_Val2_6_reg_21250                                                                                                                                                                                      | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/n_3_p_Val2_6_reg_2125[7]_i_1                                                                                                                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/w_pipe/n_3_m_payload_i[35]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/n_3_gen_axi.read_cnt[7]_i_1                                                                                                                                                       | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/src_kernel_win_0_val_0_2_fu_1660                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 | system_i/hdmi_rx/U0/Edid/Inst_TwiSlave/n_3_dataByte[7]_i_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                       | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_2_out                                                                                                                                         |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                  | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_5_out                                                                                                    |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_wr_fifo                                                                                                 |                                                                                                                                                                                                                                                                  |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                            |                                                                                                                                                                                                                                                                  |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/n_3_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2                                                                        | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_2_out                                                                                                     |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                  | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_7_out                                                                                                    |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                  | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_9_out                                                                                                    |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/n_3_sig_data_reg_out[63]_i_1                                                                                                                                                  | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                               | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/n_3_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2                                                                       | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_2_out                                                                                                    |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                   | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_5_out                                                                                                     |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/n_3_gdm.dm_i_1             | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/p_44_in                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                  |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                   | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_7_out                                                                                                     |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_wr_fifo                                                                                                |                                                                                                                                                                                                                                                                  |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                       | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_1_out                                                                                                                                         |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/p_44_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                  |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                       | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_0_out                                                                                                                                         |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                       | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_1_out                                                                                                                                         |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                       | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_2_out                                                                                                                                         |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                       | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_3_out                                                                                                                                         |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                   | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_9_out                                                                                                     |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                       | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_0_out                                                                                                                                         |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                              | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                           |                                                                                                                                                                                                                                                                  |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/n_3_sig_data_reg_out[63]_i_1                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/n_3_gdm.dm_i_1            | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                       | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_3_out                                                                                                                                         |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/ap_sig_bdd_375                                                                                                                                                                                            | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/n_3_p_012_0_i_reg_344[9]_i_1                                                                                                                                                               |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/ap_sig_bdd_96                                                                                                                                                                                             |                                                                                                                                                                                                                                                                  |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                6 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                             | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                             |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                            | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[1]                                             |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                          | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                          |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                         | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[1]                                                          |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                     | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                     |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[1]                                                     |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/WR_RST_I[1]                                                                                                 |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                 |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/WR_RST_I[1]                                                                                                |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                  | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_11_out                                                                                                   |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                  | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_13_out                                                                                                   |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                  | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_15_out                                                                                                   |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_43_out                                                                                                                  | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_18_out                                                                                                   |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_47_out                                                                                                                  | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_21_out                                                                                                   |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_51_out                                                                                                                  | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_24_out                                                                                                   |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_54_out                                                                                                                  | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_28_out                                                                                                   |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                       | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_4_out                                                                                                                                         |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                       | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_5_out                                                                                                                                         |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                       | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_6_out                                                                                                                                         |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                                                       | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_8_out                                                                                                                                         |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                       | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_10_out                                                                                                                                        |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                                                       | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_12_out                                                                                                                                        |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                                                                       | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                                        |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                     | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                   | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_11_out                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                   | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_13_out                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                   | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_15_out                                                                                                    |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_43_out                                                                                                                   | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_18_out                                                                                                    |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_47_out                                                                                                                   | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_21_out                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_51_out                                                                                                                   | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_24_out                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_54_out                                                                                                                   | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_28_out                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/reset                                                                                                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/reset                                                                                                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/reset                                                                                                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/reset                                                                                                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/reset                                                                                                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/reset                                                                                                                                                                                    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_AddWeighted_U0/grp_sobel_arithm_pro_fu_75/ap_sig_bdd_106                                                                                                                                                                                    | system_i/sobel_0/inst/sobel_U/sobel_AddWeighted_U0/grp_sobel_arithm_pro_fu_75/p_s_reg_1090                                                                                                                                                                       |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_AddWeighted_U0/grp_sobel_arithm_pro_fu_75/ap_sig_bdd_57                                                                                                                                                                                     |                                                                                                                                                                                                                                                                  |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_1_U0/ap_sig_bdd_120                                                                                                                                                                                                                | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_1_U0/n_3_i_reg_118[9]_i_1                                                                                                                                                                                           |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_1_U0/ap_sig_bdd_67                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                  |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                       | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_4_out                                                                                                                                         |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                       | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_5_out                                                                                                                                         |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                       | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_6_out                                                                                                                                         |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                                                       | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_8_out                                                                                                                                         |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                       | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_10_out                                                                                                                                        |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                                                       | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_12_out                                                                                                                                        |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                                                                       | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                                        |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/ap_sig_bdd_164                                                                                                                                                                                                                  | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/n_3_i_reg_137[9]_i_1                                                                                                                                                                                             |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/ap_sig_bdd_67                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                  |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/n_3_tmp_57_reg_364[0]_i_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                  |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Duplicate_720_1280_0_0_U0/ap_sig_bdd_116                                                                                                                                                                                                    | system_i/sobel_0/inst/sobel_U/sobel_Duplicate_720_1280_0_0_U0/p_s_reg_1360                                                                                                                                                                                       |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Duplicate_720_1280_0_0_U0/ap_sig_bdd_67                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                  |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/ap_sig_bdd_375                                                                                                                                                                                          | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/n_3_p_012_0_i_reg_344[9]_i_1                                                                                                                                                             |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                     | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/ap_sig_bdd_96                                                                                                                                                                                           |                                                                                                                                                                                                                                                                  |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/k_buf_0_val_0_addr_reg_20180                                                                                                                                                                            |                                                                                                                                                                                                                                                                  |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Duplicate_720_1280_0_0_U0/p_s_reg_1360                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Duplicate_720_1280_0_0_U0/p_3_reg_1470                                                                                                                                                                                                      | system_i/sobel_0/inst/sobel_U/sobel_Duplicate_720_1280_0_0_U0/n_3_p_3_reg_147[10]_i_1                                                                                                                                                                            |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                   |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/n_3_tmp_reg_306[10]_i_1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1                                                                                                                                                          |                5 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/n_3_j_reg_148[10]_i_2                                                                                                                                                                                                           | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_U0/n_3_j_reg_148[10]_i_1                                                                                                                                                                                            |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_1_U0/j_reg_1290                                                                                                                                                                                                                    | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_1_U0/n_3_j_reg_129[10]_i_1                                                                                                                                                                                          |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_CvtColor_1_U0/i_reg_1180                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_1_rows_V_U/shiftReg_ce                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_AddWeighted_U0/grp_sobel_arithm_pro_fu_75/p_s_reg_1090                                                                                                                                                                                      |                                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_AddWeighted_U0/grp_sobel_arithm_pro_fu_75/p_5_reg_1200                                                                                                                                                                                      | system_i/sobel_0/inst/sobel_U/sobel_AddWeighted_U0/grp_sobel_arithm_pro_fu_75/n_3_p_5_reg_120[10]_i_1                                                                                                                                                            |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_2_rows_V_channel_U/shiftReg_ce                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/p_025_0_i_reg_3550                                                                                                                                                                                        | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/n_3_p_025_0_i_reg_355[10]_i_1                                                                                                                                                              |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_3_rows_V_channel_U/shiftReg_ce                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                    |                6 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                                  | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                    |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_6_rows_V_channel_U/shiftReg_ce                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1                                                                                                                                                          |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/k_buf_0_val_0_addr_reg_20180                                                                                                                                                                              |                                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_0_rows_V_channel1_U/shiftReg_ce                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                   |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_5_rows_V_U/shiftReg_ce                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/p_025_0_i_reg_3550                                                                                                                                                                                      | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/n_3_p_025_0_i_reg_355[10]_i_1                                                                                                                                                            |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/n_3_axaddr_incr[0]_i_1                                                                                                                                  |                                                                                                                                                                                                                                                                  |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/n_3_cmd_translator_0_i_1                                                                                                                                                            |                                                                                                                                                                                                                                                                  |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/n_3_axaddr_wrap[11]_i_1                                                                                                                                 |                                                                                                                                                                                                                                                                  |                5 |             12 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/in_bridge_async_fifo_2_i/ce_rd_ptr_sample                                                                                                                                                                                         | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2                                                                                                                                                                                  |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_0_rows_V_channel_U/shiftReg_ce                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_3_axaddr_incr[0]_i_1                                                                                                                                  |                                                                                                                                                                                                                                                                  |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_0_cols_V_channel_U/shiftReg_ce                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_0_cols_V_channel1_U/shiftReg_ce                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/n_3_axaddr_wrap[11]_i_1                                                                                                                                 |                                                                                                                                                                                                                                                                  |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/n_3_cmd_translator_0_i_1                                                                                                                                                            |                                                                                                                                                                                                                                                                  |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                                        |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Mat2AXIvideo_U0/p_s_reg_1700                                                                                                                                                                                                                | system_i/sobel_0/inst/sobel_U/sobel_Mat2AXIvideo_U0/n_3_p_s_reg_170[0]_i_1                                                                                                                                                                                       |                3 |             12 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/axi_dispctrl_VGA/inst/Inst_vdma_to_vga/n_3_v_cntr_reg[11]_i_1                                                                                                                                                                                                          | system_i/axi_dispctrl_VGA/inst/Inst_vdma_to_vga/n_3_running_reg_i_1                                                                                                                                                                                              |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/RAM_RD_EN               | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Mat2AXIvideo_U0/ap_sig_bdd_74                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Mat2AXIvideo_U0/ap_sig_bdd_130                                                                                                                                                                                                              | system_i/sobel_0/inst/sobel_U/sobel_Mat2AXIvideo_U0/n_3_p_1_reg_159[11]_i_1                                                                                                                                                                                      |                2 |             12 |
|  system_i/hdmi_rx/U0/JE[7]                    | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/in_bridge_async_fifo_2_i/ce_rd_ptr_wr_dom                                                                                                                                                                                         | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2                                                                                                                                                                                  |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_AXIvideo2Mat_U0/p_1_reg_2060                                                                                                                                                                                                                | system_i/sobel_0/inst/sobel_U/sobel_AXIvideo2Mat_U0/n_3_p_1_reg_206[0]_i_1                                                                                                                                                                                       |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                                         |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_AXIvideo2Mat_U0/ap_sig_bdd_181                                                                                                                                                                                                              | system_i/sobel_0/inst/sobel_U/sobel_AXIvideo2Mat_U0/ap_sig_bdd_188                                                                                                                                                                                               |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_AXIvideo2Mat_U0/ap_sig_bdd_101                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                  |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_7_rows_V_U/shiftReg_ce                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_7_cols_V_U/shiftReg_ce                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_6_cols_V_channel_U/shiftReg_ce                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_5_cols_V_U/shiftReg_ce                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_3_cols_V_channel_U/shiftReg_ce                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_3_cols_V_U/shiftReg_ce                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/img_2_cols_V_channel_U/shiftReg_ce                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/RAM_RD_EN              | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/n_3_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2                                                                                                                                                           | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/p_9_out                                                                                                                                                                                            |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                                |                4 |             13 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/axi_vdma_HDMI/U0/n_3_GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_2                                                                                                                                                                    | system_i/axi_vdma_HDMI/U0/n_3_GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_1                                                                                                                                                     |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[20]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                2 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                6 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Mat2AXIvideo_U0/p_1_reg_1590                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                  |                4 |             13 |
|  system_i/hdmi_rx/U0/JE[7]                    | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/in_bridge_async_fifo_2_i/ce_wr_ptr_sample                                                                                                                                                                                         | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2                                                                                                                                                                                  |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                6 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[40]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/n_3_GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_2                                                                                                                                                | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/p_11_out                                                                                                                                                                                            |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[40]                                                                                                                                                                           | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                        |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/n_3_GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[0]_i_2                                                                                                                                                      | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/n_3_GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[0]_i_1                                                                                                                                       |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_3_vert_count[0]_i_1                                                                                                                                                                                           | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                    |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_3_GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_2                                                                                                                                                                        | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_3_GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1                                                                                                                                                         |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/n_3_vert_count[0]_i_1                                                                                                                                                                                          | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                   |                4 |             13 |
|  system_i/hdmi_rx/U0/JE[7]                    | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/in_bridge_async_fifo_2_i/n_3_wr_ptr[0]_i_1                                                                                                                                                                                        | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2                                                                                                                                                                                  |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/p_17_out                                                                                                                                                                                                          | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/p_10_out                                                                                                                                                                                           |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_3_vert_count[0]_i_1                                                                                                                                                                                           | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1                                                                                                                                                          |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                             |                                                                                                                                                                                                                                                                  |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[20]                                                                                                                                                                            | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/n_3_vert_count[0]_i_1                                                                                                                                                                                           | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1                                                                                                                                                          |                4 |             13 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/in_bridge_async_fifo_2_i/ce_wr_ptr_rd_dom                                                                                                                                                                                         | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2                                                                                                                                                                                  |                3 |             13 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_3_GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_2                                                                                                                                              | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_3_GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_1                                                                                                                               |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                                     |                                                                                                                                                                                                                                                                  |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                        |                8 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                         | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/n_3_m_payload_i[13]_i_1                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/S_READY                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                         | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                                    |                                                                                                                                                                                                                                                                  |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/brmerge_reg_19350                                                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                6 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/isneg_reg_21090                                                                                                                                                                                           |                                                                                                                                                                                                                                                                  |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/isneg_reg_21090                                                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/col_buf_0_val_0_0_6_fu_1940                                                                                                                                                                             |                                                                                                                                                                                                                                                                  |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/n_3_GEN_STS_GRTR_THAN_8.GEN_CAPTURE_HSIZE_AT_LSIZE_LESS_ERR.capture_hsize_at_uf_err[15]_i_2                                                                                                                | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/n_3_GEN_STS_GRTR_THAN_8.GEN_CAPTURE_HSIZE_AT_LSIZE_LESS_ERR.capture_hsize_at_uf_err[15]_i_1                                                                                                 |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/col_buf_0_val_0_0_5_fu_1860                                                                                                                                                                             |                                                                                                                                                                                                                                                                  |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/col_buf_0_val_0_0_3_fu_1700                                                                                                                                                                             |                                                                                                                                                                                                                                                                  |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/col_buf_0_val_0_0_6_fu_1940                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/col_buf_0_val_0_0_5_fu_1860                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/col_buf_0_val_0_0_3_fu_1700                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/n_3_src_kernel_win_0_val_2_1_fu_174[7]_i_1                                                                                                                                                                |                                                                                                                                                                                                                                                                  |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/src_kernel_win_0_val_1_2_fu_1820                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_3_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                        | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_3_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                       | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_3_sig_btt_cntr_im0[15]_i_1                                                                                                                                                            | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr04_out                                                                                                      | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr0                                                                                            |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/n_3_src_kernel_win_0_val_2_1_fu_174[7]_i_1                                                                                                                                                              |                                                                                                                                                                                                                                                                  |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN              |                                                                                                                                                                                                                                                                  |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[21]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[22]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[41]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[42]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_3_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                        | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/n_3_sig_btt_cntr[15]_i_1                                                                                                                                    | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                           |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/n_3_sig_child_addr_cntr_lsh[0]_i_1                                                                                                                          | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                           |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/n_3_sig_child_addr_cntr_msh[0]_i_1                                                                                                                          | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                           |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/n_3_GEN_STS_GRTR_THAN_8.GEN_CAPTURE_HSIZE_AT_LSIZE_LESS_ERR.capture_hsize_at_uf_err[15]_i_2                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/n_3_GEN_STS_GRTR_THAN_8.GEN_CAPTURE_HSIZE_AT_LSIZE_LESS_ERR.capture_hsize_at_uf_err[15]_i_1                                                                                                  |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_VGA/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/n_3_DI[15]_i_2                                                                                                                                                                                                | system_i/axi_dispctrl_VGA/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/n_3_DI[15]_i_1                                                                                                                                                                                 |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_3_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                       | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_3_sig_btt_cntr_im0[15]_i_1                                                                                                                                                            | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN               |                                                                                                                                                                                                                                                                  |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/n_3_sig_btt_cntr[15]_i_1                                                                                                                                     | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                            |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/n_3_sig_child_addr_cntr_lsh[0]_i_1                                                                                                                           | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                            |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[41]                                                                                                                                                                           | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                        |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[42]                                                                                                                                                                           | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                        |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/n_3_sig_child_addr_cntr_msh[0]_i_1                                                                                                                           | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                            |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr04_out                                                                                                       | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr0                                                                                             |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[21]                                                                                                                                                                            | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[19]                                                                                                                                                                           | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                        |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                  |                7 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[7]                                                                                                                                                                             | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[19]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                6 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/n_3_DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d4_i_1                                                                                                                                 |                4 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[7]                                                                                                                                                                             | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                4 |             17 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2                                                                                                                                                                                  |                7 |             17 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/n_3_sig_data_reg_out[31]_i_2                                                                                                                                      | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out0                                                                                                                                  |                5 |             17 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                   | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_3_GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID_i_1                                                                                                                                            |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/n_3_DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d4_i_1                                                                                                                                  |                5 |             17 |
|  system_i/hdmi_rx/U0/clk_1x                   |                                                                                                                                                                                                                                                                                 | system_i/hdmi_rx/U0/GreenDecoder/PhaseAlignment/n_3_ctkn_srh_rst_reg                                                                                                                                                                                             |                5 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                                  |                3 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                                      |                                                                                                                                                                                                                                                                  |                3 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                     | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                4 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                     | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                5 |             19 |
|  system_i/hdmi_rx/U0/clk_1x                   |                                                                                                                                                                                                                                                                                 | system_i/hdmi_rx/U0/RedDecoder/PhaseAlignment/n_3_ctkn_srh_rst_reg                                                                                                                                                                                               |                5 |             19 |
|  system_i/hdmi_rx/U0/clk_1x                   |                                                                                                                                                                                                                                                                                 | system_i/hdmi_rx/U0/BlueDecoder/PhaseAlignment/n_3_ctkn_srh_rst_reg                                                                                                                                                                                              |                5 |             19 |
|  system_i/hdmi_rx/U0/clk_1x                   | system_i/hdmi_rx/U0/GreenDecoder/ChannelBond/we                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                  |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                             | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                6 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready                                                                                                                                                              |                                                                                                                                                                                                                                                                  |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg19_out                                                                                                                                                            | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                    |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg19_out                                                                                                                                                            | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                    |                3 |             20 |
|  system_i/hdmi_rx/U0/clk_1x                   | system_i/hdmi_rx/U0/RedDecoder/ChannelBond/we                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                  |                3 |             20 |
|  system_i/hdmi_rx/U0/clk_1x                   | system_i/hdmi_rx/U0/BlueDecoder/ChannelBond/we                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                  |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |                4 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT  | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                3 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[12]                                                                                                                                                                           | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                        |                7 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT          | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                5 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                             | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                6 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT          | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |                3 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[22]                                                                                                                                                                            | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                7 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/brmerge_reg_19350                                                                                                                                                                                       |                                                                                                                                                                                                                                                                  |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/p_0_in                                                                                                                                                                                               |                5 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                              | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                                           |                5 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[12]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/n_3_S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                         |                8 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                  | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                  |                6 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/p_0_in                                                                                                                                                                                                |                5 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                             | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                             |                4 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                                 |                                                                                                                                                                                                                                                                  |                3 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/p_0_in                                                                                                                                                                                                |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                             | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                             |                5 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                             | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                                          |                5 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                            |                7 |             22 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                          | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                          |                5 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                                |                                                                                                                                                                                                                                                                  |                3 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                    | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                         |                6 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                           |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                     | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                          |                5 |             22 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/in_bridge_async_fifo_2_i/n_3_rd_ptr_rep[10]_i_1                                                                                                                                                                                   | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2                                                                                                                                                                                  |                7 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/n_3_src_kernel_win_0_val_0_1_fu_162[7]_i_1                                                                                                                                                              |                                                                                                                                                                                                                                                                  |                7 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_AXIvideo2Mat_U0/ap_reg_ppiten_pp1_it10                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                  |                7 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_AXIvideo2Mat_U0/n_3_axi_data_V1_reg_163[23]_i_1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                  |                6 |             24 |
|  system_i/hdmi_rx/U0/clk_1x                   |                                                                                                                                                                                                                                                                                 | system_i/hdmi_rx/U0/n_3_blue_bufr[7]_i_1                                                                                                                                                                                                                         |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_AXIvideo2Mat_U0/n_3_axi_data_V_1_reg_195[23]_i_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                  |                5 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_AXIvideo2Mat_U0/n_3_axi_data_V_3_reg_276[23]_i_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                  |                8 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/sobel_0/inst/sobel_U/ap_reg_ready_img_7_rows_V_full_n                                                                                                                                                                                                   |               13 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_AXIvideo2Mat_U0/tmp_data_V_reg_4020                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                8 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                        | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                                |                8 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_AXIvideo2Mat_U0/p_5_in                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                  |                8 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                      | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_fifo_ainit_nosync                                                                                                                                                                            |                5 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/or_cond221_i_reg_19720                                                                                                                                                                                    |                                                                                                                                                                                                                                                                  |               10 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/n_3_sig_data_reg_out[31]_i_2                                                                                                                                         | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out0                                                                                                                                     |                8 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/or_cond221_i_reg_19720                                                                                                                                                                                  |                                                                                                                                                                                                                                                                  |               10 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_wr_fifo                                                                                                                                        |                                                                                                                                                                                                                                                                  |                4 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_CONTROL_BUS_if_U/ar_hs                                                                                                                                                                                                                              | system_i/sobel_0/inst/sobel_CONTROL_BUS_if_U/n_3_rdata[31]_i_1                                                                                                                                                                                                   |                7 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_wr_fifo                                                                                                                                       |                                                                                                                                                                                                                                                                  |                4 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                                     |                                                                                                                                                                                                                                                                  |                4 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                                     |                                                                                                                                                                                                                                                                  |                4 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[45]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                     | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/n_3_m_payload_i[33]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/n_3_dm_address[0]_i_1                                                                                                                                                                                           | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1                                                                                                                                                          |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[25]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[24]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[23]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                     |                                                                                                                                                                                                                                                                  |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                         |                                                                                                                                                                                                                                                                  |                5 |             32 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/HDMI_VideoIN_axi4s/inst/in_coupler_i/n_3_rd_data[32]_i_1                                                                                                                                                                                                               | system_i/HDMI_VideoIN_axi4s/inst/n_3_in_coupler_i_i_1                                                                                                                                                                                                            |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[23]                                                                                                                                                                            | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[24]                                                                                                                                                                            | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[25]                                                                                                                                                                            | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/n_3_dm_address[0]_i_1                                                                                                                                                                                          | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                   |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[45]                                                                                                                                                                           | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                        |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[43]                                                                                                                                                                           | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                        |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[44]                                                                                                                                                                           | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                        |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_3_dm_address[0]_i_1                                                                                                                                                                                           | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                    |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_3_dm_address[0]_i_1                                                                                                                                                                                           | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1                                                                                                                                                          |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_CONTROL_BUS_if_U/n_3__rows[11]_i_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                  |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_CONTROL_BUS_if_U/n_3__cols[11]_i_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                  |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                     | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                       |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/n_3_m_payload_i[33]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/w_pipe/n_3_m_payload_i[35]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/n_3_m_payload_i[33]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/w_pipe/n_3_m_payload_i[35]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                    |                                                                                                                                                                                                                                                                  |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/n_3_m_payload_i[33]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                        |                                                                                                                                                                                                                                                                  |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/w_pipe/n_3_m_payload_i[35]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/n_3_m_payload_i[33]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/n_3_SLAVE_MODE_FRAME_CNT.chnl_current_frame[4]_i_1                                                                                                                                                    |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[44]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[43]                                                                                                                                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/p_0_in                                                                                                                                                         |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                                                       | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |                8 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[1]                                                             |                8 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                                             | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |                8 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                            | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[1]                                                             |                5 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/p_Val2_1_2_reg_20940                                                                                                                                                                                    |                                                                                                                                                                                                                                                                  |               11 |             33 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[1]                                  |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                         | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[1]                                                          |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/p_Val2_1_2_reg_20940                                                                                                                                                                                      |                                                                                                                                                                                                                                                                  |               12 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                     | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                     |                5 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/n_3_rd_data_fifo_0_i_1                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                    | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                    |                5 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                         | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                            |                9 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                        | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                           |                6 |             35 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/n_3_sig_data_reg_out[31]_i_2                                                                                                                                                             | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out0                                                                                                                                                         |               11 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/n_3_m_payload_i[35]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |                9 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/n_3_m_payload_i[35]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |               15 |             36 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                          | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s2mm_axis_linebuf_reset_out                                                                                                                                                                        |                7 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                           | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s2mm_axis_linebuf_reset_out                                                                                                                                                                         |                9 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/n_3_sig_data_reg_out[31]_i_2                                                                                                                                                              | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out0                                                                                                                                                          |               12 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/p_Val2_0_1_reg_20740                                                                                                                                                                                      |                                                                                                                                                                                                                                                                  |               11 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/n_3_INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1                                                                                            | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |               13 |             38 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/n_3_INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1                                                                                             | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |               11 |             38 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/n_3_INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1                                                                                             | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |               11 |             38 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/n_3_INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1                                                                                            | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |               14 |             38 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_dispctrl_VGA/inst/Inst_vdma_to_vga/n_3_running_reg_i_1                                                                                                                                                                                              |               13 |             39 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                             | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                          |               11 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                              | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                           |                8 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |               16 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |               16 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                 |               14 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/p_Val2_0_1_reg_20740                                                                                                                                                                                    |                                                                                                                                                                                                                                                                  |               11 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                                             |                                                                                                                                                                                                                                                                  |                6 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                                             |                                                                                                                                                                                                                                                                  |                6 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                                             |                                                                                                                                                                                                                                                                  |                6 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                                            |                                                                                                                                                                                                                                                                  |                6 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/ap_NS_fsm52_in                                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |               11 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/S_READY                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                     |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                      |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/n_3_m_payload_i[46]_i_1                                                                                                                                                               |                                                                                                                                                                                                                                                                  |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                      |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                      |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_data[65]_i_1                                                                                                                                                                    | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                   |               10 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S_READY                                                                                                                                                                              |                                                                                                                                                                                                                                                                  |               10 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_data[65]_i_1                                                                                                                                                                     | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1                                                                                                                                                          |                8 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/n_3_m_payload_i[61]_i_1                                                                                                                                                              |                                                                                                                                                                                                                                                                  |                8 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/S_READY                                                                                                                                                                              |                                                                                                                                                                                                                                                                  |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/n_3_m_payload_i[61]_i_1                                                                                                                                                              |                                                                                                                                                                                                                                                                  |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_data[65]_i_1                                                                                                                                                                     | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                                                    |               13 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_data[65]_i_1                                                                                                                                                                     | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_3_GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1                                                                                                                                                          |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                               | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                 |               20 |             49 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                               | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                 |               15 |             49 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_wr_fifo                                                                                                                                                                |                                                                                                                                                                                                                                                                  |                7 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/n_3_s_axis_cmd_tdata[67]_i_2                                                                                                                                                                                | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/n_3_s_axis_cmd_tdata[67]_i_1                                                                                                                                                                 |                9 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_wr_fifo                                                                                                                                                               |                                                                                                                                                                                                                                                                  |                7 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/n_3_s_axis_cmd_tdata[67]_i_2                                                                                                                                                                               | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_CMDSTS/n_3_s_axis_cmd_tdata[67]_i_1                                                                                                                                                                |                8 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in                                                                                                                                                                           |               14 |             51 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in                                                                                                                                                                           |               15 |             51 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in                                                                                                                                                                          |               18 |             51 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/n_3_s_axis_cmd_tdata[67]_i_2                                                                                                                                                                                | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/n_3_s_axis_cmd_tdata[67]_i_1                                                                                                                                                                 |                7 |             51 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/n_3_s_axis_cmd_tdata[67]_i_2                                                                                                                                                                                | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/n_3_s_axis_cmd_tdata[67]_i_1                                                                                                                                                                 |               10 |             51 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_wr_fifo                                                                                                                                                                |                                                                                                                                                                                                                                                                  |                8 |             53 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_wr_fifo                                                                                                                                                                |                                                                                                                                                                                                                                                                  |                8 |             53 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/ap_NS_fsm52_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                  |               14 |             63 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/n_3_sig_data_reg_out[63]_i_1                                                                                                                                                 |                                                                                                                                                                                                                                                                  |               20 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                               |                                                                                                                                                                                                                                                                  |               17 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/n_3_sig_data_reg_out[63]_i_1                                                                                                                                                  |                                                                                                                                                                                                                                                                  |               24 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                              |                                                                                                                                                                                                                                                                  |               13 |             64 |
|  system_i/hdmi_rx/U0/clk_1x                   |                                                                                                                                                                                                                                                                                 | system_i/hdmi_rx/U0/RedDecoder/n_3_PhaseAlignment_i_1                                                                                                                                                                                                            |               22 |             65 |
|  system_i/hdmi_rx/U0/clk_1x                   |                                                                                                                                                                                                                                                                                 | system_i/hdmi_rx/U0/GreenDecoder/n_3_PhaseAlignment_i_1                                                                                                                                                                                                          |               21 |             65 |
|  system_i/hdmi_rx/U0/clk_1x                   |                                                                                                                                                                                                                                                                                 | system_i/hdmi_rx/U0/BlueDecoder/n_3_PhaseAlignment_i_1                                                                                                                                                                                                           |               18 |             65 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[1]                                  |               11 |             66 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[0]                                  |               13 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[0]                                                             |               12 |             66 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[1]                                                          |               13 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[1]                                                             |               12 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[0]                                                          |               14 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[0]                                                             |               12 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[1]                                                             |               12 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |               16 |             67 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/n_3_gdm.dm_i_1                                                                                              |                                                                                                                                                                                                                                                                  |               12 |             69 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/n_3_goreg_dm.dout_i[69]_i_1                                                                                 |                                                                                                                                                                                                                                                                  |               14 |             69 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/S_READY                                                                                                                                                                      |                                                                                                                                                                                                                                                                  |               16 |             69 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/n_3_m_payload_i[68]_i_1                                                                                                                                                      |                                                                                                                                                                                                                                                                  |               14 |             69 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/n_3_goreg_dm.dout_i[73]_i_1                                                                                |                                                                                                                                                                                                                                                                  |               11 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/n_3_gdm.dm_i_1                                                                                             |                                                                                                                                                                                                                                                                  |               13 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                          | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |               16 |             78 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                         | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |               18 |             78 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                     | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out0                                                                                        |               22 |             78 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                      | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out0                                                                                         |               25 |             78 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HDMI/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                 |               35 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 | system_i/axi_vdma_HLS/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                                                  |               36 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                |                                                                                                                                                                                                                                                                  |               12 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_1_U0/grp_sobel_Filter2D_fu_49/p_012_0_i_reg_3440                                                                                                                                                                                      |                                                                                                                                                                                                                                                                  |               28 |             96 |
|  system_i/hdmi_rx/U0/JE[7]                    |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                  |               17 |             97 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sobel_0/inst/sobel_U/sobel_Sobel_U0/grp_sobel_Filter2D_fu_49/p_012_0_i_reg_3440                                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |               30 |             97 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     | system_i/axi_dispctrl_VGA/inst/Inst_vdma_to_vga/n_3_frm_height[11]_i_1                                                                                                                                                                                                          | system_i/axi_dispctrl_VGA/inst/Inst_vdma_to_vga/n_3_running_reg_i_1                                                                                                                                                                                              |               24 |             98 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY                                                                                                                                                         | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |               24 |            102 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY                                                                                                                                               | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/n_3_USE_WRITE.write_addr_inst_i_1                                                                                                                                               |               22 |            102 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               |                                                                                                                                                                                                                                                                  |               13 |            104 |
|  system_i/axi_dispctrl_VGA/inst/PXL_CLK_O     |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                  |               29 |            129 |
|  system_i/hdmi_rx/U0/clk_1x                   |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                  |               40 |            130 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_reg_update                                                                                                                                                                                         | system_i/axi_vdma_VGA/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/p_0_in                                                                                                                               |               25 |            141 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/video_reg_update                                                                                                                                                                                         | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/p_0_in                                                                                                                               |               27 |            141 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_reg_update                                                                                                                                                                                         | system_i/axi_vdma_HLS/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/p_0_in                                                                                                                               |               22 |            141 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/video_reg_update                                                                                                                                                                                        | system_i/axi_vdma_HDMI/U0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/p_0_in                                                                                                                              |               30 |            141 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/sobel_0/inst/sobel_U/ap_rst_n_inv                                                                                                                                                                                                                       |               86 |            325 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | system_i/axi_dispctrl_VGA/inst/axi_dispctrl_v1_0_S_AXI_inst/n_3_slv_reg0[0]_i_1                                                                                                                                                                                  |              101 |            420 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                  |              260 |            944 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                  |              329 |           1009 |
+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


