//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_convolution_leaky_relu_27 // -- Begin function triton_poi_fused_convolution_leaky_relu_27
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_convolution_leaky_relu_27
.visible .entry triton_poi_fused_convolution_leaky_relu_27(
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_27_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_27_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_27_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_27_param_3,
	.param .u32 triton_poi_fused_convolution_leaky_relu_27_param_4,
	.param .u32 triton_poi_fused_convolution_leaky_relu_27_param_5
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<99>;
	.reg .b16 	%rs<29>;
	.reg .b32 	%r<256>;
	.reg .f32 	%f<102>;
	.reg .b64 	%rd<25>;
	.loc	1 19 0                          // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:19:0

// %bb.0:
	ld.param.u64 	%rd11, [triton_poi_fused_convolution_leaky_relu_27_param_0];
	ld.param.u64 	%rd12, [triton_poi_fused_convolution_leaky_relu_27_param_1];
$L__tmp0:
	.loc	1 22 28                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:22:33
	shl.b32 	%r122, %r1, 4;
	ld.param.u64 	%rd13, [triton_poi_fused_convolution_leaky_relu_27_param_2];
	ld.param.u64 	%rd14, [triton_poi_fused_convolution_leaky_relu_27_param_3];
	.loc	1 23 44                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:23:44
	mov.u32 	%r123, %tid.x;
	bfe.u32 	%r124, %r123, 4, 4;
	shl.b32 	%r125, %r123, 2;
	and.b32  	%r126, %r125, 12;
	.loc	1 23 23                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:23:23
	or.b32  	%r127, %r122, %r124;
	or.b32  	%r128, %r122, %r126;
	.loc	1 24 21                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:24:21
	setp.lt.s32 	%p60, %r127, 256;
	setp.lt.s32 	%p61, %r128, 256;
	.loc	1 25 28                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:25:33
	shl.b32 	%r129, %r2, 8;
	.loc	1 26 44                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:26:44
	shl.b32 	%r130, %r123, 4;
	and.b32  	%r131, %r130, 240;
	bfe.u32 	%r132, %r123, 2, 6;
	or.b32  	%r133, %r132, 64;
	or.b32  	%r134, %r132, 128;
	or.b32  	%r135, %r132, 192;
	and.b32  	%r136, %r123, 255;
	.loc	1 26 23                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:26:23
	or.b32  	%r137, %r129, %r131;
	or.b32  	%r138, %r129, %r132;
	or.b32  	%r139, %r129, %r133;
	or.b32  	%r140, %r129, %r134;
	or.b32  	%r141, %r129, %r135;
	or.b32  	%r142, %r129, %r136;
	.loc	1 27 21                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:27:21
	setp.lt.s32 	%p62, %r137, 512;
	setp.lt.s32 	%p63, %r138, 512;
	setp.lt.s32 	%p64, %r139, 512;
	setp.lt.s32 	%p65, %r140, 512;
	setp.lt.s32 	%p66, %r141, 512;
	setp.lt.s32 	%p37, %r142, 512;
	.loc	1 31 19                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:31:19
	shr.s32 	%r144, %r128, 31;
	shr.u32 	%r145, %r144, 26;
	add.s32 	%r146, %r128, %r145;
	.loc	1 30 19                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:30:19
	and.b32  	%r147, %r146, -64;
	sub.s32 	%r148, %r128, %r147;
	.loc	1 32 39                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:39
	shl.b32 	%r149, %r127, 9;
	.loc	1 32 35                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:35
	add.s32 	%r150, %r137, %r149;
	or.b32  	%r151, %r150, 4;
	or.b32  	%r152, %r150, 8;
	or.b32  	%r153, %r150, 12;
	.loc	1 32 30                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:30
	cvt.s64.s32 	%rd15, %r150;
	mul.wide.s32 	%rd16, %r150, 4;
	add.s64 	%rd1, %rd11, %rd16;
	mul.wide.s32 	%rd17, %r151, 4;
	add.s64 	%rd2, %rd11, %rd17;
	mul.wide.s32 	%rd18, %r152, 4;
	add.s64 	%rd3, %rd11, %rd18;
	mul.wide.s32 	%rd19, %r153, 4;
	add.s64 	%rd4, %rd11, %rd19;
	.loc	1 32 52                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:52
	and.pred  	%p1, %p60, %p62;
	and.pred  	%p56, %p61, %p63;
	and.pred  	%p57, %p61, %p64;
	and.pred  	%p58, %p61, %p65;
	and.pred  	%p59, %p61, %p66;
	.loc	1 32 44                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:44
	// begin inline asm
	mov.u32 %r20, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r20, %r22, %r24, %r26 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r28, 0x0;
	mov.u32 %r30, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r34, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r28, %r30, %r32, %r34 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r36, 0x0;
	mov.u32 %r38, 0x0;
	mov.u32 %r40, 0x0;
	mov.u32 %r42, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r36, %r38, %r40, %r42 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r44, 0x0;
	mov.u32 %r46, 0x0;
	mov.u32 %r48, 0x0;
	mov.u32 %r50, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r44, %r46, %r48, %r50 }, [ %rd4 + 0 ];
	// end inline asm
	shl.b32 	%r154, %r123, 8;
	and.b32  	%r155, %r154, 3840;
	or.b32  	%r156, %r155, %r124;
	and.b32  	%r157, %r125, 1020;
	mov.u32 	%r158, global_smem;
	add.s32 	%r159, %r158, %r155;
	shl.b32 	%r160, %r156, 2;
	add.s32 	%r19, %r159, %r160;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r20;
	// end inline asm
	add.s32 	%r21, %r19, 80;
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r22;
	// end inline asm
	add.s32 	%r23, %r19, 160;
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r24;
	// end inline asm
	add.s32 	%r25, %r19, 240;
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r26;
	// end inline asm
	add.s32 	%r27, %r19, 320;
	// begin inline asm
	@%p5 st.shared.b32 [ %r27 + 0 ], %r28;
	// end inline asm
	add.s32 	%r29, %r19, 400;
	// begin inline asm
	@%p5 st.shared.b32 [ %r29 + 0 ], %r30;
	// end inline asm
	add.s32 	%r31, %r19, 480;
	// begin inline asm
	@%p5 st.shared.b32 [ %r31 + 0 ], %r32;
	// end inline asm
	add.s32 	%r33, %r19, 560;
	// begin inline asm
	@%p5 st.shared.b32 [ %r33 + 0 ], %r34;
	// end inline asm
	add.s32 	%r35, %r19, 640;
	// begin inline asm
	@%p5 st.shared.b32 [ %r35 + 0 ], %r36;
	// end inline asm
	add.s32 	%r37, %r19, 720;
	// begin inline asm
	@%p5 st.shared.b32 [ %r37 + 0 ], %r38;
	// end inline asm
	add.s32 	%r39, %r19, 800;
	// begin inline asm
	@%p5 st.shared.b32 [ %r39 + 0 ], %r40;
	// end inline asm
	add.s32 	%r41, %r19, 880;
	// begin inline asm
	@%p5 st.shared.b32 [ %r41 + 0 ], %r42;
	// end inline asm
	add.s32 	%r43, %r19, 960;
	// begin inline asm
	@%p5 st.shared.b32 [ %r43 + 0 ], %r44;
	// end inline asm
	add.s32 	%r45, %r19, 1040;
	// begin inline asm
	@%p5 st.shared.b32 [ %r45 + 0 ], %r46;
	// end inline asm
	add.s32 	%r47, %r19, 1120;
	// begin inline asm
	@%p5 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	add.s32 	%r49, %r19, 1200;
	// begin inline asm
	@%p5 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r161, %r123, 252;
	shl.b32 	%r162, %r161, 2;
	add.s32 	%r163, %r158, %r162;
	shl.b32 	%r164, %r157, 2;
	add.s32 	%r165, %r163, %r164;
	or.b32  	%r166, %r157, 1024;
	and.b32  	%r167, %r166, 2032;
	add.s32 	%r168, %r158, %r167;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r157, 2048;
	and.b32  	%r171, %r170, 3056;
	add.s32 	%r172, %r158, %r171;
	add.s32 	%r173, %r172, %r164;
	or.b32  	%r174, %r157, 3072;
	and.b32  	%r175, %r174, 4080;
	add.s32 	%r176, %r158, %r175;
	add.s32 	%r177, %r176, %r164;
	and.b32  	%r178, %r130, 4080;
	bfe.u32 	%r179, %r130, 8, 4;
	or.b32  	%r180, %r179, %r178;
	shl.b32 	%r181, %r180, 2;
	add.s32 	%r51, %r158, %r181;
	shl.b32 	%r182, %r179, 2;
	add.s32 	%r183, %r158, %r182;
	shl.b32 	%r184, %r178, 2;
	add.s32 	%r185, %r183, %r184;
	add.s32 	%r53, %r185, 4;
	add.s32 	%r55, %r185, 8;
	add.s32 	%r57, %r185, 12;
	add.s32 	%r59, %r185, 16;
	add.s32 	%r61, %r185, 20;
	add.s32 	%r63, %r185, 24;
	add.s32 	%r65, %r185, 28;
	add.s32 	%r67, %r185, 32;
	add.s32 	%r69, %r185, 36;
	add.s32 	%r71, %r185, 40;
	add.s32 	%r73, %r185, 44;
	add.s32 	%r75, %r185, 48;
	add.s32 	%r77, %r185, 52;
	add.s32 	%r79, %r185, 56;
	add.s32 	%r81, %r185, 60;
	shl.b32 	%r186, %r136, 2;
	add.s32 	%r187, %r158, %r186;
	.loc	1 33 30                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:33:30
	mul.wide.s32 	%rd20, %r142, 4;
	add.s64 	%rd5, %rd12, %rd20;
	.loc	1 39 32                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:39:32
	add.s32 	%r84, %r187, %r186;
	shl.b32 	%r188, %r132, 3;
	add.s32 	%r189, %r158, %r188;
	shl.b32 	%r190, %r133, 3;
	add.s32 	%r191, %r158, %r190;
	shl.b32 	%r192, %r134, 3;
	add.s32 	%r193, %r158, %r192;
	shl.b32 	%r194, %r135, 3;
	add.s32 	%r195, %r158, %r194;
	.loc	1 32 44                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:44
	ld.shared.v4.f32 	{%f1, %f2, %f3, %f4}, [%r165];
	ld.shared.v4.f32 	{%f5, %f6, %f7, %f8}, [%r169+4096];
	ld.shared.v4.f32 	{%f9, %f10, %f11, %f12}, [%r173+8192];
	ld.shared.v4.f32 	{%f13, %f14, %f15, %f16}, [%r177+12288];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.b32 [ %r51 + 0 ], %r20;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r53 + 0 ], %r22;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r55 + 0 ], %r24;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r57 + 0 ], %r26;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r59 + 0 ], %r28;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r61 + 0 ], %r30;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r63 + 0 ], %r32;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r65 + 0 ], %r34;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r67 + 0 ], %r36;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r69 + 0 ], %r38;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r71 + 0 ], %r40;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r73 + 0 ], %r42;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r75 + 0 ], %r44;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r77 + 0 ], %r46;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r79 + 0 ], %r48;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r81 + 0 ], %r50;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f17, [%r187];
	ld.shared.f32 	%f18, [%r187+1028];
	ld.shared.f32 	%f19, [%r187+2056];
	ld.shared.f32 	%f20, [%r187+3084];
	ld.shared.f32 	%f21, [%r187+4112];
	ld.shared.f32 	%f22, [%r187+5140];
	ld.shared.f32 	%f23, [%r187+6168];
	ld.shared.f32 	%f24, [%r187+7196];
	ld.shared.f32 	%f25, [%r187+8224];
	ld.shared.f32 	%f26, [%r187+9252];
	ld.shared.f32 	%f27, [%r187+10280];
	ld.shared.f32 	%f28, [%r187+11308];
	ld.shared.f32 	%f29, [%r187+12336];
	ld.shared.f32 	%f30, [%r187+13364];
	ld.shared.f32 	%f31, [%r187+14392];
	ld.shared.f32 	%f32, [%r187+15420];
	.loc	1 33 35                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:33:35
	// begin inline asm
	mov.u32 %r85, 0x0;
	@%p37 ld.global.L1::evict_last.b32 { %r85 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 39 32                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:39:32
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.b32 [ %r84 + 0 ], %r85;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f33, [%r189];
	ld.shared.f32 	%f34, [%r191];
	ld.shared.f32 	%f35, [%r193];
	ld.shared.f32 	%f36, [%r195];
	.loc	1 34 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:34:18
	mov.b32 	%f37, %r85;
	add.f32 	%f38, %f1, %f33;
	add.f32 	%f39, %f2, %f33;
	add.f32 	%f40, %f3, %f33;
	add.f32 	%f41, %f4, %f33;
	add.f32 	%f42, %f5, %f34;
	add.f32 	%f43, %f6, %f34;
	add.f32 	%f44, %f7, %f34;
	add.f32 	%f45, %f8, %f34;
	add.f32 	%f46, %f9, %f35;
	add.f32 	%f47, %f10, %f35;
	add.f32 	%f48, %f11, %f35;
	add.f32 	%f49, %f12, %f35;
	add.f32 	%f50, %f13, %f36;
	add.f32 	%f51, %f14, %f36;
	add.f32 	%f52, %f15, %f36;
	add.f32 	%f53, %f16, %f36;
	add.f32 	%f54, %f17, %f37;
	add.f32 	%f55, %f18, %f37;
	add.f32 	%f56, %f21, %f37;
	add.f32 	%f57, %f22, %f37;
	add.f32 	%f58, %f25, %f37;
	add.f32 	%f59, %f26, %f37;
	add.f32 	%f60, %f29, %f37;
	add.f32 	%f61, %f30, %f37;
	add.f32 	%f62, %f31, %f37;
	add.f32 	%f63, %f32, %f37;
	add.f32 	%f64, %f19, %f37;
	add.f32 	%f65, %f20, %f37;
	add.f32 	%f66, %f23, %f37;
	add.f32 	%f67, %f24, %f37;
	add.f32 	%f68, %f27, %f37;
	add.f32 	%f69, %f28, %f37;
	.loc	1 36 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:36:18
	setp.gt.f32 	%p67, %f69, 0f00000000;
	selp.u16 	%rs17, 1, 0, %p67;
	setp.gt.f32 	%p68, %f68, 0f00000000;
	selp.u16 	%rs18, -1, 0, %p68;
	shl.b16 	%rs19, %rs18, 1;
	or.b16  	%rs20, %rs17, %rs19;
	setp.gt.f32 	%p69, %f67, 0f00000000;
	selp.u16 	%rs21, 1, 0, %p69;
	setp.gt.f32 	%p70, %f66, 0f00000000;
	selp.u16 	%rs22, -1, 0, %p70;
	shl.b16 	%rs23, %rs22, 1;
	or.b16  	%rs24, %rs21, %rs23;
	setp.gt.f32 	%p71, %f65, 0f00000000;
	selp.u16 	%rs25, 1, 0, %p71;
	setp.gt.f32 	%p72, %f64, 0f00000000;
	selp.u16 	%rs26, -1, 0, %p72;
	shl.b16 	%rs27, %rs26, 1;
	or.b16  	%rs28, %rs25, %rs27;
	setp.gt.f32 	%p73, %f63, 0f00000000;
	setp.gt.f32 	%p74, %f62, 0f00000000;
	setp.gt.f32 	%p75, %f61, 0f00000000;
	selp.u16 	%rs14, 1, 0, %p75;
	setp.gt.f32 	%p76, %f60, 0f00000000;
	setp.gt.f32 	%p77, %f59, 0f00000000;
	selp.u16 	%rs10, 1, 0, %p77;
	setp.gt.f32 	%p78, %f58, 0f00000000;
	setp.gt.f32 	%p79, %f57, 0f00000000;
	selp.u16 	%rs6, 1, 0, %p79;
	setp.gt.f32 	%p80, %f56, 0f00000000;
	setp.gt.f32 	%p81, %f55, 0f00000000;
	selp.u16 	%rs2, 1, 0, %p81;
	setp.gt.f32 	%p82, %f54, 0f00000000;
	setp.gt.f32 	%p83, %f53, 0f00000000;
	setp.gt.f32 	%p84, %f52, 0f00000000;
	setp.gt.f32 	%p85, %f51, 0f00000000;
	setp.gt.f32 	%p86, %f50, 0f00000000;
	setp.gt.f32 	%p87, %f49, 0f00000000;
	setp.gt.f32 	%p88, %f48, 0f00000000;
	setp.gt.f32 	%p89, %f47, 0f00000000;
	setp.gt.f32 	%p90, %f46, 0f00000000;
	setp.gt.f32 	%p91, %f45, 0f00000000;
	setp.gt.f32 	%p92, %f44, 0f00000000;
	setp.gt.f32 	%p93, %f43, 0f00000000;
	setp.gt.f32 	%p94, %f42, 0f00000000;
	setp.gt.f32 	%p95, %f41, 0f00000000;
	setp.gt.f32 	%p96, %f40, 0f00000000;
	setp.gt.f32 	%p97, %f39, 0f00000000;
	setp.gt.f32 	%p98, %f38, 0f00000000;
	.loc	1 38 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:38:18
	mul.f32 	%f70, %f38, 0f3E4CCCCD;
	mul.f32 	%f71, %f39, 0f3E4CCCCD;
	mul.f32 	%f72, %f40, 0f3E4CCCCD;
	mul.f32 	%f73, %f41, 0f3E4CCCCD;
	mul.f32 	%f74, %f42, 0f3E4CCCCD;
	mul.f32 	%f75, %f43, 0f3E4CCCCD;
	mul.f32 	%f76, %f44, 0f3E4CCCCD;
	mul.f32 	%f77, %f45, 0f3E4CCCCD;
	mul.f32 	%f78, %f46, 0f3E4CCCCD;
	mul.f32 	%f79, %f47, 0f3E4CCCCD;
	mul.f32 	%f80, %f48, 0f3E4CCCCD;
	mul.f32 	%f81, %f49, 0f3E4CCCCD;
	mul.f32 	%f82, %f50, 0f3E4CCCCD;
	mul.f32 	%f83, %f51, 0f3E4CCCCD;
	mul.f32 	%f84, %f52, 0f3E4CCCCD;
	mul.f32 	%f85, %f53, 0f3E4CCCCD;
	.loc	1 39 32                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:39:32
	selp.f32 	%f86, %f38, %f70, %p98;
	selp.f32 	%f87, %f39, %f71, %p97;
	selp.f32 	%f88, %f40, %f72, %p96;
	selp.f32 	%f89, %f41, %f73, %p95;
	selp.f32 	%f90, %f42, %f74, %p94;
	selp.f32 	%f91, %f43, %f75, %p93;
	selp.f32 	%f92, %f44, %f76, %p92;
	selp.f32 	%f93, %f45, %f77, %p91;
	selp.f32 	%f94, %f46, %f78, %p90;
	selp.f32 	%f95, %f47, %f79, %p89;
	selp.f32 	%f96, %f48, %f80, %p88;
	selp.f32 	%f97, %f49, %f81, %p87;
	selp.f32 	%f98, %f50, %f82, %p86;
	selp.f32 	%f99, %f51, %f83, %p85;
	selp.f32 	%f100, %f52, %f84, %p84;
	selp.f32 	%f101, %f53, %f85, %p83;
	.loc	1 40 25                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:40:25
	add.s64 	%rd6, %rd13, %rd15;
	.loc	1 40 45                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:40:45
	bar.sync 	0;
	add.s32 	%r86, %r158, %r136;
	selp.u16 	%rs1, 1, 0, %p82;
	// begin inline asm
	@%p5 st.shared.b8 [ %r86 + 0 ], %rs1;
	// end inline asm
	add.s32 	%r87, %r86, 257;
	// begin inline asm
	@%p5 st.shared.b8 [ %r87 + 0 ], %rs2;
	// end inline asm
	add.s32 	%r88, %r86, 514;
	selp.u16 	%rs3, 1, 0, %p72;
	// begin inline asm
	@%p5 st.shared.b8 [ %r88 + 0 ], %rs3;
	// end inline asm
	add.s32 	%r89, %r86, 771;
	and.b16  	%rs4, %rs28, 1;
	// begin inline asm
	@%p5 st.shared.b8 [ %r89 + 0 ], %rs4;
	// end inline asm
	add.s32 	%r90, %r86, 1028;
	selp.u16 	%rs5, 1, 0, %p80;
	// begin inline asm
	@%p5 st.shared.b8 [ %r90 + 0 ], %rs5;
	// end inline asm
	add.s32 	%r91, %r86, 1285;
	// begin inline asm
	@%p5 st.shared.b8 [ %r91 + 0 ], %rs6;
	// end inline asm
	add.s32 	%r92, %r86, 1542;
	selp.u16 	%rs7, 1, 0, %p70;
	// begin inline asm
	@%p5 st.shared.b8 [ %r92 + 0 ], %rs7;
	// end inline asm
	add.s32 	%r93, %r86, 1799;
	and.b16  	%rs8, %rs24, 1;
	// begin inline asm
	@%p5 st.shared.b8 [ %r93 + 0 ], %rs8;
	// end inline asm
	add.s32 	%r94, %r86, 2056;
	selp.u16 	%rs9, 1, 0, %p78;
	// begin inline asm
	@%p5 st.shared.b8 [ %r94 + 0 ], %rs9;
	// end inline asm
	add.s32 	%r95, %r86, 2313;
	// begin inline asm
	@%p5 st.shared.b8 [ %r95 + 0 ], %rs10;
	// end inline asm
	add.s32 	%r96, %r86, 2570;
	selp.u16 	%rs11, 1, 0, %p68;
	// begin inline asm
	@%p5 st.shared.b8 [ %r96 + 0 ], %rs11;
	// end inline asm
	add.s32 	%r97, %r86, 2827;
	and.b16  	%rs12, %rs20, 1;
	// begin inline asm
	@%p5 st.shared.b8 [ %r97 + 0 ], %rs12;
	// end inline asm
	add.s32 	%r98, %r86, 3084;
	selp.u16 	%rs13, 1, 0, %p76;
	// begin inline asm
	@%p5 st.shared.b8 [ %r98 + 0 ], %rs13;
	// end inline asm
	add.s32 	%r99, %r86, 3341;
	// begin inline asm
	@%p5 st.shared.b8 [ %r99 + 0 ], %rs14;
	// end inline asm
	add.s32 	%r100, %r86, 3598;
	selp.u16 	%rs15, 1, 0, %p74;
	// begin inline asm
	@%p5 st.shared.b8 [ %r100 + 0 ], %rs15;
	// end inline asm
	add.s32 	%r101, %r86, 3855;
	.loc	1 36 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:36:18
	selp.u16 	%rs16, 1, 0, %p73;
	.loc	1 40 45                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:40:45
	// begin inline asm
	@%p5 st.shared.b8 [ %r101 + 0 ], %rs16;
	// end inline asm
	bar.sync 	0;
	add.s32 	%r196, %r158, %r180;
	ld.shared.u8 	%r197, [%r196];
	ld.shared.u8 	%r198, [%r196+1];
	shl.b32 	%r199, %r198, 8;
	or.b32  	%r200, %r199, %r197;
	ld.shared.u8 	%r201, [%r196+2];
	shl.b32 	%r202, %r201, 16;
	ld.shared.u8 	%r203, [%r196+3];
	shl.b32 	%r204, %r203, 24;
	or.b32  	%r205, %r204, %r202;
	or.b32  	%r206, %r205, %r200;
	and.b32  	%r208, %r206, 16843009;
	ld.shared.u8 	%r209, [%r196+4];
	ld.shared.u8 	%r210, [%r196+5];
	shl.b32 	%r211, %r210, 8;
	or.b32  	%r212, %r211, %r209;
	ld.shared.u8 	%r213, [%r196+6];
	shl.b32 	%r214, %r213, 16;
	ld.shared.u8 	%r215, [%r196+7];
	shl.b32 	%r216, %r215, 24;
	or.b32  	%r217, %r216, %r214;
	or.b32  	%r218, %r217, %r212;
	and.b32  	%r220, %r218, 16843009;
	ld.shared.u8 	%r221, [%r196+8];
	ld.shared.u8 	%r222, [%r196+9];
	shl.b32 	%r223, %r222, 8;
	or.b32  	%r224, %r223, %r221;
	ld.shared.u8 	%r225, [%r196+10];
	shl.b32 	%r226, %r225, 16;
	ld.shared.u8 	%r227, [%r196+11];
	shl.b32 	%r228, %r227, 24;
	or.b32  	%r229, %r228, %r226;
	or.b32  	%r230, %r229, %r224;
	and.b32  	%r232, %r230, 16843009;
	ld.shared.u8 	%r233, [%r196+12];
	ld.shared.u8 	%r234, [%r196+13];
	shl.b32 	%r235, %r234, 8;
	or.b32  	%r236, %r235, %r233;
	ld.shared.u8 	%r237, [%r196+14];
	shl.b32 	%r238, %r237, 16;
	ld.shared.u8 	%r239, [%r196+15];
	shl.b32 	%r240, %r239, 24;
	or.b32  	%r241, %r240, %r238;
	or.b32  	%r242, %r241, %r236;
	and.b32  	%r244, %r242, 16843009;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd6 + 0 ], { %r208, %r220, %r232, %r244 };
	// end inline asm
	.loc	1 41 33                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:41:33
	shl.b32 	%r245, %r138, 6;
	shl.b32 	%r246, %r139, 6;
	shl.b32 	%r247, %r140, 6;
	shl.b32 	%r248, %r141, 6;
	.loc	1 41 44                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:41:44
	shl.b32 	%r249, %r146, 9;
	and.b32  	%r250, %r249, -32768;
	.loc	1 41 30                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:41:30
	add.s32 	%r251, %r250, %r148;
	.loc	1 41 38                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:41:38
	add.s32 	%r252, %r251, %r245;
	add.s32 	%r253, %r251, %r246;
	add.s32 	%r254, %r251, %r247;
	add.s32 	%r255, %r251, %r248;
	.loc	1 41 25                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:41:25
	mul.wide.s32 	%rd21, %r252, 4;
	add.s64 	%rd7, %rd14, %rd21;
	mul.wide.s32 	%rd22, %r253, 4;
	add.s64 	%rd8, %rd14, %rd22;
	mul.wide.s32 	%rd23, %r254, 4;
	add.s64 	%rd9, %rd14, %rd23;
	mul.wide.s32 	%rd24, %r255, 4;
	add.s64 	%rd10, %rd14, %rd24;
	.loc	1 41 55                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:41:55
	mov.b32 	%r106, %f86;
	mov.b32 	%r107, %f87;
	mov.b32 	%r108, %f88;
	mov.b32 	%r109, %f89;
	// begin inline asm
	@%p56 st.global.v4.b32 [ %rd7 + 0 ], { %r106, %r107, %r108, %r109 };
	// end inline asm
	mov.b32 	%r110, %f90;
	mov.b32 	%r111, %f91;
	mov.b32 	%r112, %f92;
	mov.b32 	%r113, %f93;
	// begin inline asm
	@%p57 st.global.v4.b32 [ %rd8 + 0 ], { %r110, %r111, %r112, %r113 };
	// end inline asm
	mov.b32 	%r114, %f94;
	mov.b32 	%r115, %f95;
	mov.b32 	%r116, %f96;
	mov.b32 	%r117, %f97;
	// begin inline asm
	@%p58 st.global.v4.b32 [ %rd9 + 0 ], { %r114, %r115, %r116, %r117 };
	// end inline asm
	mov.b32 	%r118, %f98;
	mov.b32 	%r119, %f99;
	mov.b32 	%r120, %f100;
	mov.b32 	%r121, %f101;
	// begin inline asm
	@%p59 st.global.v4.b32 [ %rd10 + 0 ], { %r118, %r119, %r120, %r121 };
	// end inline asm
	.loc	1 41 4                          // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:41:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/sn/csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 115
.b8 110
.b8 118
.b8 55
.b8 120
.b8 97
.b8 107
.b8 51
.b8 97
.b8 106
.b8 102
.b8 97
.b8 99
.b8 112
.b8 122
.b8 53
.b8 52
.b8 121
.b8 98
.b8 110
.b8 53
.b8 114
.b8 51
.b8 50
.b8 113
.b8 118
.b8 113
.b8 115
.b8 54
.b8 114
.b8 53
.b8 116
.b8 50
.b8 111
.b8 120
.b8 103
.b8 120
.b8 54
.b8 122
.b8 53
.b8 110
.b8 109
.b8 120
.b8 108
.b8 52
.b8 108
.b8 117
.b8 107
.b8 50
.b8 105
.b8 55
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 115
.b8 110
.b8 0
	}
	.section	.debug_macinfo	{	}
