.. 
   Input file: fe/ips/fll_new/README.md

Register map
^^^^^^^^^^^^


Overview
""""""""

.. table:: 

    +-----------------------+------+-----+------------------------------+
    |         Name          |Offset|Width|         Description          |
    +=======================+======+=====+==============================+
    |:ref:`FSR<fll_FSR>`    |     0|   32|FLL status register           |
    +-----------------------+------+-----+------------------------------+
    |:ref:`DRR<fll_DRR>`    |     4|   32|DCO Range register            |
    +-----------------------+------+-----+------------------------------+
    |:ref:`TTR<fll_TTR>`    |     8|   32|Temperature Tracking Register |
    +-----------------------+------+-----+------------------------------+
    |:ref:`F0CR1<fll_F0CR1>`|    12|   32|FLL0 Configuration Register 1 |
    +-----------------------+------+-----+------------------------------+
    |:ref:`F0CR2<fll_F0CR2>`|    16|   32|FLL0 Configuration Register 2 |
    +-----------------------+------+-----+------------------------------+
    |:ref:`F1CR1<fll_F1CR1>`|    20|   32|FLL1 Configuration Register 1 |
    +-----------------------+------+-----+------------------------------+
    |:ref:`F1CR2<fll_F1CR2>`|    24|   32|FLL1 Configuration Register 2 |
    +-----------------------+------+-----+------------------------------+
    |:ref:`F2CR1<fll_F2CR1>`|    28|   32|FLL2 Configuration Register 1 |
    +-----------------------+------+-----+------------------------------+
    |:ref:`F2CR2<fll_F2CR2>`|    32|   32|FLL2 Configuration Register 2 |
    +-----------------------+------+-----+------------------------------+
    |:ref:`F3CR1<fll_F3CR1>`|    36|   32|FLL3 Configuration Register 1 |
    +-----------------------+------+-----+------------------------------+
    |:ref:`F3CR2<fll_F3CR2>`|    40|   32|FLL3 Configuration Register 2 |
    +-----------------------+------+-----+------------------------------+
    |:ref:`CCR1<fll_CCR1>`  |    44|   32|Clock Configuration register 1|
    +-----------------------+------+-----+------------------------------+
    |:ref:`CCR2<fll_CCR2>`  |    48|   32|Clock Configuration register 2|
    +-----------------------+------+-----+------------------------------+

.. _fll_FSR:

FSR
"""

FLL status register

.. table:: 

    +-----+---+------------+--------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |                                  Description                                   |
    +=====+===+============+================================================================================+
    |    0|R  |LOCK0       |LOCK0. Lock status for Feedback clock 0.                                        |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |    1|R  |CLMP_LO_ERR0|Clamp error low for FLL0. Set when new DCO value for FLL0 &lt; DCO_MIN value.   |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |    2|R  |CLMP_HI_ERR0|Clamp error high for FLL0. Set when new DCO value for FLL0 &gt; DCO_MAX value.  |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |    3|R  |FDC_SAT_ERR0|FDC saturation error for FLL0. Set when FDC counter of FLL0 overflows.          |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |    4|R  |LOCK1       |LOCK1. Lock status for Feedback clock 1.                                        |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |    5|R  |CLMP_LO_ERR1|Clamp error low for FLL1. Set when new DCO value for FLL1 &lt; DCO_MIN value.   |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |    6|R  |CLMP_HI_ERR1|Clamp error high for FLL1. Set when new DCO value for FLL1 &gt; DCO_MAX value.  |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |    7|R  |FDC_SAT_ERR1|FDC saturation error for FLL1. Set when FDC counter of FLL1 overflows.          |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |    8|R  |LOCK2       |LOCK2. Lock status for Feedback clock 3.                                        |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |    9|R  |CLMP_LO_ERR2|Clamp error low for FLL2. Set when new DCO value for FLL2 &lt; DCO_MIN value.   |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |   10|R  |CLMP_HI_ERR2|Clamp error high for FLL2. Set when new DCO value for FLL2 &gt; DCO_MAX value.  |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |   11|R  |FDC_SAT_ERR2|FDC saturation error for FLL2. Set when FDC counter of FLL2 overflows.          |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |   12|R  |LOCK3       |LOCK3. Lock status for Feedback clock 3.                                        |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |   13|R  |CLMP_LO_ERR3|Clamp error low for FLL3. Set when new DCO value for FLL3 &lt; DCO_MIN value.   |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |   14|R  |CLMP_HI_ERR3|Clamp error high for FLL3. Set when new DCO value for FLL3 &gt; DCO_MAX value.  |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |   15|R  |FDC_SAT_ERR3|FDC saturation error for FLL3. Set when FDC counter of FLL3 overflows.          |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |24:16|R  |DCOD        |Current DCO input code of the selected FLL (see DCOD_SEL field of DRR register).|
    +-----+---+------------+--------------------------------------------------------------------------------+

.. _fll_DRR:

DRR
"""

DCO Range register

.. table:: 

    +-----+---+--------+-------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |                                                       Description                                                       |
    +=====+===+========+=========================================================================================================================+
    |8:0  |R/W|DCOD_MIN|Minimum value allowed for DCO code.                                                                                      |
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------------------+
    |24:16|R/W|DCOD_MAX|Maximum value allowed for DCO code.                                                                                      |
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------------------+
    |29:28|R/W|DCOD_SEL|Selection of the FLL the DCO of which can be read back through FSR register (b00: FLLO, b01: FLL1, b10: FLL2, b11: FLL3).|
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------------------+

.. _fll_TTR:

TTR
"""

Temperature Tracking Register

.. table:: 

    +-----+---+-------+-----------------------------------------------------------+
    |Bit #|R/W| Name  |                        Description                        |
    +=====+===+=======+===========================================================+
    |23:0 |R/W|REFRESH|Number of ref clock cycles between two integration periods.|
    +-----+---+-------+-----------------------------------------------------------+

.. _fll_F0CR1:

F0CR1
"""""

FLL0 Configuration Register 1

.. table:: 

    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                                                                                  Description                                                                                                                                                   |
    +=====+===+=========+================================================================================================================================================================================================================================================================================================================+
    |    0|R/W|DCO_EN   |DCO enable for FLL0 (active high). 0: DCO0 is disabled -- FBKCLK0 is inactive. 1: DCO0 is enabled -- FBKCLK0 is managed according to the FLL0 configuration (default state).                                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    1|R/W|OP_MODE  |FLL0 operating mode. 0: open loop mode (default state). 1: closed loop mode.                                                                                                                                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    2|R/W|TTM_EN   |FLL0 temperature tracking mode enable. In open loop mode: do not care. In closed loop mode: 0: the frequency is always regulated (at each integration period). 1: the frequency is regulated at a rate controlled by REFRESH parameter of the TTR register.                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    3|R/W|DITH_EN  |FLL0 dithering enable. In open loop mode: do not care. In closed loop mode: when set, enable dithering pattern generator.                                                                                                                                                                                       |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |7:4  |R/W|LOOP_GAIN|FLL0 loop gain setting. Default: 2\ :sup:<code>-7</code> = 1 / 256.                                                                                                                                                                                                                                             |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R/W|LOCK_TOL |FLL0 lock tolerance. Margin around the target multiplication factor per integration period (MFI) within which the output clock is considered stable (i.e. the clock is stable when target |MFI – N\ :sub:<code>fdc</code>| &lt; LOCK_TOL).                                                                      |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |25:16|R/W|ITG_PER  |FLL0 integration period. Defines the duration of one integration period i.e. the number of REFCLK cycles during which the FDC counter is enabled. Integration period duration = (ITG_PER + 1) REFCLK cycles                                                                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:26|R/W|STBL     |FLL0 stable/unstable clock cycles before asserting/deasserting LOCK0. In closed loop mode, if LOCK0=0 (resp. 1): number of integration periods during which FBKCLK0 is stable (resp. unstable) before LOCK0 is asserted (resp. deasserted). In open loop mode, number of FBKCLK0 cycles until LOCK0 is asserted.|
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fll_F0CR2:

F0CR2
"""""

FLL0 Configuration Register 2

.. table:: 

    +-----+---+--------+--------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |                                     Description                                      |
    +=====+===+========+======================================================================================+
    |15:0 |R/W|MFI     |Target clock multiplication factor per integration period for FLL0 (closed loop mode).|
    +-----+---+--------+--------------------------------------------------------------------------------------+
    |24:16|R/W|DCOD_OLM|DCO input code for FLL0 (open loop mode).                                             |
    +-----+---+--------+--------------------------------------------------------------------------------------+

.. _fll_F1CR1:

F1CR1
"""""

FLL1 Configuration Register 1

.. table:: 

    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                                                                                  Description                                                                                                                                                   |
    +=====+===+=========+================================================================================================================================================================================================================================================================================================================+
    |    0|R/W|DCO_EN   |DCO enable for FLL1 (active high). 0: DCO1 is disabled (default state) -- FBKCLK1 is inactive. 1: DCO1 is enabled -- FBKCLK1 is managed according to the FLL1 configuration.                                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    1|R/W|OP_MODE  |FLL1 operating mode. 0: open loop mode (default state). 1: closed loop mode.                                                                                                                                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    2|R/W|TTM_EN   |FLL1 temperature tracking mode enable. In open loop mode: do not care. In closed loop mode: 0: the frequency is always regulated (at each integration period). 1: the frequency is regulated at a rate controlled by REFRESH parameter of the TTR register.                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    3|R/W|DITH_EN  |FLL1 dithering enable. In open loop mode: do not care. In closed loop mode: when set, enable dithering pattern generator.                                                                                                                                                                                       |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |7:4  |R/W|LOOP_GAIN|FLL1 loop gain setting. Default: 2\ :sup:<code>-7</code> = 1 / 256.                                                                                                                                                                                                                                             |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R/W|LOCK_TOL |FLL1 lock tolerance. Margin around the target multiplication factor per integration period (MFI) within which the output clock is considered stable (i.e. the clock is stable when target |MFI – N\ :sub:<code>fdc</code>| &lt; LOCK_TOL).                                                                      |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |25:16|R/W|ITG_PER  |FLL1 integration period. Defines the duration of one integration period i.e. the number of REFCLK cycles during which the FDC counter is enabled. Integration period duration = (ITG_PER + 1) REFCLK cycles                                                                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:26|R/W|STBL     |FLL1 stable/unstable clock cycles before asserting/deasserting LOCK1. In closed loop mode, if LOCK1=0 (resp. 1): number of integration periods during which FBKCLK1 is stable (resp. unstable) before LOCK1 is asserted (resp. deasserted). In open loop mode, number of FBKCLK1 cycles until LOCK1 is asserted.|
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fll_F1CR2:

F1CR2
"""""

FLL1 Configuration Register 2

.. table:: 

    +-----+---+--------+--------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |                                     Description                                      |
    +=====+===+========+======================================================================================+
    |15:0 |R/W|MFI     |Target clock multiplication factor per integration period for FLL1 (closed loop mode).|
    +-----+---+--------+--------------------------------------------------------------------------------------+
    |24:16|R/W|DCOD_OLM|DCO input code for FLL1 (open loop mode).                                             |
    +-----+---+--------+--------------------------------------------------------------------------------------+

.. _fll_F2CR1:

F2CR1
"""""

FLL2 Configuration Register 1

.. table:: 

    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                                                                                  Description                                                                                                                                                   |
    +=====+===+=========+================================================================================================================================================================================================================================================================================================================+
    |    0|R/W|DCO_EN   |DCO enable for FLL2 (active high). 0: DCO2 is disabled (default state) -- FBKCLK2 is inactive. 1: DCO2 is enabled -- FBKCLK2 is managed according to the FLL2 configuration.                                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    1|R/W|OP_MODE  |FLL2 operating mode. 0: open loop mode (default state). 1: closed loop mode.                                                                                                                                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    2|R/W|TTM_EN   |FLL2 temperature tracking mode enable. In open loop mode: do not care. In closed loop mode: 0: the frequency is always regulated (at each integration period). 1: the frequency is regulated at a rate controlled by REFRESH parameter of the TTR register.                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    3|R/W|DITH_EN  |FLL2 dithering enable. In open loop mode: do not care. In closed loop mode: when set, enable dithering pattern generator.                                                                                                                                                                                       |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |7:4  |R/W|LOOP_GAIN|FLL2 loop gain setting. Default: 2\ :sup:<code>-7</code> = 1 / 256.                                                                                                                                                                                                                                             |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R/W|LOCK_TOL |FLL2 lock tolerance. Margin around the target multiplication factor per integration period (MFI) within which the output clock is considered stable (i.e. the clock is stable when target |MFI – N\ :sub:<code>fdc</code>| &lt; LOCK_TOL).                                                                      |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |25:16|R/W|ITG_PER  |FLL2 integration period. Defines the duration of one integration period i.e. the number of REFCLK cycles during which the FDC counter is enabled. Integration period duration = (ITG_PER + 1) REFCLK cycles                                                                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:26|R/W|STBL     |FLL2 stable/unstable clock cycles before asserting/deasserting LOCK2. In closed loop mode, if LOCK2=0 (resp. 1): number of integration periods during which FBKCLK2 is stable (resp. unstable) before LOCK2 is asserted (resp. deasserted). In open loop mode, number of FBKCLK2 cycles until LOCK2 is asserted.|
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fll_F2CR2:

F2CR2
"""""

FLL2 Configuration Register 2

.. table:: 

    +-----+---+--------+--------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |                                     Description                                      |
    +=====+===+========+======================================================================================+
    |15:0 |R/W|MFI     |Target clock multiplication factor per integration period for FLL2 (closed loop mode).|
    +-----+---+--------+--------------------------------------------------------------------------------------+
    |24:16|R/W|DCOD_OLM|DCO input code for FLL2 (open loop mode).                                             |
    +-----+---+--------+--------------------------------------------------------------------------------------+

.. _fll_F3CR1:

F3CR1
"""""

FLL3 Configuration Register 1

.. table:: 

    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                                                                                                  Description                                                                                                                                                   |
    +=====+===+=========+================================================================================================================================================================================================================================================================================================================+
    |    0|R/W|DCO_EN   |DCO enable for FLL3 (active high). 0: DCO3 is disabled (default state) -- FBKCLK3 is inactive. 1: DCO3 is enabled -- FBKCLK3 is managed according to the FLL3 configuration.                                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    1|R/W|OP_MODE  |FLL3 operating mode. 0: open loop mode (default state). 1: closed loop mode.                                                                                                                                                                                                                                    |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    2|R/W|TTM_EN   |FLL3 temperature tracking mode enable. In open loop mode: do not care. In closed loop mode: 0: the frequency is always regulated (at each integration period). 1: the frequency is regulated at a rate controlled by REFRESH parameter of the TTR register.                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    3|R/W|DITH_EN  |FLL3 dithering enable. In open loop mode: do not care. In closed loop mode: when set, enable dithering pattern generator.                                                                                                                                                                                       |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |7:4  |R/W|LOOP_GAIN|FLL3 loop gain setting. Default: 2\ :sup:<code>-7</code> = 1 / 256.                                                                                                                                                                                                                                             |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R/W|LOCK_TOL |FLL3 lock tolerance. Margin around the target multiplication factor per integration period (MFI) within which the output clock is considered stable (i.e. the clock is stable when target |MFI – N\ :sub:<code>fdc</code>| &lt; LOCK_TOL).                                                                      |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |25:16|R/W|ITG_PER  |FLL3 integration period. Defines the duration of one integration period i.e. the number of REFCLK cycles during which the FDC counter is enabled. Integration period duration = (ITG_PER + 1) REFCLK cycles                                                                                                     |
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:26|R/W|STBL     |FLL3 stable/unstable clock cycles before asserting/deasserting LOCK3. In closed loop mode, if LOCK3=0 (resp. 1): number of integration periods during which FBKCLK3 is stable (resp. unstable) before LOCK3 is asserted (resp. deasserted). In open loop mode, number of FBKCLK3 cycles until LOCK3 is asserted.|
    +-----+---+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fll_F3CR2:

F3CR2
"""""

FLL3 Configuration Register 2

.. table:: 

    +-----+---+--------+--------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |                                     Description                                      |
    +=====+===+========+======================================================================================+
    |15:0 |R/W|MFI     |Target clock multiplication factor per integration period for FLL3 (closed loop mode).|
    +-----+---+--------+--------------------------------------------------------------------------------------+
    |24:16|R/W|DCOD_OLM|DCO input code for FLL3 (open loop mode).                                             |
    +-----+---+--------+--------------------------------------------------------------------------------------+

.. _fll_CCR1:

CCR1
""""

Clock Configuration register 1

.. table:: 

    +-----+---+--------+-------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |                                                 Description                                                 |
    +=====+===+========+=============================================================================================================+
    |7:0  |R/W|CLK0_DIV|Clock divider setting for OUTCLK[0]: OUTCLK[0] = CLK0 / (CLK0_DIV); divider is bypassed if CLK0_DIV = 0 or 1.|
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------+
    |15:8 |R/W|CLK1_DIV|Clock divider setting for OUTCLK[1]: OUTCLK[1] = CLK1 / (CLK1_DIV); divider is bypassed if CLK1_DIV = 0 or 1.|
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|CLK2_DIV|Clock divider setting for OUTCLK[2]: OUTCLK[2] = CLK2 / (CLK2_DIV); divider is bypassed if CLK2_DIV = 0 or 1.|
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------+
    |31:24|R/W|CLK3_DIV|Clock divider setting for OUTCLK[3]: OUTCLK[3] = CLK3 / (CLK3_DIV); divider is bypassed if CLK3_DIV = 0 or 1.|
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------+

.. _fll_CCR2:

CCR2
""""

Clock Configuration register 2

.. table:: 

    +-----+---+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |                                                                      Description                                                                      |
    +=====+===+========+=======================================================================================================================================================+
    |    0|R/W|CLK0_SEL|Clock source selection for OUTCLK[0]: 0: Ref clock (default). 1: FBKCLK[0] clock.                                                                      |
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |5:4  |R/W|CLK1_SEL|Clock source selection for OUTCLK[1]: 00: Ref clock. 01: FBKCLK[0] clock (default). 1x: FBKCLK[1] clock.                                               |
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|CLK2_SEL|Clock source selection for OUTCLK[2]: 00: Ref clock (default). 01: FBKCLK[0] clock. 10: FBKCLK[1] clock. 11: FBKCLK[2] clock.                          |
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |14:12|R/W|CLK3_SEL|Clock source selection for OUTCLK[3]: 000: Ref clock (default). 001: FBKCLK[0] clock. 010: FBKCLK[1] clock. 011: FBKCLK[2] clock. 1xx: FBKCLK[3] clock.|
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |16   |R/W|CKG0    |FBKCLK[0] clock gated. 0: FBKCLK[0] is not gated. 1: FBKCLK[0] is clock gated by LOCK0 signal.                                                         |
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |17   |R/W|CKG1    |FBKCLK[1] clock gated. 0: FBKCLK[1] is not gated. 1: FBKCLK[1] is clock gated by LOCK1 signal.                                                         |
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18   |R/W|CKG2    |FBKCLK[2] clock gated. 0: FBKCLK[2] is not gated. 1: FBKCLK[2] is clock gated by LOCK2 signal.                                                         |
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |19   |R/W|CKG3    |FBKCLK[3] clock gated. 0: FBKCLK[3] is not gated. 1: FBKCLK[3] is clock gated by LOCK3 signal.                                                         |
    +-----+---+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
