{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711519963155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711519963156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 13:12:42 2024 " "Processing started: Wed Mar 27 13:12:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711519963156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519963156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off century_clock -c century_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off century_clock -c century_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519963156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711519963436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711519963436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711519969545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_second_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file one_second_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_second_pulse " "Found entity 1: one_second_pulse" {  } { { "one_second_pulse.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/one_second_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711519969546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_second_pulse_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file one_second_pulse_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_second_pulse_tb " "Found entity 1: one_second_pulse_tb" {  } { { "one_second_pulse_tb.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/one_second_pulse_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711519969547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_60s.v 1 1 " "Found 1 design units, including 1 entities, in source file count_60s.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_60s " "Found entity 1: count_60s" {  } { { "count_60s.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/count_60s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711519969548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "century_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file century_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 century_clock " "Found entity 1: century_clock" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711519969549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711519969550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/count_60_min.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/count_60_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_60_min " "Found entity 1: count_60_min" {  } { { "output_files/count_60_min.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_60_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711519969551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/count_24_hours.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/count_24_hours.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_24_hours " "Found entity 1: count_24_hours" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711519969552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969552 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/count_day.v " "Can't analyze file -- file output_files/count_day.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711519969553 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "count_month.v " "Can't analyze file -- file count_month.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711519969556 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "count_year.v " "Can't analyze file -- file count_year.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711519969558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "date.v 1 1 " "Found 1 design units, including 1 entities, in source file date.v" { { "Info" "ISGN_ENTITY_NAME" "1 date " "Found entity 1: date" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711519969559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711519969560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969560 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(14) " "Verilog HDL Parameter Declaration warning at century_clock.v(14): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711519969561 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(15) " "Verilog HDL Parameter Declaration warning at century_clock.v(15): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711519969561 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(17) " "Verilog HDL Parameter Declaration warning at century_clock.v(17): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711519969561 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(18) " "Verilog HDL Parameter Declaration warning at century_clock.v(18): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711519969561 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(19) " "Verilog HDL Parameter Declaration warning at century_clock.v(19): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711519969561 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(21) " "Verilog HDL Parameter Declaration warning at century_clock.v(21): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711519969561 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(22) " "Verilog HDL Parameter Declaration warning at century_clock.v(22): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711519969561 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(23) " "Verilog HDL Parameter Declaration warning at century_clock.v(23): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711519969561 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(18) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(18): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711519969561 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(19) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(19): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711519969561 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(20) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(20): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711519969561 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(20) " "Verilog HDL Parameter Declaration warning at date.v(20): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711519969561 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(21) " "Verilog HDL Parameter Declaration warning at date.v(21): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711519969561 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(22) " "Verilog HDL Parameter Declaration warning at date.v(22): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711519969561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "century_clock " "Elaborating entity \"century_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711519969600 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 century_clock.v(53) " "Verilog HDL assignment warning at century_clock.v(53): truncated value with size 32 to match size of target (3)" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969601 "|century_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_second_pulse one_second_pulse:one_second_pulse " "Elaborating entity \"one_second_pulse\" for hierarchy \"one_second_pulse:one_second_pulse\"" {  } { { "century_clock.v" "one_second_pulse" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711519969601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:bcd_sec " "Elaborating entity \"bcd\" for hierarchy \"bcd:bcd_sec\"" {  } { { "century_clock.v" "bcd_sec" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711519969602 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(8) " "Verilog HDL assignment warning at bcd.v(8): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969602 "|century_clock|count_60s:count_60s|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(9) " "Verilog HDL assignment warning at bcd.v(9): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969602 "|century_clock|count_60s:count_60s|bcd:bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_24_hours count_24_hours:count_24_hours " "Elaborating entity \"count_24_hours\" for hierarchy \"count_24_hours:count_24_hours\"" {  } { { "century_clock.v" "count_24_hours" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711519969603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 count_24_hours.v(42) " "Verilog HDL assignment warning at count_24_hours.v(42): truncated value with size 32 to match size of target (5)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969604 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 count_24_hours.v(48) " "Verilog HDL assignment warning at count_24_hours.v(48): truncated value with size 32 to match size of target (6)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969604 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 count_24_hours.v(54) " "Verilog HDL assignment warning at count_24_hours.v(54): truncated value with size 32 to match size of target (6)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969604 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 count_24_hours.v(69) " "Verilog HDL assignment warning at count_24_hours.v(69): truncated value with size 32 to match size of target (6)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969604 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 count_24_hours.v(72) " "Verilog HDL assignment warning at count_24_hours.v(72): truncated value with size 32 to match size of target (6)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969604 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 count_24_hours.v(76) " "Verilog HDL assignment warning at count_24_hours.v(76): truncated value with size 32 to match size of target (5)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969604 "|century_clock|count_24_hours:count_24_hours"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "date date:date " "Elaborating entity \"date\" for hierarchy \"date:date\"" {  } { { "century_clock.v" "date" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711519969604 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "date.v(41) " "Verilog HDL Conditional Statement error at date.v(41): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 41 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711519969605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 date.v(44) " "Verilog HDL assignment warning at date.v(44): truncated value with size 32 to match size of target (6)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969605 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(59) " "Verilog HDL assignment warning at date.v(59): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969605 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 date.v(65) " "Verilog HDL assignment warning at date.v(65): truncated value with size 32 to match size of target (7)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969605 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "date.v(42) " "Verilog HDL Case Statement warning at date.v(42): incomplete case statement has no default case item" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711519969606 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 date.v(80) " "Verilog HDL assignment warning at date.v(80): truncated value with size 32 to match size of target (6)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969606 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(83) " "Verilog HDL assignment warning at date.v(83): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969606 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(87) " "Verilog HDL assignment warning at date.v(87): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969606 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(91) " "Verilog HDL assignment warning at date.v(91): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969606 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(95) " "Verilog HDL assignment warning at date.v(95): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969606 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 date.v(99) " "Verilog HDL assignment warning at date.v(99): truncated value with size 32 to match size of target (7)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711519969606 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "days date.v(33) " "Verilog HDL Always Construct warning at date.v(33): inferring latch(es) for variable \"days\", which holds its previous value in one or more paths through the always construct" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711519969606 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "months date.v(33) " "Verilog HDL Always Construct warning at date.v(33): inferring latch(es) for variable \"months\", which holds its previous value in one or more paths through the always construct" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711519969606 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "years date.v(33) " "Verilog HDL Always Construct warning at date.v(33): inferring latch(es) for variable \"years\", which holds its previous value in one or more paths through the always construct" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711519969607 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_button_last date.v(33) " "Verilog HDL Always Construct warning at date.v(33): inferring latch(es) for variable \"set_button_last\", which holds its previous value in one or more paths through the always construct" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711519969607 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_button_last date.v(33) " "Inferred latch for \"set_button_last\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969607 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "years\[0\] date.v(33) " "Inferred latch for \"years\[0\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969607 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "years\[1\] date.v(33) " "Inferred latch for \"years\[1\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969608 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "years\[2\] date.v(33) " "Inferred latch for \"years\[2\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969608 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "years\[3\] date.v(33) " "Inferred latch for \"years\[3\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969608 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "years\[4\] date.v(33) " "Inferred latch for \"years\[4\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969608 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "years\[5\] date.v(33) " "Inferred latch for \"years\[5\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969608 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "years\[6\] date.v(33) " "Inferred latch for \"years\[6\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969608 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "months\[0\] date.v(33) " "Inferred latch for \"months\[0\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969608 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "months\[1\] date.v(33) " "Inferred latch for \"months\[1\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969608 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "months\[2\] date.v(33) " "Inferred latch for \"months\[2\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969608 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "months\[3\] date.v(33) " "Inferred latch for \"months\[3\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969608 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "days\[0\] date.v(33) " "Inferred latch for \"days\[0\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969608 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "days\[1\] date.v(33) " "Inferred latch for \"days\[1\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969608 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "days\[2\] date.v(33) " "Inferred latch for \"days\[2\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969608 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "days\[3\] date.v(33) " "Inferred latch for \"days\[3\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969609 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "days\[4\] date.v(33) " "Inferred latch for \"days\[4\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969609 "|century_clock|date:date"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "days\[5\] date.v(33) " "Inferred latch for \"days\[5\]\" at date.v(33)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969609 "|century_clock|date:date"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "date:date " "Can't elaborate user hierarchy \"date:date\"" {  } { { "century_clock.v" "date" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 181 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711519969610 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 41 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711519969649 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 27 13:12:49 2024 " "Processing ended: Wed Mar 27 13:12:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711519969649 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711519969649 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711519969649 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519969649 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 41 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 41 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711519970215 ""}
