Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter_tb_isim_beh.exe -prj /home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter_tb_beh.prj work.Top_HexCounter_tb 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Sychronizer.vhd" into library work
Parsing VHDL file "/home/maxwell/GitHub/TrabajoSED/HexCounter/StateMachine.vhd" into library work
Parsing VHDL file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Prescaler.vhd" into library work
Parsing VHDL file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Mux.vhd" into library work
Parsing VHDL file "/home/maxwell/GitHub/TrabajoSED/HexCounter/HexDecoder.vhd" into library work
Parsing VHDL file "/home/maxwell/GitHub/TrabajoSED/HexCounter/HexCounter.vhd" into library work
Parsing VHDL file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Demux.vhd" into library work
Parsing VHDL file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Debouncer.vhd" into library work
Parsing VHDL file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Count_StateMachine.vhd" into library work
Parsing VHDL file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter.vhd" into library work
WARNING:HDLCompiler:946 - "/home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter.vhd" Line 164: Actual for formal port clr_n is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter.vhd" Line 179: Actual for formal port clr_n is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter.vhd" Line 192: Actual for formal port clr_n is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter.vhd" Line 205: Actual for formal port clr_n is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter.vhd" Line 213: Actual for formal port clr_n is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter.vhd" Line 229: Actual for formal port clr_n is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter.vhd" Line 245: Actual for formal port clr_n is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter.vhd" Line 256: Actual for formal port clr_n is neither a static name nor a globally static expression
Parsing VHDL file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97800 KB
Fuse CPU Usage: 1240 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity PRESCALER [\PRESCALER(50000000,100)\]
Compiling architecture behavioral of entity Sychronizer [sychronizer_default]
Compiling architecture behavioral of entity DEBOUNCER [debouncer_default]
Compiling architecture behavioral of entity STATEMACHINE [statemachine_default]
Compiling architecture behavioral of entity COUNT_STATEMACHINE [\COUNT_STATEMACHINE(50000000,1)\]
Compiling architecture behavioral of entity DEMUX [\DEMUX(4)\]
Compiling architecture behavioral of entity HEXCOUNTER [hexcounter_default]
Compiling architecture dataflow of entity HEXDECODER [hexdecoder_default]
Compiling architecture behavioral of entity MUX [\MUX(8)\]
Compiling architecture structural of entity TOP_HEXCOUNTER [top_hexcounter_default]
Compiling architecture behavior of entity top_hexcounter_tb
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable /home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter_tb_isim_beh.exe
Fuse Memory Usage: 670164 KB
Fuse CPU Usage: 1380 ms
GCC CPU Usage: 900 ms
