<stg><name>toplevel</name>


<trans_list>

<trans id="374" from="1" to="2">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="2" to="3">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="3" to="4">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="4" to="5">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="5" to="6">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="6" to="7">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="7" to="8">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="8" to="9">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="9" to="10">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="10" to="11">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="11" to="12">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="12" to="15">
<condition id="188">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="12" to="13">
<condition id="191">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="13" to="14">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="14" to="12">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="15" to="16">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="16" to="17">
<condition id="160">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="16" to="34">
<condition id="159">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="17" to="18">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="18" to="19">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="19" to="20">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="20" to="21">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="21" to="22">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="22" to="23">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="23" to="24">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="24" to="25">
<condition id="195">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="val_assign" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="24" to="26">
<condition id="192">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="24" to="22">
<condition id="196">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="val_assign" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="25" to="33">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="26" to="27">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="27" to="28">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="28" to="33">
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="28" to="29">
<condition id="202">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="29" to="30">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="30" to="31">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="31" to="32">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="32" to="28">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="33" to="16">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ram_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ram)

]]></Node>
<StgValue><ssdm name="ram_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %ram1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %ram_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="ram1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)

]]></Node>
<StgValue><ssdm name="length_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)

]]></Node>
<StgValue><ssdm name="length_read"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_5 = shl i32 %length_read, 2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp = sub i32 %tmp_5, %length_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_7 = mul i32 %height_read, %tmp

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %p_add = add i32 3, %tmp_7

]]></Node>
<StgValue><ssdm name="p_add"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %p_add_i32_shr = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %p_add, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="p_add_i32_shr"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="30">
<![CDATA[
:2  %tmp_1 = zext i30 %ram1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:3  %MAXI_addr = getelementptr i32* %MAXI, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="MAXI_addr"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="30">
<![CDATA[
:24  %tmp_s = zext i30 %p_add_i32_shr to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="MAXI_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="MAXI_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="MAXI_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="52" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="MAXI_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="53" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="MAXI_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="54" st_id="10" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  call void @_ssdm_op_Write.s_axilite.i32P(i32* %version, i32 1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="MAXI_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %MAXI), !map !111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_r) nounwind, !map !115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %height) nounwind, !map !119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %version) nounwind, !map !123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %MAXI, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %ram, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str7, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %length_r, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %height, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32* %version, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  call void @_ssdm_op_Write.s_axilite.i32P(i32* %version, i32 1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="MAXI_addr_rd_req"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i30 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
burst.rd.header:1  %exitcond = icmp eq i30 %indvar, %p_add_i32_shr

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
burst.rd.header:2  %indvar_next = add i30 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:3  br i1 %exitcond, label %burst.rd.end, label %burst.rd.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="75" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:4  %MAXI_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %MAXI_addr)

]]></Node>
<StgValue><ssdm name="MAXI_addr_read"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="76" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body:2  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memcpy_OC_sectionDat)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="30">
<![CDATA[
burst.rd.body:3  %indvar1 = zext i30 %indvar to i64

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:5  %sectionData_addr = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %indvar1

]]></Node>
<StgValue><ssdm name="sectionData_addr"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
burst.rd.body:6  store i32 %MAXI_addr_read, i32* %sectionData_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:8  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="84" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end:0  %modePixel_1 = alloca i32

]]></Node>
<StgValue><ssdm name="modePixel_1"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="32">
<![CDATA[
burst.rd.end:1  %p_0113_1 = alloca i12

]]></Node>
<StgValue><ssdm name="p_0113_1"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.end:2  store i12 0, i12* @numberOfPixelsVisted, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32">
<![CDATA[
burst.rd.end:3  %tmp_6 = trunc i32 %length_read to i13

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end:4  %cast = zext i32 %length_read to i64

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="89" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.end:5  %cast5 = zext i32 %height_read to i64

]]></Node>
<StgValue><ssdm name="cast5"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
burst.rd.end:6  %bound = mul i64 %cast5, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.end:7  store i12 0, i12* %p_0113_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="93" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten1 = phi i64 [ 0, %burst.rd.end ], [ %indvar_flatten_next1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %x = phi i32 [ 0, %burst.rd.end ], [ %x_cast_mid2_v, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %y = phi i32 [ 0, %burst.rd.end ], [ %y_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %exitcond_flatten1 = icmp eq i64 %indvar_flatten1, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %indvar_flatten_next1 = add i64 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_flatten1, label %7, label %.reset10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset10:3  %exitcond1 = icmp ne i32 %y, %height_read

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset10:4  %y_mid2 = select i1 %exitcond1, i32 %y, i32 0

]]></Node>
<StgValue><ssdm name="y_mid2"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset10:5  %x_s = add i32 1, %x

]]></Node>
<StgValue><ssdm name="x_s"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset10:6  %x_cast_mid2_v = select i1 %exitcond1, i32 %x, i32 %x_s

]]></Node>
<StgValue><ssdm name="x_cast_mid2_v"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32">
<![CDATA[
.reset10:7  %tmp_8 = trunc i32 %x_cast_mid2_v to i13

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="32">
<![CDATA[
.reset10:9  %tmp_9 = trunc i32 %y_mid2 to i13

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32">
<![CDATA[
:0  %modePixel_1_load = load i32* %modePixel_1

]]></Node>
<StgValue><ssdm name="modePixel_1_load"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %modePixel_1_load

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="108" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset10:13  %tmp_3 = mul i13 %tmp_9, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset10:14  %tmp_4 = add i13 %tmp_8, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset10:15  %tmp_12 = shl i13 %tmp_4, 2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset10:16  %current_V = sub i13 %tmp_12, %tmp_4

]]></Node>
<StgValue><ssdm name="current_V"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="13">
<![CDATA[
.reset10:17  %tmp_13 = trunc i13 %current_V to i2

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset10:19  %tmp_15 = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %current_V, i32 2, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset10:23  %gepindex164_cast = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %current_V, i32 2, i32 12)

]]></Node>
<StgValue><ssdm name="gepindex164_cast"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="13">
<![CDATA[
.reset10:18  %tmp_14 = zext i13 %current_V to i14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="11">
<![CDATA[
.reset10:20  %adjSize140_cast = zext i11 %tmp_15 to i12

]]></Node>
<StgValue><ssdm name="adjSize140_cast"/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset10:21  %mem_index_gep = add i12 4, %adjSize140_cast

]]></Node>
<StgValue><ssdm name="mem_index_gep"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset10:22  %addrCmp = icmp ult i12 %mem_index_gep, 1692

]]></Node>
<StgValue><ssdm name="addrCmp"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.reset10:24  %gepindex = select i1 %addrCmp, i11 %gepindex164_cast, i11 -361

]]></Node>
<StgValue><ssdm name="gepindex"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="11">
<![CDATA[
.reset10:25  %gepindex2166_cast = zext i11 %gepindex to i64

]]></Node>
<StgValue><ssdm name="gepindex2166_cast"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset10:26  %sectionData_addr_1 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2166_cast

]]></Node>
<StgValue><ssdm name="sectionData_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="11">
<![CDATA[
.reset10:27  %sectionData_load = load i32* %sectionData_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sectionData_load"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.reset10:47  %r_V = add i14 1, %tmp_14

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="14">
<![CDATA[
.reset10:48  %tmp_33 = trunc i14 %r_V to i2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset10:49  %cast_gep_index73_cas = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %r_V, i32 2, i32 13)

]]></Node>
<StgValue><ssdm name="cast_gep_index73_cas"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.reset10:75  %r_V_1 = add i14 2, %tmp_14

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="14">
<![CDATA[
.reset10:76  %tmp_51 = trunc i14 %r_V_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset10:77  %cast_gep_index78_cas = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %r_V_1, i32 2, i32 13)

]]></Node>
<StgValue><ssdm name="cast_gep_index78_cas"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="129" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="11">
<![CDATA[
.reset10:27  %sectionData_load = load i32* %sectionData_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sectionData_load"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.reset10:28  %start_pos1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_13, i3 0)

]]></Node>
<StgValue><ssdm name="start_pos1"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset10:29  %end_pos = or i5 %start_pos1, 7

]]></Node>
<StgValue><ssdm name="end_pos"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset10:30  %tmp_16 = icmp ugt i5 %start_pos1, %end_pos

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="5">
<![CDATA[
.reset10:31  %tmp_17 = zext i5 %start_pos1 to i6

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="5">
<![CDATA[
.reset10:32  %tmp_18 = zext i5 %end_pos to i6

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset10:33  %tmp_19 = call i32 @llvm.part.select.i32(i32 %sectionData_load, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset10:34  %tmp_20 = sub i6 %tmp_17, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset10:35  %tmp_21 = xor i6 %tmp_17, 31

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset10:36  %tmp_22 = sub i6 %tmp_18, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset10:37  %tmp_23 = select i1 %tmp_16, i6 %tmp_20, i6 %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset10:38  %tmp_24 = select i1 %tmp_16, i32 %tmp_19, i32 %sectionData_load

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset10:39  %tmp_25 = select i1 %tmp_16, i6 %tmp_21, i6 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset10:40  %tmp_26 = sub i6 31, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="6">
<![CDATA[
.reset10:41  %tmp_27 = zext i6 %tmp_25 to i32

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset10:43  %tmp_29 = lshr i32 %tmp_24, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset10:50  %mem_index_gep1 = add i12 4, %cast_gep_index73_cas

]]></Node>
<StgValue><ssdm name="mem_index_gep1"/></StgValue>
</operation>

<operation id="146" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset10:51  %addrCmp1 = icmp ult i12 %mem_index_gep1, 1692

]]></Node>
<StgValue><ssdm name="addrCmp1"/></StgValue>
</operation>

<operation id="147" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.reset10:52  %gepindex1 = select i1 %addrCmp1, i12 %cast_gep_index73_cas, i12 1687

]]></Node>
<StgValue><ssdm name="gepindex1"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="12">
<![CDATA[
.reset10:53  %gepindex2178_cast = zext i12 %gepindex1 to i64

]]></Node>
<StgValue><ssdm name="gepindex2178_cast"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset10:54  %sectionData_addr_2 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2178_cast

]]></Node>
<StgValue><ssdm name="sectionData_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="11">
<![CDATA[
.reset10:55  %sectionData_load_1 = load i32* %sectionData_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sectionData_load_1"/></StgValue>
</operation>

<operation id="151" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset10:78  %mem_index_gep2 = add i12 4, %cast_gep_index78_cas

]]></Node>
<StgValue><ssdm name="mem_index_gep2"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset10:79  %addrCmp2 = icmp ult i12 %mem_index_gep2, 1692

]]></Node>
<StgValue><ssdm name="addrCmp2"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.reset10:80  %gepindex3 = select i1 %addrCmp2, i12 %cast_gep_index78_cas, i12 1687

]]></Node>
<StgValue><ssdm name="gepindex3"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="12">
<![CDATA[
.reset10:81  %gepindex2190_cast = zext i12 %gepindex3 to i64

]]></Node>
<StgValue><ssdm name="gepindex2190_cast"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset10:82  %sectionData_addr_3 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2190_cast

]]></Node>
<StgValue><ssdm name="sectionData_addr_3"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="11">
<![CDATA[
.reset10:83  %sectionData_load_2 = load i32* %sectionData_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sectionData_load_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="157" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
.reset10:42  %tmp_28 = zext i6 %tmp_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset10:44  %tmp_30 = lshr i32 -1, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset10:45  %tmp_31 = and i32 %tmp_29, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32">
<![CDATA[
.reset10:46  %tmp_32 = trunc i32 %tmp_31 to i8

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="161" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="11">
<![CDATA[
.reset10:55  %sectionData_load_1 = load i32* %sectionData_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sectionData_load_1"/></StgValue>
</operation>

<operation id="162" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.reset10:56  %start_pos2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_33, i3 0)

]]></Node>
<StgValue><ssdm name="start_pos2"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset10:57  %end_pos1 = or i5 %start_pos2, 7

]]></Node>
<StgValue><ssdm name="end_pos1"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset10:58  %tmp_34 = icmp ugt i5 %start_pos2, %end_pos1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="5">
<![CDATA[
.reset10:59  %tmp_35 = zext i5 %start_pos2 to i6

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="166" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="5">
<![CDATA[
.reset10:60  %tmp_36 = zext i5 %end_pos1 to i6

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset10:61  %tmp_37 = call i32 @llvm.part.select.i32(i32 %sectionData_load_1, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset10:62  %tmp_38 = sub i6 %tmp_35, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset10:63  %tmp_39 = xor i6 %tmp_35, 31

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="170" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset10:64  %tmp_40 = sub i6 %tmp_36, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="171" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset10:65  %tmp_41 = select i1 %tmp_34, i6 %tmp_38, i6 %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset10:66  %tmp_42 = select i1 %tmp_34, i32 %tmp_37, i32 %sectionData_load_1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset10:67  %tmp_43 = select i1 %tmp_34, i6 %tmp_39, i6 %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset10:68  %tmp_44 = sub i6 31, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="6">
<![CDATA[
.reset10:69  %tmp_45 = zext i6 %tmp_43 to i32

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset10:71  %tmp_47 = lshr i32 %tmp_42, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="11">
<![CDATA[
.reset10:83  %sectionData_load_2 = load i32* %sectionData_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sectionData_load_2"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.reset10:84  %start_pos3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_51, i3 0)

]]></Node>
<StgValue><ssdm name="start_pos3"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset10:85  %end_pos2 = or i5 %start_pos3, 7

]]></Node>
<StgValue><ssdm name="end_pos2"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset10:86  %tmp_52 = icmp ugt i5 %start_pos3, %end_pos2

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="5">
<![CDATA[
.reset10:87  %tmp_53 = zext i5 %start_pos3 to i6

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="5">
<![CDATA[
.reset10:88  %tmp_54 = zext i5 %end_pos2 to i6

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset10:89  %tmp_55 = call i32 @llvm.part.select.i32(i32 %sectionData_load_2, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset10:90  %tmp_56 = sub i6 %tmp_53, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="185" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset10:91  %tmp_57 = xor i6 %tmp_53, 31

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="186" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset10:92  %tmp_58 = sub i6 %tmp_54, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset10:93  %tmp_59 = select i1 %tmp_52, i6 %tmp_56, i6 %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset10:94  %tmp_60 = select i1 %tmp_52, i32 %tmp_55, i32 %sectionData_load_2

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset10:95  %tmp_61 = select i1 %tmp_52, i6 %tmp_57, i6 %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset10:96  %tmp_62 = sub i6 31, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="6">
<![CDATA[
.reset10:97  %tmp_63 = zext i6 %tmp_61 to i32

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset10:99  %tmp_65 = lshr i32 %tmp_60, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="193" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset10:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset10:1  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @mainXLoop_mainYLoop_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset10:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset10:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset10:10  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset10:11  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset10:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
.reset10:70  %tmp_46 = zext i6 %tmp_44 to i32

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset10:72  %tmp_48 = lshr i32 -1, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset10:73  %tmp_49 = and i32 %tmp_47, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32">
<![CDATA[
.reset10:74  %tmp_50 = trunc i32 %tmp_49 to i8

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="6">
<![CDATA[
.reset10:98  %tmp_64 = zext i6 %tmp_62 to i32

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset10:100  %tmp_66 = lshr i32 -1, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset10:101  %tmp_67 = and i32 %tmp_65, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="32">
<![CDATA[
.reset10:102  %tmp_68 = trunc i32 %tmp_67 to i8

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12">
<![CDATA[
.reset10:103  %numberOfPixelsVisted_1 = load i12* @numberOfPixelsVisted, align 2

]]></Node>
<StgValue><ssdm name="numberOfPixelsVisted_1"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
.reset10:104  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="210" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i12 [ 0, %.reset10 ], [ %i, %4 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="211" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_i = icmp ult i12 %i_i, %numberOfPixelsVisted_1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="212" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %i = add i12 %i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="213" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i, label %3, label %inVisited.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="12">
<![CDATA[
:0  %i_i_cast5 = zext i12 %i_i to i15

]]></Node>
<StgValue><ssdm name="i_i_cast5"/></StgValue>
</operation>

<operation id="215" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:5  %p_shl_i = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %i_i, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="216" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="15" op_0_bw="14">
<![CDATA[
:6  %p_shl_i_cast = zext i14 %p_shl_i to i15

]]></Node>
<StgValue><ssdm name="p_shl_i_cast"/></StgValue>
</operation>

<operation id="217" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:7  %tmp_21_i = sub i15 %p_shl_i_cast, %i_i_cast5

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="218" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="15">
<![CDATA[
:8  %tmp_22_i = sext i15 %tmp_21_i to i64

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %visited_addr = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_22_i

]]></Node>
<StgValue><ssdm name="visited_addr"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="13">
<![CDATA[
:10  %visited_load = load i8* %visited_addr, align 1

]]></Node>
<StgValue><ssdm name="visited_load"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:11  %tmp_23_i = add i15 %tmp_21_i, 1

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="15">
<![CDATA[
:12  %tmp_24_i = sext i15 %tmp_23_i to i64

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %visited_addr_1 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_24_i

]]></Node>
<StgValue><ssdm name="visited_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="13">
<![CDATA[
:14  %visited_load_1 = load i8* %visited_addr_1, align 1

]]></Node>
<StgValue><ssdm name="visited_load_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="225" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="13">
<![CDATA[
:10  %visited_load = load i8* %visited_addr, align 1

]]></Node>
<StgValue><ssdm name="visited_load"/></StgValue>
</operation>

<operation id="226" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="13">
<![CDATA[
:14  %visited_load_1 = load i8* %visited_addr_1, align 1

]]></Node>
<StgValue><ssdm name="visited_load_1"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:15  %tmp_25_i = add i15 %tmp_21_i, 2

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="15">
<![CDATA[
:16  %tmp_26_i = sext i15 %tmp_25_i to i64

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %visited_addr_2 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_26_i

]]></Node>
<StgValue><ssdm name="visited_addr_2"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="13">
<![CDATA[
:18  %visited_load_2 = load i8* %visited_addr_2, align 1

]]></Node>
<StgValue><ssdm name="visited_load_2"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %tmp_i_i = icmp eq i8 %tmp_32, %visited_load

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20  %tmp_i_i_9 = icmp eq i8 %tmp_50, %visited_load_1

]]></Node>
<StgValue><ssdm name="tmp_i_i_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="233" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_27_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="13">
<![CDATA[
:18  %visited_load_2 = load i8* %visited_addr_2, align 1

]]></Node>
<StgValue><ssdm name="visited_load_2"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_37_i_i = icmp eq i8 %tmp_68, %visited_load_2

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %tmp1 = and i1 %tmp_i_i_9, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %val_assign = and i1 %tmp1, %tmp_i_i

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:24  br i1 %val_assign, label %._crit_edge.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="val_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_27_i) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="val_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="244" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="245" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="12">
<![CDATA[
inVisited.exit:0  %lhs_V_1_cast3 = zext i12 %numberOfPixelsVisted_1 to i15

]]></Node>
<StgValue><ssdm name="lhs_V_1_cast3"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
inVisited.exit:1  %p_shl_i1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %numberOfPixelsVisted_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_i1"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="14">
<![CDATA[
inVisited.exit:2  %p_shl_i1_cast = zext i14 %p_shl_i1 to i15

]]></Node>
<StgValue><ssdm name="p_shl_i1_cast"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
inVisited.exit:3  %r_V_2 = sub i15 %p_shl_i1_cast, %lhs_V_1_cast3

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="44" op_0_bw="15">
<![CDATA[
inVisited.exit:4  %r_V_2_cast = sext i15 %r_V_2 to i44

]]></Node>
<StgValue><ssdm name="r_V_2_cast"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="44">
<![CDATA[
inVisited.exit:5  %tmp_i1 = zext i44 %r_V_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
inVisited.exit:6  %visited_addr_3 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_i1

]]></Node>
<StgValue><ssdm name="visited_addr_3"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
inVisited.exit:7  store i8 %tmp_32, i8* %visited_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
inVisited.exit:17  %tmp_6_i = add i12 %numberOfPixelsVisted_1, 1

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
inVisited.exit:18  store i12 %tmp_6_i, i12* @numberOfPixelsVisted, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="255" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="45" op_0_bw="44">
<![CDATA[
inVisited.exit:8  %lhs_V = zext i44 %r_V_2_cast to i45

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
inVisited.exit:9  %r_V_3 = add nsw i45 %lhs_V, 1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="257" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="45">
<![CDATA[
inVisited.exit:10  %tmp_3_i = zext i45 %r_V_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
inVisited.exit:11  %visited_addr_4 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_3_i

]]></Node>
<StgValue><ssdm name="visited_addr_4"/></StgValue>
</operation>

<operation id="259" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
inVisited.exit:12  store i8 %tmp_50, i8* %visited_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
inVisited.exit:13  %r_V_4 = add nsw i45 %lhs_V, 2

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="261" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="45">
<![CDATA[
inVisited.exit:14  %tmp_5_i = zext i45 %r_V_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="262" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
inVisited.exit:15  %visited_addr_5 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_5_i

]]></Node>
<StgValue><ssdm name="visited_addr_5"/></StgValue>
</operation>

<operation id="263" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
inVisited.exit:16  store i8 %tmp_68, i8* %visited_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
inVisited.exit:19  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="265" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i64 [ 0, %inVisited.exit ], [ %indvar_flatten_next, %.reset ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="266" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %x_i = phi i32 [ 0, %inVisited.exit ], [ %tmp_29_i_mid2_v, %.reset ]

]]></Node>
<StgValue><ssdm name="x_i"/></StgValue>
</operation>

<operation id="267" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:2  %agg_result_V_1_i = phi i12 [ 0, %inVisited.exit ], [ %tmp_36_agg_result_V_s, %.reset ]

]]></Node>
<StgValue><ssdm name="agg_result_V_1_i"/></StgValue>
</operation>

<operation id="268" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:3  %agg_result_V_load_i = phi i12 [ 0, %inVisited.exit ], [ %tmp_36_agg_result_V_1, %.reset ]

]]></Node>
<StgValue><ssdm name="agg_result_V_load_i"/></StgValue>
</operation>

<operation id="269" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %y_i = phi i32 [ 0, %inVisited.exit ], [ %y_2, %.reset ]

]]></Node>
<StgValue><ssdm name="y_i"/></StgValue>
</operation>

<operation id="270" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %exitcond_flatten = icmp eq i64 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="272" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %indvar_flatten_next = add i64 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="273" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond_flatten, label %getFrequency.exit, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:3  %exitcond2 = icmp ne i32 %y_i, %height_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="275" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:4  %y_i_mid2 = select i1 %exitcond2, i32 %y_i, i32 0

]]></Node>
<StgValue><ssdm name="y_i_mid2"/></StgValue>
</operation>

<operation id="276" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:6  %x_1 = add nsw i32 1, %x_i

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="277" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:7  %tmp_29_i_mid2_v = select i1 %exitcond2, i32 %x_i, i32 %x_1

]]></Node>
<StgValue><ssdm name="tmp_29_i_mid2_v"/></StgValue>
</operation>

<operation id="278" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="32">
<![CDATA[
.reset:8  %tmp_69 = trunc i32 %tmp_29_i_mid2_v to i13

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="279" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="32">
<![CDATA[
.reset:12  %tmp_70 = trunc i32 %y_i_mid2 to i13

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="280" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:84  %y_2 = add nsw i32 1, %y_i_mid2

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="281" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset:13  %tmp_33_i = mul i13 %tmp_6, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="282" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset:14  %tmp_i2 = add i13 %tmp_69, %tmp_33_i

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="283" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset:15  %tmp_71 = shl i13 %tmp_i2, 2

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="284" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset:16  %current_V_1 = sub i13 %tmp_71, %tmp_i2

]]></Node>
<StgValue><ssdm name="current_V_1"/></StgValue>
</operation>

<operation id="285" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="13">
<![CDATA[
.reset:17  %tmp_72 = trunc i13 %current_V_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="286" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="13">
<![CDATA[
.reset:18  %tmp_73 = zext i13 %current_V_1 to i14

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="287" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:19  %tmp_74 = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %current_V_1, i32 2, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="288" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:23  %gepindex_cast = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %current_V_1, i32 2, i32 12)

]]></Node>
<StgValue><ssdm name="gepindex_cast"/></StgValue>
</operation>

<operation id="289" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.reset:47  %r_V_5 = add i14 1, %tmp_73

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="290" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="2" op_0_bw="14">
<![CDATA[
.reset:48  %tmp_92 = trunc i14 %r_V_5 to i2

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="291" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:49  %cast_gep_index63_cas = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %r_V_5, i32 2, i32 13)

]]></Node>
<StgValue><ssdm name="cast_gep_index63_cas"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="292" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="11">
<![CDATA[
.reset:20  %adjSize136_cast = zext i11 %tmp_74 to i12

]]></Node>
<StgValue><ssdm name="adjSize136_cast"/></StgValue>
</operation>

<operation id="293" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:21  %mem_index_gep3 = add i12 4, %adjSize136_cast

]]></Node>
<StgValue><ssdm name="mem_index_gep3"/></StgValue>
</operation>

<operation id="294" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:22  %addrCmp3 = icmp ult i12 %mem_index_gep3, 1692

]]></Node>
<StgValue><ssdm name="addrCmp3"/></StgValue>
</operation>

<operation id="295" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.reset:24  %gepindex2 = select i1 %addrCmp3, i11 %gepindex_cast, i11 -361

]]></Node>
<StgValue><ssdm name="gepindex2"/></StgValue>
</operation>

<operation id="296" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="11">
<![CDATA[
.reset:25  %gepindex2_cast = zext i11 %gepindex2 to i64

]]></Node>
<StgValue><ssdm name="gepindex2_cast"/></StgValue>
</operation>

<operation id="297" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:26  %sectionData_addr_4 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2_cast

]]></Node>
<StgValue><ssdm name="sectionData_addr_4"/></StgValue>
</operation>

<operation id="298" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="11">
<![CDATA[
.reset:27  %sectionData_load_3 = load i32* %sectionData_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sectionData_load_3"/></StgValue>
</operation>

<operation id="299" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:50  %mem_index_gep4 = add i12 4, %cast_gep_index63_cas

]]></Node>
<StgValue><ssdm name="mem_index_gep4"/></StgValue>
</operation>

<operation id="300" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:51  %addrCmp4 = icmp ult i12 %mem_index_gep4, 1692

]]></Node>
<StgValue><ssdm name="addrCmp4"/></StgValue>
</operation>

<operation id="301" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.reset:52  %gepindex4 = select i1 %addrCmp4, i12 %cast_gep_index63_cas, i12 1687

]]></Node>
<StgValue><ssdm name="gepindex4"/></StgValue>
</operation>

<operation id="302" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="12">
<![CDATA[
.reset:53  %gepindex2154_cast = zext i12 %gepindex4 to i64

]]></Node>
<StgValue><ssdm name="gepindex2154_cast"/></StgValue>
</operation>

<operation id="303" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:54  %sectionData_addr_5 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2154_cast

]]></Node>
<StgValue><ssdm name="sectionData_addr_5"/></StgValue>
</operation>

<operation id="304" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="11">
<![CDATA[
.reset:55  %sectionData_load_4 = load i32* %sectionData_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sectionData_load_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="305" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="11">
<![CDATA[
.reset:27  %sectionData_load_3 = load i32* %sectionData_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sectionData_load_3"/></StgValue>
</operation>

<operation id="306" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.reset:28  %start_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_72, i3 0)

]]></Node>
<StgValue><ssdm name="start_pos"/></StgValue>
</operation>

<operation id="307" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:29  %end_pos3 = or i5 %start_pos, 7

]]></Node>
<StgValue><ssdm name="end_pos3"/></StgValue>
</operation>

<operation id="308" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:30  %tmp_75 = icmp ugt i5 %start_pos, %end_pos3

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="309" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="5">
<![CDATA[
.reset:31  %tmp_76 = zext i5 %start_pos to i6

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="310" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="5">
<![CDATA[
.reset:32  %tmp_77 = zext i5 %end_pos3 to i6

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="311" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:33  %tmp_78 = call i32 @llvm.part.select.i32(i32 %sectionData_load_3, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="312" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:34  %tmp_79 = sub i6 %tmp_76, %tmp_77

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="313" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:35  %tmp_80 = xor i6 %tmp_76, 31

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="314" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:36  %tmp_81 = sub i6 %tmp_77, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="315" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:37  %tmp_82 = select i1 %tmp_75, i6 %tmp_79, i6 %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="316" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:38  %tmp_83 = select i1 %tmp_75, i32 %tmp_78, i32 %sectionData_load_3

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="317" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:39  %tmp_84 = select i1 %tmp_75, i6 %tmp_80, i6 %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="318" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:40  %tmp_85 = sub i6 31, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="319" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="6">
<![CDATA[
.reset:41  %tmp_86 = zext i6 %tmp_84 to i32

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="320" st_id="31" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:43  %tmp_88 = lshr i32 %tmp_83, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="321" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="11">
<![CDATA[
.reset:55  %sectionData_load_4 = load i32* %sectionData_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sectionData_load_4"/></StgValue>
</operation>

<operation id="322" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.reset:56  %start_pos4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_92, i3 0)

]]></Node>
<StgValue><ssdm name="start_pos4"/></StgValue>
</operation>

<operation id="323" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:57  %end_pos4 = or i5 %start_pos4, 7

]]></Node>
<StgValue><ssdm name="end_pos4"/></StgValue>
</operation>

<operation id="324" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:58  %tmp_93 = icmp ugt i5 %start_pos4, %end_pos4

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="325" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="5">
<![CDATA[
.reset:59  %tmp_94 = zext i5 %start_pos4 to i6

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="326" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="5">
<![CDATA[
.reset:60  %tmp_95 = zext i5 %end_pos4 to i6

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:61  %tmp_96 = call i32 @llvm.part.select.i32(i32 %sectionData_load_4, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:62  %tmp_97 = sub i6 %tmp_94, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="329" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:63  %tmp_98 = xor i6 %tmp_94, 31

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:64  %tmp_99 = sub i6 %tmp_95, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="331" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:65  %tmp_100 = select i1 %tmp_93, i6 %tmp_97, i6 %tmp_99

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:66  %tmp_101 = select i1 %tmp_93, i32 %tmp_96, i32 %sectionData_load_4

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="333" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:67  %tmp_102 = select i1 %tmp_93, i6 %tmp_98, i6 %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="334" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:68  %tmp_103 = sub i6 31, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="335" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="6">
<![CDATA[
.reset:69  %tmp_104 = zext i6 %tmp_102 to i32

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="336" st_id="31" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:71  %tmp_106 = lshr i32 %tmp_101, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="337" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @freqXLoop_freqYLoop_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:9  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:10  %tmp_38_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="343" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="6">
<![CDATA[
.reset:42  %tmp_87 = zext i6 %tmp_85 to i32

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="345" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:44  %tmp_89 = lshr i32 -1, %tmp_87

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="346" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:45  %tmp_90 = and i32 %tmp_88, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="347" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="32">
<![CDATA[
.reset:46  %tmp_91 = trunc i32 %tmp_90 to i8

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="348" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="6">
<![CDATA[
.reset:70  %tmp_105 = zext i6 %tmp_103 to i32

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="349" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:72  %tmp_107 = lshr i32 -1, %tmp_105

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="350" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:73  %tmp_108 = and i32 %tmp_106, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="351" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="32">
<![CDATA[
.reset:74  %tmp_109 = trunc i32 %tmp_108 to i8

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="352" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:75  %tmp_i_i1 = icmp eq i8 %tmp_91, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="353" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:76  %tmp_i_i1_10 = icmp eq i8 %tmp_109, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_i_i1_10"/></StgValue>
</operation>

<operation id="354" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:77  %tmp_37_i_i1 = icmp eq i8 %tmp_109, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_37_i_i1"/></StgValue>
</operation>

<operation id="355" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:78  %tmp2 = and i1 %tmp_i_i1_10, %tmp_37_i_i1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="356" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:79  %val_assign_1 = and i1 %tmp2, %tmp_i_i1

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="357" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:80  %result_V = add i12 1, %agg_result_V_load_i

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="358" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.reset:81  %tmp_36_agg_result_V_s = select i1 %val_assign_1, i12 %result_V, i12 %agg_result_V_1_i

]]></Node>
<StgValue><ssdm name="tmp_36_agg_result_V_s"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.reset:82  %tmp_36_agg_result_V_1 = select i1 %val_assign_1, i12 %result_V, i12 %agg_result_V_load_i

]]></Node>
<StgValue><ssdm name="tmp_36_agg_result_V_1"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:83  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp_38_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="361" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
.reset:85  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="362" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="12">
<![CDATA[
getFrequency.exit:0  %p_0113_1_load = load i12* %p_0113_1

]]></Node>
<StgValue><ssdm name="p_0113_1_load"/></StgValue>
</operation>

<operation id="363" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
getFrequency.exit:1  %tmp_10 = icmp ult i12 %agg_result_V_1_i, %p_0113_1_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="364" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
getFrequency.exit:2  br i1 %tmp_10, label %._crit_edge, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:0  %tmp_11 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp_68, i8 %tmp_50, i8 %tmp_32)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="366" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="24">
<![CDATA[
:1  %modePixel = zext i24 %tmp_11 to i32

]]></Node>
<StgValue><ssdm name="modePixel"/></StgValue>
</operation>

<operation id="367" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  store i12 %agg_result_V_1_i, i12* %p_0113_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %modePixel, i32* %modePixel_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str11, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="371" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %y_1 = add i32 %y_mid2, 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="372" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="373" st_id="34" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %modePixel_1_load

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
