EESchema-LIBRARY Version 2.3  09/12/2011-13:10:13
# Device count = 1
#
# DEVSET Name: ATMEGA32U4
# Dev Prefix: IC
# Gate count = 1
#
DEF ATMEGA32U4 atmel 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA32U4
DRAW
P 2 1 0 0 -700 1800 800 1800 N
P 2 1 0 0 800 1800 800 -1300 N
P 2 1 0 0 800 -1300 -700 -1300 N
P 2 1 0 0 -700 -1300 -700 1800 N
X /RESET 13 -900 1700 200 R 40 40 1 1 B I
X AREF 42 -900 100 200 R 40 40 1 1 B 
X AVCC 24 -900 900 200 R 40 40 1 1 B 
X AVCC1 44 -900 800 200 R 40 40 1 1 B 
X D+ 4 -900 500 200 R 40 40 1 1 B 
X D- 3 -900 600 200 R 40 40 1 1 B 
X GND 15 -900 -900 200 R 40 40 1 1 B 
X GND1 23 -900 -1000 200 R 40 40 1 1 B 
X GND2 35 -900 -1100 200 R 40 40 1 1 B 
X GND3 43 -900 -1200 200 R 40 40 1 1 B 
X PB0(SS) 8 1000 -300 200 L 40 40 1 1 B 
X PB1(SCK) 9 1000 -200 200 L 40 40 1 1 B 
X PB2(PDI/MISO) 10 1000 -100 200 L 40 40 1 1 B 
X PB3(PDO/MISO) 11 1000 0 200 L 40 40 1 1 B 
X PB4(ADC11) 28 1000 100 200 L 40 40 1 1 B 
X PB5(OC1A/OC4B/ADC12) 29 1000 200 200 L 40 40 1 1 B 
X PB6(OC1B/OC4B/ADC13) 30 1000 300 200 L 40 40 1 1 B 
X PB7(OC0A/OC1C/RTS) 12 1000 400 200 L 40 40 1 1 B 
X PC6(OC1A) 31 1000 700 200 L 40 40 1 1 B 
X PC7(ICP3/CLK0/OC4A) 32 1000 600 200 L 40 40 1 1 B 
X PD0(INT0/OC0B) 18 1000 -1200 200 L 40 40 1 1 B 
X PD1(INT1/SDA) 19 1000 -1100 200 L 40 40 1 1 B 
X PD2(INT2/RXD1) 20 1000 -1000 200 L 40 40 1 1 B 
X PD3(INT3/TXD1) 21 1000 -900 200 L 40 40 1 1 B 
X PD4(ICP1/ADC8) 25 1000 -800 200 L 40 40 1 1 B 
X PD5(XCK/CTS) 22 1000 -700 200 L 40 40 1 1 B 
X PD6(T1/OC4D/ADC9) 26 1000 -600 200 L 40 40 1 1 B 
X PD7(OC4D/ADC10/T0) 27 1000 -500 200 L 40 40 1 1 B 
X PE2(HWB) 33 1000 1000 200 L 40 40 1 1 B 
X PE6 1 1000 900 200 L 40 40 1 1 B 
X PF0(ADC0) 41 1000 1700 200 L 40 40 1 1 B 
X PF1(ADC1) 40 1000 1600 200 L 40 40 1 1 B 
X PF4(ADC4/TCK) 39 1000 1500 200 L 40 40 1 1 B 
X PF5(ADC5/TMS) 38 1000 1400 200 L 40 40 1 1 B 
X PF6(ADC6/TDO) 37 1000 1300 200 L 40 40 1 1 B 
X PF7(ADC7(TDI) 36 1000 1200 200 L 40 40 1 1 B 
X UCAP 6 -900 300 200 R 40 40 1 1 B 
X UGND 5 -900 -700 200 R 40 40 1 1 B 
X UVCC 2 -900 1000 200 R 40 40 1 1 B 
X VBUS 7 -900 1500 200 R 40 40 1 1 B 
X VCC 14 -900 1200 200 R 40 40 1 1 B 
X VCC1 34 -900 1100 200 R 40 40 1 1 B 
X XTAL1 17 -900 -100 200 R 40 40 1 1 B 
X XTAL2 16 -900 -400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF
DEF AVR-ISP-6 CON 0 40 Y Y 1 F N
F0 "CON" -80 240 50 H V C CNN
F1 "AVR-ISP-6" -240 -230 50 H V L BNN
F2 "AVR-ISP-6" -520 40 50 V I C CNN
DRAW
T 0 -290 5 45 0 0 0 SCK  Normal 1 C C
T 0 300 110 45 0 0 0 VCC  Normal 1 C C
T 0 310 -105 45 0 1 0 GND  Normal 1 C C
T 0 -308 102 45 0 1 0 MISO  Normal 1 C C
T 0 332 -2 45 0 1 0 MOSI  Normal 1 C C
T 0 -290 -100 45 0 1 0 RST  Normal 1 C C
S -180 -140 190 -160 0 1 0 F
S -180 200 180 180 0 1 0 F
S -175 -160 -195 -40 0 1 0 F
S -175 200 -195 40 0 1 0 F
S 180 200 200 -160 0 1 0 F
X ~ 1 -125 100 100 R 40 40 1 1 P
X ~ 2 125 100 100 L 40 40 1 1 P
X ~ 3 -125 0 100 R 40 40 1 1 P
X ~ 4 125 0 100 L 40 40 1 1 P
X ~ 5 -125 -100 100 R 40 40 1 1 P
X ~ 6 125 -100 100 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# MICRO_USB
#
DEF MICRO_USB USB 0 0 N Y 1 F N
F0 "USB" 0 -350 60 H V C CNN
F1 "MICRO_USB" 0 400 60 H V C CNN
F2 "~" 0 0 60 H V C CNN
F3 "~" 0 0 60 H V C CNN
DRAW
T 900 100 0 120 0 0 0 USB  Normal 0 C C
P 5 0 0 0  150 350  0 350  0 -250  0 -300  150 -300 N
X VBUS 1 -200 250 200 R 50 50 1 1 w
X D- 2 -200 150 200 R 50 50 1 1 B
X D+ 3 -200 50 200 R 50 50 1 1 B
X ID 4 -200 -50 200 R 50 50 1 1 B
X GND 5 -200 -150 200 R 50 50 1 1 w
X SHLD SH -200 -250 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# KS0108
#
DEF KS0108 U 0 40 Y Y 1 0 N
F0 "U" 0 -100 50 H V C C
F1 "KS0108" 0 100 50 H V C C
F2 "MODULE" 0 0 50 H I C C
F3 "DOCUMENTATION" 0 0 50 H I C C
DRAW
S -450 -1150 450 1150 1 0 0 N
X VSS 1 -750 950 300 R 50 50 1 1 W
X VDD 2 -750 850 300 R 50 50 1 1 W
X CONTR 3 -750 750 300 R 50 50 1 1 W
X D/I 4 -750 650 300 R 50 50 1 1 I
X R/W 5 -750 550 300 R 50 50 1 1 I
X E 6 -750 450 300 R 50 50 1 1 I
X D0 7 -750 350 300 R 50 50 1 1 I
X D1 8 -750 250 300 R 50 50 1 1 I
X D2 9 -750 150 300 R 50 50 1 1 I
X D3 10 -750 50 300 R 50 50 1 1 I
X D4 11 -750 -50 300 R 50 50 1 1 I
X D5 12 -750 -150 300 R 50 50 1 1 I
X D6 13 -750 -250 300 R 50 50 1 1 I
X D7 14 -750 -350 300 R 50 50 1 1 I
X CS1 15 -750 -450 300 R 50 50 1 1 I
X CS2 16 -750 -550 300 R 50 50 1 1 I
X RST 17 -750 -650 300 R 50 50 1 1 I I
X VEE 18 -750 -750 300 R 50 50 1 1 w
X A 19 -750 -850 300 R 50 50 1 1 U
X K 20 -750 -950 300 R 50 50 1 1 U
ENDDRAW
ENDDEF
#
# CAT24C256
#
DEF CAT24C256 U 0 40 Y Y 1 F N
F0 "U" -150 350 60 H V C CNN
F1 "CAT24C256" 50 -350 60 H V C CNN
$FPLIST
 SOIC8
$ENDFPLIST
DRAW
S -200 300 200 -300 0 1 0 N
X A0 1 -500 200 300 R 50 50 1 1 I
X A1 2 -500 100 300 R 50 50 1 1 I
X A2 3 -500 0 300 R 50 50 1 1 I
X GND 4 500 -200 300 L 50 50 1 1 W
X SDA 5 500 100 300 L 50 50 1 1 B
X SCL 6 500 200 300 L 50 50 1 1 I
X WP 7 -500 -200 300 R 50 50 1 1 I
X VCC 8 500 -100 300 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# BEAGLEBONE
#
DEF BEAGLEBONE U 0 1 Y Y 4 F N
F0 "U" 50 -50 60 H V C CNN
F1 "BEAGLEBONE" 250 -150 60 H V C CNN
DRAW
T 0 100 2400 60 0 1 1 P8/A  Normal 0 C C
P 2 1 1 0  0 2450  450 2450 N
P 4 1 1 0  0 2450  -50 2450  -50 0  450 0 N
X DGND B1 -350 2300 300 R 50 50 1 1 w
X GPIO1_6 B3 -350 2200 300 R 50 50 1 1 B
X GPIO1_2 B5 -350 2100 300 R 50 50 1 1 B
X TIMER4 B7 -350 2000 300 R 50 50 1 1 B
X TIMER5 B9 -350 1900 300 R 50 50 1 1 B
X GPIO1_13 B11 -350 1800 300 R 50 50 1 1 B
X GPIO1_30 B21 -350 1300 300 R 50 50 1 1 B
X UART5_CTSN B31 -350 800 300 R 50 50 1 1 B
X GPIO2_10 B41 -350 300 300 R 50 50 1 1 B
X EHRPWM2B B13 -350 1700 300 R 50 50 1 1 B
X GPIO1_4 B23 -350 1200 300 R 50 50 1 1 B
X UART4_RTSN B33 -350 700 300 R 50 50 1 1 B
X GPIO2_8 B43 -350 200 300 R 50 50 1 1 B
X GPIO1_15 B15 -350 1600 300 R 50 50 1 1 B
X GPIO1_0 B25 -350 1100 300 R 50 50 1 1 B
X UART4_CTSN B35 -350 600 300 R 50 50 1 1 B
X GPIO2_6 B45 -350 100 300 R 50 50 1 1 B
X GPIO0_27 B17 -350 1500 300 R 50 50 1 1 B
X GPIO2_22 B27 -350 1000 300 R 50 50 1 1 B
X UART5_TXD B37 -350 500 300 R 50 50 1 1 B
X EHRPWM2A B19 -350 1400 300 R 50 50 1 1 B
X GPIO2_23 B29 -350 900 300 R 50 50 1 1 B
X GPIO2_12 B39 -350 400 300 R 50 50 1 1 B
T 0 100 2350 60 0 2 1 P8/B  Normal 0 C C
P 4 2 1 0  550 0  -50 0  -50 2400  550 2400 N
X DGND B2 -350 2250 300 R 50 50 2 1 w
X GPIO1_7 B4 -350 2150 300 R 50 50 2 1 w
X GPIO1_3 B6 -350 2050 300 R 50 50 2 1 w
X TIMER7 B8 -350 1950 300 R 50 50 2 1 B
X TIMER6 B10 -350 1850 300 R 50 50 2 1 B
X GPIO1_31 B20 -350 1350 300 R 50 50 2 1 B
X GPIO2_25 B30 -350 850 300 R 50 50 2 1 B
X GPIO2_13 B40 -350 350 300 R 50 50 2 1 B
X GPIO1_12 B12 -350 1750 300 R 50 50 2 1 B
X GPIO1_5 B22 -350 1250 300 R 50 50 2 1 B
X UART5_RTSN B32 -350 750 300 R 50 50 2 1 B
X GPIO2_11 B42 -350 250 300 R 50 50 2 1 B
X GPIO0_26 B14 -350 1650 300 R 50 50 2 1 B
X GPIO1_1 B24 -350 1150 300 R 50 50 2 1 B
X UART3_RTSN B34 -350 650 300 R 50 50 2 1 B
X GPIO2_9 B44 -350 150 300 R 50 50 2 1 B
X GPIO1_14 B16 -350 1550 300 R 50 50 2 1 B
X GPIO1_29 B26 -350 1050 300 R 50 50 2 1 B
X UART3_CTSN B36 -350 550 300 R 50 50 2 1 B
X GPIO2_7 B46 -350 50 300 R 50 50 2 1 B
X GPIO2_1 B18 -350 1450 300 R 50 50 2 1 B
X GPIO2_24 B28 -350 950 300 R 50 50 2 1 B
X UART5_RXD B38 -350 450 300 R 50 50 2 1 B
P 4 3 0 0  500 0  -50 0  -50 2300  -50 2400  500 2400 N
T 0 100 2350 60 0 3 1 P9/A  Normal 0 C C
X DGND C1 -350 2250 300 R 50 50 3 1 W
X VDD_3V3EXP C3 -350 2150 300 R 50 50 3 1 w
X VDD_5V C5 -350 2050 300 R 50 50 3 1 w
X SYS_5V C7 -350 1950 300 R 50 50 3 1 B
X PWR_BUT C9 -350 1850 300 R 50 50 3 1 B
X UART4_RXD C11 -350 1750 300 R 50 50 3 1 B
X UART2_TXD C21 -350 1250 300 R 50 50 3 1 B
X SPI1_SCLK C31 -350 750 300 R 50 50 3 1 B
X CLKOUT2 C41 -350 250 300 R 50 50 3 1 B
X UART4_TXD C13 -350 1650 300 R 50 50 3 1 B
X GPIO1_17 C23 -350 1150 300 R 50 50 3 1 B
X AIN4 C33 -350 650 300 R 50 50 3 1 B
X DGND C43 -350 150 300 R 50 50 3 1 B
X GPIO1_16 C15 -350 1550 300 R 50 50 3 1 B
X GPIO3_21 C25 -350 1050 300 R 50 50 3 1 B
X AIN6 C35 -350 550 300 R 50 50 3 1 B
X DGND C45 -350 50 300 R 50 50 3 1 B
X I2C1_SCL C17 -350 1450 300 R 50 50 3 1 B
X GPIO3_19 C27 -350 950 300 R 50 50 3 1 B
X AIN2 C37 -350 450 300 R 50 50 3 1 B
X I2C2_SCL C19 -350 1350 300 R 50 50 3 1 B
X SPI1_D0 C29 -350 850 300 R 50 50 3 1 B
X AIN0 C39 -350 350 300 R 50 50 3 1 B
T 0 100 2350 60 0 4 1 P9/B  Normal 0 C C
P 4 4 1 0  550 2400  -50 2400  -50 0  550 0 N
X DGND C2 -350 2250 300 R 50 50 4 1 W
X VDD_3V3EXP C4 -350 2150 300 R 50 50 4 1 w
X VDD_5V C6 -350 2050 300 R 50 50 4 1 w
X SYS_5V C8 -350 1950 300 R 50 50 4 1 B
X SYS_RESETn C10 -350 1850 300 R 50 50 4 1 B
X I2C2_SDA C20 -350 1350 300 R 50 50 4 1 B
X SPI1_D1 C30 -350 850 300 R 50 50 4 1 B
X AIN1 C40 -350 350 300 R 50 50 4 1 B
X GPIO1_28 C12 -350 1750 300 R 50 50 4 1 B
X UART2_RXD C22 -350 1250 300 R 50 50 4 1 B
X VDD_ADC C32 -350 750 300 R 50 50 4 1 w
X GPIO0_7 C42 -350 250 300 R 50 50 4 1 w
X EHRPWM1A C14 -350 1650 300 R 50 50 4 1 B
X UART1_TXD C24 -350 1150 300 R 50 50 4 1 B
X GNDA_ADC C34 -350 650 300 R 50 50 4 1 w
X DGND C44 -350 150 300 R 50 50 4 1 B
X EHRPWM1B C16 -350 1550 300 R 50 50 4 1 B
X UART1_RXD C26 -350 1050 300 R 50 50 4 1 B
X AIN5 C36 -350 550 300 R 50 50 4 1 B
X DGND C46 -350 50 300 R 50 50 4 1 B
X I2C1_SDA C18 -350 1450 300 R 50 50 4 1 B
X SPI1_CS0 C28 -350 950 300 R 50 50 4 1 B
X AIN3 C38 -350 450 300 R 50 50 4 1 B
ENDDRAW
ENDDEF
#
#End Library
