<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Dec 25 01:51:57 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     test
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 13.687ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             step_i0_i0  (from clk +)
   Destination:    FD1P3AX    D              char_c_i0_i1  (to clk +)

   Delay:                  18.541ns  (28.8% logic, 71.2% route), 12 logic levels.

 Constraint Details:

     18.541ns data_path step_i0_i0 to char_c_i0_i1 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 13.687ns

 Path Details: step_i0_i0 to char_c_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_i0_i0 (from clk)
Route        22   e 1.579                                  step[0]
LUT4        ---     0.448              B to Z              i1_2_lut
Route         6   e 1.218                                  n90998
LUT4        ---     0.448              D to Z              i2_3_lut_rep_36_4_lut
Route         3   e 1.051                                  n91177
LUT4        ---     0.448              D to Z              i6_3_lut_rep_32_4_lut
Route         2   e 0.954                                  n91173
LUT4        ---     0.448              D to Z              i2_3_lut_4_lut
Route         1   e 0.788                                  n90723
LUT4        ---     0.448              C to Z              i2_4_lut_adj_8
Route         9   e 1.315                                  n89521
LUT4        ---     0.448              B to Z              i1_2_lut_rep_22_4_lut
Route         3   e 1.051                                  n91163
LUT4        ---     0.448              C to Z              i3_4_lut_adj_2
Route        13   e 1.506                                  n88177
LUT4        ---     0.448              A to Z              i21_4_lut_adj_9
Route         1   e 0.788                                  n47
LUT4        ---     0.448              A to Z              i24_4_lut
Route         1   e 0.788                                  n50
LUT4        ---     0.448              B to Z              i25_4_lut
Route        12   e 1.384                                  n88135
LUT4        ---     0.448              C to Z              mux_85196_i1_3_lut
Route         1   e 0.788                                  n88152
                  --------
                   18.541  (28.8% logic, 71.2% route), 12 logic levels.


Error:  The following path violates requirements by 13.687ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             step_i0_i0  (from clk +)
   Destination:    FD1P3AX    D              char_c_i0_i2  (to clk +)

   Delay:                  18.541ns  (28.8% logic, 71.2% route), 12 logic levels.

 Constraint Details:

     18.541ns data_path step_i0_i0 to char_c_i0_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 13.687ns

 Path Details: step_i0_i0 to char_c_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_i0_i0 (from clk)
Route        22   e 1.579                                  step[0]
LUT4        ---     0.448              B to Z              i1_2_lut
Route         6   e 1.218                                  n90998
LUT4        ---     0.448              D to Z              i2_3_lut_rep_36_4_lut
Route         3   e 1.051                                  n91177
LUT4        ---     0.448              D to Z              i6_3_lut_rep_32_4_lut
Route         2   e 0.954                                  n91173
LUT4        ---     0.448              D to Z              i2_3_lut_4_lut
Route         1   e 0.788                                  n90723
LUT4        ---     0.448              C to Z              i2_4_lut_adj_8
Route         9   e 1.315                                  n89521
LUT4        ---     0.448              B to Z              i1_2_lut_rep_22_4_lut
Route         3   e 1.051                                  n91163
LUT4        ---     0.448              C to Z              i3_4_lut_adj_2
Route        13   e 1.506                                  n88177
LUT4        ---     0.448              A to Z              i21_4_lut_adj_9
Route         1   e 0.788                                  n47
LUT4        ---     0.448              A to Z              i24_4_lut
Route         1   e 0.788                                  n50
LUT4        ---     0.448              B to Z              i25_4_lut
Route        12   e 1.384                                  n88135
LUT4        ---     0.448              C to Z              i11_3_lut_adj_1
Route         1   e 0.788                                  n90876
                  --------
                   18.541  (28.8% logic, 71.2% route), 12 logic levels.


Error:  The following path violates requirements by 13.687ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             step_i0_i0  (from clk +)
   Destination:    FD1P3AX    D              char_c_i0_i8  (to clk +)

   Delay:                  18.541ns  (28.8% logic, 71.2% route), 12 logic levels.

 Constraint Details:

     18.541ns data_path step_i0_i0 to char_c_i0_i8 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 13.687ns

 Path Details: step_i0_i0 to char_c_i0_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_i0_i0 (from clk)
Route        22   e 1.579                                  step[0]
LUT4        ---     0.448              B to Z              i1_2_lut
Route         6   e 1.218                                  n90998
LUT4        ---     0.448              D to Z              i2_3_lut_rep_36_4_lut
Route         3   e 1.051                                  n91177
LUT4        ---     0.448              D to Z              i6_3_lut_rep_32_4_lut
Route         2   e 0.954                                  n91173
LUT4        ---     0.448              D to Z              i2_3_lut_4_lut
Route         1   e 0.788                                  n90723
LUT4        ---     0.448              C to Z              i2_4_lut_adj_8
Route         9   e 1.315                                  n89521
LUT4        ---     0.448              B to Z              i1_2_lut_rep_22_4_lut
Route         3   e 1.051                                  n91163
LUT4        ---     0.448              C to Z              i3_4_lut_adj_2
Route        13   e 1.506                                  n88177
LUT4        ---     0.448              A to Z              i21_4_lut_adj_9
Route         1   e 0.788                                  n47
LUT4        ---     0.448              A to Z              i24_4_lut
Route         1   e 0.788                                  n50
LUT4        ---     0.448              B to Z              i25_4_lut
Route        12   e 1.384                                  n88135
LUT4        ---     0.448              C to Z              i11_3_lut_4_lut_adj_6
Route         1   e 0.788                                  n90862
                  --------
                   18.541  (28.8% logic, 71.2% route), 12 logic levels.

Warning: 18.687 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|    18.687 ns|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n88177                                  |      13|    3056|     74.61%
                                        |        |        |
n50                                     |       1|    2710|     66.16%
                                        |        |        |
n88135                                  |      12|    2710|     66.16%
                                        |        |        |
n47                                     |       1|    2662|     64.99%
                                        |        |        |
n91163                                  |       3|    1990|     48.58%
                                        |        |        |
n89521                                  |       9|    1085|     26.49%
                                        |        |        |
n5_adj_1                                |       1|    1010|     24.66%
                                        |        |        |
n91066                                  |       1|     766|     18.70%
                                        |        |        |
clk_enable_51                           |      12|     744|     18.16%
                                        |        |        |
n91173                                  |       2|     700|     17.09%
                                        |        |        |
step[0]                                 |      22|     697|     17.02%
                                        |        |        |
step[1]                                 |      21|     697|     17.02%
                                        |        |        |
n90707                                  |       1|     672|     16.41%
                                        |        |        |
n90709                                  |       1|     656|     16.02%
                                        |        |        |
step[4]                                 |      23|     645|     15.75%
                                        |        |        |
n16                                     |       4|     643|     15.70%
                                        |        |        |
n90705                                  |       1|     588|     14.36%
                                        |        |        |
n90708                                  |       1|     588|     14.36%
                                        |        |        |
n90706                                  |       1|     576|     14.06%
                                        |        |        |
step[2]                                 |      23|     575|     14.04%
                                        |        |        |
n90723                                  |       1|     542|     13.23%
                                        |        |        |
n91171                                  |       7|     527|     12.87%
                                        |        |        |
step[3]                                 |      24|     512|     12.50%
                                        |        |        |
n91177                                  |       3|     504|     12.30%
                                        |        |        |
n91056                                  |       1|     483|     11.79%
                                        |        |        |
n91170                                  |       8|     478|     11.67%
                                        |        |        |
n90710                                  |       1|     470|     11.47%
                                        |        |        |
n90704                                  |       1|     468|     11.43%
                                        |        |        |
n88346                                  |       5|     467|     11.40%
                                        |        |        |
n91004                                  |       2|     423|     10.33%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4096  Score: 32634396

Constraints cover  12456 paths, 208 nets, and 629 connections (90.8% coverage)


Peak memory: 1205530624 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
