Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 14 15:24:43 2017
| Host         : LaptopDiewo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Slave_Endpoint_top_control_sets_placed.rpt
| Design       : Slave_Endpoint_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              89 |           23 |
| Yes          | No                    | No                     |              69 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------+-----------------------------------------------+------------------+----------------+
|     Clock Signal     |               Enable Signal               |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------------------+-----------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                                           | rst_IBUF                                      |                1 |              3 |
|  clk_BUFG            |                                           | ALU_DISPLAY/displaycito/anodos_tmp[7]_i_1_n_0 |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[11]_i_1_n_0  |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[15]_i_1_n_0  |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[19]_i_1_n_0  |                                               |                2 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[23]_i_1_n_0  |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[27]_i_1_n_0  |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[31]_i_1_n_0  |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[3]_i_1_n_0   |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/shift[7]_i_1_n_0   |                                               |                1 |              4 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/counter[5]_i_1_n_0 |                                               |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG |                                           |                                               |                4 |              7 |
|  clk_BUFG            |                                           |                                               |                4 |              7 |
|  CLK100MHZ_IBUF_BUFG |                                           | uart_basic_inst/uart_tx_blk/SR[0]             |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG |                                           | ALU_DISPLAY/clockcito/clk_out                 |                8 |             31 |
|  clk_BUFG            | ALU_DISPLAY/doublecito/bcd0               |                                               |                7 |             31 |
|  CLK100MHZ_IBUF_BUFG |                                           | TX_CTRL_inst/clear                            |                8 |             32 |
+----------------------+-------------------------------------------+-----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     9 |
| 6      |                     1 |
| 7      |                     2 |
| 16+    |                     4 |
+--------+-----------------------+


