INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVALDO/Task1/DAY 2/4Wires/4Wires.srcs/sources_1/new/wires4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wires4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVALDO/Task1/DAY 2/4Wires/4Wires.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
