<profile>

<section name = "Vivado HLS Report for 'dateport_DC5_layer'" level="0">
<item name = "Date">Tue May 09 23:55:08 2017
</item>
<item name = "Version">2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)</item>
<item name = "Project">final_le</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.41, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3722, 3722, 3722, 3722, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">30, 30, 1, -, -, 30, no</column>
<column name="- Loop 2">3690, 3690, 123, -, -, 30, no</column>
<column name=" + Loop 2.1">110, 110, 11, -, -, 10, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 81</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 414, 950</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 200</column>
<column name="Register">-, -, 227, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dateport_fadd_32ns_32ns_32_5_full_dsp_U41">dateport_fadd_32ns_32ns_32_5_full_dsp, 0, 2, 205, 390</column>
<column name="dateport_fcmp_32ns_32ns_1_1_U43">dateport_fcmp_32ns_32ns_1_1, 0, 0, 66, 239</column>
<column name="dateport_fmul_32ns_32ns_32_4_max_dsp_U42">dateport_fmul_32ns_32ns_32_4_max_dsp, 0, 3, 143, 321</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_11_fu_188_p2">+, 0, 0, 5, 5, 1</column>
<column name="i_2_fu_205_p2">+, 0, 0, 5, 5, 1</column>
<column name="j_8_fu_252_p2">+, 0, 0, 4, 4, 1</column>
<column name="output_wei_addr1_fu_240_p2">+, 0, 0, 9, 9, 9</column>
<column name="output_wei_addr2_fu_267_p2">+, 0, 0, 9, 9, 9</column>
<column name="p_0_i_fu_319_p3">Select, 0, 0, 30, 1, 30</column>
<column name="tmp_39_fu_313_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_199_p2">icmp, 0, 0, 2, 5, 3</column>
<column name="exitcond2_fu_182_p2">icmp, 0, 0, 2, 5, 3</column>
<column name="exitcond_fu_246_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="notlhs_fu_295_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notrhs_fu_301_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="tmp_37_fu_307_p2">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C5_d_address0">5, 3, 5, 15</column>
<column name="C5_d_d0">32, 4, 32, 128</column>
<column name="ap_NS_fsm">21, 26, 1, 26</column>
<column name="grp_fu_153_p0">32, 3, 32, 96</column>
<column name="grp_fu_153_p1">32, 3, 32, 96</column>
<column name="grp_fu_157_p0">32, 3, 32, 96</column>
<column name="grp_fu_157_p1">32, 3, 32, 96</column>
<column name="i_1_reg_131">5, 2, 5, 10</column>
<column name="i_reg_120">5, 2, 5, 10</column>
<column name="j_reg_142">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="C5_bias_load_reg_407">32, 0, 32, 0</column>
<column name="C5_d_addr_1_reg_349">5, 0, 5, 0</column>
<column name="C5_v_load_reg_402">32, 0, 32, 0</column>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="i_1_reg_131">5, 0, 5, 0</column>
<column name="i_2_reg_338">5, 0, 5, 0</column>
<column name="i_reg_120">5, 0, 5, 0</column>
<column name="j_8_reg_362">4, 0, 4, 0</column>
<column name="j_reg_142">4, 0, 4, 0</column>
<column name="output_wei_addr1_reg_354">8, 0, 9, 1</column>
<column name="reg_170">32, 0, 32, 0</column>
<column name="reg_176">32, 0, 32, 0</column>
<column name="tmp_39_reg_412">1, 0, 1, 0</column>
<column name="tmp_46_reg_397">32, 0, 32, 0</column>
<column name="tmp_s_reg_343">5, 0, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dateport_DC5_layer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dateport_DC5_layer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dateport_DC5_layer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dateport_DC5_layer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dateport_DC5_layer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dateport_DC5_layer, return value</column>
<column name="C5_d_address0">out, 5, ap_memory, C5_d, array</column>
<column name="C5_d_ce0">out, 1, ap_memory, C5_d, array</column>
<column name="C5_d_we0">out, 1, ap_memory, C5_d, array</column>
<column name="C5_d_d0">out, 32, ap_memory, C5_d, array</column>
<column name="C5_d_q0">in, 32, ap_memory, C5_d, array</column>
<column name="output_d_address0">out, 4, ap_memory, output_d, array</column>
<column name="output_d_ce0">out, 1, ap_memory, output_d, array</column>
<column name="output_d_q0">in, 32, ap_memory, output_d, array</column>
<column name="output_wei_address0">out, 9, ap_memory, output_wei, array</column>
<column name="output_wei_ce0">out, 1, ap_memory, output_wei, array</column>
<column name="output_wei_q0">in, 32, ap_memory, output_wei, array</column>
<column name="C5_v_address0">out, 5, ap_memory, C5_v, array</column>
<column name="C5_v_ce0">out, 1, ap_memory, C5_v, array</column>
<column name="C5_v_q0">in, 32, ap_memory, C5_v, array</column>
<column name="C5_bias_address0">out, 5, ap_memory, C5_bias, array</column>
<column name="C5_bias_ce0">out, 1, ap_memory, C5_bias, array</column>
<column name="C5_bias_q0">in, 32, ap_memory, C5_bias, array</column>
</table>
</item>
</section>
</profile>
