Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  8 20:34:30 2025
| Host         : DESKTOP-MM0UG2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/Adrian/Desktop/timing_report.txt
| Design       : Critical_Path_Test
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

sum[0]
sum[10]
sum[11]
sum[12]
sum[13]
sum[14]
sum[15]
sum[1]
sum[2]
sum[3]
sum[4]
sum[5]
sum[6]
sum[7]
sum[8]
sum[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.813        0.000                      0                   16        0.425        0.000                      0                   16        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.813        0.000                      0                   16        0.425        0.000                      0                   16        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 1.924ns (21.017%)  route 7.230ns (78.983%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.456     6.097 r  A_reg[7]/Q
                         net (fo=286, routed)         1.200     7.297    nolabel_line31/B[1]
    SLICE_X111Y3                                                      r  nolabel_line31/sum[3]_INST_0_i_2/I0
    SLICE_X111Y3         LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  nolabel_line31/sum[3]_INST_0_i_2/O
                         net (fo=3, routed)           0.819     8.240    nolabel_line31/col_2_carryout2
    SLICE_X111Y3                                                      r  nolabel_line31/sum[5]_INST_0_i_3/I1
    SLICE_X111Y3         LUT6 (Prop_lut6_I1_O)        0.124     8.364 r  nolabel_line31/sum[5]_INST_0_i_3/O
                         net (fo=5, routed)           0.650     9.014    nolabel_line31/col_4_sum3
    SLICE_X111Y4                                                      r  nolabel_line31/sum[8]_INST_0_i_8/I3
    SLICE_X111Y4         LUT4 (Prop_lut4_I3_O)        0.124     9.138 r  nolabel_line31/sum[8]_INST_0_i_8/O
                         net (fo=3, routed)           0.828     9.966    nolabel_line31/col_5_carryout4
    SLICE_X110Y5                                                      r  nolabel_line31/sum[8]_INST_0_i_2/I1
    SLICE_X110Y5         LUT6 (Prop_lut6_I1_O)        0.124    10.090 r  nolabel_line31/sum[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.579    10.669    nolabel_line31/col_7_carryout5
    SLICE_X111Y6                                                      r  nolabel_line31/sum[10]_INST_0_i_10/I0
    SLICE_X111Y6         LUT4 (Prop_lut4_I0_O)        0.124    10.793 r  nolabel_line31/sum[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.808    11.601    nolabel_line31/col_8_carryout6
    SLICE_X112Y6                                                      r  nolabel_line31/sum[9]_INST_0_i_1/I0
    SLICE_X112Y6         LUT3 (Prop_lut3_I0_O)        0.148    11.749 r  nolabel_line31/sum[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.604    12.353    nolabel_line31/col_9_sum4
    SLICE_X112Y7                                                      r  nolabel_line31/sum[10]_INST_0_i_5/I4
    SLICE_X112Y7         LUT6 (Prop_lut6_I4_O)        0.328    12.681 r  nolabel_line31/sum[10]_INST_0_i_5/O
                         net (fo=4, routed)           0.605    13.286    nolabel_line31/col_10_sum4
    SLICE_X113Y6                                                      r  nolabel_line31/sum[13]_INST_0_i_5/I0
    SLICE_X113Y6         LUT6 (Prop_lut6_I0_O)        0.124    13.410 r  nolabel_line31/sum[13]_INST_0_i_5/O
                         net (fo=3, routed)           0.516    13.926    nolabel_line31/col_11_carryout3
    SLICE_X112Y8                                                      r  nolabel_line31/sum[15]_INST_0_i_1/I1
    SLICE_X112Y8         LUT6 (Prop_lut6_I1_O)        0.124    14.050 r  nolabel_line31/sum[15]_INST_0_i_1/O
                         net (fo=2, routed)           0.622    14.672    nolabel_line31/col_13_carryout2
    SLICE_X113Y8                                                      r  nolabel_line31/sum[14]_INST_0/I0
    SLICE_X113Y8         LUT2 (Prop_lut2_I0_O)        0.124    14.796 r  nolabel_line31/sum[14]_INST_0/O
                         net (fo=1, routed)           0.000    14.796    wallace_out[14]
    SLICE_X113Y8         FDRE                                         r  sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.698    15.181    clk_IBUF_BUFG
    SLICE_X113Y8         FDRE                                         r  sum_reg[14]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X113Y8         FDRE (Setup_fdre_C_D)        0.029    15.609    sum_reg[14]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 1.950ns (21.241%)  route 7.230ns (78.759%))
  Logic Levels:           10  (LUT3=1 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.456     6.097 r  A_reg[7]/Q
                         net (fo=286, routed)         1.200     7.297    nolabel_line31/B[1]
    SLICE_X111Y3                                                      r  nolabel_line31/sum[3]_INST_0_i_2/I0
    SLICE_X111Y3         LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  nolabel_line31/sum[3]_INST_0_i_2/O
                         net (fo=3, routed)           0.819     8.240    nolabel_line31/col_2_carryout2
    SLICE_X111Y3                                                      r  nolabel_line31/sum[5]_INST_0_i_3/I1
    SLICE_X111Y3         LUT6 (Prop_lut6_I1_O)        0.124     8.364 r  nolabel_line31/sum[5]_INST_0_i_3/O
                         net (fo=5, routed)           0.650     9.014    nolabel_line31/col_4_sum3
    SLICE_X111Y4                                                      r  nolabel_line31/sum[8]_INST_0_i_8/I3
    SLICE_X111Y4         LUT4 (Prop_lut4_I3_O)        0.124     9.138 r  nolabel_line31/sum[8]_INST_0_i_8/O
                         net (fo=3, routed)           0.828     9.966    nolabel_line31/col_5_carryout4
    SLICE_X110Y5                                                      r  nolabel_line31/sum[8]_INST_0_i_2/I1
    SLICE_X110Y5         LUT6 (Prop_lut6_I1_O)        0.124    10.090 r  nolabel_line31/sum[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.579    10.669    nolabel_line31/col_7_carryout5
    SLICE_X111Y6                                                      r  nolabel_line31/sum[10]_INST_0_i_10/I0
    SLICE_X111Y6         LUT4 (Prop_lut4_I0_O)        0.124    10.793 r  nolabel_line31/sum[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.808    11.601    nolabel_line31/col_8_carryout6
    SLICE_X112Y6                                                      r  nolabel_line31/sum[9]_INST_0_i_1/I0
    SLICE_X112Y6         LUT3 (Prop_lut3_I0_O)        0.148    11.749 r  nolabel_line31/sum[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.604    12.353    nolabel_line31/col_9_sum4
    SLICE_X112Y7                                                      r  nolabel_line31/sum[10]_INST_0_i_5/I4
    SLICE_X112Y7         LUT6 (Prop_lut6_I4_O)        0.328    12.681 r  nolabel_line31/sum[10]_INST_0_i_5/O
                         net (fo=4, routed)           0.605    13.286    nolabel_line31/col_10_sum4
    SLICE_X113Y6                                                      r  nolabel_line31/sum[13]_INST_0_i_5/I0
    SLICE_X113Y6         LUT6 (Prop_lut6_I0_O)        0.124    13.410 r  nolabel_line31/sum[13]_INST_0_i_5/O
                         net (fo=3, routed)           0.516    13.926    nolabel_line31/col_11_carryout3
    SLICE_X112Y8                                                      r  nolabel_line31/sum[15]_INST_0_i_1/I1
    SLICE_X112Y8         LUT6 (Prop_lut6_I1_O)        0.124    14.050 r  nolabel_line31/sum[15]_INST_0_i_1/O
                         net (fo=2, routed)           0.622    14.672    nolabel_line31/col_13_carryout2
    SLICE_X113Y8                                                      r  nolabel_line31/sum[15]_INST_0/I0
    SLICE_X113Y8         LUT4 (Prop_lut4_I0_O)        0.150    14.822 r  nolabel_line31/sum[15]_INST_0/O
                         net (fo=1, routed)           0.000    14.822    wallace_out[15]
    SLICE_X113Y8         FDRE                                         r  sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.698    15.181    clk_IBUF_BUFG
    SLICE_X113Y8         FDRE                                         r  sum_reg[15]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X113Y8         FDRE (Setup_fdre_C_D)        0.075    15.655    sum_reg[15]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -14.822    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 1.704ns (19.938%)  route 6.843ns (80.062%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.456     6.097 r  A_reg[7]/Q
                         net (fo=286, routed)         1.200     7.297    nolabel_line31/B[1]
    SLICE_X111Y3                                                      r  nolabel_line31/sum[3]_INST_0_i_2/I0
    SLICE_X111Y3         LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  nolabel_line31/sum[3]_INST_0_i_2/O
                         net (fo=3, routed)           0.819     8.240    nolabel_line31/col_2_carryout2
    SLICE_X111Y3                                                      r  nolabel_line31/sum[5]_INST_0_i_3/I1
    SLICE_X111Y3         LUT6 (Prop_lut6_I1_O)        0.124     8.364 r  nolabel_line31/sum[5]_INST_0_i_3/O
                         net (fo=5, routed)           0.650     9.014    nolabel_line31/col_4_sum3
    SLICE_X111Y4                                                      r  nolabel_line31/sum[8]_INST_0_i_8/I3
    SLICE_X111Y4         LUT4 (Prop_lut4_I3_O)        0.124     9.138 r  nolabel_line31/sum[8]_INST_0_i_8/O
                         net (fo=3, routed)           0.828     9.966    nolabel_line31/col_5_carryout4
    SLICE_X110Y5                                                      r  nolabel_line31/sum[8]_INST_0_i_2/I1
    SLICE_X110Y5         LUT6 (Prop_lut6_I1_O)        0.124    10.090 r  nolabel_line31/sum[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.579    10.669    nolabel_line31/col_7_carryout5
    SLICE_X111Y6                                                      r  nolabel_line31/sum[10]_INST_0_i_10/I0
    SLICE_X111Y6         LUT4 (Prop_lut4_I0_O)        0.124    10.793 r  nolabel_line31/sum[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.808    11.601    nolabel_line31/col_8_carryout6
    SLICE_X112Y6                                                      r  nolabel_line31/sum[9]_INST_0_i_1/I0
    SLICE_X112Y6         LUT3 (Prop_lut3_I0_O)        0.148    11.749 r  nolabel_line31/sum[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.604    12.353    nolabel_line31/col_9_sum4
    SLICE_X112Y7                                                      r  nolabel_line31/sum[10]_INST_0_i_5/I4
    SLICE_X112Y7         LUT6 (Prop_lut6_I4_O)        0.328    12.681 r  nolabel_line31/sum[10]_INST_0_i_5/O
                         net (fo=4, routed)           1.018    13.699    nolabel_line31/col_10_sum4
    SLICE_X113Y6                                                      r  nolabel_line31/sum[10]_INST_0/I4
    SLICE_X113Y6         LUT5 (Prop_lut5_I4_O)        0.152    13.851 r  nolabel_line31/sum[10]_INST_0/O
                         net (fo=1, routed)           0.337    14.188    wallace_out[10]
    SLICE_X113Y8         FDRE                                         r  sum_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.698    15.181    clk_IBUF_BUFG
    SLICE_X113Y8         FDRE                                         r  sum_reg[10]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X113Y8         FDRE (Setup_fdre_C_D)       -0.283    15.297    sum_reg[10]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 1.800ns (21.222%)  route 6.682ns (78.778%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.456     6.097 r  A_reg[7]/Q
                         net (fo=286, routed)         1.200     7.297    nolabel_line31/B[1]
    SLICE_X111Y3                                                      r  nolabel_line31/sum[3]_INST_0_i_2/I0
    SLICE_X111Y3         LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  nolabel_line31/sum[3]_INST_0_i_2/O
                         net (fo=3, routed)           0.819     8.240    nolabel_line31/col_2_carryout2
    SLICE_X111Y3                                                      r  nolabel_line31/sum[5]_INST_0_i_3/I1
    SLICE_X111Y3         LUT6 (Prop_lut6_I1_O)        0.124     8.364 r  nolabel_line31/sum[5]_INST_0_i_3/O
                         net (fo=5, routed)           0.650     9.014    nolabel_line31/col_4_sum3
    SLICE_X111Y4                                                      r  nolabel_line31/sum[8]_INST_0_i_8/I3
    SLICE_X111Y4         LUT4 (Prop_lut4_I3_O)        0.124     9.138 r  nolabel_line31/sum[8]_INST_0_i_8/O
                         net (fo=3, routed)           0.828     9.966    nolabel_line31/col_5_carryout4
    SLICE_X110Y5                                                      r  nolabel_line31/sum[8]_INST_0_i_2/I1
    SLICE_X110Y5         LUT6 (Prop_lut6_I1_O)        0.124    10.090 r  nolabel_line31/sum[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.579    10.669    nolabel_line31/col_7_carryout5
    SLICE_X111Y6                                                      r  nolabel_line31/sum[10]_INST_0_i_10/I0
    SLICE_X111Y6         LUT4 (Prop_lut4_I0_O)        0.124    10.793 r  nolabel_line31/sum[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.808    11.601    nolabel_line31/col_8_carryout6
    SLICE_X112Y6                                                      r  nolabel_line31/sum[9]_INST_0_i_1/I0
    SLICE_X112Y6         LUT3 (Prop_lut3_I0_O)        0.148    11.749 r  nolabel_line31/sum[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.604    12.353    nolabel_line31/col_9_sum4
    SLICE_X112Y7                                                      r  nolabel_line31/sum[10]_INST_0_i_5/I4
    SLICE_X112Y7         LUT6 (Prop_lut6_I4_O)        0.328    12.681 r  nolabel_line31/sum[10]_INST_0_i_5/O
                         net (fo=4, routed)           0.605    13.286    nolabel_line31/col_10_sum4
    SLICE_X113Y6                                                      r  nolabel_line31/sum[13]_INST_0_i_5/I0
    SLICE_X113Y6         LUT6 (Prop_lut6_I0_O)        0.124    13.410 r  nolabel_line31/sum[13]_INST_0_i_5/O
                         net (fo=3, routed)           0.589    13.999    nolabel_line31/col_11_carryout3
    SLICE_X112Y8                                                      r  nolabel_line31/sum[13]_INST_0/I4
    SLICE_X112Y8         LUT6 (Prop_lut6_I4_O)        0.124    14.123 r  nolabel_line31/sum[13]_INST_0/O
                         net (fo=1, routed)           0.000    14.123    wallace_out[13]
    SLICE_X112Y8         FDRE                                         r  sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.698    15.181    clk_IBUF_BUFG
    SLICE_X112Y8         FDRE                                         r  sum_reg[13]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X112Y8         FDRE (Setup_fdre_C_D)        0.077    15.657    sum_reg[13]
  -------------------------------------------------------------------
                         required time                         15.657    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 1.800ns (21.541%)  route 6.556ns (78.459%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.456     6.097 r  A_reg[7]/Q
                         net (fo=286, routed)         1.200     7.297    nolabel_line31/B[1]
    SLICE_X111Y3                                                      r  nolabel_line31/sum[3]_INST_0_i_2/I0
    SLICE_X111Y3         LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  nolabel_line31/sum[3]_INST_0_i_2/O
                         net (fo=3, routed)           0.819     8.240    nolabel_line31/col_2_carryout2
    SLICE_X111Y3                                                      r  nolabel_line31/sum[5]_INST_0_i_3/I1
    SLICE_X111Y3         LUT6 (Prop_lut6_I1_O)        0.124     8.364 r  nolabel_line31/sum[5]_INST_0_i_3/O
                         net (fo=5, routed)           0.650     9.014    nolabel_line31/col_4_sum3
    SLICE_X111Y4                                                      r  nolabel_line31/sum[8]_INST_0_i_8/I3
    SLICE_X111Y4         LUT4 (Prop_lut4_I3_O)        0.124     9.138 r  nolabel_line31/sum[8]_INST_0_i_8/O
                         net (fo=3, routed)           0.828     9.966    nolabel_line31/col_5_carryout4
    SLICE_X110Y5                                                      r  nolabel_line31/sum[8]_INST_0_i_2/I1
    SLICE_X110Y5         LUT6 (Prop_lut6_I1_O)        0.124    10.090 r  nolabel_line31/sum[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.579    10.669    nolabel_line31/col_7_carryout5
    SLICE_X111Y6                                                      r  nolabel_line31/sum[10]_INST_0_i_10/I0
    SLICE_X111Y6         LUT4 (Prop_lut4_I0_O)        0.124    10.793 r  nolabel_line31/sum[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.808    11.601    nolabel_line31/col_8_carryout6
    SLICE_X112Y6                                                      r  nolabel_line31/sum[9]_INST_0_i_1/I0
    SLICE_X112Y6         LUT3 (Prop_lut3_I0_O)        0.148    11.749 r  nolabel_line31/sum[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.604    12.353    nolabel_line31/col_9_sum4
    SLICE_X112Y7                                                      r  nolabel_line31/sum[10]_INST_0_i_5/I4
    SLICE_X112Y7         LUT6 (Prop_lut6_I4_O)        0.328    12.681 r  nolabel_line31/sum[10]_INST_0_i_5/O
                         net (fo=4, routed)           0.602    13.284    nolabel_line31/col_10_sum4
    SLICE_X113Y6                                                      r  nolabel_line31/sum[12]_INST_0_i_3/I1
    SLICE_X113Y6         LUT6 (Prop_lut6_I1_O)        0.124    13.408 r  nolabel_line31/sum[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.466    13.874    nolabel_line31/col_11_sum3
    SLICE_X113Y7                                                      r  nolabel_line31/sum[12]_INST_0/I3
    SLICE_X113Y7         LUT6 (Prop_lut6_I3_O)        0.124    13.998 r  nolabel_line31/sum[12]_INST_0/O
                         net (fo=1, routed)           0.000    13.998    wallace_out[12]
    SLICE_X113Y7         FDRE                                         r  sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.698    15.181    clk_IBUF_BUFG
    SLICE_X113Y7         FDRE                                         r  sum_reg[12]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X113Y7         FDRE (Setup_fdre_C_D)        0.031    15.611    sum_reg[12]
  -------------------------------------------------------------------
                         required time                         15.611    
                         arrival time                         -13.998    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 1.800ns (21.551%)  route 6.552ns (78.449%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.456     6.097 r  A_reg[7]/Q
                         net (fo=286, routed)         1.200     7.297    nolabel_line31/B[1]
    SLICE_X111Y3                                                      r  nolabel_line31/sum[3]_INST_0_i_2/I0
    SLICE_X111Y3         LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  nolabel_line31/sum[3]_INST_0_i_2/O
                         net (fo=3, routed)           0.819     8.240    nolabel_line31/col_2_carryout2
    SLICE_X111Y3                                                      r  nolabel_line31/sum[5]_INST_0_i_3/I1
    SLICE_X111Y3         LUT6 (Prop_lut6_I1_O)        0.124     8.364 r  nolabel_line31/sum[5]_INST_0_i_3/O
                         net (fo=5, routed)           0.650     9.014    nolabel_line31/col_4_sum3
    SLICE_X111Y4                                                      r  nolabel_line31/sum[8]_INST_0_i_8/I3
    SLICE_X111Y4         LUT4 (Prop_lut4_I3_O)        0.124     9.138 r  nolabel_line31/sum[8]_INST_0_i_8/O
                         net (fo=3, routed)           0.828     9.966    nolabel_line31/col_5_carryout4
    SLICE_X110Y5                                                      r  nolabel_line31/sum[8]_INST_0_i_2/I1
    SLICE_X110Y5         LUT6 (Prop_lut6_I1_O)        0.124    10.090 r  nolabel_line31/sum[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.579    10.669    nolabel_line31/col_7_carryout5
    SLICE_X111Y6                                                      r  nolabel_line31/sum[10]_INST_0_i_10/I0
    SLICE_X111Y6         LUT4 (Prop_lut4_I0_O)        0.124    10.793 r  nolabel_line31/sum[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.808    11.601    nolabel_line31/col_8_carryout6
    SLICE_X112Y6                                                      r  nolabel_line31/sum[9]_INST_0_i_1/I0
    SLICE_X112Y6         LUT3 (Prop_lut3_I0_O)        0.148    11.749 r  nolabel_line31/sum[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.604    12.353    nolabel_line31/col_9_sum4
    SLICE_X112Y7                                                      r  nolabel_line31/sum[10]_INST_0_i_5/I4
    SLICE_X112Y7         LUT6 (Prop_lut6_I4_O)        0.328    12.681 r  nolabel_line31/sum[10]_INST_0_i_5/O
                         net (fo=4, routed)           0.602    13.284    nolabel_line31/col_10_sum4
    SLICE_X113Y6                                                      r  nolabel_line31/sum[12]_INST_0_i_3/I1
    SLICE_X113Y6         LUT6 (Prop_lut6_I1_O)        0.124    13.408 r  nolabel_line31/sum[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.462    13.870    nolabel_line31/col_11_sum3
    SLICE_X113Y7                                                      r  nolabel_line31/sum[11]_INST_0/I2
    SLICE_X113Y7         LUT3 (Prop_lut3_I2_O)        0.124    13.994 r  nolabel_line31/sum[11]_INST_0/O
                         net (fo=1, routed)           0.000    13.994    wallace_out[11]
    SLICE_X113Y7         FDRE                                         r  sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.698    15.181    clk_IBUF_BUFG
    SLICE_X113Y7         FDRE                                         r  sum_reg[11]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X113Y7         FDRE (Setup_fdre_C_D)        0.029    15.609    sum_reg[11]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                         -13.994    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             2.876ns  (required time - arrival time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 1.552ns (21.738%)  route 5.588ns (78.262%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.456     6.097 r  A_reg[7]/Q
                         net (fo=286, routed)         1.200     7.297    nolabel_line31/B[1]
    SLICE_X111Y3                                                      r  nolabel_line31/sum[3]_INST_0_i_2/I0
    SLICE_X111Y3         LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  nolabel_line31/sum[3]_INST_0_i_2/O
                         net (fo=3, routed)           0.819     8.240    nolabel_line31/col_2_carryout2
    SLICE_X111Y3                                                      r  nolabel_line31/sum[5]_INST_0_i_3/I1
    SLICE_X111Y3         LUT6 (Prop_lut6_I1_O)        0.124     8.364 r  nolabel_line31/sum[5]_INST_0_i_3/O
                         net (fo=5, routed)           0.650     9.014    nolabel_line31/col_4_sum3
    SLICE_X111Y4                                                      r  nolabel_line31/sum[8]_INST_0_i_8/I3
    SLICE_X111Y4         LUT4 (Prop_lut4_I3_O)        0.124     9.138 r  nolabel_line31/sum[8]_INST_0_i_8/O
                         net (fo=3, routed)           0.828     9.966    nolabel_line31/col_5_carryout4
    SLICE_X110Y5                                                      r  nolabel_line31/sum[8]_INST_0_i_2/I1
    SLICE_X110Y5         LUT6 (Prop_lut6_I1_O)        0.124    10.090 r  nolabel_line31/sum[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.579    10.669    nolabel_line31/col_7_carryout5
    SLICE_X111Y6                                                      r  nolabel_line31/sum[10]_INST_0_i_10/I0
    SLICE_X111Y6         LUT4 (Prop_lut4_I0_O)        0.124    10.793 r  nolabel_line31/sum[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.808    11.601    nolabel_line31/col_8_carryout6
    SLICE_X112Y6                                                      r  nolabel_line31/sum[9]_INST_0_i_1/I0
    SLICE_X112Y6         LUT3 (Prop_lut3_I0_O)        0.148    11.749 r  nolabel_line31/sum[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.704    12.453    nolabel_line31/col_9_sum4
    SLICE_X112Y7                                                      r  nolabel_line31/sum[9]_INST_0/I0
    SLICE_X112Y7         LUT3 (Prop_lut3_I0_O)        0.328    12.781 r  nolabel_line31/sum[9]_INST_0/O
                         net (fo=1, routed)           0.000    12.781    wallace_out[9]
    SLICE_X112Y7         FDRE                                         r  sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.698    15.181    clk_IBUF_BUFG
    SLICE_X112Y7         FDRE                                         r  sum_reg[9]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X112Y7         FDRE (Setup_fdre_C_D)        0.077    15.657    sum_reg[9]
  -------------------------------------------------------------------
                         required time                         15.657    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  2.876    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 1.200ns (19.825%)  route 4.853ns (80.175%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.456     6.097 r  A_reg[7]/Q
                         net (fo=286, routed)         1.200     7.297    nolabel_line31/B[1]
    SLICE_X111Y3                                                      r  nolabel_line31/sum[3]_INST_0_i_2/I0
    SLICE_X111Y3         LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  nolabel_line31/sum[3]_INST_0_i_2/O
                         net (fo=3, routed)           0.819     8.240    nolabel_line31/col_2_carryout2
    SLICE_X111Y3                                                      r  nolabel_line31/sum[5]_INST_0_i_3/I1
    SLICE_X111Y3         LUT6 (Prop_lut6_I1_O)        0.124     8.364 r  nolabel_line31/sum[5]_INST_0_i_3/O
                         net (fo=5, routed)           0.618     8.982    nolabel_line31/col_4_sum3
    SLICE_X112Y4                                                      r  nolabel_line31/sum[7]_INST_0_i_12/I5
    SLICE_X112Y4         LUT6 (Prop_lut6_I5_O)        0.124     9.106 r  nolabel_line31/sum[7]_INST_0_i_12/O
                         net (fo=3, routed)           0.652     9.758    nolabel_line31/col_4_carryout4
    SLICE_X111Y4                                                      r  nolabel_line31/sum[8]_INST_0_i_14/I1
    SLICE_X111Y4         LUT6 (Prop_lut6_I1_O)        0.124     9.882 r  nolabel_line31/sum[8]_INST_0_i_14/O
                         net (fo=3, routed)           0.593    10.474    nolabel_line31/col_7_sum4
    SLICE_X111Y5                                                      r  nolabel_line31/sum[8]_INST_0_i_4/I1
    SLICE_X111Y5         LUT6 (Prop_lut6_I1_O)        0.124    10.598 r  nolabel_line31/sum[8]_INST_0_i_4/O
                         net (fo=4, routed)           0.593    11.191    nolabel_line31/col_8_sum5
    SLICE_X112Y5                                                      r  nolabel_line31/sum[8]_INST_0/I3
    SLICE_X112Y5         LUT4 (Prop_lut4_I3_O)        0.124    11.315 r  nolabel_line31/sum[8]_INST_0/O
                         net (fo=1, routed)           0.379    11.694    wallace_out[8]
    SLICE_X112Y5         FDRE                                         r  sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.699    15.182    clk_IBUF_BUFG
    SLICE_X112Y5         FDRE                                         r  sum_reg[8]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X112Y5         FDRE (Setup_fdre_C_D)       -0.016    15.565    sum_reg[8]
  -------------------------------------------------------------------
                         required time                         15.565    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.200ns (21.944%)  route 4.268ns (78.055%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.456     6.097 r  A_reg[7]/Q
                         net (fo=286, routed)         1.200     7.297    nolabel_line31/B[1]
    SLICE_X111Y3                                                      r  nolabel_line31/sum[3]_INST_0_i_2/I0
    SLICE_X111Y3         LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  nolabel_line31/sum[3]_INST_0_i_2/O
                         net (fo=3, routed)           0.819     8.240    nolabel_line31/col_2_carryout2
    SLICE_X111Y3                                                      r  nolabel_line31/sum[5]_INST_0_i_3/I1
    SLICE_X111Y3         LUT6 (Prop_lut6_I1_O)        0.124     8.364 r  nolabel_line31/sum[5]_INST_0_i_3/O
                         net (fo=5, routed)           0.618     8.982    nolabel_line31/col_4_sum3
    SLICE_X112Y4                                                      r  nolabel_line31/sum[7]_INST_0_i_12/I5
    SLICE_X112Y4         LUT6 (Prop_lut6_I5_O)        0.124     9.106 r  nolabel_line31/sum[7]_INST_0_i_12/O
                         net (fo=3, routed)           0.652     9.758    nolabel_line31/col_4_carryout4
    SLICE_X111Y4                                                      r  nolabel_line31/sum[8]_INST_0_i_14/I1
    SLICE_X111Y4         LUT6 (Prop_lut6_I1_O)        0.124     9.882 r  nolabel_line31/sum[8]_INST_0_i_14/O
                         net (fo=3, routed)           0.315    10.197    nolabel_line31/col_7_sum4
    SLICE_X109Y4                                                      r  nolabel_line31/sum[7]_INST_0_i_6/I0
    SLICE_X109Y4         LUT2 (Prop_lut2_I0_O)        0.124    10.321 r  nolabel_line31/sum[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.665    10.986    nolabel_line31/col_7_sum6
    SLICE_X109Y4                                                      r  nolabel_line31/sum[7]_INST_0/I5
    SLICE_X109Y4         LUT6 (Prop_lut6_I5_O)        0.124    11.110 r  nolabel_line31/sum[7]_INST_0/O
                         net (fo=1, routed)           0.000    11.110    wallace_out[7]
    SLICE_X109Y4         FDRE                                         r  sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.697    15.180    clk_IBUF_BUFG
    SLICE_X109Y4         FDRE                                         r  sum_reg[7]/C
                         clock pessimism              0.394    15.574    
                         clock uncertainty           -0.035    15.539    
    SLICE_X109Y4         FDRE (Setup_fdre_C_D)        0.029    15.568    sum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 1.208ns (23.398%)  route 3.955ns (76.602%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.456     6.097 r  A_reg[7]/Q
                         net (fo=286, routed)         1.200     7.297    nolabel_line31/B[1]
    SLICE_X111Y3                                                      r  nolabel_line31/sum[3]_INST_0_i_2/I0
    SLICE_X111Y3         LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  nolabel_line31/sum[3]_INST_0_i_2/O
                         net (fo=3, routed)           0.721     8.143    nolabel_line31/col_2_carryout2
    SLICE_X112Y4                                                      r  nolabel_line31/sum[7]_INST_0_i_9/I5
    SLICE_X112Y4         LUT6 (Prop_lut6_I5_O)        0.124     8.267 r  nolabel_line31/sum[7]_INST_0_i_9/O
                         net (fo=5, routed)           0.666     8.933    nolabel_line31/col_4_carryout3
    SLICE_X111Y4                                                      r  nolabel_line31/sum[5]_INST_0_i_5/I0
    SLICE_X111Y4         LUT2 (Prop_lut2_I0_O)        0.150     9.083 r  nolabel_line31/sum[5]_INST_0_i_5/O
                         net (fo=2, routed)           0.862     9.945    nolabel_line31/col_5_sum3
    SLICE_X111Y4                                                      r  nolabel_line31/sum[5]_INST_0/I4
    SLICE_X111Y4         LUT5 (Prop_lut5_I4_O)        0.354    10.299 r  nolabel_line31/sum[5]_INST_0/O
                         net (fo=1, routed)           0.506    10.804    wallace_out[5]
    SLICE_X111Y4         FDRE                                         r  sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.699    15.182    clk_IBUF_BUFG
    SLICE_X111Y4         FDRE                                         r  sum_reg[5]/C
                         clock pessimism              0.437    15.619    
                         clock uncertainty           -0.035    15.584    
    SLICE_X111Y4         FDRE (Setup_fdre_C_D)       -0.275    15.309    sum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                  4.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.127%)  route 0.375ns (66.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  A_reg[7]/Q
                         net (fo=286, routed)         0.375     2.103    nolabel_line31/A[3]
    SLICE_X112Y3                                                      r  nolabel_line31/sum[3]_INST_0/I2
    SLICE_X112Y3         LUT5 (Prop_lut5_I2_O)        0.045     2.148 r  nolabel_line31/sum[3]_INST_0/O
                         net (fo=1, routed)           0.000     2.148    wallace_out[3]
    SLICE_X112Y3         FDRE                                         r  sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y3         FDRE                                         r  sum_reg[3]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y3         FDRE (Hold_fdre_C_D)         0.120     1.723    sum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.425%)  route 0.370ns (66.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  A_reg[7]/Q
                         net (fo=286, routed)         0.370     2.098    nolabel_line31/A[0]
    SLICE_X113Y3                                                      r  nolabel_line31/sum[2]_INST_0/I4
    SLICE_X113Y3         LUT6 (Prop_lut6_I4_O)        0.045     2.143 r  nolabel_line31/sum[2]_INST_0/O
                         net (fo=1, routed)           0.000     2.143    wallace_out[2]
    SLICE_X113Y3         FDRE                                         r  sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y3         FDRE                                         r  sum_reg[2]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X113Y3         FDRE (Hold_fdre_C_D)         0.091     1.694    sum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.365%)  route 0.371ns (66.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  A_reg[7]/Q
                         net (fo=286, routed)         0.371     2.099    nolabel_line31/B[1]
    SLICE_X113Y3                                                      r  nolabel_line31/sum[1]_INST_0/I2
    SLICE_X113Y3         LUT4 (Prop_lut4_I2_O)        0.045     2.144 r  nolabel_line31/sum[1]_INST_0/O
                         net (fo=1, routed)           0.000     2.144    wallace_out[1]
    SLICE_X113Y3         FDRE                                         r  sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y3         FDRE                                         r  sum_reg[1]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X113Y3         FDRE (Hold_fdre_C_D)         0.092     1.695    sum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.264%)  route 0.450ns (70.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  A_reg[7]/Q
                         net (fo=286, routed)         0.450     2.177    nolabel_line31/B[0]
    SLICE_X112Y5                                                      r  nolabel_line31/sum[4]_INST_0/I1
    SLICE_X112Y5         LUT6 (Prop_lut6_I1_O)        0.045     2.222 r  nolabel_line31/sum[4]_INST_0/O
                         net (fo=1, routed)           0.000     2.222    wallace_out[4]
    SLICE_X112Y5         FDRE                                         r  sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y5         FDRE                                         r  sum_reg[4]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y5         FDRE (Hold_fdre_C_D)         0.120     1.723    sum_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.231ns (28.865%)  route 0.569ns (71.135%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  A_reg[7]/Q
                         net (fo=286, routed)         0.378     2.106    nolabel_line31/B[5]
    SLICE_X113Y4                                                      r  nolabel_line31/sum[7]_INST_0_i_4/I5
    SLICE_X113Y4         LUT6 (Prop_lut6_I5_O)        0.045     2.151 r  nolabel_line31/sum[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.191     2.342    nolabel_line31/col_6_sum1
    SLICE_X109Y4                                                      r  nolabel_line31/sum[7]_INST_0/I3
    SLICE_X109Y4         LUT6 (Prop_lut6_I3_O)        0.045     2.387 r  nolabel_line31/sum[7]_INST_0/O
                         net (fo=1, routed)           0.000     2.387    wallace_out[7]
    SLICE_X109Y4         FDRE                                         r  sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X109Y4         FDRE                                         r  sum_reg[7]/C
                         clock pessimism             -0.480     1.624    
    SLICE_X109Y4         FDRE (Hold_fdre_C_D)         0.091     1.715    sum_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.231ns (25.662%)  route 0.669ns (74.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  A_reg[7]/Q
                         net (fo=286, routed)         0.455     2.183    nolabel_line31/B[0]
    SLICE_X109Y4                                                      r  nolabel_line31/sum[6]_INST_0_i_1/I1
    SLICE_X109Y4         LUT6 (Prop_lut6_I1_O)        0.045     2.228 r  nolabel_line31/sum[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.214     2.442    nolabel_line31/col_6_sum5
    SLICE_X110Y5                                                      r  nolabel_line31/sum[6]_INST_0/I0
    SLICE_X110Y5         LUT2 (Prop_lut2_I0_O)        0.045     2.487 r  nolabel_line31/sum[6]_INST_0/O
                         net (fo=1, routed)           0.000     2.487    wallace_out[6]
    SLICE_X110Y5         FDRE                                         r  sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X110Y5         FDRE                                         r  sum_reg[6]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X110Y5         FDRE (Hold_fdre_C_D)         0.091     1.694    sum_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.183ns (22.008%)  route 0.649ns (77.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  A_reg[7]/Q
                         net (fo=286, routed)         0.484     2.212    nolabel_line31/A[0]
    SLICE_X110Y3                                                      r  nolabel_line31/sum[0]_INST_0/I0
    SLICE_X110Y3         LUT2 (Prop_lut2_I0_O)        0.042     2.254 r  nolabel_line31/sum[0]_INST_0/O
                         net (fo=1, routed)           0.164     2.418    wallace_out[0]
    SLICE_X112Y2         FDRE                                         r  sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.912     2.106    clk_IBUF_BUFG
    SLICE_X112Y2         FDRE                                         r  sum_reg[0]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X112Y2         FDRE (Hold_fdre_C_D)        -0.003     1.601    sum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.185ns (18.396%)  route 0.821ns (81.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  A_reg[7]/Q
                         net (fo=286, routed)         0.821     2.548    nolabel_line31/B[7]
    SLICE_X113Y8                                                      r  nolabel_line31/sum[15]_INST_0/I3
    SLICE_X113Y8         LUT4 (Prop_lut4_I3_O)        0.044     2.592 r  nolabel_line31/sum[15]_INST_0/O
                         net (fo=1, routed)           0.000     2.592    wallace_out[15]
    SLICE_X113Y8         FDRE                                         r  sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X113Y8         FDRE                                         r  sum_reg[15]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X113Y8         FDRE (Hold_fdre_C_D)         0.107     1.709    sum_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.231ns (22.343%)  route 0.803ns (77.657%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  A_reg[7]/Q
                         net (fo=286, routed)         0.553     2.281    nolabel_line31/A[7]
    SLICE_X111Y6                                                      r  nolabel_line31/sum[9]_INST_0_i_2/I1
    SLICE_X111Y6         LUT6 (Prop_lut6_I1_O)        0.045     2.326 r  nolabel_line31/sum[9]_INST_0_i_2/O
                         net (fo=4, routed)           0.250     2.576    nolabel_line31/col_9_sum3
    SLICE_X112Y7                                                      r  nolabel_line31/sum[9]_INST_0/I1
    SLICE_X112Y7         LUT3 (Prop_lut3_I1_O)        0.045     2.621 r  nolabel_line31/sum[9]_INST_0/O
                         net (fo=1, routed)           0.000     2.621    wallace_out[9]
    SLICE_X112Y7         FDRE                                         r  sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X112Y7         FDRE                                         r  sum_reg[9]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X112Y7         FDRE (Hold_fdre_C_D)         0.120     1.722    sum_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.231ns (21.469%)  route 0.845ns (78.531%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  A_reg[7]/Q
                         net (fo=286, routed)         0.651     2.379    nolabel_line31/A[5]
    SLICE_X111Y8                                                      r  nolabel_line31/sum[13]_INST_0_i_6/I0
    SLICE_X111Y8         LUT6 (Prop_lut6_I0_O)        0.045     2.424 r  nolabel_line31/sum[13]_INST_0_i_6/O
                         net (fo=2, routed)           0.194     2.618    nolabel_line31/col_13_sum1
    SLICE_X112Y8                                                      r  nolabel_line31/sum[13]_INST_0/I5
    SLICE_X112Y8         LUT6 (Prop_lut6_I5_O)        0.045     2.663 r  nolabel_line31/sum[13]_INST_0/O
                         net (fo=1, routed)           0.000     2.663    wallace_out[13]
    SLICE_X112Y8         FDRE                                         r  sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X112Y8         FDRE                                         r  sum_reg[13]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X112Y8         FDRE (Hold_fdre_C_D)         0.120     1.722    sum_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.941    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y4   A_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y2   sum_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y8   sum_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y7   sum_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y7   sum_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y8   sum_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y8   sum_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y8   sum_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y3   sum_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y4   A_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y4   A_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y2   sum_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y2   sum_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y8   sum_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y8   sum_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y7   sum_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y7   sum_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y7   sum_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y7   sum_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y4   A_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y4   A_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y2   sum_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y2   sum_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y8   sum_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y8   sum_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y7   sum_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y7   sum_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y7   sum_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y7   sum_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.138ns  (logic 3.226ns (62.788%)  route 1.912ns (37.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.878     5.640    clk_IBUF_BUFG
    SLICE_X113Y8         FDRE                                         r  sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y8         FDRE (Prop_fdre_C_Q)         0.419     6.059 r  sum_reg[15]/Q
                         net (fo=1, routed)           1.912     7.971    sum_OBUF[15]
    AA17                                                              r  sum_OBUF[15]_inst/I
    AA17                 OBUF (Prop_obuf_I_O)         2.807    10.778 r  sum_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.778    sum[15]
    AA17                                                              r  sum[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 3.141ns (62.271%)  route 1.903ns (37.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.878     5.640    clk_IBUF_BUFG
    SLICE_X112Y8         FDRE                                         r  sum_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y8         FDRE (Prop_fdre_C_Q)         0.518     6.158 r  sum_reg[13]/Q
                         net (fo=1, routed)           1.903     8.062    sum_OBUF[13]
    AA16                                                              r  sum_OBUF[13]_inst/I
    AA16                 OBUF (Prop_obuf_I_O)         2.623    10.685 r  sum_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.685    sum[13]
    AA16                                                              r  sum[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.998ns  (logic 3.282ns (65.662%)  route 1.716ns (34.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X112Y5         FDRE                                         r  sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y5         FDRE (Prop_fdre_C_Q)         0.478     6.119 r  sum_reg[8]/Q
                         net (fo=1, routed)           1.716     7.836    sum_OBUF[8]
    W13                                                               r  sum_OBUF[8]_inst/I
    W13                  OBUF (Prop_obuf_I_O)         2.804    10.640 r  sum_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.640    sum[8]
    W13                                                               r  sum[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.984ns  (logic 3.156ns (63.312%)  route 1.829ns (36.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.878     5.640    clk_IBUF_BUFG
    SLICE_X112Y7         FDRE                                         r  sum_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y7         FDRE (Prop_fdre_C_Q)         0.518     6.158 r  sum_reg[9]/Q
                         net (fo=1, routed)           1.829     7.987    sum_OBUF[9]
    V13                                                               r  sum_OBUF[9]_inst/I
    V13                  OBUF (Prop_obuf_I_O)         2.638    10.625 r  sum_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.625    sum[9]
    V13                                                               r  sum[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.967ns  (logic 3.085ns (62.105%)  route 1.882ns (37.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.878     5.640    clk_IBUF_BUFG
    SLICE_X113Y8         FDRE                                         r  sum_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y8         FDRE (Prop_fdre_C_Q)         0.456     6.096 r  sum_reg[14]/Q
                         net (fo=1, routed)           1.882     7.979    sum_OBUF[14]
    AB17                                                              r  sum_OBUF[14]_inst/I
    AB17                 OBUF (Prop_obuf_I_O)         2.629    10.607 r  sum_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.607    sum[14]
    AB17                                                              r  sum[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.952ns  (logic 3.095ns (62.503%)  route 1.857ns (37.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.878     5.640    clk_IBUF_BUFG
    SLICE_X109Y4         FDRE                                         r  sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y4         FDRE (Prop_fdre_C_Q)         0.456     6.096 r  sum_reg[7]/Q
                         net (fo=1, routed)           1.857     7.953    sum_OBUF[7]
    W15                                                               r  sum_OBUF[7]_inst/I
    W15                  OBUF (Prop_obuf_I_O)         2.639    10.593 r  sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.593    sum[7]
    W15                                                               r  sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.938ns  (logic 3.083ns (62.421%)  route 1.856ns (37.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.878     5.640    clk_IBUF_BUFG
    SLICE_X113Y7         FDRE                                         r  sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y7         FDRE (Prop_fdre_C_Q)         0.456     6.096 r  sum_reg[11]/Q
                         net (fo=1, routed)           1.856     7.952    sum_OBUF[11]
    V14                                                               r  sum_OBUF[11]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.627    10.579 r  sum_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.579    sum[11]
    V14                                                               r  sum[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.919ns  (logic 3.093ns (62.873%)  route 1.826ns (37.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X110Y5         FDRE                                         r  sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y5         FDRE (Prop_fdre_C_Q)         0.456     6.097 r  sum_reg[6]/Q
                         net (fo=1, routed)           1.826     7.924    sum_OBUF[6]
    Y15                                                               r  sum_OBUF[6]_inst/I
    Y15                  OBUF (Prop_obuf_I_O)         2.637    10.561 r  sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.561    sum[6]
    Y15                                                               r  sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.912ns  (logic 3.089ns (62.888%)  route 1.823ns (37.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X111Y4         FDRE                                         r  sum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y4         FDRE (Prop_fdre_C_Q)         0.456     6.097 r  sum_reg[5]/Q
                         net (fo=1, routed)           1.823     7.920    sum_OBUF[5]
    Y14                                                               r  sum_OBUF[5]_inst/I
    Y14                  OBUF (Prop_obuf_I_O)         2.633    10.553 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.553    sum[5]
    Y14                                                               r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.816ns  (logic 3.139ns (65.176%)  route 1.677ns (34.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.880     5.642    clk_IBUF_BUFG
    SLICE_X112Y2         FDRE                                         r  sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDRE (Prop_fdre_C_Q)         0.518     6.160 r  sum_reg[0]/Q
                         net (fo=1, routed)           1.677     7.837    sum_OBUF[0]
    AB15                                                              r  sum_OBUF[0]_inst/I
    AB15                 OBUF (Prop_obuf_I_O)         2.621    10.458 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.458    sum[0]
    AB15                                                              r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.608ns  (logic 1.275ns (79.329%)  route 0.332ns (20.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X113Y3         FDRE                                         r  sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y3         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  sum_reg[2]/Q
                         net (fo=1, routed)           0.332     2.060    sum_OBUF[2]
    AA13                                                              r  sum_OBUF[2]_inst/I
    AA13                 OBUF (Prop_obuf_I_O)         1.134     3.194 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.194    sum[2]
    AA13                                                              r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.622ns  (logic 1.287ns (79.361%)  route 0.335ns (20.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X113Y3         FDRE                                         r  sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y3         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  sum_reg[1]/Q
                         net (fo=1, routed)           0.335     2.063    sum_OBUF[1]
    AB14                                                              r  sum_OBUF[1]_inst/I
    AB14                 OBUF (Prop_obuf_I_O)         1.146     3.209 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.209    sum[1]
    AB14                                                              r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.625ns  (logic 1.269ns (78.109%)  route 0.356ns (21.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.639     1.586    clk_IBUF_BUFG
    SLICE_X113Y8         FDRE                                         r  sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y8         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  sum_reg[10]/Q
                         net (fo=1, routed)           0.356     2.082    sum_OBUF[10]
    V15                                                               r  sum_OBUF[10]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         1.128     3.210 r  sum_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.210    sum[10]
    V15                                                               r  sum[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.628ns  (logic 1.300ns (79.848%)  route 0.328ns (20.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X112Y3         FDRE                                         r  sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDRE (Prop_fdre_C_Q)         0.164     1.751 r  sum_reg[3]/Q
                         net (fo=1, routed)           0.328     2.079    sum_OBUF[3]
    Y13                                                               r  sum_OBUF[3]_inst/I
    Y13                  OBUF (Prop_obuf_I_O)         1.136     3.215 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.215    sum[3]
    Y13                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.630ns  (logic 1.302ns (79.870%)  route 0.328ns (20.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X112Y2         FDRE                                         r  sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDRE (Prop_fdre_C_Q)         0.164     1.752 r  sum_reg[0]/Q
                         net (fo=1, routed)           0.328     2.080    sum_OBUF[0]
    AB15                                                              r  sum_OBUF[0]_inst/I
    AB15                 OBUF (Prop_obuf_I_O)         1.138     3.217 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.217    sum[0]
    AB15                                                              r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.308ns (79.741%)  route 0.332ns (20.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X112Y5         FDRE                                         r  sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y5         FDRE (Prop_fdre_C_Q)         0.164     1.751 r  sum_reg[4]/Q
                         net (fo=1, routed)           0.332     2.083    sum_OBUF[4]
    AA14                                                              r  sum_OBUF[4]_inst/I
    AA14                 OBUF (Prop_obuf_I_O)         1.144     3.227 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.227    sum[4]
    AA14                                                              r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.659ns  (logic 1.295ns (78.098%)  route 0.363ns (21.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.639     1.586    clk_IBUF_BUFG
    SLICE_X113Y7         FDRE                                         r  sum_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y7         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  sum_reg[12]/Q
                         net (fo=1, routed)           0.363     2.090    sum_OBUF[12]
    AB16                                                              r  sum_OBUF[12]_inst/I
    AB16                 OBUF (Prop_obuf_I_O)         1.154     3.244 r  sum_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.244    sum[12]
    AB16                                                              r  sum[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.291ns (76.036%)  route 0.407ns (23.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X111Y4         FDRE                                         r  sum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y4         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  sum_reg[5]/Q
                         net (fo=1, routed)           0.407     2.135    sum_OBUF[5]
    Y14                                                               r  sum_OBUF[5]_inst/I
    Y14                  OBUF (Prop_obuf_I_O)         1.150     3.284 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.284    sum[5]
    Y14                                                               r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.284ns (75.456%)  route 0.418ns (24.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.639     1.586    clk_IBUF_BUFG
    SLICE_X113Y7         FDRE                                         r  sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y7         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  sum_reg[11]/Q
                         net (fo=1, routed)           0.418     2.145    sum_OBUF[11]
    V14                                                               r  sum_OBUF[11]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         1.143     3.288 r  sum_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.288    sum[11]
    V14                                                               r  sum[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.295ns (75.932%)  route 0.410ns (24.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X110Y5         FDRE                                         r  sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y5         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  sum_reg[6]/Q
                         net (fo=1, routed)           0.410     2.138    sum_OBUF[6]
    Y15                                                               r  sum_OBUF[6]_inst/I
    Y15                  OBUF (Prop_obuf_I_O)         1.154     3.292 r  sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.292    sum[6]
    Y15                                                               r  sum[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.985ns  (logic 1.056ns (35.387%)  route 1.928ns (64.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               f  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.381     2.314    rst_IBUF
    SLICE_X108Y4                                                      f  A[7]_i_1/I0
    SLICE_X108Y4         LUT1 (Prop_lut1_I0_O)        0.124     2.438 r  A[7]_i_1/O
                         net (fo=1, routed)           0.547     2.985    A[7]_i_1_n_0
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.699     5.182    clk_IBUF_BUFG
    SLICE_X110Y4         FDRE                                         r  A_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.970ns  (logic 0.932ns (31.385%)  route 2.038ns (68.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=17, routed)          2.038     2.970    rst_IBUF
    SLICE_X113Y7         FDRE                                         r  sum_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.698     5.181    clk_IBUF_BUFG
    SLICE_X113Y7         FDRE                                         r  sum_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.970ns  (logic 0.932ns (31.385%)  route 2.038ns (68.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=17, routed)          2.038     2.970    rst_IBUF
    SLICE_X113Y7         FDRE                                         r  sum_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.698     5.181    clk_IBUF_BUFG
    SLICE_X113Y7         FDRE                                         r  sum_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.970ns  (logic 0.932ns (31.385%)  route 2.038ns (68.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=17, routed)          2.038     2.970    rst_IBUF
    SLICE_X112Y7         FDRE                                         r  sum_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.698     5.181    clk_IBUF_BUFG
    SLICE_X112Y7         FDRE                                         r  sum_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.719ns  (logic 0.932ns (34.280%)  route 1.787ns (65.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.787     2.719    rst_IBUF
    SLICE_X109Y4         FDRE                                         r  sum_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.697     5.180    clk_IBUF_BUFG
    SLICE_X109Y4         FDRE                                         r  sum_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.540ns  (logic 0.932ns (36.702%)  route 1.608ns (63.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.608     2.540    rst_IBUF
    SLICE_X113Y8         FDRE                                         r  sum_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.698     5.181    clk_IBUF_BUFG
    SLICE_X113Y8         FDRE                                         r  sum_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.540ns  (logic 0.932ns (36.702%)  route 1.608ns (63.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.608     2.540    rst_IBUF
    SLICE_X112Y8         FDRE                                         r  sum_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.698     5.181    clk_IBUF_BUFG
    SLICE_X112Y8         FDRE                                         r  sum_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.540ns  (logic 0.932ns (36.702%)  route 1.608ns (63.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.608     2.540    rst_IBUF
    SLICE_X113Y8         FDRE                                         r  sum_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.698     5.181    clk_IBUF_BUFG
    SLICE_X113Y8         FDRE                                         r  sum_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.540ns  (logic 0.932ns (36.702%)  route 1.608ns (63.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.608     2.540    rst_IBUF
    SLICE_X113Y8         FDRE                                         r  sum_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.698     5.181    clk_IBUF_BUFG
    SLICE_X113Y8         FDRE                                         r  sum_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.470ns  (logic 0.932ns (37.739%)  route 1.538ns (62.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.538     2.470    rst_IBUF
    SLICE_X112Y5         FDRE                                         r  sum_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.699     5.182    clk_IBUF_BUFG
    SLICE_X112Y5         FDRE                                         r  sum_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.161ns (27.811%)  route 0.419ns (72.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.419     0.580    rst_IBUF
    SLICE_X112Y2         FDRE                                         r  sum_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.912     2.106    clk_IBUF_BUFG
    SLICE_X112Y2         FDRE                                         r  sum_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.161ns (21.729%)  route 0.581ns (78.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.581     0.742    rst_IBUF
    SLICE_X113Y3         FDRE                                         r  sum_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y3         FDRE                                         r  sum_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.161ns (21.729%)  route 0.581ns (78.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.581     0.742    rst_IBUF
    SLICE_X113Y3         FDRE                                         r  sum_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y3         FDRE                                         r  sum_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.161ns (21.729%)  route 0.581ns (78.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.581     0.742    rst_IBUF
    SLICE_X112Y3         FDRE                                         r  sum_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y3         FDRE                                         r  sum_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.161ns (20.680%)  route 0.619ns (79.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.619     0.780    rst_IBUF
    SLICE_X111Y4         FDRE                                         r  sum_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X111Y4         FDRE                                         r  sum_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.161ns (20.649%)  route 0.620ns (79.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.620     0.781    rst_IBUF
    SLICE_X110Y5         FDRE                                         r  sum_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X110Y5         FDRE                                         r  sum_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.161ns (20.034%)  route 0.644ns (79.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.805    rst_IBUF
    SLICE_X112Y5         FDRE                                         r  sum_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y5         FDRE                                         r  sum_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.161ns (20.034%)  route 0.644ns (79.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.805    rst_IBUF
    SLICE_X112Y5         FDRE                                         r  sum_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y5         FDRE                                         r  sum_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.161ns (19.046%)  route 0.686ns (80.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.686     0.847    rst_IBUF
    SLICE_X113Y8         FDRE                                         r  sum_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X113Y8         FDRE                                         r  sum_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.161ns (19.046%)  route 0.686ns (80.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.686     0.847    rst_IBUF
    SLICE_X112Y8         FDRE                                         r  sum_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X112Y8         FDRE                                         r  sum_reg[13]/C





