PDSC: Verifying ./Benchmarks_qe/halfSquare.smt2
Namespace(file='./Benchmarks_qe/halfSquare.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


82 SMT queries performed.
after complete_trace [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[-1]


------------------------check_spuriousness-------------------------------
SEARCHING A CONCRETE CEX TRACE FROM ABOVE ABSTRACT CEX: 
--------------------------------------------------
Initial concrete state :  {'x_0': 1, 'max_1': 2, 'x_1': 1, 'i_eq_0_1': True, 'y_eq_0_1': True, 'pc_eq_1_1': False, 'pc_eq_0_1': True, 'i_lt_max_1': True, 'max_gt_x_1': True, 'x_gt_0_1': True, 'i_eq_0_0': True, 'y_eq_0_0': True, 'pc_eq_1_0': False, 'pc_eq_0_0': True, 'i_lt_max_0': True, 'max_gt_x_0': True, 'x_gt_0_0': True, 'max0_eq_max1': True, 'i0_eq_i1': True, 'y0_eq_y1': True, 'max_0': 2, 'pc_1': 0, 'y_1': 0, 'i_1': 0, 'pc_0': 0, 'y_0': 0, 'i_0': 0}



Next concrete state :  {'y_1': 0, 'i_1': 1, 'x_1': 1, 'pc_1': 0, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Next concrete state :  {'y_1': 0, 'i_1': 1, 'x_1': 1, 'pc_1': 1, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Next concrete state :  {'y_1': 1, 'i_1': 2, 'x_1': 1, 'pc_1': 1, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Next concrete state :  {'y_0': 0, 'i_0': 1, 'x_0': 1, 'pc_0': 0, 'pc_1': 1, 'y_1': 1, 'i_1': 2, 'x_1': 1, 'max_1': 2, 'max_0': 2}



Next concrete state :  {'y_0': 0, 'i_0': 1, 'x_0': 1, 'pc_0': 1, 'pc_1': 1, 'y_1': 1, 'i_1': 2, 'x_1': 1, 'max_1': 2, 'max_0': 2}



Is the trace spurious?  True
Discovering predicate from a_src, a_tgt, c_src, c_tgt to eliminate spurious trace
----------------------pred_disc-------------------
Running quantifier elimination: 
New predicate is  (not (and (= yU0 0) (not (= iU0 (- 1))) (not (= iU0 0))))

Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.096331 
Solver time:	46.715236
Total time:	46.811567
Iteration count:	82
Predicate count:	17
Successfully added new predicate to input file. !
PDSC: Verifying ./Benchmarks_qe/halfSquare.smt2
Namespace(file='./Benchmarks_qe/halfSquare.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


72 SMT queries performed.
after complete_trace [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[-1]


------------------------check_spuriousness-------------------------------
SEARCHING A CONCRETE CEX TRACE FROM ABOVE ABSTRACT CEX: 
--------------------------------------------------
Initial concrete state :  {'x_0': 1, 'max_1': 2, 'x_1': 1, 'i_eq_0_1': True, 'y_eq_0_1': True, 'pc_eq_1_1': False, 'pc_eq_0_1': True, 'i_lt_max_1': True, 'max_gt_x_1': True, 'x_gt_0_1': True, 'i_eq_0_0': True, 'y_eq_0_0': True, 'pc_eq_1_0': False, 'pc_eq_0_0': True, 'i_lt_max_0': True, 'max_gt_x_0': True, 'x_gt_0_0': True, 'p_synth_1': False, 'max0_eq_max1': True, 'i0_eq_i1': True, 'y0_eq_y1': True, 'max_0': 2, 'pc_1': 0, 'y_1': 0, 'i_1': 0, 'pc_0': 0, 'y_0': 0, 'i_0': 0}



Next concrete state :  {'y_1': 0, 'i_1': 1, 'x_1': 1, 'pc_1': 0, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Next concrete state :  {'y_1': 0, 'i_1': 1, 'x_1': 1, 'pc_1': 1, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Next concrete state :  {'y_1': 1, 'i_1': 2, 'x_1': 1, 'pc_1': 1, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Next concrete state :  {'y_0': 0, 'i_0': 1, 'x_0': 1, 'pc_0': 0, 'pc_1': 1, 'y_1': 1, 'i_1': 2, 'x_1': 1, 'max_1': 2, 'max_0': 2}



Next concrete state :  {'y_0': 0, 'i_0': 1, 'x_0': 1, 'pc_0': 1, 'pc_1': 1, 'y_1': 1, 'i_1': 2, 'x_1': 1, 'max_1': 2, 'max_0': 2}



Is the trace spurious?  True
Discovering predicate from a_src, a_tgt, c_src, c_tgt to eliminate spurious trace
----------------------pred_disc-------------------
Running quantifier elimination: 
New predicate is  (let ((a!1 (or (<= (+ iU0 (* (- 1) yU1)) (- 1))

               (<= (+ (* (- 1) iU0) yU1) (- 1)))))

  (not (and (not (= yU1 0)) (not (= iU0 (- 1))) a!1 (not (= iU0 0)))))

Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.117756 
Solver time:	43.256777
Total time:	43.374533
Iteration count:	72
Predicate count:	18
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_qe/halfSquare.smt2
Namespace(file='./Benchmarks_qe/halfSquare.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]


84 SMT queries performed.
after complete_trace [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[-1]


------------------------check_spuriousness-------------------------------
SEARCHING A CONCRETE CEX TRACE FROM ABOVE ABSTRACT CEX: 
--------------------------------------------------
Initial concrete state :  {'x_0': 1, 'max_1': 2, 'x_1': 1, 'i_eq_0_1': True, 'y_eq_0_1': True, 'pc_eq_1_1': False, 'pc_eq_0_1': True, 'i_lt_max_1': True, 'max_gt_x_1': True, 'x_gt_0_1': True, 'i_eq_0_0': True, 'y_eq_0_0': True, 'pc_eq_1_0': False, 'pc_eq_0_0': True, 'i_lt_max_0': True, 'max_gt_x_0': True, 'x_gt_0_0': True, 'p_synth_2': False, 'p_synth_1': False, 'max0_eq_max1': True, 'i0_eq_i1': True, 'y0_eq_y1': True, 'max_0': 2, 'pc_1': 0, 'y_1': 0, 'i_1': 0, 'pc_0': 0, 'y_0': 0, 'i_0': 0}



Next concrete state :  {'y_1': 0, 'i_1': 1, 'x_1': 1, 'pc_1': 0, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Next concrete state :  {'y_1': 0, 'i_1': 1, 'x_1': 1, 'pc_1': 1, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Next concrete state :  {'y_1': 1, 'i_1': 2, 'x_1': 1, 'pc_1': 1, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Next concrete state :  {'y_0': 0, 'i_0': 1, 'x_0': 1, 'pc_0': 0, 'pc_1': 1, 'y_1': 1, 'i_1': 2, 'x_1': 1, 'max_1': 2, 'max_0': 2}



Is the trace spurious?  True
Discovering predicate from a_src, a_tgt, c_src, c_tgt to eliminate spurious trace
----------------------pred_disc-------------------
Running quantifier elimination: 
New predicate is  (let ((a!1 (and (= yU0 0) (not (= yU1 0)) (or (>= yU1 2) (not (>= yU1 1))))))

  (not a!1))

Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.157548 
Solver time:	68.7597
Total time:	68.917248
Iteration count:	84
Predicate count:	19
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_qe/halfSquare.smt2
Namespace(file='./Benchmarks_qe/halfSquare.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[0]


103 SMT queries performed.
after complete_trace [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[-1]


------------------------check_spuriousness-------------------------------
SEARCHING A CONCRETE CEX TRACE FROM ABOVE ABSTRACT CEX: 
--------------------------------------------------
Initial concrete state :  {'x_0': 1, 'max_1': 2, 'x_1': 1, 'i_eq_0_1': True, 'y_eq_0_1': True, 'pc_eq_1_1': False, 'pc_eq_0_1': True, 'i_lt_max_1': True, 'max_gt_x_1': True, 'x_gt_0_1': True, 'i_eq_0_0': True, 'y_eq_0_0': True, 'pc_eq_1_0': False, 'pc_eq_0_0': True, 'i_lt_max_0': True, 'max_gt_x_0': True, 'x_gt_0_0': True, 'p_synth_3': False, 'p_synth_2': False, 'p_synth_1': False, 'max0_eq_max1': True, 'i0_eq_i1': True, 'y0_eq_y1': True, 'max_0': 2, 'pc_1': 0, 'y_1': 0, 'i_1': 0, 'pc_0': 0, 'y_0': 0, 'i_0': 0}



Next concrete state :  {'y_1': 0, 'i_1': 1, 'x_1': 1, 'pc_1': 0, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Next concrete state :  {'y_1': 0, 'i_1': 1, 'x_1': 1, 'pc_1': 1, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Next concrete state :  {'y_1': 1, 'i_1': 2, 'x_1': 1, 'pc_1': 1, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Is the trace spurious?  True
Discovering predicate from a_src, a_tgt, c_src, c_tgt to eliminate spurious trace
----------------------pred_disc-------------------
Running quantifier elimination: 
New predicate is  (not (and (= yU0 0) (>= iU1 2)))

Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.189308 
Solver time:	79.697549
Total time:	79.88685699999999
Iteration count:	103
Predicate count:	20
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_qe/halfSquare.smt2
Namespace(file='./Benchmarks_qe/halfSquare.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_4, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[0]


109 SMT queries performed.
after complete_trace [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_4, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[-1]


------------------------check_spuriousness-------------------------------
SEARCHING A CONCRETE CEX TRACE FROM ABOVE ABSTRACT CEX: 
--------------------------------------------------
Initial concrete state :  {'x_0': 1, 'max_1': 2, 'x_1': 1, 'i_eq_0_1': True, 'y_eq_0_1': True, 'pc_eq_1_1': False, 'pc_eq_0_1': True, 'i_lt_max_1': True, 'max_gt_x_1': True, 'x_gt_0_1': True, 'i_eq_0_0': True, 'y_eq_0_0': True, 'pc_eq_1_0': False, 'pc_eq_0_0': True, 'i_lt_max_0': True, 'max_gt_x_0': True, 'x_gt_0_0': True, 'p_synth_4': False, 'p_synth_3': False, 'p_synth_2': False, 'p_synth_1': False, 'max0_eq_max1': True, 'i0_eq_i1': True, 'y0_eq_y1': True, 'max_0': 2, 'pc_1': 0, 'y_1': 0, 'i_1': 0, 'pc_0': 0, 'y_0': 0, 'i_0': 0}



Next concrete state :  {'y_1': 0, 'i_1': 1, 'x_1': 1, 'pc_1': 0, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Next concrete state :  {'y_1': 0, 'i_1': 1, 'x_1': 1, 'pc_1': 1, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Next concrete state :  {'y_1': 1, 'i_1': 2, 'x_1': 1, 'pc_1': 1, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}



Next concrete state :  {'y_0': 0, 'i_0': 1, 'x_0': 1, 'pc_0': 0, 'pc_1': 1, 'y_1': 1, 'i_1': 2, 'x_1': 1, 'max_1': 2, 'max_0': 2}



Next concrete state :  {'y_0': 0, 'i_0': 1, 'x_0': 1, 'pc_0': 1, 'pc_1': 1, 'y_1': 1, 'i_1': 2, 'x_1': 1, 'max_1': 2, 'max_0': 2}



Is the trace spurious?  True
Discovering predicate from a_src, a_tgt, c_src, c_tgt to eliminate spurious trace
----------------------pred_disc-------------------
Running quantifier elimination: 
New predicate is  (not (and (= yU0 0) (>= iU1 3)))

Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.195023 
Solver time:	103.295577
Total time:	103.4906
Iteration count:	109
Predicate count:	21
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_qe/halfSquare.smt2
Namespace(file='./Benchmarks_qe/halfSquare.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, 
p_synth_5, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, 
p_synth_5, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, 
p_synth_5, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, 
p_synth_5, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, 
p_synth_5, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, 
p_synth_5, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, 
p_synth_5, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, 
p_synth_4, 
p_synth_5, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, 
p_synth_4, 
p_synth_5, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, 
p_synth_5, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, 
p_synth_5, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, 
p_synth_5, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, 
p_synth_5, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, 
p_synth_5, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, 
p_synth_3, 
p_synth_4, 
p_synth_5, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 0 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
p_synth_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_3, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_2, ]
--->[0]


Blocking composition assignment 2 for state
 [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


