vendor_name = ModelSim
source_file = 1, D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 3/Conv.vhd
source_file = 1, D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 3/Conv.vwf
source_file = 1, Waveform.vwf
source_file = 1, D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 3/db/Conv.cbx.xml
source_file = 1, d:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Conv
instance = comp, \S[0]~output\, S[0]~output, Conv, 1
instance = comp, \S[1]~output\, S[1]~output, Conv, 1
instance = comp, \S[2]~output\, S[2]~output, Conv, 1
instance = comp, \S[3]~output\, S[3]~output, Conv, 1
instance = comp, \B[3]~input\, B[3]~input, Conv, 1
instance = comp, \B[0]~input\, B[0]~input, Conv, 1
instance = comp, \B[1]~input\, B[1]~input, Conv, 1
instance = comp, \B[2]~input\, B[2]~input, Conv, 1
