	component DE1_Diagram is
		port (
			button_pio_irq_irq                     : out std_logic;                                        -- irq
			clk_clk                                : in  std_logic                     := 'X';             -- clk
			clk_1_clk_clk                          : out std_logic;                                        -- clk
			clk_1_clk_reset_reset_n                : out std_logic;                                        -- reset_n
			led_pio_external_connection_export     : out std_logic_vector(7 downto 0);                     -- export
			reset_reset_n                          : in  std_logic                     := 'X';             -- reset_n
			sev_seg_pio_external_connection_export : out std_logic_vector(27 downto 0);                    -- export
			sev_seg_pio_s1_address                 : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- address
			sev_seg_pio_s1_readdata                : out std_logic_vector(31 downto 0);                    -- readdata
			switch_pio_external_connection_export  : in  std_logic_vector(7 downto 0)  := (others => 'X')  -- export
		);
	end component DE1_Diagram;

