{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461731261774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461731261790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 23:27:41 2016 " "Processing started: Tue Apr 26 23:27:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461731261790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731261790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off final_frogger -c final_frogger " "Command: quartus_pow --read_settings_files=off --write_settings_files=off final_frogger -c final_frogger" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731261791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731264192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731264192 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1461731268104 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268104 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8.sdc " "Reading SDC File: 'lab8.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268327 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at lab8.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at lab8.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268336 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268341 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at lab8.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 51 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at lab8.sdc(51): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268342 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268343 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at lab8.sdc(51): Argument -source is an empty collection" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 70 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at lab8.sdc(70): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268344 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268346 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268347 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268348 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268349 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268353 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268354 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268355 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268356 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268356 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268357 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268360 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268361 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268361 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268362 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268363 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268364 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268364 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268365 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268366 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268367 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268367 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268370 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268371 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268371 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268372 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268373 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268374 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268375 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268375 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268376 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268377 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268378 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268380 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268381 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268381 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268382 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268383 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268384 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268385 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268386 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268387 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268388 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268388 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268390 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268391 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268392 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268392 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268393 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268394 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268395 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268396 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268396 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268397 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268400 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268401 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268402 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268402 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268403 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268404 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268405 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268406 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268407 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268408 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 142 KEY\[4\] port " "Ignored filter at lab8.sdc(142): KEY\[4\] could not be matched with a port" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 142 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 142 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(142): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[4\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268411 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 143 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(143): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[4\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268412 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268412 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 144 SW\[0\] port " "Ignored filter at lab8.sdc(144): SW\[0\] could not be matched with a port" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 144 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 144 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(144): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[0\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268414 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 145 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(145): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268415 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268415 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 146 SW\[1\] port " "Ignored filter at lab8.sdc(146): SW\[1\] could not be matched with a port" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 146 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 146 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(146): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[1\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268416 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 147 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(147): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268417 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268417 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 148 SW\[2\] port " "Ignored filter at lab8.sdc(148): SW\[2\] could not be matched with a port" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 148 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 148 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(148): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[2\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268420 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 149 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(149): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268421 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268421 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 150 SW\[3\] port " "Ignored filter at lab8.sdc(150): SW\[3\] could not be matched with a port" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 150 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 150 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(150): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[3\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268424 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 151 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(151): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268425 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 152 SW\[4\] port " "Ignored filter at lab8.sdc(152): SW\[4\] could not be matched with a port" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 152 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 152 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(152): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[4\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268427 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 153 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(153): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268427 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 154 SW\[5\] port " "Ignored filter at lab8.sdc(154): SW\[5\] could not be matched with a port" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 154 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[5\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268430 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 155 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(155): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268431 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 156 SW\[6\] port " "Ignored filter at lab8.sdc(156): SW\[6\] could not be matched with a port" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 156 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 156 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(156): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[6\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268432 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 157 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(157): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268433 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 158 SW\[7\] port " "Ignored filter at lab8.sdc(158): SW\[7\] could not be matched with a port" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 158 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(158): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[7\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268434 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 159 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(159): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268435 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268436 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268437 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268438 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268440 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268441 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 177 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(177): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268442 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 178 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(178): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268443 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 179 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(179): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268444 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 180 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(180): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268445 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(181): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268446 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(182): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268447 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(183): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268448 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(184): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268450 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(185): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268451 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(186): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268452 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(187): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268453 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(188): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268454 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(189): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268455 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(190): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268456 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(191): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268457 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(192): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268458 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(193): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268458 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(194): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268460 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(195): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268461 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(196): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268462 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(197): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268463 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(198): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268463 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(199): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268464 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(200): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268465 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(201): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268466 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(202): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268466 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(203): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268467 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(204): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268470 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(205): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268471 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(206): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268472 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(207): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268472 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(208): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268473 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(209): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268474 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(210): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268475 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 211 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(211): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268475 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 212 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(212): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268476 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 213 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(213): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268477 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 214 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(214): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268478 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 215 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(215): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268482 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 216 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(216): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268483 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 217 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(217): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268484 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 218 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(218): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268484 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 219 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(219): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268486 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 220 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(220): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268486 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 221 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(221): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268487 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 222 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(222): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268490 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 223 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(223): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268490 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 224 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(224): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268491 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 225 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(225): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268492 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 226 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(226): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268493 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 227 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(227): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268494 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 228 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(228): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268495 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 255 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at lab8.sdc(255): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 255 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 255 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at lab8.sdc(255): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 255 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 255 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(255): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 255 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268527 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 255 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 255 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(255): Argument <to> is an empty collection" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 255 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 256 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at lab8.sdc(256): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 256 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 256 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at lab8.sdc(256): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 256 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 256 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(256): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 256 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268535 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 256 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 256 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(256): Argument <to> is an empty collection" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 256 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268535 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 257 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at lab8.sdc(257): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 257 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 257 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at lab8.sdc(257): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 257 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 257 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(257): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 257 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268540 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 257 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(257): Argument <to> is an empty collection" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 258 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at lab8.sdc(258): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 258 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 258 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at lab8.sdc(258): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 258 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 258 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(258): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 258 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268546 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 258 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(258): Argument <to> is an empty collection" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268546 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 259 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at lab8.sdc(259): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 259 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 259 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(259): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 259 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268552 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 259 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 259 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(259): Argument <to> is an empty collection" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 259 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 260 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at lab8.sdc(260): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 260 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 260 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(260): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 260 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268555 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 260 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 260 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(260): Argument <to> is an empty collection" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 260 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 261 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at lab8.sdc(261): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 261 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 261 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(261): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 261 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268562 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 261 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 262 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at lab8.sdc(262): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 262 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 262 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(262): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 262 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1461731268566 ""}  } { { "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/Final_Frogger/lab8.sdc" 262 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268566 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268567 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268595 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgasync_instance\|vs " "Node: vga_controller:vgasync_instance\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frog:frog_instance\|Frog_X_Position\[3\] vga_controller:vgasync_instance\|vs " "Register frog:frog_instance\|Frog_X_Position\[3\] is being clocked by vga_controller:vgasync_instance\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1461731268826 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268826 "|final_frogger_top|vga_controller:vgasync_instance|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgasync_instance\|clkdiv " "Node: vga_controller:vgasync_instance\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vgasync_instance\|vs vga_controller:vgasync_instance\|clkdiv " "Register vga_controller:vgasync_instance\|vs is being clocked by vga_controller:vgasync_instance\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1461731268827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1461731268827 "|final_frogger_top|vga_controller:vgasync_instance|clkdiv"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1461731269121 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1461731269121 ""}  } {  } 0 332056 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731269121 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1461731269124 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1461731269124 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1461731269124 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1461731269124 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "PowerPlay Power Analyzer" 0 -1 1461731269124 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731269522 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731269641 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731270375 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731270966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731271502 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731276040 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "6.148 millions of transitions / sec " "Average toggle rate for this design is 6.148 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731306417 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "240.49 mW " "Total thermal power estimate for the design is 240.49 mW" {  } { { "c:/altera_lite/15.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/altera_lite/15.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731307071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 194 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 194 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "995 " "Peak virtual memory: 995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461731308023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 23:28:28 2016 " "Processing ended: Tue Apr 26 23:28:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461731308023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461731308023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461731308023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1461731308023 ""}
