<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="processor_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="processor_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="628.333 ns"></ZoomStartTime>
      <ZoomEndTime time="1,074.334 ns"></ZoomEndTime>
      <Cursor1Time time="1,000.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="249"></NameColumnWidth>
      <ValueColumnWidth column_width="117"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="13" />
   <wvobject fp_name="/processor_tb/dmem_addr_reg" type="array">
      <obj_property name="ElementShortName">dmem_addr_reg[15:0]</obj_property>
      <obj_property name="ObjectShortName">dmem_addr_reg[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/dmem_din_reg" type="array">
      <obj_property name="ElementShortName">dmem_din_reg[7:0]</obj_property>
      <obj_property name="ObjectShortName">dmem_din_reg[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/dmem_wen_reg" type="logic">
      <obj_property name="ElementShortName">dmem_wen_reg</obj_property>
      <obj_property name="ObjectShortName">dmem_wen_reg</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider171">
      <obj_property name="label">DMEM MODULE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/DMEM/din" type="array">
      <obj_property name="ElementShortName">din[7:0]</obj_property>
      <obj_property name="ObjectShortName">din[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/DMEM/addr" type="array">
      <obj_property name="ElementShortName">addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">addr[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/DMEM/we" type="logic">
      <obj_property name="ElementShortName">we</obj_property>
      <obj_property name="ObjectShortName">we</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/DMEM/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/DMEM/dout" type="array">
      <obj_property name="ElementShortName">dout[7:0]</obj_property>
      <obj_property name="ObjectShortName">dout[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/DMEM/DWIDTH" type="array">
      <obj_property name="ElementShortName">DWIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DWIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/DMEM/ADDR_WIDTH" type="array">
      <obj_property name="ElementShortName">ADDR_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/DMEM/ram" type="array">
      <obj_property name="ElementShortName">ram[14:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">ram[14:0][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_tb/dram" type="array">
      <obj_property name="ElementShortName">dram[14:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">dram[14:0][7:0]</obj_property>
   </wvobject>
</wave_config>
