vendor_name = ModelSim
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v
source_file = 1, ../Codes/Test_Bench.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Quartus/ARM.sdc
source_file = 1, output_files/stptest.stp
source_file = 1, output_files/sgtab.stp
source_file = 1, D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/ARM.cbx.xml
design_name = ARM
instance = comp, \SW[0]~I , SW[0], ARM, 1
instance = comp, \SW[1]~I , SW[1], ARM, 1
instance = comp, \DRAM_DQ[0]~I , DRAM_DQ[0], ARM, 1
instance = comp, \DRAM_DQ[1]~I , DRAM_DQ[1], ARM, 1
instance = comp, \DRAM_DQ[2]~I , DRAM_DQ[2], ARM, 1
instance = comp, \DRAM_DQ[3]~I , DRAM_DQ[3], ARM, 1
instance = comp, \DRAM_DQ[4]~I , DRAM_DQ[4], ARM, 1
instance = comp, \DRAM_DQ[5]~I , DRAM_DQ[5], ARM, 1
instance = comp, \DRAM_DQ[6]~I , DRAM_DQ[6], ARM, 1
instance = comp, \DRAM_DQ[7]~I , DRAM_DQ[7], ARM, 1
instance = comp, \DRAM_DQ[8]~I , DRAM_DQ[8], ARM, 1
instance = comp, \DRAM_DQ[9]~I , DRAM_DQ[9], ARM, 1
instance = comp, \DRAM_DQ[10]~I , DRAM_DQ[10], ARM, 1
instance = comp, \DRAM_DQ[11]~I , DRAM_DQ[11], ARM, 1
instance = comp, \DRAM_DQ[12]~I , DRAM_DQ[12], ARM, 1
instance = comp, \DRAM_DQ[13]~I , DRAM_DQ[13], ARM, 1
instance = comp, \DRAM_DQ[14]~I , DRAM_DQ[14], ARM, 1
instance = comp, \DRAM_DQ[15]~I , DRAM_DQ[15], ARM, 1
instance = comp, \FL_DQ[0]~I , FL_DQ[0], ARM, 1
instance = comp, \FL_DQ[1]~I , FL_DQ[1], ARM, 1
instance = comp, \FL_DQ[2]~I , FL_DQ[2], ARM, 1
instance = comp, \FL_DQ[3]~I , FL_DQ[3], ARM, 1
instance = comp, \FL_DQ[4]~I , FL_DQ[4], ARM, 1
instance = comp, \FL_DQ[5]~I , FL_DQ[5], ARM, 1
instance = comp, \FL_DQ[6]~I , FL_DQ[6], ARM, 1
instance = comp, \FL_DQ[7]~I , FL_DQ[7], ARM, 1
instance = comp, \SRAM_DQ[0]~I , SRAM_DQ[0], ARM, 1
instance = comp, \SRAM_DQ[1]~I , SRAM_DQ[1], ARM, 1
instance = comp, \SRAM_DQ[2]~I , SRAM_DQ[2], ARM, 1
instance = comp, \SRAM_DQ[3]~I , SRAM_DQ[3], ARM, 1
instance = comp, \SRAM_DQ[4]~I , SRAM_DQ[4], ARM, 1
instance = comp, \SRAM_DQ[5]~I , SRAM_DQ[5], ARM, 1
instance = comp, \SRAM_DQ[6]~I , SRAM_DQ[6], ARM, 1
instance = comp, \SRAM_DQ[7]~I , SRAM_DQ[7], ARM, 1
instance = comp, \SRAM_DQ[8]~I , SRAM_DQ[8], ARM, 1
instance = comp, \SRAM_DQ[9]~I , SRAM_DQ[9], ARM, 1
instance = comp, \SRAM_DQ[10]~I , SRAM_DQ[10], ARM, 1
instance = comp, \SRAM_DQ[11]~I , SRAM_DQ[11], ARM, 1
instance = comp, \SRAM_DQ[12]~I , SRAM_DQ[12], ARM, 1
instance = comp, \SRAM_DQ[13]~I , SRAM_DQ[13], ARM, 1
instance = comp, \SRAM_DQ[14]~I , SRAM_DQ[14], ARM, 1
instance = comp, \SRAM_DQ[15]~I , SRAM_DQ[15], ARM, 1
instance = comp, \OTG_DATA[0]~I , OTG_DATA[0], ARM, 1
instance = comp, \OTG_DATA[1]~I , OTG_DATA[1], ARM, 1
instance = comp, \OTG_DATA[2]~I , OTG_DATA[2], ARM, 1
instance = comp, \OTG_DATA[3]~I , OTG_DATA[3], ARM, 1
instance = comp, \OTG_DATA[4]~I , OTG_DATA[4], ARM, 1
instance = comp, \OTG_DATA[5]~I , OTG_DATA[5], ARM, 1
instance = comp, \OTG_DATA[6]~I , OTG_DATA[6], ARM, 1
instance = comp, \OTG_DATA[7]~I , OTG_DATA[7], ARM, 1
instance = comp, \OTG_DATA[8]~I , OTG_DATA[8], ARM, 1
instance = comp, \OTG_DATA[9]~I , OTG_DATA[9], ARM, 1
instance = comp, \OTG_DATA[10]~I , OTG_DATA[10], ARM, 1
instance = comp, \OTG_DATA[11]~I , OTG_DATA[11], ARM, 1
instance = comp, \OTG_DATA[12]~I , OTG_DATA[12], ARM, 1
instance = comp, \OTG_DATA[13]~I , OTG_DATA[13], ARM, 1
instance = comp, \OTG_DATA[14]~I , OTG_DATA[14], ARM, 1
instance = comp, \OTG_DATA[15]~I , OTG_DATA[15], ARM, 1
instance = comp, \LCD_DATA[0]~I , LCD_DATA[0], ARM, 1
instance = comp, \LCD_DATA[1]~I , LCD_DATA[1], ARM, 1
instance = comp, \LCD_DATA[2]~I , LCD_DATA[2], ARM, 1
instance = comp, \LCD_DATA[3]~I , LCD_DATA[3], ARM, 1
instance = comp, \LCD_DATA[4]~I , LCD_DATA[4], ARM, 1
instance = comp, \LCD_DATA[5]~I , LCD_DATA[5], ARM, 1
instance = comp, \LCD_DATA[6]~I , LCD_DATA[6], ARM, 1
instance = comp, \LCD_DATA[7]~I , LCD_DATA[7], ARM, 1
instance = comp, \I2C_SDAT~I , I2C_SDAT, ARM, 1
instance = comp, \ENET_DATA[0]~I , ENET_DATA[0], ARM, 1
instance = comp, \ENET_DATA[1]~I , ENET_DATA[1], ARM, 1
instance = comp, \ENET_DATA[2]~I , ENET_DATA[2], ARM, 1
instance = comp, \ENET_DATA[3]~I , ENET_DATA[3], ARM, 1
instance = comp, \ENET_DATA[4]~I , ENET_DATA[4], ARM, 1
instance = comp, \ENET_DATA[5]~I , ENET_DATA[5], ARM, 1
instance = comp, \ENET_DATA[6]~I , ENET_DATA[6], ARM, 1
instance = comp, \ENET_DATA[7]~I , ENET_DATA[7], ARM, 1
instance = comp, \ENET_DATA[8]~I , ENET_DATA[8], ARM, 1
instance = comp, \ENET_DATA[9]~I , ENET_DATA[9], ARM, 1
instance = comp, \ENET_DATA[10]~I , ENET_DATA[10], ARM, 1
instance = comp, \ENET_DATA[11]~I , ENET_DATA[11], ARM, 1
instance = comp, \ENET_DATA[12]~I , ENET_DATA[12], ARM, 1
instance = comp, \ENET_DATA[13]~I , ENET_DATA[13], ARM, 1
instance = comp, \ENET_DATA[14]~I , ENET_DATA[14], ARM, 1
instance = comp, \ENET_DATA[15]~I , ENET_DATA[15], ARM, 1
instance = comp, \AUD_ADCLRCK~I , AUD_ADCLRCK, ARM, 1
instance = comp, \AUD_DACLRCK~I , AUD_DACLRCK, ARM, 1
instance = comp, \AUD_BCLK~I , AUD_BCLK, ARM, 1
instance = comp, \GPIO_0[0]~I , GPIO_0[0], ARM, 1
instance = comp, \GPIO_0[1]~I , GPIO_0[1], ARM, 1
instance = comp, \GPIO_0[2]~I , GPIO_0[2], ARM, 1
instance = comp, \GPIO_0[3]~I , GPIO_0[3], ARM, 1
instance = comp, \GPIO_0[4]~I , GPIO_0[4], ARM, 1
instance = comp, \GPIO_0[5]~I , GPIO_0[5], ARM, 1
instance = comp, \GPIO_0[6]~I , GPIO_0[6], ARM, 1
instance = comp, \GPIO_0[7]~I , GPIO_0[7], ARM, 1
instance = comp, \GPIO_0[8]~I , GPIO_0[8], ARM, 1
instance = comp, \GPIO_0[9]~I , GPIO_0[9], ARM, 1
instance = comp, \GPIO_0[10]~I , GPIO_0[10], ARM, 1
instance = comp, \GPIO_0[11]~I , GPIO_0[11], ARM, 1
instance = comp, \GPIO_0[12]~I , GPIO_0[12], ARM, 1
instance = comp, \GPIO_0[13]~I , GPIO_0[13], ARM, 1
instance = comp, \GPIO_0[14]~I , GPIO_0[14], ARM, 1
instance = comp, \GPIO_0[15]~I , GPIO_0[15], ARM, 1
instance = comp, \GPIO_0[16]~I , GPIO_0[16], ARM, 1
instance = comp, \GPIO_0[17]~I , GPIO_0[17], ARM, 1
instance = comp, \GPIO_0[18]~I , GPIO_0[18], ARM, 1
instance = comp, \GPIO_0[19]~I , GPIO_0[19], ARM, 1
instance = comp, \GPIO_0[20]~I , GPIO_0[20], ARM, 1
instance = comp, \GPIO_0[21]~I , GPIO_0[21], ARM, 1
instance = comp, \GPIO_0[22]~I , GPIO_0[22], ARM, 1
instance = comp, \GPIO_0[23]~I , GPIO_0[23], ARM, 1
instance = comp, \GPIO_0[24]~I , GPIO_0[24], ARM, 1
instance = comp, \GPIO_0[25]~I , GPIO_0[25], ARM, 1
instance = comp, \GPIO_0[26]~I , GPIO_0[26], ARM, 1
instance = comp, \GPIO_0[27]~I , GPIO_0[27], ARM, 1
instance = comp, \GPIO_0[28]~I , GPIO_0[28], ARM, 1
instance = comp, \GPIO_0[29]~I , GPIO_0[29], ARM, 1
instance = comp, \GPIO_0[30]~I , GPIO_0[30], ARM, 1
instance = comp, \GPIO_0[31]~I , GPIO_0[31], ARM, 1
instance = comp, \GPIO_0[32]~I , GPIO_0[32], ARM, 1
instance = comp, \GPIO_0[33]~I , GPIO_0[33], ARM, 1
instance = comp, \GPIO_0[34]~I , GPIO_0[34], ARM, 1
instance = comp, \GPIO_0[35]~I , GPIO_0[35], ARM, 1
instance = comp, \GPIO_1[0]~I , GPIO_1[0], ARM, 1
instance = comp, \GPIO_1[1]~I , GPIO_1[1], ARM, 1
instance = comp, \GPIO_1[2]~I , GPIO_1[2], ARM, 1
instance = comp, \GPIO_1[3]~I , GPIO_1[3], ARM, 1
instance = comp, \GPIO_1[4]~I , GPIO_1[4], ARM, 1
instance = comp, \GPIO_1[5]~I , GPIO_1[5], ARM, 1
instance = comp, \GPIO_1[6]~I , GPIO_1[6], ARM, 1
instance = comp, \GPIO_1[7]~I , GPIO_1[7], ARM, 1
instance = comp, \GPIO_1[8]~I , GPIO_1[8], ARM, 1
instance = comp, \GPIO_1[9]~I , GPIO_1[9], ARM, 1
instance = comp, \GPIO_1[10]~I , GPIO_1[10], ARM, 1
instance = comp, \GPIO_1[11]~I , GPIO_1[11], ARM, 1
instance = comp, \GPIO_1[12]~I , GPIO_1[12], ARM, 1
instance = comp, \GPIO_1[13]~I , GPIO_1[13], ARM, 1
instance = comp, \GPIO_1[14]~I , GPIO_1[14], ARM, 1
instance = comp, \GPIO_1[15]~I , GPIO_1[15], ARM, 1
instance = comp, \GPIO_1[16]~I , GPIO_1[16], ARM, 1
instance = comp, \GPIO_1[17]~I , GPIO_1[17], ARM, 1
instance = comp, \GPIO_1[18]~I , GPIO_1[18], ARM, 1
instance = comp, \GPIO_1[19]~I , GPIO_1[19], ARM, 1
instance = comp, \GPIO_1[20]~I , GPIO_1[20], ARM, 1
instance = comp, \GPIO_1[21]~I , GPIO_1[21], ARM, 1
instance = comp, \GPIO_1[22]~I , GPIO_1[22], ARM, 1
instance = comp, \GPIO_1[23]~I , GPIO_1[23], ARM, 1
instance = comp, \GPIO_1[24]~I , GPIO_1[24], ARM, 1
instance = comp, \GPIO_1[25]~I , GPIO_1[25], ARM, 1
instance = comp, \GPIO_1[26]~I , GPIO_1[26], ARM, 1
instance = comp, \GPIO_1[27]~I , GPIO_1[27], ARM, 1
instance = comp, \GPIO_1[28]~I , GPIO_1[28], ARM, 1
instance = comp, \GPIO_1[29]~I , GPIO_1[29], ARM, 1
instance = comp, \GPIO_1[30]~I , GPIO_1[30], ARM, 1
instance = comp, \GPIO_1[31]~I , GPIO_1[31], ARM, 1
instance = comp, \GPIO_1[32]~I , GPIO_1[32], ARM, 1
instance = comp, \GPIO_1[33]~I , GPIO_1[33], ARM, 1
instance = comp, \GPIO_1[34]~I , GPIO_1[34], ARM, 1
instance = comp, \GPIO_1[35]~I , GPIO_1[35], ARM, 1
instance = comp, \CLOCK_27~I , CLOCK_27, ARM, 1
instance = comp, \CLOCK_50~I , CLOCK_50, ARM, 1
instance = comp, \EXT_CLOCK~I , EXT_CLOCK, ARM, 1
instance = comp, \KEY[0]~I , KEY[0], ARM, 1
instance = comp, \KEY[1]~I , KEY[1], ARM, 1
instance = comp, \KEY[2]~I , KEY[2], ARM, 1
instance = comp, \KEY[3]~I , KEY[3], ARM, 1
instance = comp, \SW[2]~I , SW[2], ARM, 1
instance = comp, \SW[3]~I , SW[3], ARM, 1
instance = comp, \SW[4]~I , SW[4], ARM, 1
instance = comp, \SW[5]~I , SW[5], ARM, 1
instance = comp, \SW[6]~I , SW[6], ARM, 1
instance = comp, \SW[7]~I , SW[7], ARM, 1
instance = comp, \SW[8]~I , SW[8], ARM, 1
instance = comp, \SW[9]~I , SW[9], ARM, 1
instance = comp, \SW[10]~I , SW[10], ARM, 1
instance = comp, \SW[11]~I , SW[11], ARM, 1
instance = comp, \SW[12]~I , SW[12], ARM, 1
instance = comp, \SW[13]~I , SW[13], ARM, 1
instance = comp, \SW[14]~I , SW[14], ARM, 1
instance = comp, \SW[15]~I , SW[15], ARM, 1
instance = comp, \SW[16]~I , SW[16], ARM, 1
instance = comp, \SW[17]~I , SW[17], ARM, 1
instance = comp, \HEX0[0]~I , HEX0[0], ARM, 1
instance = comp, \HEX0[1]~I , HEX0[1], ARM, 1
instance = comp, \HEX0[2]~I , HEX0[2], ARM, 1
instance = comp, \HEX0[3]~I , HEX0[3], ARM, 1
instance = comp, \HEX0[4]~I , HEX0[4], ARM, 1
instance = comp, \HEX0[5]~I , HEX0[5], ARM, 1
instance = comp, \HEX0[6]~I , HEX0[6], ARM, 1
instance = comp, \HEX1[0]~I , HEX1[0], ARM, 1
instance = comp, \HEX1[1]~I , HEX1[1], ARM, 1
instance = comp, \HEX1[2]~I , HEX1[2], ARM, 1
instance = comp, \HEX1[3]~I , HEX1[3], ARM, 1
instance = comp, \HEX1[4]~I , HEX1[4], ARM, 1
instance = comp, \HEX1[5]~I , HEX1[5], ARM, 1
instance = comp, \HEX1[6]~I , HEX1[6], ARM, 1
instance = comp, \HEX2[0]~I , HEX2[0], ARM, 1
instance = comp, \HEX2[1]~I , HEX2[1], ARM, 1
instance = comp, \HEX2[2]~I , HEX2[2], ARM, 1
instance = comp, \HEX2[3]~I , HEX2[3], ARM, 1
instance = comp, \HEX2[4]~I , HEX2[4], ARM, 1
instance = comp, \HEX2[5]~I , HEX2[5], ARM, 1
instance = comp, \HEX2[6]~I , HEX2[6], ARM, 1
instance = comp, \HEX3[0]~I , HEX3[0], ARM, 1
instance = comp, \HEX3[1]~I , HEX3[1], ARM, 1
instance = comp, \HEX3[2]~I , HEX3[2], ARM, 1
instance = comp, \HEX3[3]~I , HEX3[3], ARM, 1
instance = comp, \HEX3[4]~I , HEX3[4], ARM, 1
instance = comp, \HEX3[5]~I , HEX3[5], ARM, 1
instance = comp, \HEX3[6]~I , HEX3[6], ARM, 1
instance = comp, \HEX4[0]~I , HEX4[0], ARM, 1
instance = comp, \HEX4[1]~I , HEX4[1], ARM, 1
instance = comp, \HEX4[2]~I , HEX4[2], ARM, 1
instance = comp, \HEX4[3]~I , HEX4[3], ARM, 1
instance = comp, \HEX4[4]~I , HEX4[4], ARM, 1
instance = comp, \HEX4[5]~I , HEX4[5], ARM, 1
instance = comp, \HEX4[6]~I , HEX4[6], ARM, 1
instance = comp, \HEX5[0]~I , HEX5[0], ARM, 1
instance = comp, \HEX5[1]~I , HEX5[1], ARM, 1
instance = comp, \HEX5[2]~I , HEX5[2], ARM, 1
instance = comp, \HEX5[3]~I , HEX5[3], ARM, 1
instance = comp, \HEX5[4]~I , HEX5[4], ARM, 1
instance = comp, \HEX5[5]~I , HEX5[5], ARM, 1
instance = comp, \HEX5[6]~I , HEX5[6], ARM, 1
instance = comp, \HEX6[0]~I , HEX6[0], ARM, 1
instance = comp, \HEX6[1]~I , HEX6[1], ARM, 1
instance = comp, \HEX6[2]~I , HEX6[2], ARM, 1
instance = comp, \HEX6[3]~I , HEX6[3], ARM, 1
instance = comp, \HEX6[4]~I , HEX6[4], ARM, 1
instance = comp, \HEX6[5]~I , HEX6[5], ARM, 1
instance = comp, \HEX6[6]~I , HEX6[6], ARM, 1
instance = comp, \HEX7[0]~I , HEX7[0], ARM, 1
instance = comp, \HEX7[1]~I , HEX7[1], ARM, 1
instance = comp, \HEX7[2]~I , HEX7[2], ARM, 1
instance = comp, \HEX7[3]~I , HEX7[3], ARM, 1
instance = comp, \HEX7[4]~I , HEX7[4], ARM, 1
instance = comp, \HEX7[5]~I , HEX7[5], ARM, 1
instance = comp, \HEX7[6]~I , HEX7[6], ARM, 1
instance = comp, \LEDG[0]~I , LEDG[0], ARM, 1
instance = comp, \LEDG[1]~I , LEDG[1], ARM, 1
instance = comp, \LEDG[2]~I , LEDG[2], ARM, 1
instance = comp, \LEDG[3]~I , LEDG[3], ARM, 1
instance = comp, \LEDG[4]~I , LEDG[4], ARM, 1
instance = comp, \LEDG[5]~I , LEDG[5], ARM, 1
instance = comp, \LEDG[6]~I , LEDG[6], ARM, 1
instance = comp, \LEDG[7]~I , LEDG[7], ARM, 1
instance = comp, \LEDG[8]~I , LEDG[8], ARM, 1
instance = comp, \LEDR[0]~I , LEDR[0], ARM, 1
instance = comp, \LEDR[1]~I , LEDR[1], ARM, 1
instance = comp, \LEDR[2]~I , LEDR[2], ARM, 1
instance = comp, \LEDR[3]~I , LEDR[3], ARM, 1
instance = comp, \LEDR[4]~I , LEDR[4], ARM, 1
instance = comp, \LEDR[5]~I , LEDR[5], ARM, 1
instance = comp, \LEDR[6]~I , LEDR[6], ARM, 1
instance = comp, \LEDR[7]~I , LEDR[7], ARM, 1
instance = comp, \LEDR[8]~I , LEDR[8], ARM, 1
instance = comp, \LEDR[9]~I , LEDR[9], ARM, 1
instance = comp, \LEDR[10]~I , LEDR[10], ARM, 1
instance = comp, \LEDR[11]~I , LEDR[11], ARM, 1
instance = comp, \LEDR[12]~I , LEDR[12], ARM, 1
instance = comp, \LEDR[13]~I , LEDR[13], ARM, 1
instance = comp, \LEDR[14]~I , LEDR[14], ARM, 1
instance = comp, \LEDR[15]~I , LEDR[15], ARM, 1
instance = comp, \LEDR[16]~I , LEDR[16], ARM, 1
instance = comp, \LEDR[17]~I , LEDR[17], ARM, 1
instance = comp, \DRAM_ADDR[0]~I , DRAM_ADDR[0], ARM, 1
instance = comp, \DRAM_ADDR[1]~I , DRAM_ADDR[1], ARM, 1
instance = comp, \DRAM_ADDR[2]~I , DRAM_ADDR[2], ARM, 1
instance = comp, \DRAM_ADDR[3]~I , DRAM_ADDR[3], ARM, 1
instance = comp, \DRAM_ADDR[4]~I , DRAM_ADDR[4], ARM, 1
instance = comp, \DRAM_ADDR[5]~I , DRAM_ADDR[5], ARM, 1
instance = comp, \DRAM_ADDR[6]~I , DRAM_ADDR[6], ARM, 1
instance = comp, \DRAM_ADDR[7]~I , DRAM_ADDR[7], ARM, 1
instance = comp, \DRAM_ADDR[8]~I , DRAM_ADDR[8], ARM, 1
instance = comp, \DRAM_ADDR[9]~I , DRAM_ADDR[9], ARM, 1
instance = comp, \DRAM_ADDR[10]~I , DRAM_ADDR[10], ARM, 1
instance = comp, \DRAM_ADDR[11]~I , DRAM_ADDR[11], ARM, 1
instance = comp, \DRAM_LDQM~I , DRAM_LDQM, ARM, 1
instance = comp, \DRAM_UDQM~I , DRAM_UDQM, ARM, 1
instance = comp, \DRAM_WE_N~I , DRAM_WE_N, ARM, 1
instance = comp, \DRAM_CAS_N~I , DRAM_CAS_N, ARM, 1
instance = comp, \DRAM_RAS_N~I , DRAM_RAS_N, ARM, 1
instance = comp, \DRAM_CS_N~I , DRAM_CS_N, ARM, 1
instance = comp, \DRAM_BA_0~I , DRAM_BA_0, ARM, 1
instance = comp, \DRAM_BA_1~I , DRAM_BA_1, ARM, 1
instance = comp, \DRAM_CLK~I , DRAM_CLK, ARM, 1
instance = comp, \DRAM_CKE~I , DRAM_CKE, ARM, 1
instance = comp, \FL_ADDR[0]~I , FL_ADDR[0], ARM, 1
instance = comp, \FL_ADDR[1]~I , FL_ADDR[1], ARM, 1
instance = comp, \FL_ADDR[2]~I , FL_ADDR[2], ARM, 1
instance = comp, \FL_ADDR[3]~I , FL_ADDR[3], ARM, 1
instance = comp, \FL_ADDR[4]~I , FL_ADDR[4], ARM, 1
instance = comp, \FL_ADDR[5]~I , FL_ADDR[5], ARM, 1
instance = comp, \FL_ADDR[6]~I , FL_ADDR[6], ARM, 1
instance = comp, \FL_ADDR[7]~I , FL_ADDR[7], ARM, 1
instance = comp, \FL_ADDR[8]~I , FL_ADDR[8], ARM, 1
instance = comp, \FL_ADDR[9]~I , FL_ADDR[9], ARM, 1
instance = comp, \FL_ADDR[10]~I , FL_ADDR[10], ARM, 1
instance = comp, \FL_ADDR[11]~I , FL_ADDR[11], ARM, 1
instance = comp, \FL_ADDR[12]~I , FL_ADDR[12], ARM, 1
instance = comp, \FL_ADDR[13]~I , FL_ADDR[13], ARM, 1
instance = comp, \FL_ADDR[14]~I , FL_ADDR[14], ARM, 1
instance = comp, \FL_ADDR[15]~I , FL_ADDR[15], ARM, 1
instance = comp, \FL_ADDR[16]~I , FL_ADDR[16], ARM, 1
instance = comp, \FL_ADDR[17]~I , FL_ADDR[17], ARM, 1
instance = comp, \FL_ADDR[18]~I , FL_ADDR[18], ARM, 1
instance = comp, \FL_ADDR[19]~I , FL_ADDR[19], ARM, 1
instance = comp, \FL_ADDR[20]~I , FL_ADDR[20], ARM, 1
instance = comp, \FL_ADDR[21]~I , FL_ADDR[21], ARM, 1
instance = comp, \FL_WE_N~I , FL_WE_N, ARM, 1
instance = comp, \FL_RST_N~I , FL_RST_N, ARM, 1
instance = comp, \FL_OE_N~I , FL_OE_N, ARM, 1
instance = comp, \FL_CE_N~I , FL_CE_N, ARM, 1
instance = comp, \SRAM_ADDR[0]~I , SRAM_ADDR[0], ARM, 1
instance = comp, \SRAM_ADDR[1]~I , SRAM_ADDR[1], ARM, 1
instance = comp, \SRAM_ADDR[2]~I , SRAM_ADDR[2], ARM, 1
instance = comp, \SRAM_ADDR[3]~I , SRAM_ADDR[3], ARM, 1
instance = comp, \SRAM_ADDR[4]~I , SRAM_ADDR[4], ARM, 1
instance = comp, \SRAM_ADDR[5]~I , SRAM_ADDR[5], ARM, 1
instance = comp, \SRAM_ADDR[6]~I , SRAM_ADDR[6], ARM, 1
instance = comp, \SRAM_ADDR[7]~I , SRAM_ADDR[7], ARM, 1
instance = comp, \SRAM_ADDR[8]~I , SRAM_ADDR[8], ARM, 1
instance = comp, \SRAM_ADDR[9]~I , SRAM_ADDR[9], ARM, 1
instance = comp, \SRAM_ADDR[10]~I , SRAM_ADDR[10], ARM, 1
instance = comp, \SRAM_ADDR[11]~I , SRAM_ADDR[11], ARM, 1
instance = comp, \SRAM_ADDR[12]~I , SRAM_ADDR[12], ARM, 1
instance = comp, \SRAM_ADDR[13]~I , SRAM_ADDR[13], ARM, 1
instance = comp, \SRAM_ADDR[14]~I , SRAM_ADDR[14], ARM, 1
instance = comp, \SRAM_ADDR[15]~I , SRAM_ADDR[15], ARM, 1
instance = comp, \SRAM_ADDR[16]~I , SRAM_ADDR[16], ARM, 1
instance = comp, \SRAM_ADDR[17]~I , SRAM_ADDR[17], ARM, 1
instance = comp, \SRAM_UB_N~I , SRAM_UB_N, ARM, 1
instance = comp, \SRAM_LB_N~I , SRAM_LB_N, ARM, 1
instance = comp, \SRAM_WE_N~I , SRAM_WE_N, ARM, 1
instance = comp, \SRAM_CE_N~I , SRAM_CE_N, ARM, 1
instance = comp, \SRAM_OE_N~I , SRAM_OE_N, ARM, 1
instance = comp, \OTG_ADDR[0]~I , OTG_ADDR[0], ARM, 1
instance = comp, \OTG_ADDR[1]~I , OTG_ADDR[1], ARM, 1
instance = comp, \OTG_CS_N~I , OTG_CS_N, ARM, 1
instance = comp, \OTG_RD_N~I , OTG_RD_N, ARM, 1
instance = comp, \OTG_WR_N~I , OTG_WR_N, ARM, 1
instance = comp, \OTG_RST_N~I , OTG_RST_N, ARM, 1
instance = comp, \OTG_FSPEED~I , OTG_FSPEED, ARM, 1
instance = comp, \OTG_LSPEED~I , OTG_LSPEED, ARM, 1
instance = comp, \OTG_INT0~I , OTG_INT0, ARM, 1
instance = comp, \OTG_INT1~I , OTG_INT1, ARM, 1
instance = comp, \OTG_DREQ0~I , OTG_DREQ0, ARM, 1
instance = comp, \OTG_DREQ1~I , OTG_DREQ1, ARM, 1
instance = comp, \OTG_DACK0_N~I , OTG_DACK0_N, ARM, 1
instance = comp, \OTG_DACK1_N~I , OTG_DACK1_N, ARM, 1
instance = comp, \LCD_ON~I , LCD_ON, ARM, 1
instance = comp, \LCD_BLON~I , LCD_BLON, ARM, 1
instance = comp, \LCD_RW~I , LCD_RW, ARM, 1
instance = comp, \LCD_EN~I , LCD_EN, ARM, 1
instance = comp, \LCD_RS~I , LCD_RS, ARM, 1
instance = comp, \TDI~I , TDI, ARM, 1
instance = comp, \TCK~I , TCK, ARM, 1
instance = comp, \TCS~I , TCS, ARM, 1
instance = comp, \TDO~I , TDO, ARM, 1
instance = comp, \I2C_SCLK~I , I2C_SCLK, ARM, 1
instance = comp, \PS2_DAT~I , PS2_DAT, ARM, 1
instance = comp, \PS2_CLK~I , PS2_CLK, ARM, 1
instance = comp, \VGA_CLK~I , VGA_CLK, ARM, 1
instance = comp, \VGA_HS~I , VGA_HS, ARM, 1
instance = comp, \VGA_VS~I , VGA_VS, ARM, 1
instance = comp, \VGA_BLANK~I , VGA_BLANK, ARM, 1
instance = comp, \VGA_SYNC~I , VGA_SYNC, ARM, 1
instance = comp, \VGA_R[0]~I , VGA_R[0], ARM, 1
instance = comp, \VGA_R[1]~I , VGA_R[1], ARM, 1
instance = comp, \VGA_R[2]~I , VGA_R[2], ARM, 1
instance = comp, \VGA_R[3]~I , VGA_R[3], ARM, 1
instance = comp, \VGA_R[4]~I , VGA_R[4], ARM, 1
instance = comp, \VGA_R[5]~I , VGA_R[5], ARM, 1
instance = comp, \VGA_R[6]~I , VGA_R[6], ARM, 1
instance = comp, \VGA_R[7]~I , VGA_R[7], ARM, 1
instance = comp, \VGA_R[8]~I , VGA_R[8], ARM, 1
instance = comp, \VGA_R[9]~I , VGA_R[9], ARM, 1
instance = comp, \VGA_G[0]~I , VGA_G[0], ARM, 1
instance = comp, \VGA_G[1]~I , VGA_G[1], ARM, 1
instance = comp, \VGA_G[2]~I , VGA_G[2], ARM, 1
instance = comp, \VGA_G[3]~I , VGA_G[3], ARM, 1
instance = comp, \VGA_G[4]~I , VGA_G[4], ARM, 1
instance = comp, \VGA_G[5]~I , VGA_G[5], ARM, 1
instance = comp, \VGA_G[6]~I , VGA_G[6], ARM, 1
instance = comp, \VGA_G[7]~I , VGA_G[7], ARM, 1
instance = comp, \VGA_G[8]~I , VGA_G[8], ARM, 1
instance = comp, \VGA_G[9]~I , VGA_G[9], ARM, 1
instance = comp, \VGA_B[0]~I , VGA_B[0], ARM, 1
instance = comp, \VGA_B[1]~I , VGA_B[1], ARM, 1
instance = comp, \VGA_B[2]~I , VGA_B[2], ARM, 1
instance = comp, \VGA_B[3]~I , VGA_B[3], ARM, 1
instance = comp, \VGA_B[4]~I , VGA_B[4], ARM, 1
instance = comp, \VGA_B[5]~I , VGA_B[5], ARM, 1
instance = comp, \VGA_B[6]~I , VGA_B[6], ARM, 1
instance = comp, \VGA_B[7]~I , VGA_B[7], ARM, 1
instance = comp, \VGA_B[8]~I , VGA_B[8], ARM, 1
instance = comp, \VGA_B[9]~I , VGA_B[9], ARM, 1
instance = comp, \ENET_CMD~I , ENET_CMD, ARM, 1
instance = comp, \ENET_CS_N~I , ENET_CS_N, ARM, 1
instance = comp, \ENET_WR_N~I , ENET_WR_N, ARM, 1
instance = comp, \ENET_RD_N~I , ENET_RD_N, ARM, 1
instance = comp, \ENET_RST_N~I , ENET_RST_N, ARM, 1
instance = comp, \ENET_INT~I , ENET_INT, ARM, 1
instance = comp, \ENET_CLK~I , ENET_CLK, ARM, 1
instance = comp, \AUD_ADCDAT~I , AUD_ADCDAT, ARM, 1
instance = comp, \AUD_DACDAT~I , AUD_DACDAT, ARM, 1
instance = comp, \AUD_XCK~I , AUD_XCK, ARM, 1
instance = comp, \TD_DATA[0]~I , TD_DATA[0], ARM, 1
instance = comp, \TD_DATA[1]~I , TD_DATA[1], ARM, 1
instance = comp, \TD_DATA[2]~I , TD_DATA[2], ARM, 1
instance = comp, \TD_DATA[3]~I , TD_DATA[3], ARM, 1
instance = comp, \TD_DATA[4]~I , TD_DATA[4], ARM, 1
instance = comp, \TD_DATA[5]~I , TD_DATA[5], ARM, 1
instance = comp, \TD_DATA[6]~I , TD_DATA[6], ARM, 1
instance = comp, \TD_DATA[7]~I , TD_DATA[7], ARM, 1
instance = comp, \TD_HS~I , TD_HS, ARM, 1
instance = comp, \TD_VS~I , TD_VS, ARM, 1
instance = comp, \TD_RESET~I , TD_RESET, ARM, 1
instance = comp, \TD_CLK27~I , TD_CLK27, ARM, 1
