INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/Vivado/lab3/muldiv/muldiv.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/Vivado/lab3/muldiv/muldiv.srcs/sim_1/new/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
