
cuboLED_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008774  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08008880  08008880  00018880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088b4  080088b4  00020240  2**0
                  CONTENTS
  4 .ARM          00000000  080088b4  080088b4  00020240  2**0
                  CONTENTS
  5 .preinit_array 00000000  080088b4  080088b4  00020240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088b4  080088b4  000188b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080088b8  080088b8  000188b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000240  20000000  080088bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000434  20000240  08008afc  00020240  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000674  08008afc  00020674  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY
 12 .debug_info   000153af  00000000  00000000  00020269  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002f10  00000000  00000000  00035618  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001378  00000000  00000000  00038528  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001228  00000000  00000000  000398a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019dea  00000000  00000000  0003aac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000121cf  00000000  00000000  000548b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009351c  00000000  00000000  00066a81  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f9f9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051e0  00000000  00000000  000fa018  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000240 	.word	0x20000240
 8000128:	00000000 	.word	0x00000000
 800012c:	08008868 	.word	0x08008868

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000244 	.word	0x20000244
 8000148:	08008868 	.word	0x08008868

0800014c <spi_74HC595_init>:
GPIO_TypeDef* portST;
uint16_t pinST;



void spi_74HC595_init (SPI_HandleTypeDef* hspi, GPIO_TypeDef* STport, uint16_t STpin){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	4613      	mov	r3, r2
 8000158:	80fb      	strh	r3, [r7, #6]

	spi_handler =hspi;
 800015a:	4a0a      	ldr	r2, [pc, #40]	; (8000184 <spi_74HC595_init+0x38>)
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	6013      	str	r3, [r2, #0]

	portST = STport;
 8000160:	4a09      	ldr	r2, [pc, #36]	; (8000188 <spi_74HC595_init+0x3c>)
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	6013      	str	r3, [r2, #0]
	pinST = STpin;
 8000166:	4a09      	ldr	r2, [pc, #36]	; (800018c <spi_74HC595_init+0x40>)
 8000168:	88fb      	ldrh	r3, [r7, #6]
 800016a:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(portST, pinST, 0);
 800016c:	4b06      	ldr	r3, [pc, #24]	; (8000188 <spi_74HC595_init+0x3c>)
 800016e:	6818      	ldr	r0, [r3, #0]
 8000170:	4b06      	ldr	r3, [pc, #24]	; (800018c <spi_74HC595_init+0x40>)
 8000172:	881b      	ldrh	r3, [r3, #0]
 8000174:	2200      	movs	r2, #0
 8000176:	4619      	mov	r1, r3
 8000178:	f006 f9a3 	bl	80064c2 <HAL_GPIO_WritePin>

} //end spi_74HC595_init()
 800017c:	bf00      	nop
 800017e:	3710      	adds	r7, #16
 8000180:	46bd      	mov	sp, r7
 8000182:	bd80      	pop	{r7, pc}
 8000184:	200002e8 	.word	0x200002e8
 8000188:	200002ec 	.word	0x200002ec
 800018c:	200002e4 	.word	0x200002e4

08000190 <spi_74HC595_Transmit>:


void spi_74HC595_Transmit (uint8_t* pdata, uint16_t sizeData){
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
 8000198:	460b      	mov	r3, r1
 800019a:	807b      	strh	r3, [r7, #2]

	HAL_SPI_Transmit(spi_handler, pdata, sizeData, 100);
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <spi_74HC595_Transmit+0x44>)
 800019e:	6818      	ldr	r0, [r3, #0]
 80001a0:	887a      	ldrh	r2, [r7, #2]
 80001a2:	2364      	movs	r3, #100	; 0x64
 80001a4:	6879      	ldr	r1, [r7, #4]
 80001a6:	f007 f833 	bl	8007210 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(portST, pinST, 1);
 80001aa:	4b0b      	ldr	r3, [pc, #44]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001ac:	6818      	ldr	r0, [r3, #0]
 80001ae:	4b0b      	ldr	r3, [pc, #44]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001b0:	881b      	ldrh	r3, [r3, #0]
 80001b2:	2201      	movs	r2, #1
 80001b4:	4619      	mov	r1, r3
 80001b6:	f006 f984 	bl	80064c2 <HAL_GPIO_WritePin>
//	HAL_Delay(1);
	HAL_GPIO_WritePin(portST, pinST, 0);
 80001ba:	4b07      	ldr	r3, [pc, #28]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001bc:	6818      	ldr	r0, [r3, #0]
 80001be:	4b07      	ldr	r3, [pc, #28]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001c0:	881b      	ldrh	r3, [r3, #0]
 80001c2:	2200      	movs	r2, #0
 80001c4:	4619      	mov	r1, r3
 80001c6:	f006 f97c 	bl	80064c2 <HAL_GPIO_WritePin>

} //end spi_74HC595_transmit()
 80001ca:	bf00      	nop
 80001cc:	3708      	adds	r7, #8
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	200002e8 	.word	0x200002e8
 80001d8:	200002ec 	.word	0x200002ec
 80001dc:	200002e4 	.word	0x200002e4

080001e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
 80001ec:	605a      	str	r2, [r3, #4]
 80001ee:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001f0:	4b18      	ldr	r3, [pc, #96]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f2:	4a19      	ldr	r2, [pc, #100]	; (8000258 <MX_ADC1_Init+0x78>)
 80001f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001fc:	4b15      	ldr	r3, [pc, #84]	; (8000254 <MX_ADC1_Init+0x74>)
 80001fe:	2200      	movs	r2, #0
 8000200:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000202:	4b14      	ldr	r3, [pc, #80]	; (8000254 <MX_ADC1_Init+0x74>)
 8000204:	2200      	movs	r2, #0
 8000206:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <MX_ADC1_Init+0x74>)
 800020a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800020e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000210:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_ADC1_Init+0x74>)
 8000212:	2200      	movs	r2, #0
 8000214:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000216:	4b0f      	ldr	r3, [pc, #60]	; (8000254 <MX_ADC1_Init+0x74>)
 8000218:	2201      	movs	r2, #1
 800021a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800021c:	480d      	ldr	r0, [pc, #52]	; (8000254 <MX_ADC1_Init+0x74>)
 800021e:	f005 facf 	bl	80057c0 <HAL_ADC_Init>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000228:	f004 ff8c 	bl	8005144 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800022c:	2302      	movs	r3, #2
 800022e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000230:	2301      	movs	r3, #1
 8000232:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000234:	2300      	movs	r3, #0
 8000236:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	4619      	mov	r1, r3
 800023c:	4805      	ldr	r0, [pc, #20]	; (8000254 <MX_ADC1_Init+0x74>)
 800023e:	f005 fc7d 	bl	8005b3c <HAL_ADC_ConfigChannel>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d001      	beq.n	800024c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000248:	f004 ff7c 	bl	8005144 <Error_Handler>
  }

}
 800024c:	bf00      	nop
 800024e:	3710      	adds	r7, #16
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	200002f0 	.word	0x200002f0
 8000258:	40012400 	.word	0x40012400

0800025c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000264:	f107 0310 	add.w	r3, r7, #16
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]
 8000270:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <HAL_ADC_MspInit+0x6c>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d121      	bne.n	80002c0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800027c:	4b13      	ldr	r3, [pc, #76]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a12      	ldr	r2, [pc, #72]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b10      	ldr	r3, [pc, #64]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000294:	4b0d      	ldr	r3, [pc, #52]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a0c      	ldr	r2, [pc, #48]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b0a      	ldr	r3, [pc, #40]	; (80002cc <HAL_ADC_MspInit+0x70>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0304 	and.w	r3, r3, #4
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80002ac:	2304      	movs	r3, #4
 80002ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002b0:	2303      	movs	r3, #3
 80002b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b4:	f107 0310 	add.w	r3, r7, #16
 80002b8:	4619      	mov	r1, r3
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <HAL_ADC_MspInit+0x74>)
 80002bc:	f005 ff90 	bl	80061e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002c0:	bf00      	nop
 80002c2:	3720      	adds	r7, #32
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40012400 	.word	0x40012400
 80002cc:	40021000 	.word	0x40021000
 80002d0:	40010800 	.word	0x40010800

080002d4 <runBlockOut>:
												{CUADRADO, 2, NULL, NULL, (uint8_t*)dib_cuad, 0x3},
												{PIEZA_U, 3, NULL, NULL, (uint8_t*)dib_u, 0x7},
												{PIEZA_S_GRANDE, 3, NULL, NULL, (uint8_t*)dib_s_2, 0x7},
};

void runBlockOut (void){
 80002d4:	b590      	push	{r4, r7, lr}
 80002d6:	b095      	sub	sp, #84	; 0x54
 80002d8:	af00      	add	r7, sp, #0
//		} //end for j
//	} //end for ja

//	entradaJoystick = 0;

	switch(estatus_juego){
 80002da:	4bc3      	ldr	r3, [pc, #780]	; (80005e8 <runBlockOut+0x314>)
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	2b05      	cmp	r3, #5
 80002e0:	f202 81ae 	bhi.w	8002640 <runBlockOut+0x236c>
 80002e4:	a201      	add	r2, pc, #4	; (adr r2, 80002ec <runBlockOut+0x18>)
 80002e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002ea:	bf00      	nop
 80002ec:	08000305 	.word	0x08000305
 80002f0:	08000333 	.word	0x08000333
 80002f4:	080006b9 	.word	0x080006b9
 80002f8:	08000a6f 	.word	0x08000a6f
 80002fc:	080020a7 	.word	0x080020a7
 8000300:	0800253b 	.word	0x0800253b
		case JUEGO_IDLE:

			cube[4][4] = 0b0011100;
 8000304:	4bb9      	ldr	r3, [pc, #740]	; (80005ec <runBlockOut+0x318>)
 8000306:	221c      	movs	r2, #28
 8000308:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			cube[3][4] = 0b0001000;
 800030c:	4bb7      	ldr	r3, [pc, #732]	; (80005ec <runBlockOut+0x318>)
 800030e:	2208      	movs	r2, #8
 8000310:	771a      	strb	r2, [r3, #28]

			if (entradaJoystick != 0){
 8000312:	4bb7      	ldr	r3, [pc, #732]	; (80005f0 <runBlockOut+0x31c>)
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	2b00      	cmp	r3, #0
 8000318:	f002 8194 	beq.w	8002644 <runBlockOut+0x2370>
				estatus_juego = ARRANCA_JUEGO;
 800031c:	4bb2      	ldr	r3, [pc, #712]	; (80005e8 <runBlockOut+0x314>)
 800031e:	2201      	movs	r2, #1
 8000320:	701a      	strb	r2, [r3, #0]
				entradaJoystick = 0;
 8000322:	4bb3      	ldr	r3, [pc, #716]	; (80005f0 <runBlockOut+0x31c>)
 8000324:	2200      	movs	r2, #0
 8000326:	701a      	strb	r2, [r3, #0]
				flag_pieza = 0;
 8000328:	4bb2      	ldr	r3, [pc, #712]	; (80005f4 <runBlockOut+0x320>)
 800032a:	2200      	movs	r2, #0
 800032c:	701a      	strb	r2, [r3, #0]
			}

		break;
 800032e:	f002 b989 	b.w	8002644 <runBlockOut+0x2370>
		case ARRANCA_JUEGO:
			//tareas de inicialización

			for (uint8_t k = 0; k < 8; k++){
 8000332:	2300      	movs	r3, #0
 8000334:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8000338:	e01b      	b.n	8000372 <runBlockOut+0x9e>
				for (uint8_t j = 0; j < 8; j++){
 800033a:	2300      	movs	r3, #0
 800033c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8000340:	e00e      	b.n	8000360 <runBlockOut+0x8c>
					ocupacion[k][j] =0;
 8000342:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8000346:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800034a:	49ab      	ldr	r1, [pc, #684]	; (80005f8 <runBlockOut+0x324>)
 800034c:	00d2      	lsls	r2, r2, #3
 800034e:	440a      	add	r2, r1
 8000350:	4413      	add	r3, r2
 8000352:	2200      	movs	r2, #0
 8000354:	701a      	strb	r2, [r3, #0]
				for (uint8_t j = 0; j < 8; j++){
 8000356:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800035a:	3301      	adds	r3, #1
 800035c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8000360:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000364:	2b07      	cmp	r3, #7
 8000366:	d9ec      	bls.n	8000342 <runBlockOut+0x6e>
			for (uint8_t k = 0; k < 8; k++){
 8000368:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800036c:	3301      	adds	r3, #1
 800036e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8000372:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000376:	2b07      	cmp	r3, #7
 8000378:	d9df      	bls.n	800033a <runBlockOut+0x66>
				} //end for j
			} //end for k

			//creacion de las matrices:
			if (!m_pieza8){
 800037a:	4ba0      	ldr	r3, [pc, #640]	; (80005fc <runBlockOut+0x328>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	2b00      	cmp	r3, #0
 8000380:	d120      	bne.n	80003c4 <runBlockOut+0xf0>
				m_pieza8 = (uint8_t **)malloc (2*sizeof(uint8_t *));
 8000382:	2008      	movs	r0, #8
 8000384:	f008 f99c 	bl	80086c0 <malloc>
 8000388:	4603      	mov	r3, r0
 800038a:	461a      	mov	r2, r3
 800038c:	4b9b      	ldr	r3, [pc, #620]	; (80005fc <runBlockOut+0x328>)
 800038e:	601a      	str	r2, [r3, #0]
				for (int8_t i=0; i < 2; i++)
 8000390:	2300      	movs	r3, #0
 8000392:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8000396:	e011      	b.n	80003bc <runBlockOut+0xe8>
					m_pieza8[i] = (uint8_t *) malloc (2*sizeof(uint8_t));
 8000398:	4b98      	ldr	r3, [pc, #608]	; (80005fc <runBlockOut+0x328>)
 800039a:	681a      	ldr	r2, [r3, #0]
 800039c:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 80003a0:	009b      	lsls	r3, r3, #2
 80003a2:	18d4      	adds	r4, r2, r3
 80003a4:	2002      	movs	r0, #2
 80003a6:	f008 f98b 	bl	80086c0 <malloc>
 80003aa:	4603      	mov	r3, r0
 80003ac:	6023      	str	r3, [r4, #0]
				for (int8_t i=0; i < 2; i++)
 80003ae:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 80003b2:	b2db      	uxtb	r3, r3
 80003b4:	3301      	adds	r3, #1
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 80003bc:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 80003c0:	2b01      	cmp	r3, #1
 80003c2:	dde9      	ble.n	8000398 <runBlockOut+0xc4>
			}

			if (!m_pieza27){
 80003c4:	4b8e      	ldr	r3, [pc, #568]	; (8000600 <runBlockOut+0x32c>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d120      	bne.n	800040e <runBlockOut+0x13a>
				m_pieza27 = (uint8_t **)malloc (3*sizeof(uint8_t *));
 80003cc:	200c      	movs	r0, #12
 80003ce:	f008 f977 	bl	80086c0 <malloc>
 80003d2:	4603      	mov	r3, r0
 80003d4:	461a      	mov	r2, r3
 80003d6:	4b8a      	ldr	r3, [pc, #552]	; (8000600 <runBlockOut+0x32c>)
 80003d8:	601a      	str	r2, [r3, #0]
				for (int8_t i=0; i < 3; i++)
 80003da:	2300      	movs	r3, #0
 80003dc:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 80003e0:	e011      	b.n	8000406 <runBlockOut+0x132>
					m_pieza27[i] = (uint8_t *) malloc (3*sizeof(uint8_t));
 80003e2:	4b87      	ldr	r3, [pc, #540]	; (8000600 <runBlockOut+0x32c>)
 80003e4:	681a      	ldr	r2, [r3, #0]
 80003e6:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 80003ea:	009b      	lsls	r3, r3, #2
 80003ec:	18d4      	adds	r4, r2, r3
 80003ee:	2003      	movs	r0, #3
 80003f0:	f008 f966 	bl	80086c0 <malloc>
 80003f4:	4603      	mov	r3, r0
 80003f6:	6023      	str	r3, [r4, #0]
				for (int8_t i=0; i < 3; i++)
 80003f8:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 80003fc:	b2db      	uxtb	r3, r3
 80003fe:	3301      	adds	r3, #1
 8000400:	b2db      	uxtb	r3, r3
 8000402:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8000406:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 800040a:	2b02      	cmp	r3, #2
 800040c:	dde9      	ble.n	80003e2 <runBlockOut+0x10e>
			}

			if (!m_pieza64){
 800040e:	4b7d      	ldr	r3, [pc, #500]	; (8000604 <runBlockOut+0x330>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	2b00      	cmp	r3, #0
 8000414:	d120      	bne.n	8000458 <runBlockOut+0x184>
				m_pieza64 = (uint8_t **)malloc (4*sizeof(uint8_t *));
 8000416:	2010      	movs	r0, #16
 8000418:	f008 f952 	bl	80086c0 <malloc>
 800041c:	4603      	mov	r3, r0
 800041e:	461a      	mov	r2, r3
 8000420:	4b78      	ldr	r3, [pc, #480]	; (8000604 <runBlockOut+0x330>)
 8000422:	601a      	str	r2, [r3, #0]
				for (int8_t i=0; i < 4; i++)
 8000424:	2300      	movs	r3, #0
 8000426:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 800042a:	e011      	b.n	8000450 <runBlockOut+0x17c>
					m_pieza64[i] = (uint8_t *) malloc (4*sizeof(uint8_t));
 800042c:	4b75      	ldr	r3, [pc, #468]	; (8000604 <runBlockOut+0x330>)
 800042e:	681a      	ldr	r2, [r3, #0]
 8000430:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8000434:	009b      	lsls	r3, r3, #2
 8000436:	18d4      	adds	r4, r2, r3
 8000438:	2004      	movs	r0, #4
 800043a:	f008 f941 	bl	80086c0 <malloc>
 800043e:	4603      	mov	r3, r0
 8000440:	6023      	str	r3, [r4, #0]
				for (int8_t i=0; i < 4; i++)
 8000442:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8000446:	b2db      	uxtb	r3, r3
 8000448:	3301      	adds	r3, #1
 800044a:	b2db      	uxtb	r3, r3
 800044c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 8000450:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8000454:	2b03      	cmp	r3, #3
 8000456:	dde9      	ble.n	800042c <runBlockOut+0x158>
			}

			if (!m_aux8){
 8000458:	4b6b      	ldr	r3, [pc, #428]	; (8000608 <runBlockOut+0x334>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d120      	bne.n	80004a2 <runBlockOut+0x1ce>
				m_aux8 = (uint8_t **)malloc (2*sizeof(uint8_t *));
 8000460:	2008      	movs	r0, #8
 8000462:	f008 f92d 	bl	80086c0 <malloc>
 8000466:	4603      	mov	r3, r0
 8000468:	461a      	mov	r2, r3
 800046a:	4b67      	ldr	r3, [pc, #412]	; (8000608 <runBlockOut+0x334>)
 800046c:	601a      	str	r2, [r3, #0]
				for (int8_t i=0; i < 2; i++)
 800046e:	2300      	movs	r3, #0
 8000470:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 8000474:	e011      	b.n	800049a <runBlockOut+0x1c6>
					m_aux8[i] = (uint8_t *) malloc (2*sizeof(uint8_t));
 8000476:	4b64      	ldr	r3, [pc, #400]	; (8000608 <runBlockOut+0x334>)
 8000478:	681a      	ldr	r2, [r3, #0]
 800047a:	f997 304a 	ldrsb.w	r3, [r7, #74]	; 0x4a
 800047e:	009b      	lsls	r3, r3, #2
 8000480:	18d4      	adds	r4, r2, r3
 8000482:	2002      	movs	r0, #2
 8000484:	f008 f91c 	bl	80086c0 <malloc>
 8000488:	4603      	mov	r3, r0
 800048a:	6023      	str	r3, [r4, #0]
				for (int8_t i=0; i < 2; i++)
 800048c:	f997 304a 	ldrsb.w	r3, [r7, #74]	; 0x4a
 8000490:	b2db      	uxtb	r3, r3
 8000492:	3301      	adds	r3, #1
 8000494:	b2db      	uxtb	r3, r3
 8000496:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 800049a:	f997 304a 	ldrsb.w	r3, [r7, #74]	; 0x4a
 800049e:	2b01      	cmp	r3, #1
 80004a0:	dde9      	ble.n	8000476 <runBlockOut+0x1a2>
			}

			if (!m_aux27){
 80004a2:	4b5a      	ldr	r3, [pc, #360]	; (800060c <runBlockOut+0x338>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d120      	bne.n	80004ec <runBlockOut+0x218>
				m_aux27 = (uint8_t **)malloc (3*sizeof(uint8_t *));
 80004aa:	200c      	movs	r0, #12
 80004ac:	f008 f908 	bl	80086c0 <malloc>
 80004b0:	4603      	mov	r3, r0
 80004b2:	461a      	mov	r2, r3
 80004b4:	4b55      	ldr	r3, [pc, #340]	; (800060c <runBlockOut+0x338>)
 80004b6:	601a      	str	r2, [r3, #0]
				for (int8_t i=0; i < 3; i++)
 80004b8:	2300      	movs	r3, #0
 80004ba:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 80004be:	e011      	b.n	80004e4 <runBlockOut+0x210>
					m_aux27[i] = (uint8_t *) malloc (3*sizeof(uint8_t));
 80004c0:	4b52      	ldr	r3, [pc, #328]	; (800060c <runBlockOut+0x338>)
 80004c2:	681a      	ldr	r2, [r3, #0]
 80004c4:	f997 3049 	ldrsb.w	r3, [r7, #73]	; 0x49
 80004c8:	009b      	lsls	r3, r3, #2
 80004ca:	18d4      	adds	r4, r2, r3
 80004cc:	2003      	movs	r0, #3
 80004ce:	f008 f8f7 	bl	80086c0 <malloc>
 80004d2:	4603      	mov	r3, r0
 80004d4:	6023      	str	r3, [r4, #0]
				for (int8_t i=0; i < 3; i++)
 80004d6:	f997 3049 	ldrsb.w	r3, [r7, #73]	; 0x49
 80004da:	b2db      	uxtb	r3, r3
 80004dc:	3301      	adds	r3, #1
 80004de:	b2db      	uxtb	r3, r3
 80004e0:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 80004e4:	f997 3049 	ldrsb.w	r3, [r7, #73]	; 0x49
 80004e8:	2b02      	cmp	r3, #2
 80004ea:	dde9      	ble.n	80004c0 <runBlockOut+0x1ec>
			}

			if (!m_aux64){
 80004ec:	4b48      	ldr	r3, [pc, #288]	; (8000610 <runBlockOut+0x33c>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d120      	bne.n	8000536 <runBlockOut+0x262>
				m_aux64 = (uint8_t **)malloc (4*sizeof(uint8_t *));
 80004f4:	2010      	movs	r0, #16
 80004f6:	f008 f8e3 	bl	80086c0 <malloc>
 80004fa:	4603      	mov	r3, r0
 80004fc:	461a      	mov	r2, r3
 80004fe:	4b44      	ldr	r3, [pc, #272]	; (8000610 <runBlockOut+0x33c>)
 8000500:	601a      	str	r2, [r3, #0]
				for (int8_t i=0; i < 4; i++)
 8000502:	2300      	movs	r3, #0
 8000504:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
 8000508:	e011      	b.n	800052e <runBlockOut+0x25a>
					m_aux64[i] = (uint8_t *) malloc (4*sizeof(uint8_t));
 800050a:	4b41      	ldr	r3, [pc, #260]	; (8000610 <runBlockOut+0x33c>)
 800050c:	681a      	ldr	r2, [r3, #0]
 800050e:	f997 3048 	ldrsb.w	r3, [r7, #72]	; 0x48
 8000512:	009b      	lsls	r3, r3, #2
 8000514:	18d4      	adds	r4, r2, r3
 8000516:	2004      	movs	r0, #4
 8000518:	f008 f8d2 	bl	80086c0 <malloc>
 800051c:	4603      	mov	r3, r0
 800051e:	6023      	str	r3, [r4, #0]
				for (int8_t i=0; i < 4; i++)
 8000520:	f997 3048 	ldrsb.w	r3, [r7, #72]	; 0x48
 8000524:	b2db      	uxtb	r3, r3
 8000526:	3301      	adds	r3, #1
 8000528:	b2db      	uxtb	r3, r3
 800052a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
 800052e:	f997 3048 	ldrsb.w	r3, [r7, #72]	; 0x48
 8000532:	2b03      	cmp	r3, #3
 8000534:	dde9      	ble.n	800050a <runBlockOut+0x236>
			}
			
			//asignacion de matrices
			for (uint8_t i = 0; i < SIZE_TIPO_PIEZA; i++){
 8000536:	2300      	movs	r3, #0
 8000538:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800053c:	e08b      	b.n	8000656 <runBlockOut+0x382>
				switch (pieza[i].nombre){
 800053e:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8000542:	4934      	ldr	r1, [pc, #208]	; (8000614 <runBlockOut+0x340>)
 8000544:	4613      	mov	r3, r2
 8000546:	009b      	lsls	r3, r3, #2
 8000548:	4413      	add	r3, r2
 800054a:	009b      	lsls	r3, r3, #2
 800054c:	440b      	add	r3, r1
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	3b01      	subs	r3, #1
 8000552:	2b09      	cmp	r3, #9
 8000554:	d879      	bhi.n	800064a <runBlockOut+0x376>
 8000556:	a201      	add	r2, pc, #4	; (adr r2, 800055c <runBlockOut+0x288>)
 8000558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800055c:	08000585 	.word	0x08000585
 8000560:	080005b7 	.word	0x080005b7
 8000564:	08000619 	.word	0x08000619
 8000568:	080005b7 	.word	0x080005b7
 800056c:	080005b7 	.word	0x080005b7
 8000570:	080005b7 	.word	0x080005b7
 8000574:	08000585 	.word	0x08000585
 8000578:	08000585 	.word	0x08000585
 800057c:	080005b7 	.word	0x080005b7
 8000580:	080005b7 	.word	0x080005b7
					case LINEA_2:
					case ESQUINA:
					case CUADRADO:
						pieza[i].matriz = m_pieza8;
 8000584:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8000588:	4b1c      	ldr	r3, [pc, #112]	; (80005fc <runBlockOut+0x328>)
 800058a:	6819      	ldr	r1, [r3, #0]
 800058c:	4821      	ldr	r0, [pc, #132]	; (8000614 <runBlockOut+0x340>)
 800058e:	4613      	mov	r3, r2
 8000590:	009b      	lsls	r3, r3, #2
 8000592:	4413      	add	r3, r2
 8000594:	009b      	lsls	r3, r3, #2
 8000596:	4403      	add	r3, r0
 8000598:	3304      	adds	r3, #4
 800059a:	6019      	str	r1, [r3, #0]
						pieza[i].matrizAux = m_aux8;
 800059c:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80005a0:	4b19      	ldr	r3, [pc, #100]	; (8000608 <runBlockOut+0x334>)
 80005a2:	6819      	ldr	r1, [r3, #0]
 80005a4:	481b      	ldr	r0, [pc, #108]	; (8000614 <runBlockOut+0x340>)
 80005a6:	4613      	mov	r3, r2
 80005a8:	009b      	lsls	r3, r3, #2
 80005aa:	4413      	add	r3, r2
 80005ac:	009b      	lsls	r3, r3, #2
 80005ae:	4403      	add	r3, r0
 80005b0:	3308      	adds	r3, #8
 80005b2:	6019      	str	r1, [r3, #0]
					break;
 80005b4:	e04a      	b.n	800064c <runBlockOut+0x378>
					case PIEZA_T:
					case PIEZA_S:
					case PIEZA_L:
					case PIEZA_U:
					case PIEZA_S_GRANDE:
						pieza[i].matriz = m_pieza27;
 80005b6:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80005ba:	4b11      	ldr	r3, [pc, #68]	; (8000600 <runBlockOut+0x32c>)
 80005bc:	6819      	ldr	r1, [r3, #0]
 80005be:	4815      	ldr	r0, [pc, #84]	; (8000614 <runBlockOut+0x340>)
 80005c0:	4613      	mov	r3, r2
 80005c2:	009b      	lsls	r3, r3, #2
 80005c4:	4413      	add	r3, r2
 80005c6:	009b      	lsls	r3, r3, #2
 80005c8:	4403      	add	r3, r0
 80005ca:	3304      	adds	r3, #4
 80005cc:	6019      	str	r1, [r3, #0]
						pieza[i].matrizAux = m_aux27;
 80005ce:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80005d2:	4b0e      	ldr	r3, [pc, #56]	; (800060c <runBlockOut+0x338>)
 80005d4:	6819      	ldr	r1, [r3, #0]
 80005d6:	480f      	ldr	r0, [pc, #60]	; (8000614 <runBlockOut+0x340>)
 80005d8:	4613      	mov	r3, r2
 80005da:	009b      	lsls	r3, r3, #2
 80005dc:	4413      	add	r3, r2
 80005de:	009b      	lsls	r3, r3, #2
 80005e0:	4403      	add	r3, r0
 80005e2:	3308      	adds	r3, #8
 80005e4:	6019      	str	r1, [r3, #0]
					break;
 80005e6:	e031      	b.n	800064c <runBlockOut+0x378>
 80005e8:	20000262 	.word	0x20000262
 80005ec:	200004e8 	.word	0x200004e8
 80005f0:	20000336 	.word	0x20000336
 80005f4:	2000025c 	.word	0x2000025c
 80005f8:	20000268 	.word	0x20000268
 80005fc:	200002a8 	.word	0x200002a8
 8000600:	200002ac 	.word	0x200002ac
 8000604:	200002b0 	.word	0x200002b0
 8000608:	200002b4 	.word	0x200002b4
 800060c:	200002b8 	.word	0x200002b8
 8000610:	200002bc 	.word	0x200002bc
 8000614:	20000028 	.word	0x20000028
					case LINEA_4:
						pieza[i].matriz = m_pieza64;
 8000618:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800061c:	4bbe      	ldr	r3, [pc, #760]	; (8000918 <runBlockOut+0x644>)
 800061e:	6819      	ldr	r1, [r3, #0]
 8000620:	48be      	ldr	r0, [pc, #760]	; (800091c <runBlockOut+0x648>)
 8000622:	4613      	mov	r3, r2
 8000624:	009b      	lsls	r3, r3, #2
 8000626:	4413      	add	r3, r2
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	4403      	add	r3, r0
 800062c:	3304      	adds	r3, #4
 800062e:	6019      	str	r1, [r3, #0]
						pieza[i].matrizAux = m_aux64;
 8000630:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8000634:	4bba      	ldr	r3, [pc, #744]	; (8000920 <runBlockOut+0x64c>)
 8000636:	6819      	ldr	r1, [r3, #0]
 8000638:	48b8      	ldr	r0, [pc, #736]	; (800091c <runBlockOut+0x648>)
 800063a:	4613      	mov	r3, r2
 800063c:	009b      	lsls	r3, r3, #2
 800063e:	4413      	add	r3, r2
 8000640:	009b      	lsls	r3, r3, #2
 8000642:	4403      	add	r3, r0
 8000644:	3308      	adds	r3, #8
 8000646:	6019      	str	r1, [r3, #0]
					break;
 8000648:	e000      	b.n	800064c <runBlockOut+0x378>
					default:
					break;
 800064a:	bf00      	nop
			for (uint8_t i = 0; i < SIZE_TIPO_PIEZA; i++){
 800064c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000650:	3301      	adds	r3, #1
 8000652:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000656:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800065a:	2b0a      	cmp	r3, #10
 800065c:	f67f af6f 	bls.w	800053e <runBlockOut+0x26a>
				} //fin switch pieza[i].nombre
			} //fin for i
			
			for (uint8_t k = 0; k < 8; k++){
 8000660:	2300      	movs	r3, #0
 8000662:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8000666:	e01b      	b.n	80006a0 <runBlockOut+0x3cc>
				for (uint8_t j = 0; j < 8; j++){
 8000668:	2300      	movs	r3, #0
 800066a:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 800066e:	e00e      	b.n	800068e <runBlockOut+0x3ba>
//					if (k == 0){
//						ocupacion[k][j] =0xFE;
//					}else{
//						ocupacion[k][j] =0;
//					}
					ocupacion[k][j] = 0;
 8000670:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8000674:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000678:	49aa      	ldr	r1, [pc, #680]	; (8000924 <runBlockOut+0x650>)
 800067a:	00d2      	lsls	r2, r2, #3
 800067c:	440a      	add	r2, r1
 800067e:	4413      	add	r3, r2
 8000680:	2200      	movs	r2, #0
 8000682:	701a      	strb	r2, [r3, #0]
				for (uint8_t j = 0; j < 8; j++){
 8000684:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000688:	3301      	adds	r3, #1
 800068a:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 800068e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000692:	2b07      	cmp	r3, #7
 8000694:	d9ec      	bls.n	8000670 <runBlockOut+0x39c>
			for (uint8_t k = 0; k < 8; k++){
 8000696:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800069a:	3301      	adds	r3, #1
 800069c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80006a0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80006a4:	2b07      	cmp	r3, #7
 80006a6:	d9df      	bls.n	8000668 <runBlockOut+0x394>
				} //end for j
			} //end for k

			flag_timeoutCaer = 0;
 80006a8:	4b9f      	ldr	r3, [pc, #636]	; (8000928 <runBlockOut+0x654>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	701a      	strb	r2, [r3, #0]

			estatus_juego = CHECK_PIEZA;
 80006ae:	4b9f      	ldr	r3, [pc, #636]	; (800092c <runBlockOut+0x658>)
 80006b0:	2202      	movs	r2, #2
 80006b2:	701a      	strb	r2, [r3, #0]
		break;
 80006b4:	f001 bfc9 	b.w	800264a <runBlockOut+0x2376>
		case CHECK_PIEZA:
			if (!flag_pieza){ //si no hay pieza...
 80006b8:	4b9d      	ldr	r3, [pc, #628]	; (8000930 <runBlockOut+0x65c>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	f040 8198 	bne.w	80009f2 <runBlockOut+0x71e>
				srand(randomTimer);
 80006c2:	4b9c      	ldr	r3, [pc, #624]	; (8000934 <runBlockOut+0x660>)
 80006c4:	cb18      	ldmia	r3, {r3, r4}
 80006c6:	4618      	mov	r0, r3
 80006c8:	f008 f864 	bl	8008794 <srand>
				index_pieza = 1 + (rand() % PIEZA_S_GRANDE);
 80006cc:	f008 f886 	bl	80087dc <rand>
 80006d0:	4601      	mov	r1, r0
 80006d2:	4b99      	ldr	r3, [pc, #612]	; (8000938 <runBlockOut+0x664>)
 80006d4:	fb83 2301 	smull	r2, r3, r3, r1
 80006d8:	109a      	asrs	r2, r3, #2
 80006da:	17cb      	asrs	r3, r1, #31
 80006dc:	1ad2      	subs	r2, r2, r3
 80006de:	4613      	mov	r3, r2
 80006e0:	009b      	lsls	r3, r3, #2
 80006e2:	4413      	add	r3, r2
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	1aca      	subs	r2, r1, r3
 80006e8:	b2d3      	uxtb	r3, r2
 80006ea:	3301      	adds	r3, #1
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	b25a      	sxtb	r2, r3
 80006f0:	4b92      	ldr	r3, [pc, #584]	; (800093c <runBlockOut+0x668>)
 80006f2:	701a      	strb	r2, [r3, #0]
				if ( last_indexPieza != index_pieza ){
 80006f4:	4b92      	ldr	r3, [pc, #584]	; (8000940 <runBlockOut+0x66c>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	461a      	mov	r2, r3
 80006fa:	4b90      	ldr	r3, [pc, #576]	; (800093c <runBlockOut+0x668>)
 80006fc:	f993 3000 	ldrsb.w	r3, [r3]
 8000700:	429a      	cmp	r2, r3
 8000702:	d009      	beq.n	8000718 <runBlockOut+0x444>
					last_indexPieza = index_pieza;
 8000704:	4b8d      	ldr	r3, [pc, #564]	; (800093c <runBlockOut+0x668>)
 8000706:	f993 3000 	ldrsb.w	r3, [r3]
 800070a:	b2da      	uxtb	r2, r3
 800070c:	4b8c      	ldr	r3, [pc, #560]	; (8000940 <runBlockOut+0x66c>)
 800070e:	701a      	strb	r2, [r3, #0]
					piezaRepetida = 0;
 8000710:	4b8c      	ldr	r3, [pc, #560]	; (8000944 <runBlockOut+0x670>)
 8000712:	2200      	movs	r2, #0
 8000714:	701a      	strb	r2, [r3, #0]
 8000716:	e00a      	b.n	800072e <runBlockOut+0x45a>
				}else{
					if (piezaRepetida > 1){ //se repitió 2 veces o mas
 8000718:	4b8a      	ldr	r3, [pc, #552]	; (8000944 <runBlockOut+0x670>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	2b01      	cmp	r3, #1
 800071e:	f201 8793 	bhi.w	8002648 <runBlockOut+0x2374>
						break;
					}
					piezaRepetida++;
 8000722:	4b88      	ldr	r3, [pc, #544]	; (8000944 <runBlockOut+0x670>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	3301      	adds	r3, #1
 8000728:	b2da      	uxtb	r2, r3
 800072a:	4b86      	ldr	r3, [pc, #536]	; (8000944 <runBlockOut+0x670>)
 800072c:	701a      	strb	r2, [r3, #0]
				}
//				index_pieza = 4;
				// NOTA: coordenandas de la matriz: matriz[y][z] |=  (0x01 << x);

				//crea la pieza
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800072e:	2300      	movs	r3, #0
 8000730:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 8000734:	e061      	b.n	80007fa <runBlockOut+0x526>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000736:	2300      	movs	r3, #0
 8000738:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800073c:	e046      	b.n	80007cc <runBlockOut+0x4f8>

						if (k == 1){
 800073e:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 8000742:	2b01      	cmp	r3, #1
 8000744:	d125      	bne.n	8000792 <runBlockOut+0x4be>
							pieza[index_pieza].matriz[k][j] = pieza[index_pieza].dibujo[j];
 8000746:	4b7d      	ldr	r3, [pc, #500]	; (800093c <runBlockOut+0x668>)
 8000748:	f993 3000 	ldrsb.w	r3, [r3]
 800074c:	4619      	mov	r1, r3
 800074e:	4a73      	ldr	r2, [pc, #460]	; (800091c <runBlockOut+0x648>)
 8000750:	460b      	mov	r3, r1
 8000752:	009b      	lsls	r3, r3, #2
 8000754:	440b      	add	r3, r1
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	4413      	add	r3, r2
 800075a:	330c      	adds	r3, #12
 800075c:	681a      	ldr	r2, [r3, #0]
 800075e:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 8000762:	441a      	add	r2, r3
 8000764:	4b75      	ldr	r3, [pc, #468]	; (800093c <runBlockOut+0x668>)
 8000766:	f993 3000 	ldrsb.w	r3, [r3]
 800076a:	4618      	mov	r0, r3
 800076c:	496b      	ldr	r1, [pc, #428]	; (800091c <runBlockOut+0x648>)
 800076e:	4603      	mov	r3, r0
 8000770:	009b      	lsls	r3, r3, #2
 8000772:	4403      	add	r3, r0
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	440b      	add	r3, r1
 8000778:	3304      	adds	r3, #4
 800077a:	6819      	ldr	r1, [r3, #0]
 800077c:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 8000780:	009b      	lsls	r3, r3, #2
 8000782:	440b      	add	r3, r1
 8000784:	6819      	ldr	r1, [r3, #0]
 8000786:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 800078a:	440b      	add	r3, r1
 800078c:	7812      	ldrb	r2, [r2, #0]
 800078e:	701a      	strb	r2, [r3, #0]
 8000790:	e015      	b.n	80007be <runBlockOut+0x4ea>
						}else{
							pieza[index_pieza].matriz[k][j] = 0;
 8000792:	4b6a      	ldr	r3, [pc, #424]	; (800093c <runBlockOut+0x668>)
 8000794:	f993 3000 	ldrsb.w	r3, [r3]
 8000798:	4619      	mov	r1, r3
 800079a:	4a60      	ldr	r2, [pc, #384]	; (800091c <runBlockOut+0x648>)
 800079c:	460b      	mov	r3, r1
 800079e:	009b      	lsls	r3, r3, #2
 80007a0:	440b      	add	r3, r1
 80007a2:	009b      	lsls	r3, r3, #2
 80007a4:	4413      	add	r3, r2
 80007a6:	3304      	adds	r3, #4
 80007a8:	681a      	ldr	r2, [r3, #0]
 80007aa:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 80007ae:	009b      	lsls	r3, r3, #2
 80007b0:	4413      	add	r3, r2
 80007b2:	681a      	ldr	r2, [r3, #0]
 80007b4:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 80007b8:	4413      	add	r3, r2
 80007ba:	2200      	movs	r2, #0
 80007bc:	701a      	strb	r2, [r3, #0]
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80007be:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	3301      	adds	r3, #1
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80007cc:	f997 2043 	ldrsb.w	r2, [r7, #67]	; 0x43
 80007d0:	4b5a      	ldr	r3, [pc, #360]	; (800093c <runBlockOut+0x668>)
 80007d2:	f993 3000 	ldrsb.w	r3, [r3]
 80007d6:	4618      	mov	r0, r3
 80007d8:	4950      	ldr	r1, [pc, #320]	; (800091c <runBlockOut+0x648>)
 80007da:	4603      	mov	r3, r0
 80007dc:	009b      	lsls	r3, r3, #2
 80007de:	4403      	add	r3, r0
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	440b      	add	r3, r1
 80007e4:	3301      	adds	r3, #1
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	429a      	cmp	r2, r3
 80007ea:	dba8      	blt.n	800073e <runBlockOut+0x46a>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80007ec:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	3301      	adds	r3, #1
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 80007fa:	f997 2044 	ldrsb.w	r2, [r7, #68]	; 0x44
 80007fe:	4b4f      	ldr	r3, [pc, #316]	; (800093c <runBlockOut+0x668>)
 8000800:	f993 3000 	ldrsb.w	r3, [r3]
 8000804:	4618      	mov	r0, r3
 8000806:	4945      	ldr	r1, [pc, #276]	; (800091c <runBlockOut+0x648>)
 8000808:	4603      	mov	r3, r0
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	4403      	add	r3, r0
 800080e:	009b      	lsls	r3, r3, #2
 8000810:	440b      	add	r3, r1
 8000812:	3301      	adds	r3, #1
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	429a      	cmp	r2, r3
 8000818:	db8d      	blt.n	8000736 <runBlockOut+0x462>
						}
					} //end for j
				} //end for ja

				//posicion inicial de la pieza (desde la esquina 0,0,0 de la pieza)
				pos_piezaX = (8 - pieza[index_pieza].lado) >> 1;
 800081a:	4b48      	ldr	r3, [pc, #288]	; (800093c <runBlockOut+0x668>)
 800081c:	f993 3000 	ldrsb.w	r3, [r3]
 8000820:	4619      	mov	r1, r3
 8000822:	4a3e      	ldr	r2, [pc, #248]	; (800091c <runBlockOut+0x648>)
 8000824:	460b      	mov	r3, r1
 8000826:	009b      	lsls	r3, r3, #2
 8000828:	440b      	add	r3, r1
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	4413      	add	r3, r2
 800082e:	3301      	adds	r3, #1
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	f1c3 0308 	rsb	r3, r3, #8
 8000836:	105b      	asrs	r3, r3, #1
 8000838:	b25a      	sxtb	r2, r3
 800083a:	4b43      	ldr	r3, [pc, #268]	; (8000948 <runBlockOut+0x674>)
 800083c:	701a      	strb	r2, [r3, #0]
				pos_piezaY = (8 - pieza[index_pieza].lado) >> 1;
 800083e:	4b3f      	ldr	r3, [pc, #252]	; (800093c <runBlockOut+0x668>)
 8000840:	f993 3000 	ldrsb.w	r3, [r3]
 8000844:	4619      	mov	r1, r3
 8000846:	4a35      	ldr	r2, [pc, #212]	; (800091c <runBlockOut+0x648>)
 8000848:	460b      	mov	r3, r1
 800084a:	009b      	lsls	r3, r3, #2
 800084c:	440b      	add	r3, r1
 800084e:	009b      	lsls	r3, r3, #2
 8000850:	4413      	add	r3, r2
 8000852:	3301      	adds	r3, #1
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	f1c3 0308 	rsb	r3, r3, #8
 800085a:	105b      	asrs	r3, r3, #1
 800085c:	b25a      	sxtb	r2, r3
 800085e:	4b3b      	ldr	r3, [pc, #236]	; (800094c <runBlockOut+0x678>)
 8000860:	701a      	strb	r2, [r3, #0]
				pos_piezaZ = 6;
 8000862:	4b3b      	ldr	r3, [pc, #236]	; (8000950 <runBlockOut+0x67c>)
 8000864:	2206      	movs	r2, #6
 8000866:	701a      	strb	r2, [r3, #0]
//							} //end if (pieza[index_pieza]...
//						} //end for z
//					} //end for za
//				} //end for x

				flag_updateJuego = 1;
 8000868:	4b3a      	ldr	r3, [pc, #232]	; (8000954 <runBlockOut+0x680>)
 800086a:	2201      	movs	r2, #1
 800086c:	701a      	strb	r2, [r3, #0]

				//comprueba ocupación
				for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 800086e:	2300      	movs	r3, #0
 8000870:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8000874:	e0a9      	b.n	80009ca <runBlockOut+0x6f6>
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000876:	2300      	movs	r3, #0
 8000878:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 800087c:	e08d      	b.n	800099a <runBlockOut+0x6c6>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800087e:	2300      	movs	r3, #0
 8000880:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
 8000884:	e071      	b.n	800096a <runBlockOut+0x696>
							if (pieza[index_pieza].matriz[k][j] & (0b1 << i)){
 8000886:	4b2d      	ldr	r3, [pc, #180]	; (800093c <runBlockOut+0x668>)
 8000888:	f993 3000 	ldrsb.w	r3, [r3]
 800088c:	4619      	mov	r1, r3
 800088e:	4a23      	ldr	r2, [pc, #140]	; (800091c <runBlockOut+0x648>)
 8000890:	460b      	mov	r3, r1
 8000892:	009b      	lsls	r3, r3, #2
 8000894:	440b      	add	r3, r1
 8000896:	009b      	lsls	r3, r3, #2
 8000898:	4413      	add	r3, r2
 800089a:	3304      	adds	r3, #4
 800089c:	681a      	ldr	r2, [r3, #0]
 800089e:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 80008a2:	009b      	lsls	r3, r3, #2
 80008a4:	4413      	add	r3, r2
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	f997 3040 	ldrsb.w	r3, [r7, #64]	; 0x40
 80008ac:	4413      	add	r3, r2
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	461a      	mov	r2, r3
 80008b2:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 80008b6:	fa42 f303 	asr.w	r3, r2, r3
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d04c      	beq.n	800095c <runBlockOut+0x688>
								if ( ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )){
 80008c2:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 80008c6:	4a22      	ldr	r2, [pc, #136]	; (8000950 <runBlockOut+0x67c>)
 80008c8:	f992 2000 	ldrsb.w	r2, [r2]
 80008cc:	441a      	add	r2, r3
 80008ce:	f997 3040 	ldrsb.w	r3, [r7, #64]	; 0x40
 80008d2:	491e      	ldr	r1, [pc, #120]	; (800094c <runBlockOut+0x678>)
 80008d4:	f991 1000 	ldrsb.w	r1, [r1]
 80008d8:	440b      	add	r3, r1
 80008da:	4912      	ldr	r1, [pc, #72]	; (8000924 <runBlockOut+0x650>)
 80008dc:	00d2      	lsls	r2, r2, #3
 80008de:	440a      	add	r2, r1
 80008e0:	4413      	add	r3, r2
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	4619      	mov	r1, r3
 80008e6:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 80008ea:	4a17      	ldr	r2, [pc, #92]	; (8000948 <runBlockOut+0x674>)
 80008ec:	f992 2000 	ldrsb.w	r2, [r2]
 80008f0:	4413      	add	r3, r2
 80008f2:	fa41 f303 	asr.w	r3, r1, r3
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d02e      	beq.n	800095c <runBlockOut+0x688>
									//GAME OVER
									flag_gameOver = 1;
 80008fe:	4b16      	ldr	r3, [pc, #88]	; (8000958 <runBlockOut+0x684>)
 8000900:	2201      	movs	r2, #1
 8000902:	701a      	strb	r2, [r3, #0]
									i = 10;
 8000904:	230a      	movs	r3, #10
 8000906:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
									j = 10;
 800090a:	230a      	movs	r3, #10
 800090c:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
									k = 10;
 8000910:	230a      	movs	r3, #10
 8000912:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
									break; //sale del for o del case??
 8000916:	e039      	b.n	800098c <runBlockOut+0x6b8>
 8000918:	200002b0 	.word	0x200002b0
 800091c:	20000028 	.word	0x20000028
 8000920:	200002bc 	.word	0x200002bc
 8000924:	20000268 	.word	0x20000268
 8000928:	2000025e 	.word	0x2000025e
 800092c:	20000262 	.word	0x20000262
 8000930:	2000025c 	.word	0x2000025c
 8000934:	20000530 	.word	0x20000530
 8000938:	66666667 	.word	0x66666667
 800093c:	20000337 	.word	0x20000337
 8000940:	20000263 	.word	0x20000263
 8000944:	20000264 	.word	0x20000264
 8000948:	20000334 	.word	0x20000334
 800094c:	20000335 	.word	0x20000335
 8000950:	20000338 	.word	0x20000338
 8000954:	20000261 	.word	0x20000261
 8000958:	20000260 	.word	0x20000260
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800095c:	f997 3040 	ldrsb.w	r3, [r7, #64]	; 0x40
 8000960:	b2db      	uxtb	r3, r3
 8000962:	3301      	adds	r3, #1
 8000964:	b2db      	uxtb	r3, r3
 8000966:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
 800096a:	f997 2040 	ldrsb.w	r2, [r7, #64]	; 0x40
 800096e:	4bd0      	ldr	r3, [pc, #832]	; (8000cb0 <runBlockOut+0x9dc>)
 8000970:	f993 3000 	ldrsb.w	r3, [r3]
 8000974:	4618      	mov	r0, r3
 8000976:	49cf      	ldr	r1, [pc, #828]	; (8000cb4 <runBlockOut+0x9e0>)
 8000978:	4603      	mov	r3, r0
 800097a:	009b      	lsls	r3, r3, #2
 800097c:	4403      	add	r3, r0
 800097e:	009b      	lsls	r3, r3, #2
 8000980:	440b      	add	r3, r1
 8000982:	3301      	adds	r3, #1
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	429a      	cmp	r2, r3
 8000988:	f6ff af7d 	blt.w	8000886 <runBlockOut+0x5b2>
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800098c:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 8000990:	b2db      	uxtb	r3, r3
 8000992:	3301      	adds	r3, #1
 8000994:	b2db      	uxtb	r3, r3
 8000996:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 800099a:	f997 2041 	ldrsb.w	r2, [r7, #65]	; 0x41
 800099e:	4bc4      	ldr	r3, [pc, #784]	; (8000cb0 <runBlockOut+0x9dc>)
 80009a0:	f993 3000 	ldrsb.w	r3, [r3]
 80009a4:	4618      	mov	r0, r3
 80009a6:	49c3      	ldr	r1, [pc, #780]	; (8000cb4 <runBlockOut+0x9e0>)
 80009a8:	4603      	mov	r3, r0
 80009aa:	009b      	lsls	r3, r3, #2
 80009ac:	4403      	add	r3, r0
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	440b      	add	r3, r1
 80009b2:	3301      	adds	r3, #1
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	429a      	cmp	r2, r3
 80009b8:	f6ff af61 	blt.w	800087e <runBlockOut+0x5aa>
				for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 80009bc:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 80009c0:	b2db      	uxtb	r3, r3
 80009c2:	3301      	adds	r3, #1
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80009ca:	f997 2042 	ldrsb.w	r2, [r7, #66]	; 0x42
 80009ce:	4bb8      	ldr	r3, [pc, #736]	; (8000cb0 <runBlockOut+0x9dc>)
 80009d0:	f993 3000 	ldrsb.w	r3, [r3]
 80009d4:	4618      	mov	r0, r3
 80009d6:	49b7      	ldr	r1, [pc, #732]	; (8000cb4 <runBlockOut+0x9e0>)
 80009d8:	4603      	mov	r3, r0
 80009da:	009b      	lsls	r3, r3, #2
 80009dc:	4403      	add	r3, r0
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	440b      	add	r3, r1
 80009e2:	3301      	adds	r3, #1
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	429a      	cmp	r2, r3
 80009e8:	f6ff af45 	blt.w	8000876 <runBlockOut+0x5a2>
							} //end if pieza
						} //end for y
					} //end for z
				} //end for x

				flag_pieza = 1;
 80009ec:	4bb2      	ldr	r3, [pc, #712]	; (8000cb8 <runBlockOut+0x9e4>)
 80009ee:	2201      	movs	r2, #1
 80009f0:	701a      	strb	r2, [r3, #0]

			} //end if !flag_pieza


			if (flag_gameOver != 0){
 80009f2:	4bb2      	ldr	r3, [pc, #712]	; (8000cbc <runBlockOut+0x9e8>)
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d034      	beq.n	8000a64 <runBlockOut+0x790>
				flag_pieza = 0;
 80009fa:	4baf      	ldr	r3, [pc, #700]	; (8000cb8 <runBlockOut+0x9e4>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	701a      	strb	r2, [r3, #0]
				flag_updateJuego = 0;
 8000a00:	4baf      	ldr	r3, [pc, #700]	; (8000cc0 <runBlockOut+0x9ec>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	701a      	strb	r2, [r3, #0]
				flag_gameOver = 0;
 8000a06:	4bad      	ldr	r3, [pc, #692]	; (8000cbc <runBlockOut+0x9e8>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	701a      	strb	r2, [r3, #0]
				entradaJoystick = 0;
 8000a0c:	4bad      	ldr	r3, [pc, #692]	; (8000cc4 <runBlockOut+0x9f0>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	701a      	strb	r2, [r3, #0]

				//limpia el cubo
				for (uint8_t k = 0; k < 8; k++){
 8000a12:	2300      	movs	r3, #0
 8000a14:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000a18:	e01b      	b.n	8000a52 <runBlockOut+0x77e>
					for (uint8_t j = 0; j < 8; j++){
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8000a20:	e00e      	b.n	8000a40 <runBlockOut+0x76c>
						cube[k][j] =0;
 8000a22:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8000a26:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000a2a:	49a7      	ldr	r1, [pc, #668]	; (8000cc8 <runBlockOut+0x9f4>)
 8000a2c:	00d2      	lsls	r2, r2, #3
 8000a2e:	440a      	add	r2, r1
 8000a30:	4413      	add	r3, r2
 8000a32:	2200      	movs	r2, #0
 8000a34:	701a      	strb	r2, [r3, #0]
					for (uint8_t j = 0; j < 8; j++){
 8000a36:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8000a40:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000a44:	2b07      	cmp	r3, #7
 8000a46:	d9ec      	bls.n	8000a22 <runBlockOut+0x74e>
				for (uint8_t k = 0; k < 8; k++){
 8000a48:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000a4c:	3301      	adds	r3, #1
 8000a4e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000a52:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000a56:	2b07      	cmp	r3, #7
 8000a58:	d9df      	bls.n	8000a1a <runBlockOut+0x746>
					} //end for j
				} //end for k

				estatus_juego = JUEGO_IDLE;
 8000a5a:	4b9c      	ldr	r3, [pc, #624]	; (8000ccc <runBlockOut+0x9f8>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	701a      	strb	r2, [r3, #0]
				break;
 8000a60:	f001 bdf3 	b.w	800264a <runBlockOut+0x2376>
			} //end if flag_gameOver


			estatus_juego = CHECK_MOV_GIROS;
 8000a64:	4b99      	ldr	r3, [pc, #612]	; (8000ccc <runBlockOut+0x9f8>)
 8000a66:	2203      	movs	r2, #3
 8000a68:	701a      	strb	r2, [r3, #0]
		break;
 8000a6a:	f001 bdee 	b.w	800264a <runBlockOut+0x2376>
		case CHECK_MOV_GIROS:
			switch (entradaJoystick){
 8000a6e:	4b95      	ldr	r3, [pc, #596]	; (8000cc4 <runBlockOut+0x9f0>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	3b31      	subs	r3, #49	; 0x31
 8000a74:	2b44      	cmp	r3, #68	; 0x44
 8000a76:	f201 8306 	bhi.w	8002086 <runBlockOut+0x1db2>
 8000a7a:	a201      	add	r2, pc, #4	; (adr r2, 8000a80 <runBlockOut+0x7ac>)
 8000a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a80:	080012a7 	.word	0x080012a7
 8000a84:	0800174d 	.word	0x0800174d
 8000a88:	08001c1f 	.word	0x08001c1f
 8000a8c:	08002081 	.word	0x08002081
 8000a90:	08002087 	.word	0x08002087
 8000a94:	08002087 	.word	0x08002087
 8000a98:	08002087 	.word	0x08002087
 8000a9c:	08002087 	.word	0x08002087
 8000aa0:	08002087 	.word	0x08002087
 8000aa4:	08002087 	.word	0x08002087
 8000aa8:	08002087 	.word	0x08002087
 8000aac:	08002087 	.word	0x08002087
 8000ab0:	08002087 	.word	0x08002087
 8000ab4:	08002087 	.word	0x08002087
 8000ab8:	08002087 	.word	0x08002087
 8000abc:	08002087 	.word	0x08002087
 8000ac0:	08002087 	.word	0x08002087
 8000ac4:	08002087 	.word	0x08002087
 8000ac8:	08002087 	.word	0x08002087
 8000acc:	08002087 	.word	0x08002087
 8000ad0:	08002087 	.word	0x08002087
 8000ad4:	08002087 	.word	0x08002087
 8000ad8:	08002087 	.word	0x08002087
 8000adc:	08002087 	.word	0x08002087
 8000ae0:	08002087 	.word	0x08002087
 8000ae4:	08002087 	.word	0x08002087
 8000ae8:	08002087 	.word	0x08002087
 8000aec:	08002087 	.word	0x08002087
 8000af0:	08002087 	.word	0x08002087
 8000af4:	08002087 	.word	0x08002087
 8000af8:	08002087 	.word	0x08002087
 8000afc:	08002087 	.word	0x08002087
 8000b00:	08002087 	.word	0x08002087
 8000b04:	08002087 	.word	0x08002087
 8000b08:	08002087 	.word	0x08002087
 8000b0c:	08002087 	.word	0x08002087
 8000b10:	08002087 	.word	0x08002087
 8000b14:	08002087 	.word	0x08002087
 8000b18:	08002087 	.word	0x08002087
 8000b1c:	08002087 	.word	0x08002087
 8000b20:	08002087 	.word	0x08002087
 8000b24:	08002087 	.word	0x08002087
 8000b28:	08002087 	.word	0x08002087
 8000b2c:	08002087 	.word	0x08002087
 8000b30:	08002087 	.word	0x08002087
 8000b34:	08002087 	.word	0x08002087
 8000b38:	08002087 	.word	0x08002087
 8000b3c:	08002087 	.word	0x08002087
 8000b40:	08002087 	.word	0x08002087
 8000b44:	08002087 	.word	0x08002087
 8000b48:	08002087 	.word	0x08002087
 8000b4c:	08000d75 	.word	0x08000d75
 8000b50:	08002087 	.word	0x08002087
 8000b54:	08002087 	.word	0x08002087
 8000b58:	08002087 	.word	0x08002087
 8000b5c:	08002087 	.word	0x08002087
 8000b60:	08002087 	.word	0x08002087
 8000b64:	08002087 	.word	0x08002087
 8000b68:	08002087 	.word	0x08002087
 8000b6c:	08000f27 	.word	0x08000f27
 8000b70:	08002087 	.word	0x08002087
 8000b74:	08002087 	.word	0x08002087
 8000b78:	08002087 	.word	0x08002087
 8000b7c:	08002087 	.word	0x08002087
 8000b80:	08002087 	.word	0x08002087
 8000b84:	080010f5 	.word	0x080010f5
 8000b88:	08002087 	.word	0x08002087
 8000b8c:	08002087 	.word	0x08002087
 8000b90:	08000b95 	.word	0x08000b95
				case 'u': // mueve +y
					if (pos_piezaY < 7){
 8000b94:	4b4e      	ldr	r3, [pc, #312]	; (8000cd0 <runBlockOut+0x9fc>)
 8000b96:	f993 3000 	ldrsb.w	r3, [r3]
 8000b9a:	2b06      	cmp	r3, #6
 8000b9c:	f301 8275 	bgt.w	800208a <runBlockOut+0x1db6>
						pos_piezaY++;
 8000ba0:	4b4b      	ldr	r3, [pc, #300]	; (8000cd0 <runBlockOut+0x9fc>)
 8000ba2:	f993 3000 	ldrsb.w	r3, [r3]
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	3301      	adds	r3, #1
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	b25a      	sxtb	r2, r3
 8000bae:	4b48      	ldr	r3, [pc, #288]	; (8000cd0 <runBlockOut+0x9fc>)
 8000bb0:	701a      	strb	r2, [r3, #0]

						flag_updateJuego = 1;
 8000bb2:	4b43      	ldr	r3, [pc, #268]	; (8000cc0 <runBlockOut+0x9ec>)
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	701a      	strb	r2, [r3, #0]

						//comprueba ocupación
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000bb8:	2300      	movs	r3, #0
 8000bba:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8000bbe:	e0c6      	b.n	8000d4e <runBlockOut+0xa7a>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8000bc6:	e0aa      	b.n	8000d1e <runBlockOut+0xa4a>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000bc8:	2300      	movs	r3, #0
 8000bca:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8000bce:	e08e      	b.n	8000cee <runBlockOut+0xa1a>
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8000bd0:	4b37      	ldr	r3, [pc, #220]	; (8000cb0 <runBlockOut+0x9dc>)
 8000bd2:	f993 3000 	ldrsb.w	r3, [r3]
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4a36      	ldr	r2, [pc, #216]	; (8000cb4 <runBlockOut+0x9e0>)
 8000bda:	460b      	mov	r3, r1
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	440b      	add	r3, r1
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	4413      	add	r3, r2
 8000be4:	3304      	adds	r3, #4
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	f997 303c 	ldrsb.w	r3, [r7, #60]	; 0x3c
 8000bec:	009b      	lsls	r3, r3, #2
 8000bee:	4413      	add	r3, r2
 8000bf0:	681a      	ldr	r2, [r3, #0]
 8000bf2:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8000bf6:	4413      	add	r3, r2
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8000c00:	fa42 f303 	asr.w	r3, r2, r3
 8000c04:	f003 0301 	and.w	r3, r3, #1
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d069      	beq.n	8000ce0 <runBlockOut+0xa0c>
										if (j + pos_piezaY > 7){ //pregunta si la pieza se salió del cubo
 8000c0c:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8000c10:	4a2f      	ldr	r2, [pc, #188]	; (8000cd0 <runBlockOut+0x9fc>)
 8000c12:	f992 2000 	ldrsb.w	r2, [r2]
 8000c16:	4413      	add	r3, r2
 8000c18:	2b07      	cmp	r3, #7
 8000c1a:	dd15      	ble.n	8000c48 <runBlockOut+0x974>
											//anula el movimiento
											pos_piezaY--;
 8000c1c:	4b2c      	ldr	r3, [pc, #176]	; (8000cd0 <runBlockOut+0x9fc>)
 8000c1e:	f993 3000 	ldrsb.w	r3, [r3]
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	3b01      	subs	r3, #1
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	b25a      	sxtb	r2, r3
 8000c2a:	4b29      	ldr	r3, [pc, #164]	; (8000cd0 <runBlockOut+0x9fc>)
 8000c2c:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000c2e:	4b24      	ldr	r3, [pc, #144]	; (8000cc0 <runBlockOut+0x9ec>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000c34:	230a      	movs	r3, #10
 8000c36:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
											j = 10;
 8000c3a:	230a      	movs	r3, #10
 8000c3c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
											k = 10;
 8000c40:	230a      	movs	r3, #10
 8000c42:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
											break; //sale del for o del case??
 8000c46:	e063      	b.n	8000d10 <runBlockOut+0xa3c>
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) ))){ //pregunta si la pieza está en una celda ocupada
 8000c48:	f997 303c 	ldrsb.w	r3, [r7, #60]	; 0x3c
 8000c4c:	4a21      	ldr	r2, [pc, #132]	; (8000cd4 <runBlockOut+0xa00>)
 8000c4e:	f992 2000 	ldrsb.w	r2, [r2]
 8000c52:	441a      	add	r2, r3
 8000c54:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8000c58:	491d      	ldr	r1, [pc, #116]	; (8000cd0 <runBlockOut+0x9fc>)
 8000c5a:	f991 1000 	ldrsb.w	r1, [r1]
 8000c5e:	440b      	add	r3, r1
 8000c60:	491d      	ldr	r1, [pc, #116]	; (8000cd8 <runBlockOut+0xa04>)
 8000c62:	00d2      	lsls	r2, r2, #3
 8000c64:	440a      	add	r2, r1
 8000c66:	4413      	add	r3, r2
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8000c70:	4a1a      	ldr	r2, [pc, #104]	; (8000cdc <runBlockOut+0xa08>)
 8000c72:	f992 2000 	ldrsb.w	r2, [r2]
 8000c76:	4413      	add	r3, r2
 8000c78:	fa41 f303 	asr.w	r3, r1, r3
 8000c7c:	f003 0301 	and.w	r3, r3, #1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d02d      	beq.n	8000ce0 <runBlockOut+0xa0c>
											//anula el movimiento
											pos_piezaY--;
 8000c84:	4b12      	ldr	r3, [pc, #72]	; (8000cd0 <runBlockOut+0x9fc>)
 8000c86:	f993 3000 	ldrsb.w	r3, [r3]
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	3b01      	subs	r3, #1
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	b25a      	sxtb	r2, r3
 8000c92:	4b0f      	ldr	r3, [pc, #60]	; (8000cd0 <runBlockOut+0x9fc>)
 8000c94:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000c96:	4b0a      	ldr	r3, [pc, #40]	; (8000cc0 <runBlockOut+0x9ec>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000c9c:	230a      	movs	r3, #10
 8000c9e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
											j = 10;
 8000ca2:	230a      	movs	r3, #10
 8000ca4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
											k = 10;
 8000ca8:	230a      	movs	r3, #10
 8000caa:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
											break; //sale del for o del case??
 8000cae:	e02f      	b.n	8000d10 <runBlockOut+0xa3c>
 8000cb0:	20000337 	.word	0x20000337
 8000cb4:	20000028 	.word	0x20000028
 8000cb8:	2000025c 	.word	0x2000025c
 8000cbc:	20000260 	.word	0x20000260
 8000cc0:	20000261 	.word	0x20000261
 8000cc4:	20000336 	.word	0x20000336
 8000cc8:	200004e8 	.word	0x200004e8
 8000ccc:	20000262 	.word	0x20000262
 8000cd0:	20000335 	.word	0x20000335
 8000cd4:	20000338 	.word	0x20000338
 8000cd8:	20000268 	.word	0x20000268
 8000cdc:	20000334 	.word	0x20000334
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000ce0:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8000cee:	f997 203b 	ldrsb.w	r2, [r7, #59]	; 0x3b
 8000cf2:	4bba      	ldr	r3, [pc, #744]	; (8000fdc <runBlockOut+0xd08>)
 8000cf4:	f993 3000 	ldrsb.w	r3, [r3]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	49b9      	ldr	r1, [pc, #740]	; (8000fe0 <runBlockOut+0xd0c>)
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	4403      	add	r3, r0
 8000d02:	009b      	lsls	r3, r3, #2
 8000d04:	440b      	add	r3, r1
 8000d06:	3301      	adds	r3, #1
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	429a      	cmp	r2, r3
 8000d0c:	f6ff af60 	blt.w	8000bd0 <runBlockOut+0x8fc>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000d10:	f997 303c 	ldrsb.w	r3, [r7, #60]	; 0x3c
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	3301      	adds	r3, #1
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8000d1e:	f997 203c 	ldrsb.w	r2, [r7, #60]	; 0x3c
 8000d22:	4bae      	ldr	r3, [pc, #696]	; (8000fdc <runBlockOut+0xd08>)
 8000d24:	f993 3000 	ldrsb.w	r3, [r3]
 8000d28:	4618      	mov	r0, r3
 8000d2a:	49ad      	ldr	r1, [pc, #692]	; (8000fe0 <runBlockOut+0xd0c>)
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	4403      	add	r3, r0
 8000d32:	009b      	lsls	r3, r3, #2
 8000d34:	440b      	add	r3, r1
 8000d36:	3301      	adds	r3, #1
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	f6ff af44 	blt.w	8000bc8 <runBlockOut+0x8f4>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000d40:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	3301      	adds	r3, #1
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8000d4e:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 8000d52:	4ba2      	ldr	r3, [pc, #648]	; (8000fdc <runBlockOut+0xd08>)
 8000d54:	f993 3000 	ldrsb.w	r3, [r3]
 8000d58:	4618      	mov	r0, r3
 8000d5a:	49a1      	ldr	r1, [pc, #644]	; (8000fe0 <runBlockOut+0xd0c>)
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	009b      	lsls	r3, r3, #2
 8000d60:	4403      	add	r3, r0
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	440b      	add	r3, r1
 8000d66:	3301      	adds	r3, #1
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	f6ff af28 	blt.w	8000bc0 <runBlockOut+0x8ec>
//								} //end for z
//							} //end for za
//						} //end for x

					} //end if (pos_piezaY + lado < 7)
				break;
 8000d70:	f001 b98b 	b.w	800208a <runBlockOut+0x1db6>
				case 'd': // mueve -y
					if (pos_piezaY > -2){
 8000d74:	4b9b      	ldr	r3, [pc, #620]	; (8000fe4 <runBlockOut+0xd10>)
 8000d76:	f993 3000 	ldrsb.w	r3, [r3]
 8000d7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000d7e:	f2c1 8186 	blt.w	800208e <runBlockOut+0x1dba>
						pos_piezaY--;
 8000d82:	4b98      	ldr	r3, [pc, #608]	; (8000fe4 <runBlockOut+0xd10>)
 8000d84:	f993 3000 	ldrsb.w	r3, [r3]
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	3b01      	subs	r3, #1
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	b25a      	sxtb	r2, r3
 8000d90:	4b94      	ldr	r3, [pc, #592]	; (8000fe4 <runBlockOut+0xd10>)
 8000d92:	701a      	strb	r2, [r3, #0]

						flag_updateJuego = 1;
 8000d94:	4b94      	ldr	r3, [pc, #592]	; (8000fe8 <runBlockOut+0xd14>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	701a      	strb	r2, [r3, #0]

						//comprueba ocupación
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8000da0:	e0ae      	b.n	8000f00 <runBlockOut+0xc2c>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000da2:	2300      	movs	r3, #0
 8000da4:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8000da8:	e092      	b.n	8000ed0 <runBlockOut+0xbfc>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000daa:	2300      	movs	r3, #0
 8000dac:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8000db0:	e076      	b.n	8000ea0 <runBlockOut+0xbcc>
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8000db2:	4b8a      	ldr	r3, [pc, #552]	; (8000fdc <runBlockOut+0xd08>)
 8000db4:	f993 3000 	ldrsb.w	r3, [r3]
 8000db8:	4619      	mov	r1, r3
 8000dba:	4a89      	ldr	r2, [pc, #548]	; (8000fe0 <runBlockOut+0xd0c>)
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	440b      	add	r3, r1
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	4413      	add	r3, r2
 8000dc6:	3304      	adds	r3, #4
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8000dce:	009b      	lsls	r3, r3, #2
 8000dd0:	4413      	add	r3, r2
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 8000dd8:	4413      	add	r3, r2
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	461a      	mov	r2, r3
 8000dde:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8000de2:	fa42 f303 	asr.w	r3, r2, r3
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d051      	beq.n	8000e92 <runBlockOut+0xbbe>
										if (j + pos_piezaY < 0){ //pregunta si la pieza se salió del cubo
 8000dee:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 8000df2:	4a7c      	ldr	r2, [pc, #496]	; (8000fe4 <runBlockOut+0xd10>)
 8000df4:	f992 2000 	ldrsb.w	r2, [r2]
 8000df8:	4413      	add	r3, r2
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	da15      	bge.n	8000e2a <runBlockOut+0xb56>
											//anula el movimiento
											pos_piezaY++;
 8000dfe:	4b79      	ldr	r3, [pc, #484]	; (8000fe4 <runBlockOut+0xd10>)
 8000e00:	f993 3000 	ldrsb.w	r3, [r3]
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	3301      	adds	r3, #1
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	b25a      	sxtb	r2, r3
 8000e0c:	4b75      	ldr	r3, [pc, #468]	; (8000fe4 <runBlockOut+0xd10>)
 8000e0e:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000e10:	4b75      	ldr	r3, [pc, #468]	; (8000fe8 <runBlockOut+0xd14>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000e16:	230a      	movs	r3, #10
 8000e18:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
											j = 10;
 8000e1c:	230a      	movs	r3, #10
 8000e1e:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
											k = 10;
 8000e22:	230a      	movs	r3, #10
 8000e24:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
											break; //sale del for o del case??
 8000e28:	e04b      	b.n	8000ec2 <runBlockOut+0xbee>
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){ //pregunta si la pieza está en una celda ocupada
 8000e2a:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8000e2e:	4a6f      	ldr	r2, [pc, #444]	; (8000fec <runBlockOut+0xd18>)
 8000e30:	f992 2000 	ldrsb.w	r2, [r2]
 8000e34:	441a      	add	r2, r3
 8000e36:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 8000e3a:	496a      	ldr	r1, [pc, #424]	; (8000fe4 <runBlockOut+0xd10>)
 8000e3c:	f991 1000 	ldrsb.w	r1, [r1]
 8000e40:	440b      	add	r3, r1
 8000e42:	496b      	ldr	r1, [pc, #428]	; (8000ff0 <runBlockOut+0xd1c>)
 8000e44:	00d2      	lsls	r2, r2, #3
 8000e46:	440a      	add	r2, r1
 8000e48:	4413      	add	r3, r2
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8000e52:	4a68      	ldr	r2, [pc, #416]	; (8000ff4 <runBlockOut+0xd20>)
 8000e54:	f992 2000 	ldrsb.w	r2, [r2]
 8000e58:	4413      	add	r3, r2
 8000e5a:	fa41 f303 	asr.w	r3, r1, r3
 8000e5e:	f003 0301 	and.w	r3, r3, #1
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d015      	beq.n	8000e92 <runBlockOut+0xbbe>
											//anula el movimiento
											pos_piezaY++;
 8000e66:	4b5f      	ldr	r3, [pc, #380]	; (8000fe4 <runBlockOut+0xd10>)
 8000e68:	f993 3000 	ldrsb.w	r3, [r3]
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	3301      	adds	r3, #1
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	b25a      	sxtb	r2, r3
 8000e74:	4b5b      	ldr	r3, [pc, #364]	; (8000fe4 <runBlockOut+0xd10>)
 8000e76:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000e78:	4b5b      	ldr	r3, [pc, #364]	; (8000fe8 <runBlockOut+0xd14>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000e7e:	230a      	movs	r3, #10
 8000e80:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
											j = 10;
 8000e84:	230a      	movs	r3, #10
 8000e86:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
											k = 10;
 8000e8a:	230a      	movs	r3, #10
 8000e8c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
											break; //sale del for o del case??
 8000e90:	e017      	b.n	8000ec2 <runBlockOut+0xbee>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000e92:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	3301      	adds	r3, #1
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8000ea0:	f997 2038 	ldrsb.w	r2, [r7, #56]	; 0x38
 8000ea4:	4b4d      	ldr	r3, [pc, #308]	; (8000fdc <runBlockOut+0xd08>)
 8000ea6:	f993 3000 	ldrsb.w	r3, [r3]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	494c      	ldr	r1, [pc, #304]	; (8000fe0 <runBlockOut+0xd0c>)
 8000eae:	4603      	mov	r3, r0
 8000eb0:	009b      	lsls	r3, r3, #2
 8000eb2:	4403      	add	r3, r0
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	440b      	add	r3, r1
 8000eb8:	3301      	adds	r3, #1
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	f6ff af78 	blt.w	8000db2 <runBlockOut+0xade>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000ec2:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	3301      	adds	r3, #1
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8000ed0:	f997 2039 	ldrsb.w	r2, [r7, #57]	; 0x39
 8000ed4:	4b41      	ldr	r3, [pc, #260]	; (8000fdc <runBlockOut+0xd08>)
 8000ed6:	f993 3000 	ldrsb.w	r3, [r3]
 8000eda:	4618      	mov	r0, r3
 8000edc:	4940      	ldr	r1, [pc, #256]	; (8000fe0 <runBlockOut+0xd0c>)
 8000ede:	4603      	mov	r3, r0
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	4403      	add	r3, r0
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	440b      	add	r3, r1
 8000ee8:	3301      	adds	r3, #1
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	f6ff af5c 	blt.w	8000daa <runBlockOut+0xad6>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000ef2:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	3301      	adds	r3, #1
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8000f00:	f997 203a 	ldrsb.w	r2, [r7, #58]	; 0x3a
 8000f04:	4b35      	ldr	r3, [pc, #212]	; (8000fdc <runBlockOut+0xd08>)
 8000f06:	f993 3000 	ldrsb.w	r3, [r3]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	4934      	ldr	r1, [pc, #208]	; (8000fe0 <runBlockOut+0xd0c>)
 8000f0e:	4603      	mov	r3, r0
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	4403      	add	r3, r0
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	440b      	add	r3, r1
 8000f18:	3301      	adds	r3, #1
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	f6ff af40 	blt.w	8000da2 <runBlockOut+0xace>
//							} //end for za
//						} //end for x


					} //end if (pos_piezaY > 0)
				break;
 8000f22:	f001 b8b4 	b.w	800208e <runBlockOut+0x1dba>
				case 'l': // mueve +x
					if (pos_piezaX < 7){
 8000f26:	4b33      	ldr	r3, [pc, #204]	; (8000ff4 <runBlockOut+0xd20>)
 8000f28:	f993 3000 	ldrsb.w	r3, [r3]
 8000f2c:	2b06      	cmp	r3, #6
 8000f2e:	f301 80b0 	bgt.w	8002092 <runBlockOut+0x1dbe>
						pos_piezaX++;
 8000f32:	4b30      	ldr	r3, [pc, #192]	; (8000ff4 <runBlockOut+0xd20>)
 8000f34:	f993 3000 	ldrsb.w	r3, [r3]
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	b25a      	sxtb	r2, r3
 8000f40:	4b2c      	ldr	r3, [pc, #176]	; (8000ff4 <runBlockOut+0xd20>)
 8000f42:	701a      	strb	r2, [r3, #0]

						flag_updateJuego = 1;
 8000f44:	4b28      	ldr	r3, [pc, #160]	; (8000fe8 <runBlockOut+0xd14>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	701a      	strb	r2, [r3, #0]

						//comprueba ocupación
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000f50:	e0bd      	b.n	80010ce <runBlockOut+0xdfa>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000f52:	2300      	movs	r3, #0
 8000f54:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000f58:	e0a1      	b.n	800109e <runBlockOut+0xdca>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8000f60:	e085      	b.n	800106e <runBlockOut+0xd9a>
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8000f62:	4b1e      	ldr	r3, [pc, #120]	; (8000fdc <runBlockOut+0xd08>)
 8000f64:	f993 3000 	ldrsb.w	r3, [r3]
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4a1d      	ldr	r2, [pc, #116]	; (8000fe0 <runBlockOut+0xd0c>)
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	440b      	add	r3, r1
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	4413      	add	r3, r2
 8000f76:	3304      	adds	r3, #4
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	4413      	add	r3, r2
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 8000f88:	4413      	add	r3, r2
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000f92:	fa42 f303 	asr.w	r3, r2, r3
 8000f96:	f003 0301 	and.w	r3, r3, #1
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d060      	beq.n	8001060 <runBlockOut+0xd8c>
										if (i + pos_piezaX > 7){ //pregunta si la pieza se salió del cubo
 8000f9e:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000fa2:	4a14      	ldr	r2, [pc, #80]	; (8000ff4 <runBlockOut+0xd20>)
 8000fa4:	f992 2000 	ldrsb.w	r2, [r2]
 8000fa8:	4413      	add	r3, r2
 8000faa:	2b07      	cmp	r3, #7
 8000fac:	dd24      	ble.n	8000ff8 <runBlockOut+0xd24>
											//anula el movimiento
											pos_piezaX--;
 8000fae:	4b11      	ldr	r3, [pc, #68]	; (8000ff4 <runBlockOut+0xd20>)
 8000fb0:	f993 3000 	ldrsb.w	r3, [r3]
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	3b01      	subs	r3, #1
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	b25a      	sxtb	r2, r3
 8000fbc:	4b0d      	ldr	r3, [pc, #52]	; (8000ff4 <runBlockOut+0xd20>)
 8000fbe:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000fc0:	4b09      	ldr	r3, [pc, #36]	; (8000fe8 <runBlockOut+0xd14>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000fc6:	230a      	movs	r3, #10
 8000fc8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
											j = 10;
 8000fcc:	230a      	movs	r3, #10
 8000fce:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
											k = 10;
 8000fd2:	230a      	movs	r3, #10
 8000fd4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
											break; //sale del for o del case??
 8000fd8:	e05a      	b.n	8001090 <runBlockOut+0xdbc>
 8000fda:	bf00      	nop
 8000fdc:	20000337 	.word	0x20000337
 8000fe0:	20000028 	.word	0x20000028
 8000fe4:	20000335 	.word	0x20000335
 8000fe8:	20000261 	.word	0x20000261
 8000fec:	20000338 	.word	0x20000338
 8000ff0:	20000268 	.word	0x20000268
 8000ff4:	20000334 	.word	0x20000334
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){ //pregunta si la pieza está en una celda ocupada
 8000ff8:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8000ffc:	4ab1      	ldr	r2, [pc, #708]	; (80012c4 <runBlockOut+0xff0>)
 8000ffe:	f992 2000 	ldrsb.w	r2, [r2]
 8001002:	441a      	add	r2, r3
 8001004:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 8001008:	49af      	ldr	r1, [pc, #700]	; (80012c8 <runBlockOut+0xff4>)
 800100a:	f991 1000 	ldrsb.w	r1, [r1]
 800100e:	440b      	add	r3, r1
 8001010:	49ae      	ldr	r1, [pc, #696]	; (80012cc <runBlockOut+0xff8>)
 8001012:	00d2      	lsls	r2, r2, #3
 8001014:	440a      	add	r2, r1
 8001016:	4413      	add	r3, r2
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	4619      	mov	r1, r3
 800101c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001020:	4aab      	ldr	r2, [pc, #684]	; (80012d0 <runBlockOut+0xffc>)
 8001022:	f992 2000 	ldrsb.w	r2, [r2]
 8001026:	4413      	add	r3, r2
 8001028:	fa41 f303 	asr.w	r3, r1, r3
 800102c:	f003 0301 	and.w	r3, r3, #1
 8001030:	2b00      	cmp	r3, #0
 8001032:	d015      	beq.n	8001060 <runBlockOut+0xd8c>
											//anula el movimiento
											pos_piezaX--;
 8001034:	4ba6      	ldr	r3, [pc, #664]	; (80012d0 <runBlockOut+0xffc>)
 8001036:	f993 3000 	ldrsb.w	r3, [r3]
 800103a:	b2db      	uxtb	r3, r3
 800103c:	3b01      	subs	r3, #1
 800103e:	b2db      	uxtb	r3, r3
 8001040:	b25a      	sxtb	r2, r3
 8001042:	4ba3      	ldr	r3, [pc, #652]	; (80012d0 <runBlockOut+0xffc>)
 8001044:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8001046:	4ba3      	ldr	r3, [pc, #652]	; (80012d4 <runBlockOut+0x1000>)
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]
											i = 10;
 800104c:	230a      	movs	r3, #10
 800104e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
											j = 10;
 8001052:	230a      	movs	r3, #10
 8001054:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
											k = 10;
 8001058:	230a      	movs	r3, #10
 800105a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
											break; //sale del for o del case??
 800105e:	e017      	b.n	8001090 <runBlockOut+0xdbc>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001060:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 8001064:	b2db      	uxtb	r3, r3
 8001066:	3301      	adds	r3, #1
 8001068:	b2db      	uxtb	r3, r3
 800106a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 800106e:	f997 2035 	ldrsb.w	r2, [r7, #53]	; 0x35
 8001072:	4b99      	ldr	r3, [pc, #612]	; (80012d8 <runBlockOut+0x1004>)
 8001074:	f993 3000 	ldrsb.w	r3, [r3]
 8001078:	4618      	mov	r0, r3
 800107a:	4998      	ldr	r1, [pc, #608]	; (80012dc <runBlockOut+0x1008>)
 800107c:	4603      	mov	r3, r0
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	4403      	add	r3, r0
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	440b      	add	r3, r1
 8001086:	3301      	adds	r3, #1
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	429a      	cmp	r2, r3
 800108c:	f6ff af69 	blt.w	8000f62 <runBlockOut+0xc8e>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001090:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001094:	b2db      	uxtb	r3, r3
 8001096:	3301      	adds	r3, #1
 8001098:	b2db      	uxtb	r3, r3
 800109a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800109e:	f997 2036 	ldrsb.w	r2, [r7, #54]	; 0x36
 80010a2:	4b8d      	ldr	r3, [pc, #564]	; (80012d8 <runBlockOut+0x1004>)
 80010a4:	f993 3000 	ldrsb.w	r3, [r3]
 80010a8:	4618      	mov	r0, r3
 80010aa:	498c      	ldr	r1, [pc, #560]	; (80012dc <runBlockOut+0x1008>)
 80010ac:	4603      	mov	r3, r0
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	4403      	add	r3, r0
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	440b      	add	r3, r1
 80010b6:	3301      	adds	r3, #1
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	f6ff af4d 	blt.w	8000f5a <runBlockOut+0xc86>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 80010c0:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	3301      	adds	r3, #1
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80010ce:	f997 2037 	ldrsb.w	r2, [r7, #55]	; 0x37
 80010d2:	4b81      	ldr	r3, [pc, #516]	; (80012d8 <runBlockOut+0x1004>)
 80010d4:	f993 3000 	ldrsb.w	r3, [r3]
 80010d8:	4618      	mov	r0, r3
 80010da:	4980      	ldr	r1, [pc, #512]	; (80012dc <runBlockOut+0x1008>)
 80010dc:	4603      	mov	r3, r0
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	4403      	add	r3, r0
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	440b      	add	r3, r1
 80010e6:	3301      	adds	r3, #1
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	f6ff af31 	blt.w	8000f52 <runBlockOut+0xc7e>
//								} //end for z
//							} //end for za
//						} //end for x

					} //end if (pos_piezaX + lado < 7)
				break;
 80010f0:	f000 bfcf 	b.w	8002092 <runBlockOut+0x1dbe>
				case 'r': // mueve -x
					if (pos_piezaX > -2){
 80010f4:	4b76      	ldr	r3, [pc, #472]	; (80012d0 <runBlockOut+0xffc>)
 80010f6:	f993 3000 	ldrsb.w	r3, [r3]
 80010fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010fe:	f2c0 87ca 	blt.w	8002096 <runBlockOut+0x1dc2>
						pos_piezaX--;
 8001102:	4b73      	ldr	r3, [pc, #460]	; (80012d0 <runBlockOut+0xffc>)
 8001104:	f993 3000 	ldrsb.w	r3, [r3]
 8001108:	b2db      	uxtb	r3, r3
 800110a:	3b01      	subs	r3, #1
 800110c:	b2db      	uxtb	r3, r3
 800110e:	b25a      	sxtb	r2, r3
 8001110:	4b6f      	ldr	r3, [pc, #444]	; (80012d0 <runBlockOut+0xffc>)
 8001112:	701a      	strb	r2, [r3, #0]

						flag_updateJuego = 1;
 8001114:	4b6f      	ldr	r3, [pc, #444]	; (80012d4 <runBlockOut+0x1000>)
 8001116:	2201      	movs	r2, #1
 8001118:	701a      	strb	r2, [r3, #0]

						//comprueba ocupación
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 800111a:	2300      	movs	r3, #0
 800111c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8001120:	e0ae      	b.n	8001280 <runBlockOut+0xfac>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001122:	2300      	movs	r3, #0
 8001124:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8001128:	e092      	b.n	8001250 <runBlockOut+0xf7c>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800112a:	2300      	movs	r3, #0
 800112c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8001130:	e076      	b.n	8001220 <runBlockOut+0xf4c>
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8001132:	4b69      	ldr	r3, [pc, #420]	; (80012d8 <runBlockOut+0x1004>)
 8001134:	f993 3000 	ldrsb.w	r3, [r3]
 8001138:	4619      	mov	r1, r3
 800113a:	4a68      	ldr	r2, [pc, #416]	; (80012dc <runBlockOut+0x1008>)
 800113c:	460b      	mov	r3, r1
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	440b      	add	r3, r1
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	4413      	add	r3, r2
 8001146:	3304      	adds	r3, #4
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	4413      	add	r3, r2
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8001158:	4413      	add	r3, r2
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	461a      	mov	r2, r3
 800115e:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 8001162:	fa42 f303 	asr.w	r3, r2, r3
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	2b00      	cmp	r3, #0
 800116c:	d051      	beq.n	8001212 <runBlockOut+0xf3e>
										if (i + pos_piezaX < 0){ //pregunta si la pieza se salió del cubo
 800116e:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 8001172:	4a57      	ldr	r2, [pc, #348]	; (80012d0 <runBlockOut+0xffc>)
 8001174:	f992 2000 	ldrsb.w	r2, [r2]
 8001178:	4413      	add	r3, r2
 800117a:	2b00      	cmp	r3, #0
 800117c:	da15      	bge.n	80011aa <runBlockOut+0xed6>
											//anula el movimiento
											pos_piezaX++;
 800117e:	4b54      	ldr	r3, [pc, #336]	; (80012d0 <runBlockOut+0xffc>)
 8001180:	f993 3000 	ldrsb.w	r3, [r3]
 8001184:	b2db      	uxtb	r3, r3
 8001186:	3301      	adds	r3, #1
 8001188:	b2db      	uxtb	r3, r3
 800118a:	b25a      	sxtb	r2, r3
 800118c:	4b50      	ldr	r3, [pc, #320]	; (80012d0 <runBlockOut+0xffc>)
 800118e:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8001190:	4b50      	ldr	r3, [pc, #320]	; (80012d4 <runBlockOut+0x1000>)
 8001192:	2200      	movs	r2, #0
 8001194:	701a      	strb	r2, [r3, #0]
											i = 10;
 8001196:	230a      	movs	r3, #10
 8001198:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
											j = 10;
 800119c:	230a      	movs	r3, #10
 800119e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
											k = 10;
 80011a2:	230a      	movs	r3, #10
 80011a4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
											break; //sale del for o del case??
 80011a8:	e04b      	b.n	8001242 <runBlockOut+0xf6e>
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){ //pregunta si la pieza está en una celda ocupada
 80011aa:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80011ae:	4a45      	ldr	r2, [pc, #276]	; (80012c4 <runBlockOut+0xff0>)
 80011b0:	f992 2000 	ldrsb.w	r2, [r2]
 80011b4:	441a      	add	r2, r3
 80011b6:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 80011ba:	4943      	ldr	r1, [pc, #268]	; (80012c8 <runBlockOut+0xff4>)
 80011bc:	f991 1000 	ldrsb.w	r1, [r1]
 80011c0:	440b      	add	r3, r1
 80011c2:	4942      	ldr	r1, [pc, #264]	; (80012cc <runBlockOut+0xff8>)
 80011c4:	00d2      	lsls	r2, r2, #3
 80011c6:	440a      	add	r2, r1
 80011c8:	4413      	add	r3, r2
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	4619      	mov	r1, r3
 80011ce:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 80011d2:	4a3f      	ldr	r2, [pc, #252]	; (80012d0 <runBlockOut+0xffc>)
 80011d4:	f992 2000 	ldrsb.w	r2, [r2]
 80011d8:	4413      	add	r3, r2
 80011da:	fa41 f303 	asr.w	r3, r1, r3
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d015      	beq.n	8001212 <runBlockOut+0xf3e>
											//anula el movimiento
											pos_piezaX++;
 80011e6:	4b3a      	ldr	r3, [pc, #232]	; (80012d0 <runBlockOut+0xffc>)
 80011e8:	f993 3000 	ldrsb.w	r3, [r3]
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	3301      	adds	r3, #1
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	b25a      	sxtb	r2, r3
 80011f4:	4b36      	ldr	r3, [pc, #216]	; (80012d0 <runBlockOut+0xffc>)
 80011f6:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 80011f8:	4b36      	ldr	r3, [pc, #216]	; (80012d4 <runBlockOut+0x1000>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	701a      	strb	r2, [r3, #0]
											i = 10;
 80011fe:	230a      	movs	r3, #10
 8001200:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
											j = 10;
 8001204:	230a      	movs	r3, #10
 8001206:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
											k = 10;
 800120a:	230a      	movs	r3, #10
 800120c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
											break; //sale del for o del case??
 8001210:	e017      	b.n	8001242 <runBlockOut+0xf6e>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001212:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8001216:	b2db      	uxtb	r3, r3
 8001218:	3301      	adds	r3, #1
 800121a:	b2db      	uxtb	r3, r3
 800121c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8001220:	f997 2032 	ldrsb.w	r2, [r7, #50]	; 0x32
 8001224:	4b2c      	ldr	r3, [pc, #176]	; (80012d8 <runBlockOut+0x1004>)
 8001226:	f993 3000 	ldrsb.w	r3, [r3]
 800122a:	4618      	mov	r0, r3
 800122c:	492b      	ldr	r1, [pc, #172]	; (80012dc <runBlockOut+0x1008>)
 800122e:	4603      	mov	r3, r0
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	4403      	add	r3, r0
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	440b      	add	r3, r1
 8001238:	3301      	adds	r3, #1
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	429a      	cmp	r2, r3
 800123e:	f6ff af78 	blt.w	8001132 <runBlockOut+0xe5e>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001242:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8001246:	b2db      	uxtb	r3, r3
 8001248:	3301      	adds	r3, #1
 800124a:	b2db      	uxtb	r3, r3
 800124c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8001250:	f997 2033 	ldrsb.w	r2, [r7, #51]	; 0x33
 8001254:	4b20      	ldr	r3, [pc, #128]	; (80012d8 <runBlockOut+0x1004>)
 8001256:	f993 3000 	ldrsb.w	r3, [r3]
 800125a:	4618      	mov	r0, r3
 800125c:	491f      	ldr	r1, [pc, #124]	; (80012dc <runBlockOut+0x1008>)
 800125e:	4603      	mov	r3, r0
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	4403      	add	r3, r0
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	440b      	add	r3, r1
 8001268:	3301      	adds	r3, #1
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	429a      	cmp	r2, r3
 800126e:	f6ff af5c 	blt.w	800112a <runBlockOut+0xe56>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001272:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 8001276:	b2db      	uxtb	r3, r3
 8001278:	3301      	adds	r3, #1
 800127a:	b2db      	uxtb	r3, r3
 800127c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8001280:	f997 2034 	ldrsb.w	r2, [r7, #52]	; 0x34
 8001284:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <runBlockOut+0x1004>)
 8001286:	f993 3000 	ldrsb.w	r3, [r3]
 800128a:	4618      	mov	r0, r3
 800128c:	4913      	ldr	r1, [pc, #76]	; (80012dc <runBlockOut+0x1008>)
 800128e:	4603      	mov	r3, r0
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	4403      	add	r3, r0
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	440b      	add	r3, r1
 8001298:	3301      	adds	r3, #1
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	429a      	cmp	r2, r3
 800129e:	f6ff af40 	blt.w	8001122 <runBlockOut+0xe4e>
//								} //end for z
//							} //end for za
//						} //end for x

					} //end if (pos_piezaX > 0)
				break;
 80012a2:	f000 bef8 	b.w	8002096 <runBlockOut+0x1dc2>
				case '1': // giro eje z

					flag_updateJuego = 1;
 80012a6:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <runBlockOut+0x1000>)
 80012a8:	2201      	movs	r2, #1
 80012aa:	701a      	strb	r2, [r3, #0]

					// NOTA: coordenandas de la matriz: matriz[y][z] |=  (0x01 << x);
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 80012ac:	2300      	movs	r3, #0
 80012ae:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 80012b2:	e0f1      	b.n	8001498 <runBlockOut+0x11c4>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80012b4:	2300      	movs	r3, #0
 80012b6:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80012ba:	e0d5      	b.n	8001468 <runBlockOut+0x1194>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 80012bc:	2300      	movs	r3, #0
 80012be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80012c2:	e0b9      	b.n	8001438 <runBlockOut+0x1164>
 80012c4:	20000338 	.word	0x20000338
 80012c8:	20000335 	.word	0x20000335
 80012cc:	20000268 	.word	0x20000268
 80012d0:	20000334 	.word	0x20000334
 80012d4:	20000261 	.word	0x20000261
 80012d8:	20000337 	.word	0x20000337
 80012dc:	20000028 	.word	0x20000028

								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 80012e0:	4bb1      	ldr	r3, [pc, #708]	; (80015a8 <runBlockOut+0x12d4>)
 80012e2:	f993 3000 	ldrsb.w	r3, [r3]
 80012e6:	4619      	mov	r1, r3
 80012e8:	4ab0      	ldr	r2, [pc, #704]	; (80015ac <runBlockOut+0x12d8>)
 80012ea:	460b      	mov	r3, r1
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	440b      	add	r3, r1
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	4413      	add	r3, r2
 80012f4:	3304      	adds	r3, #4
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	4413      	add	r3, r2
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8001306:	4413      	add	r3, r2
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	461a      	mov	r2, r3
 800130c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001310:	fa42 f303 	asr.w	r3, r2, r3
 8001314:	f003 0301 	and.w	r3, r3, #1
 8001318:	2b00      	cmp	r3, #0
 800131a:	d042      	beq.n	80013a2 <runBlockOut+0x10ce>
									pieza[index_pieza].matrizAux[i][j] |= (0b1 << (pieza[index_pieza].lado - 1 - k) );
 800131c:	4ba2      	ldr	r3, [pc, #648]	; (80015a8 <runBlockOut+0x12d4>)
 800131e:	f993 3000 	ldrsb.w	r3, [r3]
 8001322:	4619      	mov	r1, r3
 8001324:	4aa1      	ldr	r2, [pc, #644]	; (80015ac <runBlockOut+0x12d8>)
 8001326:	460b      	mov	r3, r1
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	440b      	add	r3, r1
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	4413      	add	r3, r2
 8001330:	3308      	adds	r3, #8
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	4413      	add	r3, r2
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8001342:	4413      	add	r3, r2
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	b25a      	sxtb	r2, r3
 8001348:	4b97      	ldr	r3, [pc, #604]	; (80015a8 <runBlockOut+0x12d4>)
 800134a:	f993 3000 	ldrsb.w	r3, [r3]
 800134e:	4618      	mov	r0, r3
 8001350:	4996      	ldr	r1, [pc, #600]	; (80015ac <runBlockOut+0x12d8>)
 8001352:	4603      	mov	r3, r0
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	4403      	add	r3, r0
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	3301      	adds	r3, #1
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	1e59      	subs	r1, r3, #1
 8001362:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 8001366:	1acb      	subs	r3, r1, r3
 8001368:	2101      	movs	r1, #1
 800136a:	fa01 f303 	lsl.w	r3, r1, r3
 800136e:	b25b      	sxtb	r3, r3
 8001370:	4313      	orrs	r3, r2
 8001372:	b258      	sxtb	r0, r3
 8001374:	4b8c      	ldr	r3, [pc, #560]	; (80015a8 <runBlockOut+0x12d4>)
 8001376:	f993 3000 	ldrsb.w	r3, [r3]
 800137a:	4619      	mov	r1, r3
 800137c:	4a8b      	ldr	r2, [pc, #556]	; (80015ac <runBlockOut+0x12d8>)
 800137e:	460b      	mov	r3, r1
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	440b      	add	r3, r1
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	4413      	add	r3, r2
 8001388:	3308      	adds	r3, #8
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	4413      	add	r3, r2
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 800139a:	4413      	add	r3, r2
 800139c:	b2c2      	uxtb	r2, r0
 800139e:	701a      	strb	r2, [r3, #0]
 80013a0:	e043      	b.n	800142a <runBlockOut+0x1156>
								}else{
									pieza[index_pieza].matrizAux[i][j] &= ~(0b1 << (pieza[index_pieza].lado - 1 - k) );
 80013a2:	4b81      	ldr	r3, [pc, #516]	; (80015a8 <runBlockOut+0x12d4>)
 80013a4:	f993 3000 	ldrsb.w	r3, [r3]
 80013a8:	4619      	mov	r1, r3
 80013aa:	4a80      	ldr	r2, [pc, #512]	; (80015ac <runBlockOut+0x12d8>)
 80013ac:	460b      	mov	r3, r1
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	440b      	add	r3, r1
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	4413      	add	r3, r2
 80013b6:	3308      	adds	r3, #8
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	4413      	add	r3, r2
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 80013c8:	4413      	add	r3, r2
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	b25a      	sxtb	r2, r3
 80013ce:	4b76      	ldr	r3, [pc, #472]	; (80015a8 <runBlockOut+0x12d4>)
 80013d0:	f993 3000 	ldrsb.w	r3, [r3]
 80013d4:	4618      	mov	r0, r3
 80013d6:	4975      	ldr	r1, [pc, #468]	; (80015ac <runBlockOut+0x12d8>)
 80013d8:	4603      	mov	r3, r0
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	4403      	add	r3, r0
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	440b      	add	r3, r1
 80013e2:	3301      	adds	r3, #1
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	1e59      	subs	r1, r3, #1
 80013e8:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 80013ec:	1acb      	subs	r3, r1, r3
 80013ee:	2101      	movs	r1, #1
 80013f0:	fa01 f303 	lsl.w	r3, r1, r3
 80013f4:	b25b      	sxtb	r3, r3
 80013f6:	43db      	mvns	r3, r3
 80013f8:	b25b      	sxtb	r3, r3
 80013fa:	4013      	ands	r3, r2
 80013fc:	b258      	sxtb	r0, r3
 80013fe:	4b6a      	ldr	r3, [pc, #424]	; (80015a8 <runBlockOut+0x12d4>)
 8001400:	f993 3000 	ldrsb.w	r3, [r3]
 8001404:	4619      	mov	r1, r3
 8001406:	4a69      	ldr	r2, [pc, #420]	; (80015ac <runBlockOut+0x12d8>)
 8001408:	460b      	mov	r3, r1
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	440b      	add	r3, r1
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	4413      	add	r3, r2
 8001412:	3308      	adds	r3, #8
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	4413      	add	r3, r2
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8001424:	4413      	add	r3, r2
 8001426:	b2c2      	uxtb	r2, r0
 8001428:	701a      	strb	r2, [r3, #0]
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 800142a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800142e:	b2db      	uxtb	r3, r3
 8001430:	3301      	adds	r3, #1
 8001432:	b2db      	uxtb	r3, r3
 8001434:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001438:	f997 202f 	ldrsb.w	r2, [r7, #47]	; 0x2f
 800143c:	4b5a      	ldr	r3, [pc, #360]	; (80015a8 <runBlockOut+0x12d4>)
 800143e:	f993 3000 	ldrsb.w	r3, [r3]
 8001442:	4618      	mov	r0, r3
 8001444:	4959      	ldr	r1, [pc, #356]	; (80015ac <runBlockOut+0x12d8>)
 8001446:	4603      	mov	r3, r0
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4403      	add	r3, r0
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	440b      	add	r3, r1
 8001450:	3301      	adds	r3, #1
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	429a      	cmp	r2, r3
 8001456:	f6ff af43 	blt.w	80012e0 <runBlockOut+0x100c>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800145a:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 800145e:	b2db      	uxtb	r3, r3
 8001460:	3301      	adds	r3, #1
 8001462:	b2db      	uxtb	r3, r3
 8001464:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001468:	f997 2030 	ldrsb.w	r2, [r7, #48]	; 0x30
 800146c:	4b4e      	ldr	r3, [pc, #312]	; (80015a8 <runBlockOut+0x12d4>)
 800146e:	f993 3000 	ldrsb.w	r3, [r3]
 8001472:	4618      	mov	r0, r3
 8001474:	494d      	ldr	r1, [pc, #308]	; (80015ac <runBlockOut+0x12d8>)
 8001476:	4603      	mov	r3, r0
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	4403      	add	r3, r0
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	440b      	add	r3, r1
 8001480:	3301      	adds	r3, #1
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	429a      	cmp	r2, r3
 8001486:	f6ff af19 	blt.w	80012bc <runBlockOut+0xfe8>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 800148a:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 800148e:	b2db      	uxtb	r3, r3
 8001490:	3301      	adds	r3, #1
 8001492:	b2db      	uxtb	r3, r3
 8001494:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8001498:	f997 2031 	ldrsb.w	r2, [r7, #49]	; 0x31
 800149c:	4b42      	ldr	r3, [pc, #264]	; (80015a8 <runBlockOut+0x12d4>)
 800149e:	f993 3000 	ldrsb.w	r3, [r3]
 80014a2:	4618      	mov	r0, r3
 80014a4:	4941      	ldr	r1, [pc, #260]	; (80015ac <runBlockOut+0x12d8>)
 80014a6:	4603      	mov	r3, r0
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	4403      	add	r3, r0
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	440b      	add	r3, r1
 80014b0:	3301      	adds	r3, #1
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	f6ff aefd 	blt.w	80012b4 <runBlockOut+0xfe0>
							} //end for x
						} //end for za
					} //end for z

					//comprueba ocupación
					flag_movGiroProhibido = 0;
 80014ba:	4b3d      	ldr	r3, [pc, #244]	; (80015b0 <runBlockOut+0x12dc>)
 80014bc:	2200      	movs	r2, #0
 80014be:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 80014c0:	2300      	movs	r3, #0
 80014c2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80014c6:	e0b4      	b.n	8001632 <runBlockOut+0x135e>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80014c8:	2300      	movs	r3, #0
 80014ca:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 80014ce:	e098      	b.n	8001602 <runBlockOut+0x132e>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80014d0:	2300      	movs	r3, #0
 80014d2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80014d6:	e07c      	b.n	80015d2 <runBlockOut+0x12fe>
								if (pieza[index_pieza].matrizAux[k][j] & (0b1 << i) ){
 80014d8:	4b33      	ldr	r3, [pc, #204]	; (80015a8 <runBlockOut+0x12d4>)
 80014da:	f993 3000 	ldrsb.w	r3, [r3]
 80014de:	4619      	mov	r1, r3
 80014e0:	4a32      	ldr	r2, [pc, #200]	; (80015ac <runBlockOut+0x12d8>)
 80014e2:	460b      	mov	r3, r1
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	440b      	add	r3, r1
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	4413      	add	r3, r2
 80014ec:	3308      	adds	r3, #8
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	4413      	add	r3, r2
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 80014fe:	4413      	add	r3, r2
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	461a      	mov	r2, r3
 8001504:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8001508:	fa42 f303 	asr.w	r3, r2, r3
 800150c:	f003 0301 	and.w	r3, r3, #1
 8001510:	2b00      	cmp	r3, #0
 8001512:	d057      	beq.n	80015c4 <runBlockOut+0x12f0>
									if ( (i + pos_piezaX < 0) || (i + pos_piezaX > 7)  ){
 8001514:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8001518:	4a26      	ldr	r2, [pc, #152]	; (80015b4 <runBlockOut+0x12e0>)
 800151a:	f992 2000 	ldrsb.w	r2, [r2]
 800151e:	4413      	add	r3, r2
 8001520:	2b00      	cmp	r3, #0
 8001522:	db07      	blt.n	8001534 <runBlockOut+0x1260>
 8001524:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8001528:	4a22      	ldr	r2, [pc, #136]	; (80015b4 <runBlockOut+0x12e0>)
 800152a:	f992 2000 	ldrsb.w	r2, [r2]
 800152e:	4413      	add	r3, r2
 8001530:	2b07      	cmp	r3, #7
 8001532:	dd03      	ble.n	800153c <runBlockOut+0x1268>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8001534:	4b1e      	ldr	r3, [pc, #120]	; (80015b0 <runBlockOut+0x12dc>)
 8001536:	2201      	movs	r2, #1
 8001538:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 800153a:	e05b      	b.n	80015f4 <runBlockOut+0x1320>
									}else if ( (j + pos_piezaY < 0) || (j + pos_piezaY > 7)  ){
 800153c:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8001540:	4a1d      	ldr	r2, [pc, #116]	; (80015b8 <runBlockOut+0x12e4>)
 8001542:	f992 2000 	ldrsb.w	r2, [r2]
 8001546:	4413      	add	r3, r2
 8001548:	2b00      	cmp	r3, #0
 800154a:	db07      	blt.n	800155c <runBlockOut+0x1288>
 800154c:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8001550:	4a19      	ldr	r2, [pc, #100]	; (80015b8 <runBlockOut+0x12e4>)
 8001552:	f992 2000 	ldrsb.w	r2, [r2]
 8001556:	4413      	add	r3, r2
 8001558:	2b07      	cmp	r3, #7
 800155a:	dd03      	ble.n	8001564 <runBlockOut+0x1290>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 800155c:	4b14      	ldr	r3, [pc, #80]	; (80015b0 <runBlockOut+0x12dc>)
 800155e:	2201      	movs	r2, #1
 8001560:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001562:	e047      	b.n	80015f4 <runBlockOut+0x1320>
									}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 8001564:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001568:	4a14      	ldr	r2, [pc, #80]	; (80015bc <runBlockOut+0x12e8>)
 800156a:	f992 2000 	ldrsb.w	r2, [r2]
 800156e:	441a      	add	r2, r3
 8001570:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8001574:	4910      	ldr	r1, [pc, #64]	; (80015b8 <runBlockOut+0x12e4>)
 8001576:	f991 1000 	ldrsb.w	r1, [r1]
 800157a:	440b      	add	r3, r1
 800157c:	4910      	ldr	r1, [pc, #64]	; (80015c0 <runBlockOut+0x12ec>)
 800157e:	00d2      	lsls	r2, r2, #3
 8001580:	440a      	add	r2, r1
 8001582:	4413      	add	r3, r2
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	4619      	mov	r1, r3
 8001588:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 800158c:	4a09      	ldr	r2, [pc, #36]	; (80015b4 <runBlockOut+0x12e0>)
 800158e:	f992 2000 	ldrsb.w	r2, [r2]
 8001592:	4413      	add	r3, r2
 8001594:	fa41 f303 	asr.w	r3, r1, r3
 8001598:	f003 0301 	and.w	r3, r3, #1
 800159c:	2b00      	cmp	r3, #0
 800159e:	d011      	beq.n	80015c4 <runBlockOut+0x12f0>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 80015a0:	4b03      	ldr	r3, [pc, #12]	; (80015b0 <runBlockOut+0x12dc>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 80015a6:	e025      	b.n	80015f4 <runBlockOut+0x1320>
 80015a8:	20000337 	.word	0x20000337
 80015ac:	20000028 	.word	0x20000028
 80015b0:	2000025d 	.word	0x2000025d
 80015b4:	20000334 	.word	0x20000334
 80015b8:	20000335 	.word	0x20000335
 80015bc:	20000338 	.word	0x20000338
 80015c0:	20000268 	.word	0x20000268
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80015c4:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	3301      	adds	r3, #1
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80015d2:	f997 202c 	ldrsb.w	r2, [r7, #44]	; 0x2c
 80015d6:	4b9c      	ldr	r3, [pc, #624]	; (8001848 <runBlockOut+0x1574>)
 80015d8:	f993 3000 	ldrsb.w	r3, [r3]
 80015dc:	4618      	mov	r0, r3
 80015de:	499b      	ldr	r1, [pc, #620]	; (800184c <runBlockOut+0x1578>)
 80015e0:	4603      	mov	r3, r0
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	4403      	add	r3, r0
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	440b      	add	r3, r1
 80015ea:	3301      	adds	r3, #1
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	f6ff af72 	blt.w	80014d8 <runBlockOut+0x1204>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80015f4:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	3301      	adds	r3, #1
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8001602:	f997 202d 	ldrsb.w	r2, [r7, #45]	; 0x2d
 8001606:	4b90      	ldr	r3, [pc, #576]	; (8001848 <runBlockOut+0x1574>)
 8001608:	f993 3000 	ldrsb.w	r3, [r3]
 800160c:	4618      	mov	r0, r3
 800160e:	498f      	ldr	r1, [pc, #572]	; (800184c <runBlockOut+0x1578>)
 8001610:	4603      	mov	r3, r0
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	4403      	add	r3, r0
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	440b      	add	r3, r1
 800161a:	3301      	adds	r3, #1
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	429a      	cmp	r2, r3
 8001620:	f6ff af56 	blt.w	80014d0 <runBlockOut+0x11fc>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001624:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8001628:	b2db      	uxtb	r3, r3
 800162a:	3301      	adds	r3, #1
 800162c:	b2db      	uxtb	r3, r3
 800162e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001632:	f997 202e 	ldrsb.w	r2, [r7, #46]	; 0x2e
 8001636:	4b84      	ldr	r3, [pc, #528]	; (8001848 <runBlockOut+0x1574>)
 8001638:	f993 3000 	ldrsb.w	r3, [r3]
 800163c:	4618      	mov	r0, r3
 800163e:	4983      	ldr	r1, [pc, #524]	; (800184c <runBlockOut+0x1578>)
 8001640:	4603      	mov	r3, r0
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	4403      	add	r3, r0
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	440b      	add	r3, r1
 800164a:	3301      	adds	r3, #1
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	429a      	cmp	r2, r3
 8001650:	f6ff af3a 	blt.w	80014c8 <runBlockOut+0x11f4>
								} //end if pieza
							} //end for z
						} //end for za
					} //end for x

					if (flag_movGiroProhibido != 0){
 8001654:	4b7e      	ldr	r3, [pc, #504]	; (8001850 <runBlockOut+0x157c>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d007      	beq.n	800166c <runBlockOut+0x1398>
						flag_updateJuego = 0;
 800165c:	4b7d      	ldr	r3, [pc, #500]	; (8001854 <runBlockOut+0x1580>)
 800165e:	2200      	movs	r2, #0
 8001660:	701a      	strb	r2, [r3, #0]
						flag_movGiroProhibido = 0;
 8001662:	4b7b      	ldr	r3, [pc, #492]	; (8001850 <runBlockOut+0x157c>)
 8001664:	2200      	movs	r2, #0
 8001666:	701a      	strb	r2, [r3, #0]
						break;
 8001668:	f000 bd16 	b.w	8002098 <runBlockOut+0x1dc4>
//							} //end for z
//						} //end for za
//					} //end for x

					//re asigna la matriz
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 800166c:	2300      	movs	r3, #0
 800166e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001672:	e059      	b.n	8001728 <runBlockOut+0x1454>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001674:	2300      	movs	r3, #0
 8001676:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800167a:	e03e      	b.n	80016fa <runBlockOut+0x1426>
							pieza[index_pieza].matriz[k][j] = ( pieza[index_pieza].matrizAux[k][j] & pieza[index_pieza].mask );
 800167c:	4b72      	ldr	r3, [pc, #456]	; (8001848 <runBlockOut+0x1574>)
 800167e:	f993 3000 	ldrsb.w	r3, [r3]
 8001682:	4619      	mov	r1, r3
 8001684:	4a71      	ldr	r2, [pc, #452]	; (800184c <runBlockOut+0x1578>)
 8001686:	460b      	mov	r3, r1
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	440b      	add	r3, r1
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	4413      	add	r3, r2
 8001690:	3308      	adds	r3, #8
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	4413      	add	r3, r2
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80016a2:	4413      	add	r3, r2
 80016a4:	7819      	ldrb	r1, [r3, #0]
 80016a6:	4b68      	ldr	r3, [pc, #416]	; (8001848 <runBlockOut+0x1574>)
 80016a8:	f993 3000 	ldrsb.w	r3, [r3]
 80016ac:	4618      	mov	r0, r3
 80016ae:	4a67      	ldr	r2, [pc, #412]	; (800184c <runBlockOut+0x1578>)
 80016b0:	4603      	mov	r3, r0
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	4403      	add	r3, r0
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	4413      	add	r3, r2
 80016ba:	3310      	adds	r3, #16
 80016bc:	781a      	ldrb	r2, [r3, #0]
 80016be:	4b62      	ldr	r3, [pc, #392]	; (8001848 <runBlockOut+0x1574>)
 80016c0:	f993 3000 	ldrsb.w	r3, [r3]
 80016c4:	461c      	mov	r4, r3
 80016c6:	4861      	ldr	r0, [pc, #388]	; (800184c <runBlockOut+0x1578>)
 80016c8:	4623      	mov	r3, r4
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	4423      	add	r3, r4
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	4403      	add	r3, r0
 80016d2:	3304      	adds	r3, #4
 80016d4:	6818      	ldr	r0, [r3, #0]
 80016d6:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	4403      	add	r3, r0
 80016de:	6818      	ldr	r0, [r3, #0]
 80016e0:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80016e4:	4403      	add	r3, r0
 80016e6:	400a      	ands	r2, r1
 80016e8:	b2d2      	uxtb	r2, r2
 80016ea:	701a      	strb	r2, [r3, #0]
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80016ec:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	3301      	adds	r3, #1
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80016fa:	f997 202a 	ldrsb.w	r2, [r7, #42]	; 0x2a
 80016fe:	4b52      	ldr	r3, [pc, #328]	; (8001848 <runBlockOut+0x1574>)
 8001700:	f993 3000 	ldrsb.w	r3, [r3]
 8001704:	4618      	mov	r0, r3
 8001706:	4951      	ldr	r1, [pc, #324]	; (800184c <runBlockOut+0x1578>)
 8001708:	4603      	mov	r3, r0
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	4403      	add	r3, r0
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	440b      	add	r3, r1
 8001712:	3301      	adds	r3, #1
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	429a      	cmp	r2, r3
 8001718:	dbb0      	blt.n	800167c <runBlockOut+0x13a8>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 800171a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800171e:	b2db      	uxtb	r3, r3
 8001720:	3301      	adds	r3, #1
 8001722:	b2db      	uxtb	r3, r3
 8001724:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001728:	f997 202b 	ldrsb.w	r2, [r7, #43]	; 0x2b
 800172c:	4b46      	ldr	r3, [pc, #280]	; (8001848 <runBlockOut+0x1574>)
 800172e:	f993 3000 	ldrsb.w	r3, [r3]
 8001732:	4618      	mov	r0, r3
 8001734:	4945      	ldr	r1, [pc, #276]	; (800184c <runBlockOut+0x1578>)
 8001736:	4603      	mov	r3, r0
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	4403      	add	r3, r0
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	440b      	add	r3, r1
 8001740:	3301      	adds	r3, #1
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	429a      	cmp	r2, r3
 8001746:	db95      	blt.n	8001674 <runBlockOut+0x13a0>
						} //end for j
					} //end for k

				break;
 8001748:	f000 bca6 	b.w	8002098 <runBlockOut+0x1dc4>
				case '2': // giro eje x

					flag_updateJuego = 1;
 800174c:	4b41      	ldr	r3, [pc, #260]	; (8001854 <runBlockOut+0x1580>)
 800174e:	2201      	movs	r2, #1
 8001750:	701a      	strb	r2, [r3, #0]

					// NOTA: coordenandas de la matriz: matriz[y][z] |=  (0x01 << x);
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001752:	2300      	movs	r3, #0
 8001754:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8001758:	e107      	b.n	800196a <runBlockOut+0x1696>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800175a:	2300      	movs	r3, #0
 800175c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8001760:	e0eb      	b.n	800193a <runBlockOut+0x1666>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001762:	2300      	movs	r3, #0
 8001764:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001768:	e0cf      	b.n	800190a <runBlockOut+0x1636>

								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 800176a:	4b37      	ldr	r3, [pc, #220]	; (8001848 <runBlockOut+0x1574>)
 800176c:	f993 3000 	ldrsb.w	r3, [r3]
 8001770:	4619      	mov	r1, r3
 8001772:	4a36      	ldr	r2, [pc, #216]	; (800184c <runBlockOut+0x1578>)
 8001774:	460b      	mov	r3, r1
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	440b      	add	r3, r1
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4413      	add	r3, r2
 800177e:	3304      	adds	r3, #4
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	4413      	add	r3, r2
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001790:	4413      	add	r3, r2
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	461a      	mov	r2, r3
 8001796:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 800179a:	fa42 f303 	asr.w	r3, r2, r3
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d058      	beq.n	8001858 <runBlockOut+0x1584>
									pieza[index_pieza].matrizAux[pieza[index_pieza].lado - 1 - j][k] |= (0b1 << i);
 80017a6:	4b28      	ldr	r3, [pc, #160]	; (8001848 <runBlockOut+0x1574>)
 80017a8:	f993 3000 	ldrsb.w	r3, [r3]
 80017ac:	4619      	mov	r1, r3
 80017ae:	4a27      	ldr	r2, [pc, #156]	; (800184c <runBlockOut+0x1578>)
 80017b0:	460b      	mov	r3, r1
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	440b      	add	r3, r1
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	4413      	add	r3, r2
 80017ba:	3308      	adds	r3, #8
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	4b22      	ldr	r3, [pc, #136]	; (8001848 <runBlockOut+0x1574>)
 80017c0:	f993 3000 	ldrsb.w	r3, [r3]
 80017c4:	4618      	mov	r0, r3
 80017c6:	4921      	ldr	r1, [pc, #132]	; (800184c <runBlockOut+0x1578>)
 80017c8:	4603      	mov	r3, r0
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	4403      	add	r3, r0
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	440b      	add	r3, r1
 80017d2:	3301      	adds	r3, #1
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	1e59      	subs	r1, r3, #1
 80017d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80017dc:	1acb      	subs	r3, r1, r3
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 80017e8:	4413      	add	r3, r2
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	b25a      	sxtb	r2, r3
 80017ee:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80017f2:	2101      	movs	r1, #1
 80017f4:	fa01 f303 	lsl.w	r3, r1, r3
 80017f8:	b25b      	sxtb	r3, r3
 80017fa:	4313      	orrs	r3, r2
 80017fc:	b25c      	sxtb	r4, r3
 80017fe:	4b12      	ldr	r3, [pc, #72]	; (8001848 <runBlockOut+0x1574>)
 8001800:	f993 3000 	ldrsb.w	r3, [r3]
 8001804:	4619      	mov	r1, r3
 8001806:	4a11      	ldr	r2, [pc, #68]	; (800184c <runBlockOut+0x1578>)
 8001808:	460b      	mov	r3, r1
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	440b      	add	r3, r1
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	4413      	add	r3, r2
 8001812:	3308      	adds	r3, #8
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	4b0c      	ldr	r3, [pc, #48]	; (8001848 <runBlockOut+0x1574>)
 8001818:	f993 3000 	ldrsb.w	r3, [r3]
 800181c:	4618      	mov	r0, r3
 800181e:	490b      	ldr	r1, [pc, #44]	; (800184c <runBlockOut+0x1578>)
 8001820:	4603      	mov	r3, r0
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	4403      	add	r3, r0
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	440b      	add	r3, r1
 800182a:	3301      	adds	r3, #1
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	1e59      	subs	r1, r3, #1
 8001830:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001834:	1acb      	subs	r3, r1, r3
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	4413      	add	r3, r2
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 8001840:	4413      	add	r3, r2
 8001842:	b2e2      	uxtb	r2, r4
 8001844:	701a      	strb	r2, [r3, #0]
 8001846:	e059      	b.n	80018fc <runBlockOut+0x1628>
 8001848:	20000337 	.word	0x20000337
 800184c:	20000028 	.word	0x20000028
 8001850:	2000025d 	.word	0x2000025d
 8001854:	20000261 	.word	0x20000261
								}else{
									pieza[index_pieza].matrizAux[pieza[index_pieza].lado - 1 - j][k] &= ~(0b1 << i); //nunca use esta expresion para setear ceros.
 8001858:	4bb5      	ldr	r3, [pc, #724]	; (8001b30 <runBlockOut+0x185c>)
 800185a:	f993 3000 	ldrsb.w	r3, [r3]
 800185e:	4619      	mov	r1, r3
 8001860:	4ab4      	ldr	r2, [pc, #720]	; (8001b34 <runBlockOut+0x1860>)
 8001862:	460b      	mov	r3, r1
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	440b      	add	r3, r1
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	4413      	add	r3, r2
 800186c:	3308      	adds	r3, #8
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	4baf      	ldr	r3, [pc, #700]	; (8001b30 <runBlockOut+0x185c>)
 8001872:	f993 3000 	ldrsb.w	r3, [r3]
 8001876:	4618      	mov	r0, r3
 8001878:	49ae      	ldr	r1, [pc, #696]	; (8001b34 <runBlockOut+0x1860>)
 800187a:	4603      	mov	r3, r0
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	4403      	add	r3, r0
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	440b      	add	r3, r1
 8001884:	3301      	adds	r3, #1
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	1e59      	subs	r1, r3, #1
 800188a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800188e:	1acb      	subs	r3, r1, r3
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	4413      	add	r3, r2
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 800189a:	4413      	add	r3, r2
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	b25a      	sxtb	r2, r3
 80018a0:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80018a4:	2101      	movs	r1, #1
 80018a6:	fa01 f303 	lsl.w	r3, r1, r3
 80018aa:	b25b      	sxtb	r3, r3
 80018ac:	43db      	mvns	r3, r3
 80018ae:	b25b      	sxtb	r3, r3
 80018b0:	4013      	ands	r3, r2
 80018b2:	b25c      	sxtb	r4, r3
 80018b4:	4b9e      	ldr	r3, [pc, #632]	; (8001b30 <runBlockOut+0x185c>)
 80018b6:	f993 3000 	ldrsb.w	r3, [r3]
 80018ba:	4619      	mov	r1, r3
 80018bc:	4a9d      	ldr	r2, [pc, #628]	; (8001b34 <runBlockOut+0x1860>)
 80018be:	460b      	mov	r3, r1
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	440b      	add	r3, r1
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	4413      	add	r3, r2
 80018c8:	3308      	adds	r3, #8
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	4b98      	ldr	r3, [pc, #608]	; (8001b30 <runBlockOut+0x185c>)
 80018ce:	f993 3000 	ldrsb.w	r3, [r3]
 80018d2:	4618      	mov	r0, r3
 80018d4:	4997      	ldr	r1, [pc, #604]	; (8001b34 <runBlockOut+0x1860>)
 80018d6:	4603      	mov	r3, r0
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	4403      	add	r3, r0
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	440b      	add	r3, r1
 80018e0:	3301      	adds	r3, #1
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	1e59      	subs	r1, r3, #1
 80018e6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80018ea:	1acb      	subs	r3, r1, r3
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	4413      	add	r3, r2
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 80018f6:	4413      	add	r3, r2
 80018f8:	b2e2      	uxtb	r2, r4
 80018fa:	701a      	strb	r2, [r3, #0]
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80018fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001900:	b2db      	uxtb	r3, r3
 8001902:	3301      	adds	r3, #1
 8001904:	b2db      	uxtb	r3, r3
 8001906:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800190a:	f997 2027 	ldrsb.w	r2, [r7, #39]	; 0x27
 800190e:	4b88      	ldr	r3, [pc, #544]	; (8001b30 <runBlockOut+0x185c>)
 8001910:	f993 3000 	ldrsb.w	r3, [r3]
 8001914:	4618      	mov	r0, r3
 8001916:	4987      	ldr	r1, [pc, #540]	; (8001b34 <runBlockOut+0x1860>)
 8001918:	4603      	mov	r3, r0
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	4403      	add	r3, r0
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	440b      	add	r3, r1
 8001922:	3301      	adds	r3, #1
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	429a      	cmp	r2, r3
 8001928:	f6ff af1f 	blt.w	800176a <runBlockOut+0x1496>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800192c:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 8001930:	b2db      	uxtb	r3, r3
 8001932:	3301      	adds	r3, #1
 8001934:	b2db      	uxtb	r3, r3
 8001936:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 800193a:	f997 2028 	ldrsb.w	r2, [r7, #40]	; 0x28
 800193e:	4b7c      	ldr	r3, [pc, #496]	; (8001b30 <runBlockOut+0x185c>)
 8001940:	f993 3000 	ldrsb.w	r3, [r3]
 8001944:	4618      	mov	r0, r3
 8001946:	497b      	ldr	r1, [pc, #492]	; (8001b34 <runBlockOut+0x1860>)
 8001948:	4603      	mov	r3, r0
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	4403      	add	r3, r0
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	440b      	add	r3, r1
 8001952:	3301      	adds	r3, #1
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	429a      	cmp	r2, r3
 8001958:	f6ff af03 	blt.w	8001762 <runBlockOut+0x148e>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 800195c:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8001960:	b2db      	uxtb	r3, r3
 8001962:	3301      	adds	r3, #1
 8001964:	b2db      	uxtb	r3, r3
 8001966:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 800196a:	f997 2029 	ldrsb.w	r2, [r7, #41]	; 0x29
 800196e:	4b70      	ldr	r3, [pc, #448]	; (8001b30 <runBlockOut+0x185c>)
 8001970:	f993 3000 	ldrsb.w	r3, [r3]
 8001974:	4618      	mov	r0, r3
 8001976:	496f      	ldr	r1, [pc, #444]	; (8001b34 <runBlockOut+0x1860>)
 8001978:	4603      	mov	r3, r0
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	4403      	add	r3, r0
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	440b      	add	r3, r1
 8001982:	3301      	adds	r3, #1
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	429a      	cmp	r2, r3
 8001988:	f6ff aee7 	blt.w	800175a <runBlockOut+0x1486>
							} //end for y
						} //end for z
					} //end for x

					//comprueba ocupación
					flag_movGiroProhibido = 0;
 800198c:	4b6a      	ldr	r3, [pc, #424]	; (8001b38 <runBlockOut+0x1864>)
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001992:	2300      	movs	r3, #0
 8001994:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001998:	e0a5      	b.n	8001ae6 <runBlockOut+0x1812>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800199a:	2300      	movs	r3, #0
 800199c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80019a0:	e089      	b.n	8001ab6 <runBlockOut+0x17e2>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80019a2:	2300      	movs	r3, #0
 80019a4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80019a8:	e06e      	b.n	8001a88 <runBlockOut+0x17b4>
								if (pieza[index_pieza].matrizAux[k][j] & (0b1 << i) ){
 80019aa:	4b61      	ldr	r3, [pc, #388]	; (8001b30 <runBlockOut+0x185c>)
 80019ac:	f993 3000 	ldrsb.w	r3, [r3]
 80019b0:	4619      	mov	r1, r3
 80019b2:	4a60      	ldr	r2, [pc, #384]	; (8001b34 <runBlockOut+0x1860>)
 80019b4:	460b      	mov	r3, r1
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	440b      	add	r3, r1
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	4413      	add	r3, r2
 80019be:	3308      	adds	r3, #8
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	4413      	add	r3, r2
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80019d0:	4413      	add	r3, r2
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	461a      	mov	r2, r3
 80019d6:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80019da:	fa42 f303 	asr.w	r3, r2, r3
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d049      	beq.n	8001a7a <runBlockOut+0x17a6>
									if ( (j + pos_piezaY < 0) || (j + pos_piezaY > 7)  ){
 80019e6:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80019ea:	4a54      	ldr	r2, [pc, #336]	; (8001b3c <runBlockOut+0x1868>)
 80019ec:	f992 2000 	ldrsb.w	r2, [r2]
 80019f0:	4413      	add	r3, r2
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	db07      	blt.n	8001a06 <runBlockOut+0x1732>
 80019f6:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80019fa:	4a50      	ldr	r2, [pc, #320]	; (8001b3c <runBlockOut+0x1868>)
 80019fc:	f992 2000 	ldrsb.w	r2, [r2]
 8001a00:	4413      	add	r3, r2
 8001a02:	2b07      	cmp	r3, #7
 8001a04:	dd03      	ble.n	8001a0e <runBlockOut+0x173a>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8001a06:	4b4c      	ldr	r3, [pc, #304]	; (8001b38 <runBlockOut+0x1864>)
 8001a08:	2201      	movs	r2, #1
 8001a0a:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001a0c:	e04c      	b.n	8001aa8 <runBlockOut+0x17d4>
									}else if ( (k + pos_piezaZ < 0) || (k + pos_piezaZ > 7)  ){
 8001a0e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8001a12:	4a4b      	ldr	r2, [pc, #300]	; (8001b40 <runBlockOut+0x186c>)
 8001a14:	f992 2000 	ldrsb.w	r2, [r2]
 8001a18:	4413      	add	r3, r2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	db07      	blt.n	8001a2e <runBlockOut+0x175a>
 8001a1e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8001a22:	4a47      	ldr	r2, [pc, #284]	; (8001b40 <runBlockOut+0x186c>)
 8001a24:	f992 2000 	ldrsb.w	r2, [r2]
 8001a28:	4413      	add	r3, r2
 8001a2a:	2b07      	cmp	r3, #7
 8001a2c:	dd03      	ble.n	8001a36 <runBlockOut+0x1762>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8001a2e:	4b42      	ldr	r3, [pc, #264]	; (8001b38 <runBlockOut+0x1864>)
 8001a30:	2201      	movs	r2, #1
 8001a32:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001a34:	e038      	b.n	8001aa8 <runBlockOut+0x17d4>
									}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 8001a36:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8001a3a:	4a41      	ldr	r2, [pc, #260]	; (8001b40 <runBlockOut+0x186c>)
 8001a3c:	f992 2000 	ldrsb.w	r2, [r2]
 8001a40:	441a      	add	r2, r3
 8001a42:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8001a46:	493d      	ldr	r1, [pc, #244]	; (8001b3c <runBlockOut+0x1868>)
 8001a48:	f991 1000 	ldrsb.w	r1, [r1]
 8001a4c:	440b      	add	r3, r1
 8001a4e:	493d      	ldr	r1, [pc, #244]	; (8001b44 <runBlockOut+0x1870>)
 8001a50:	00d2      	lsls	r2, r2, #3
 8001a52:	440a      	add	r2, r1
 8001a54:	4413      	add	r3, r2
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	4619      	mov	r1, r3
 8001a5a:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001a5e:	4a3a      	ldr	r2, [pc, #232]	; (8001b48 <runBlockOut+0x1874>)
 8001a60:	f992 2000 	ldrsb.w	r2, [r2]
 8001a64:	4413      	add	r3, r2
 8001a66:	fa41 f303 	asr.w	r3, r1, r3
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d003      	beq.n	8001a7a <runBlockOut+0x17a6>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8001a72:	4b31      	ldr	r3, [pc, #196]	; (8001b38 <runBlockOut+0x1864>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001a78:	e016      	b.n	8001aa8 <runBlockOut+0x17d4>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001a7a:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	3301      	adds	r3, #1
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001a88:	f997 2024 	ldrsb.w	r2, [r7, #36]	; 0x24
 8001a8c:	4b28      	ldr	r3, [pc, #160]	; (8001b30 <runBlockOut+0x185c>)
 8001a8e:	f993 3000 	ldrsb.w	r3, [r3]
 8001a92:	4618      	mov	r0, r3
 8001a94:	4927      	ldr	r1, [pc, #156]	; (8001b34 <runBlockOut+0x1860>)
 8001a96:	4603      	mov	r3, r0
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	4403      	add	r3, r0
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	440b      	add	r3, r1
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	db80      	blt.n	80019aa <runBlockOut+0x16d6>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001aa8:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	3301      	adds	r3, #1
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001ab6:	f997 2025 	ldrsb.w	r2, [r7, #37]	; 0x25
 8001aba:	4b1d      	ldr	r3, [pc, #116]	; (8001b30 <runBlockOut+0x185c>)
 8001abc:	f993 3000 	ldrsb.w	r3, [r3]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	491c      	ldr	r1, [pc, #112]	; (8001b34 <runBlockOut+0x1860>)
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	4403      	add	r3, r0
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	440b      	add	r3, r1
 8001ace:	3301      	adds	r3, #1
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	f6ff af65 	blt.w	80019a2 <runBlockOut+0x16ce>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001ad8:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	3301      	adds	r3, #1
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001ae6:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8001aea:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <runBlockOut+0x185c>)
 8001aec:	f993 3000 	ldrsb.w	r3, [r3]
 8001af0:	4618      	mov	r0, r3
 8001af2:	4910      	ldr	r1, [pc, #64]	; (8001b34 <runBlockOut+0x1860>)
 8001af4:	4603      	mov	r3, r0
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	4403      	add	r3, r0
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	440b      	add	r3, r1
 8001afe:	3301      	adds	r3, #1
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	f6ff af49 	blt.w	800199a <runBlockOut+0x16c6>
								} //end if pieza
							} //end for z
						} //end for za
					} //end for x

					if (flag_movGiroProhibido != 0){
 8001b08:	4b0b      	ldr	r3, [pc, #44]	; (8001b38 <runBlockOut+0x1864>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d006      	beq.n	8001b1e <runBlockOut+0x184a>
						flag_updateJuego = 0;
 8001b10:	4b0e      	ldr	r3, [pc, #56]	; (8001b4c <runBlockOut+0x1878>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]
						flag_movGiroProhibido = 0;
 8001b16:	4b08      	ldr	r3, [pc, #32]	; (8001b38 <runBlockOut+0x1864>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	701a      	strb	r2, [r3, #0]
						break;
 8001b1c:	e2bc      	b.n	8002098 <runBlockOut+0x1dc4>
//							} //end for z
//						} //end for za
//					} //end for x

					//re asigna la matriz
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001b1e:	2300      	movs	r3, #0
 8001b20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001b24:	e06a      	b.n	8001bfc <runBlockOut+0x1928>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001b26:	2300      	movs	r3, #0
 8001b28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001b2c:	e04f      	b.n	8001bce <runBlockOut+0x18fa>
 8001b2e:	bf00      	nop
 8001b30:	20000337 	.word	0x20000337
 8001b34:	20000028 	.word	0x20000028
 8001b38:	2000025d 	.word	0x2000025d
 8001b3c:	20000335 	.word	0x20000335
 8001b40:	20000338 	.word	0x20000338
 8001b44:	20000268 	.word	0x20000268
 8001b48:	20000334 	.word	0x20000334
 8001b4c:	20000261 	.word	0x20000261
							pieza[index_pieza].matriz[k][j] = ( pieza[index_pieza].matrizAux[k][j] & pieza[index_pieza].mask );
 8001b50:	4bb6      	ldr	r3, [pc, #728]	; (8001e2c <runBlockOut+0x1b58>)
 8001b52:	f993 3000 	ldrsb.w	r3, [r3]
 8001b56:	4619      	mov	r1, r3
 8001b58:	4ab5      	ldr	r2, [pc, #724]	; (8001e30 <runBlockOut+0x1b5c>)
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	440b      	add	r3, r1
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	4413      	add	r3, r2
 8001b64:	3308      	adds	r3, #8
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	4413      	add	r3, r2
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001b76:	4413      	add	r3, r2
 8001b78:	7819      	ldrb	r1, [r3, #0]
 8001b7a:	4bac      	ldr	r3, [pc, #688]	; (8001e2c <runBlockOut+0x1b58>)
 8001b7c:	f993 3000 	ldrsb.w	r3, [r3]
 8001b80:	4618      	mov	r0, r3
 8001b82:	4aab      	ldr	r2, [pc, #684]	; (8001e30 <runBlockOut+0x1b5c>)
 8001b84:	4603      	mov	r3, r0
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	4403      	add	r3, r0
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	4413      	add	r3, r2
 8001b8e:	3310      	adds	r3, #16
 8001b90:	781a      	ldrb	r2, [r3, #0]
 8001b92:	4ba6      	ldr	r3, [pc, #664]	; (8001e2c <runBlockOut+0x1b58>)
 8001b94:	f993 3000 	ldrsb.w	r3, [r3]
 8001b98:	461c      	mov	r4, r3
 8001b9a:	48a5      	ldr	r0, [pc, #660]	; (8001e30 <runBlockOut+0x1b5c>)
 8001b9c:	4623      	mov	r3, r4
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4423      	add	r3, r4
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	4403      	add	r3, r0
 8001ba6:	3304      	adds	r3, #4
 8001ba8:	6818      	ldr	r0, [r3, #0]
 8001baa:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	4403      	add	r3, r0
 8001bb2:	6818      	ldr	r0, [r3, #0]
 8001bb4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001bb8:	4403      	add	r3, r0
 8001bba:	400a      	ands	r2, r1
 8001bbc:	b2d2      	uxtb	r2, r2
 8001bbe:	701a      	strb	r2, [r3, #0]
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001bc0:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001bce:	f997 2022 	ldrsb.w	r2, [r7, #34]	; 0x22
 8001bd2:	4b96      	ldr	r3, [pc, #600]	; (8001e2c <runBlockOut+0x1b58>)
 8001bd4:	f993 3000 	ldrsb.w	r3, [r3]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	4995      	ldr	r1, [pc, #596]	; (8001e30 <runBlockOut+0x1b5c>)
 8001bdc:	4603      	mov	r3, r0
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	4403      	add	r3, r0
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	440b      	add	r3, r1
 8001be6:	3301      	adds	r3, #1
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	dbb0      	blt.n	8001b50 <runBlockOut+0x187c>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001bee:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	b2db      	uxtb	r3, r3
 8001bf8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001bfc:	f997 2023 	ldrsb.w	r2, [r7, #35]	; 0x23
 8001c00:	4b8a      	ldr	r3, [pc, #552]	; (8001e2c <runBlockOut+0x1b58>)
 8001c02:	f993 3000 	ldrsb.w	r3, [r3]
 8001c06:	4618      	mov	r0, r3
 8001c08:	4989      	ldr	r1, [pc, #548]	; (8001e30 <runBlockOut+0x1b5c>)
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	4403      	add	r3, r0
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	440b      	add	r3, r1
 8001c14:	3301      	adds	r3, #1
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	db84      	blt.n	8001b26 <runBlockOut+0x1852>
						} //end for ja
					} //end for j

				break;
 8001c1c:	e23c      	b.n	8002098 <runBlockOut+0x1dc4>
				case '3': // giro eje y

					flag_updateJuego = 1;
 8001c1e:	4b85      	ldr	r3, [pc, #532]	; (8001e34 <runBlockOut+0x1b60>)
 8001c20:	2201      	movs	r2, #1
 8001c22:	701a      	strb	r2, [r3, #0]

					// NOTA: coordenandas de la matriz: matriz[y][z] |=  (0x01 << x);
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8001c24:	2300      	movs	r3, #0
 8001c26:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001c2a:	e0e1      	b.n	8001df0 <runBlockOut+0x1b1c>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	f887 3020 	strb.w	r3, [r7, #32]
 8001c32:	e0c5      	b.n	8001dc0 <runBlockOut+0x1aec>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8001c34:	2300      	movs	r3, #0
 8001c36:	77fb      	strb	r3, [r7, #31]
 8001c38:	e0aa      	b.n	8001d90 <runBlockOut+0x1abc>

								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 8001c3a:	4b7c      	ldr	r3, [pc, #496]	; (8001e2c <runBlockOut+0x1b58>)
 8001c3c:	f993 3000 	ldrsb.w	r3, [r3]
 8001c40:	4619      	mov	r1, r3
 8001c42:	4a7b      	ldr	r2, [pc, #492]	; (8001e30 <runBlockOut+0x1b5c>)
 8001c44:	460b      	mov	r3, r1
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	440b      	add	r3, r1
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	4413      	add	r3, r2
 8001c4e:	3304      	adds	r3, #4
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	4413      	add	r3, r2
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001c60:	4413      	add	r3, r2
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	461a      	mov	r2, r3
 8001c66:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001c6a:	fa42 f303 	asr.w	r3, r2, r3
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d042      	beq.n	8001cfc <runBlockOut+0x1a28>
									pieza[index_pieza].matrizAux[k][i] |= (0b1 << (pieza[index_pieza].lado - 1 - j) );
 8001c76:	4b6d      	ldr	r3, [pc, #436]	; (8001e2c <runBlockOut+0x1b58>)
 8001c78:	f993 3000 	ldrsb.w	r3, [r3]
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4a6c      	ldr	r2, [pc, #432]	; (8001e30 <runBlockOut+0x1b5c>)
 8001c80:	460b      	mov	r3, r1
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	440b      	add	r3, r1
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	4413      	add	r3, r2
 8001c8a:	3308      	adds	r3, #8
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	4413      	add	r3, r2
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	b25a      	sxtb	r2, r3
 8001ca2:	4b62      	ldr	r3, [pc, #392]	; (8001e2c <runBlockOut+0x1b58>)
 8001ca4:	f993 3000 	ldrsb.w	r3, [r3]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	4961      	ldr	r1, [pc, #388]	; (8001e30 <runBlockOut+0x1b5c>)
 8001cac:	4603      	mov	r3, r0
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	4403      	add	r3, r0
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	440b      	add	r3, r1
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	1e59      	subs	r1, r3, #1
 8001cbc:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001cc0:	1acb      	subs	r3, r1, r3
 8001cc2:	2101      	movs	r1, #1
 8001cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc8:	b25b      	sxtb	r3, r3
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	b258      	sxtb	r0, r3
 8001cce:	4b57      	ldr	r3, [pc, #348]	; (8001e2c <runBlockOut+0x1b58>)
 8001cd0:	f993 3000 	ldrsb.w	r3, [r3]
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4a56      	ldr	r2, [pc, #344]	; (8001e30 <runBlockOut+0x1b5c>)
 8001cd8:	460b      	mov	r3, r1
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	440b      	add	r3, r1
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	4413      	add	r3, r2
 8001ce2:	3308      	adds	r3, #8
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4413      	add	r3, r2
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	b2c2      	uxtb	r2, r0
 8001cf8:	701a      	strb	r2, [r3, #0]
 8001cfa:	e043      	b.n	8001d84 <runBlockOut+0x1ab0>
								}else{
									pieza[index_pieza].matrizAux[k][i] &= ~(0b1 << (pieza[index_pieza].lado - 1 - j) ); //nunca use esta expresion para setear ceros.
 8001cfc:	4b4b      	ldr	r3, [pc, #300]	; (8001e2c <runBlockOut+0x1b58>)
 8001cfe:	f993 3000 	ldrsb.w	r3, [r3]
 8001d02:	4619      	mov	r1, r3
 8001d04:	4a4a      	ldr	r2, [pc, #296]	; (8001e30 <runBlockOut+0x1b5c>)
 8001d06:	460b      	mov	r3, r1
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	440b      	add	r3, r1
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	4413      	add	r3, r2
 8001d10:	3308      	adds	r3, #8
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	4413      	add	r3, r2
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001d22:	4413      	add	r3, r2
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	b25a      	sxtb	r2, r3
 8001d28:	4b40      	ldr	r3, [pc, #256]	; (8001e2c <runBlockOut+0x1b58>)
 8001d2a:	f993 3000 	ldrsb.w	r3, [r3]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	493f      	ldr	r1, [pc, #252]	; (8001e30 <runBlockOut+0x1b5c>)
 8001d32:	4603      	mov	r3, r0
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	4403      	add	r3, r0
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	440b      	add	r3, r1
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	1e59      	subs	r1, r3, #1
 8001d42:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001d46:	1acb      	subs	r3, r1, r3
 8001d48:	2101      	movs	r1, #1
 8001d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d4e:	b25b      	sxtb	r3, r3
 8001d50:	43db      	mvns	r3, r3
 8001d52:	b25b      	sxtb	r3, r3
 8001d54:	4013      	ands	r3, r2
 8001d56:	b258      	sxtb	r0, r3
 8001d58:	4b34      	ldr	r3, [pc, #208]	; (8001e2c <runBlockOut+0x1b58>)
 8001d5a:	f993 3000 	ldrsb.w	r3, [r3]
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4a33      	ldr	r2, [pc, #204]	; (8001e30 <runBlockOut+0x1b5c>)
 8001d62:	460b      	mov	r3, r1
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	440b      	add	r3, r1
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	4413      	add	r3, r2
 8001d6c:	3308      	adds	r3, #8
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	4413      	add	r3, r2
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001d7e:	4413      	add	r3, r2
 8001d80:	b2c2      	uxtb	r2, r0
 8001d82:	701a      	strb	r2, [r3, #0]
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8001d84:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	77fb      	strb	r3, [r7, #31]
 8001d90:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8001d94:	4b25      	ldr	r3, [pc, #148]	; (8001e2c <runBlockOut+0x1b58>)
 8001d96:	f993 3000 	ldrsb.w	r3, [r3]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	4924      	ldr	r1, [pc, #144]	; (8001e30 <runBlockOut+0x1b5c>)
 8001d9e:	4603      	mov	r3, r0
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	4403      	add	r3, r0
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	440b      	add	r3, r1
 8001da8:	3301      	adds	r3, #1
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	f6ff af44 	blt.w	8001c3a <runBlockOut+0x1966>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001db2:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	3301      	adds	r3, #1
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	f887 3020 	strb.w	r3, [r7, #32]
 8001dc0:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8001dc4:	4b19      	ldr	r3, [pc, #100]	; (8001e2c <runBlockOut+0x1b58>)
 8001dc6:	f993 3000 	ldrsb.w	r3, [r3]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	4918      	ldr	r1, [pc, #96]	; (8001e30 <runBlockOut+0x1b5c>)
 8001dce:	4603      	mov	r3, r0
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	4403      	add	r3, r0
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	440b      	add	r3, r1
 8001dd8:	3301      	adds	r3, #1
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	f6ff af29 	blt.w	8001c34 <runBlockOut+0x1960>
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8001de2:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	3301      	adds	r3, #1
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001df0:	f997 2021 	ldrsb.w	r2, [r7, #33]	; 0x21
 8001df4:	4b0d      	ldr	r3, [pc, #52]	; (8001e2c <runBlockOut+0x1b58>)
 8001df6:	f993 3000 	ldrsb.w	r3, [r3]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	490c      	ldr	r1, [pc, #48]	; (8001e30 <runBlockOut+0x1b5c>)
 8001dfe:	4603      	mov	r3, r0
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	4403      	add	r3, r0
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	440b      	add	r3, r1
 8001e08:	3301      	adds	r3, #1
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	f6ff af0d 	blt.w	8001c2c <runBlockOut+0x1958>
							} //end for x
						} //end for za
					} //end for z

					//comprueba ocupación
					flag_movGiroProhibido = 0;
 8001e12:	4b09      	ldr	r3, [pc, #36]	; (8001e38 <runBlockOut+0x1b64>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001e18:	2300      	movs	r3, #0
 8001e1a:	77bb      	strb	r3, [r7, #30]
 8001e1c:	e0a9      	b.n	8001f72 <runBlockOut+0x1c9e>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001e1e:	2300      	movs	r3, #0
 8001e20:	777b      	strb	r3, [r7, #29]
 8001e22:	e08f      	b.n	8001f44 <runBlockOut+0x1c70>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001e24:	2300      	movs	r3, #0
 8001e26:	773b      	strb	r3, [r7, #28]
 8001e28:	e076      	b.n	8001f18 <runBlockOut+0x1c44>
 8001e2a:	bf00      	nop
 8001e2c:	20000337 	.word	0x20000337
 8001e30:	20000028 	.word	0x20000028
 8001e34:	20000261 	.word	0x20000261
 8001e38:	2000025d 	.word	0x2000025d
								if (pieza[index_pieza].matrizAux[k][j] & (0b1 << i) ){
 8001e3c:	4baf      	ldr	r3, [pc, #700]	; (80020fc <runBlockOut+0x1e28>)
 8001e3e:	f993 3000 	ldrsb.w	r3, [r3]
 8001e42:	4619      	mov	r1, r3
 8001e44:	4aae      	ldr	r2, [pc, #696]	; (8002100 <runBlockOut+0x1e2c>)
 8001e46:	460b      	mov	r3, r1
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	440b      	add	r3, r1
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	3308      	adds	r3, #8
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	4413      	add	r3, r2
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8001e62:	4413      	add	r3, r2
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	461a      	mov	r2, r3
 8001e68:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001e6c:	fa42 f303 	asr.w	r3, r2, r3
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d049      	beq.n	8001f0c <runBlockOut+0x1c38>
									if ( (i+ pos_piezaX < 0) || (i + pos_piezaX > 7)  ){
 8001e78:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001e7c:	4aa1      	ldr	r2, [pc, #644]	; (8002104 <runBlockOut+0x1e30>)
 8001e7e:	f992 2000 	ldrsb.w	r2, [r2]
 8001e82:	4413      	add	r3, r2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	db07      	blt.n	8001e98 <runBlockOut+0x1bc4>
 8001e88:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001e8c:	4a9d      	ldr	r2, [pc, #628]	; (8002104 <runBlockOut+0x1e30>)
 8001e8e:	f992 2000 	ldrsb.w	r2, [r2]
 8001e92:	4413      	add	r3, r2
 8001e94:	2b07      	cmp	r3, #7
 8001e96:	dd03      	ble.n	8001ea0 <runBlockOut+0x1bcc>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8001e98:	4b9b      	ldr	r3, [pc, #620]	; (8002108 <runBlockOut+0x1e34>)
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001e9e:	e04b      	b.n	8001f38 <runBlockOut+0x1c64>
									}else if ( (j + pos_piezaY < 0) || (j + pos_piezaY > 7)  ){
 8001ea0:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8001ea4:	4a99      	ldr	r2, [pc, #612]	; (800210c <runBlockOut+0x1e38>)
 8001ea6:	f992 2000 	ldrsb.w	r2, [r2]
 8001eaa:	4413      	add	r3, r2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	db07      	blt.n	8001ec0 <runBlockOut+0x1bec>
 8001eb0:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8001eb4:	4a95      	ldr	r2, [pc, #596]	; (800210c <runBlockOut+0x1e38>)
 8001eb6:	f992 2000 	ldrsb.w	r2, [r2]
 8001eba:	4413      	add	r3, r2
 8001ebc:	2b07      	cmp	r3, #7
 8001ebe:	dd03      	ble.n	8001ec8 <runBlockOut+0x1bf4>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8001ec0:	4b91      	ldr	r3, [pc, #580]	; (8002108 <runBlockOut+0x1e34>)
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001ec6:	e037      	b.n	8001f38 <runBlockOut+0x1c64>
									}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 8001ec8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001ecc:	4a90      	ldr	r2, [pc, #576]	; (8002110 <runBlockOut+0x1e3c>)
 8001ece:	f992 2000 	ldrsb.w	r2, [r2]
 8001ed2:	441a      	add	r2, r3
 8001ed4:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8001ed8:	498c      	ldr	r1, [pc, #560]	; (800210c <runBlockOut+0x1e38>)
 8001eda:	f991 1000 	ldrsb.w	r1, [r1]
 8001ede:	440b      	add	r3, r1
 8001ee0:	498c      	ldr	r1, [pc, #560]	; (8002114 <runBlockOut+0x1e40>)
 8001ee2:	00d2      	lsls	r2, r2, #3
 8001ee4:	440a      	add	r2, r1
 8001ee6:	4413      	add	r3, r2
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	4619      	mov	r1, r3
 8001eec:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001ef0:	4a84      	ldr	r2, [pc, #528]	; (8002104 <runBlockOut+0x1e30>)
 8001ef2:	f992 2000 	ldrsb.w	r2, [r2]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	fa41 f303 	asr.w	r3, r1, r3
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d003      	beq.n	8001f0c <runBlockOut+0x1c38>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8001f04:	4b80      	ldr	r3, [pc, #512]	; (8002108 <runBlockOut+0x1e34>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001f0a:	e015      	b.n	8001f38 <runBlockOut+0x1c64>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001f0c:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	3301      	adds	r3, #1
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	773b      	strb	r3, [r7, #28]
 8001f18:	f997 201c 	ldrsb.w	r2, [r7, #28]
 8001f1c:	4b77      	ldr	r3, [pc, #476]	; (80020fc <runBlockOut+0x1e28>)
 8001f1e:	f993 3000 	ldrsb.w	r3, [r3]
 8001f22:	4618      	mov	r0, r3
 8001f24:	4976      	ldr	r1, [pc, #472]	; (8002100 <runBlockOut+0x1e2c>)
 8001f26:	4603      	mov	r3, r0
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	4403      	add	r3, r0
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	440b      	add	r3, r1
 8001f30:	3301      	adds	r3, #1
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	db81      	blt.n	8001e3c <runBlockOut+0x1b68>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001f38:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	3301      	adds	r3, #1
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	777b      	strb	r3, [r7, #29]
 8001f44:	f997 201d 	ldrsb.w	r2, [r7, #29]
 8001f48:	4b6c      	ldr	r3, [pc, #432]	; (80020fc <runBlockOut+0x1e28>)
 8001f4a:	f993 3000 	ldrsb.w	r3, [r3]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	496b      	ldr	r1, [pc, #428]	; (8002100 <runBlockOut+0x1e2c>)
 8001f52:	4603      	mov	r3, r0
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	4403      	add	r3, r0
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	440b      	add	r3, r1
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	f6ff af5f 	blt.w	8001e24 <runBlockOut+0x1b50>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001f66:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	77bb      	strb	r3, [r7, #30]
 8001f72:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8001f76:	4b61      	ldr	r3, [pc, #388]	; (80020fc <runBlockOut+0x1e28>)
 8001f78:	f993 3000 	ldrsb.w	r3, [r3]
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	4960      	ldr	r1, [pc, #384]	; (8002100 <runBlockOut+0x1e2c>)
 8001f80:	4603      	mov	r3, r0
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	4403      	add	r3, r0
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	440b      	add	r3, r1
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	f6ff af45 	blt.w	8001e1e <runBlockOut+0x1b4a>
								} //end if pieza
							} //end for z
						} //end for za
					} //end for x

					if (flag_movGiroProhibido != 0){
 8001f94:	4b5c      	ldr	r3, [pc, #368]	; (8002108 <runBlockOut+0x1e34>)
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d006      	beq.n	8001faa <runBlockOut+0x1cd6>
						flag_updateJuego = 0;
 8001f9c:	4b5e      	ldr	r3, [pc, #376]	; (8002118 <runBlockOut+0x1e44>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	701a      	strb	r2, [r3, #0]
						flag_movGiroProhibido = 0;
 8001fa2:	4b59      	ldr	r3, [pc, #356]	; (8002108 <runBlockOut+0x1e34>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	701a      	strb	r2, [r3, #0]
						break;
 8001fa8:	e076      	b.n	8002098 <runBlockOut+0x1dc4>
//							} //end for z
//						} //end for za
//					} //end for x

					//re asigna la matriz
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001faa:	2300      	movs	r3, #0
 8001fac:	76fb      	strb	r3, [r7, #27]
 8001fae:	e056      	b.n	800205e <runBlockOut+0x1d8a>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	76bb      	strb	r3, [r7, #26]
 8001fb4:	e03d      	b.n	8002032 <runBlockOut+0x1d5e>
							pieza[index_pieza].matriz[k][j] = ( pieza[index_pieza].matrizAux[k][j] & pieza[index_pieza].mask );
 8001fb6:	4b51      	ldr	r3, [pc, #324]	; (80020fc <runBlockOut+0x1e28>)
 8001fb8:	f993 3000 	ldrsb.w	r3, [r3]
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	4a50      	ldr	r2, [pc, #320]	; (8002100 <runBlockOut+0x1e2c>)
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	440b      	add	r3, r1
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	4413      	add	r3, r2
 8001fca:	3308      	adds	r3, #8
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	4413      	add	r3, r2
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001fdc:	4413      	add	r3, r2
 8001fde:	7819      	ldrb	r1, [r3, #0]
 8001fe0:	4b46      	ldr	r3, [pc, #280]	; (80020fc <runBlockOut+0x1e28>)
 8001fe2:	f993 3000 	ldrsb.w	r3, [r3]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	4a45      	ldr	r2, [pc, #276]	; (8002100 <runBlockOut+0x1e2c>)
 8001fea:	4603      	mov	r3, r0
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	4403      	add	r3, r0
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	4413      	add	r3, r2
 8001ff4:	3310      	adds	r3, #16
 8001ff6:	781a      	ldrb	r2, [r3, #0]
 8001ff8:	4b40      	ldr	r3, [pc, #256]	; (80020fc <runBlockOut+0x1e28>)
 8001ffa:	f993 3000 	ldrsb.w	r3, [r3]
 8001ffe:	461c      	mov	r4, r3
 8002000:	483f      	ldr	r0, [pc, #252]	; (8002100 <runBlockOut+0x1e2c>)
 8002002:	4623      	mov	r3, r4
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	4423      	add	r3, r4
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	4403      	add	r3, r0
 800200c:	3304      	adds	r3, #4
 800200e:	6818      	ldr	r0, [r3, #0]
 8002010:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	4403      	add	r3, r0
 8002018:	6818      	ldr	r0, [r3, #0]
 800201a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800201e:	4403      	add	r3, r0
 8002020:	400a      	ands	r2, r1
 8002022:	b2d2      	uxtb	r2, r2
 8002024:	701a      	strb	r2, [r3, #0]
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8002026:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800202a:	b2db      	uxtb	r3, r3
 800202c:	3301      	adds	r3, #1
 800202e:	b2db      	uxtb	r3, r3
 8002030:	76bb      	strb	r3, [r7, #26]
 8002032:	f997 201a 	ldrsb.w	r2, [r7, #26]
 8002036:	4b31      	ldr	r3, [pc, #196]	; (80020fc <runBlockOut+0x1e28>)
 8002038:	f993 3000 	ldrsb.w	r3, [r3]
 800203c:	4618      	mov	r0, r3
 800203e:	4930      	ldr	r1, [pc, #192]	; (8002100 <runBlockOut+0x1e2c>)
 8002040:	4603      	mov	r3, r0
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	4403      	add	r3, r0
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	440b      	add	r3, r1
 800204a:	3301      	adds	r3, #1
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	429a      	cmp	r2, r3
 8002050:	dbb1      	blt.n	8001fb6 <runBlockOut+0x1ce2>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8002052:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002056:	b2db      	uxtb	r3, r3
 8002058:	3301      	adds	r3, #1
 800205a:	b2db      	uxtb	r3, r3
 800205c:	76fb      	strb	r3, [r7, #27]
 800205e:	f997 201b 	ldrsb.w	r2, [r7, #27]
 8002062:	4b26      	ldr	r3, [pc, #152]	; (80020fc <runBlockOut+0x1e28>)
 8002064:	f993 3000 	ldrsb.w	r3, [r3]
 8002068:	4618      	mov	r0, r3
 800206a:	4925      	ldr	r1, [pc, #148]	; (8002100 <runBlockOut+0x1e2c>)
 800206c:	4603      	mov	r3, r0
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	4403      	add	r3, r0
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	440b      	add	r3, r1
 8002076:	3301      	adds	r3, #1
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	429a      	cmp	r2, r3
 800207c:	db98      	blt.n	8001fb0 <runBlockOut+0x1cdc>
						} //end for j
					} //end for k

				break;
 800207e:	e00b      	b.n	8002098 <runBlockOut+0x1dc4>
				case '4': // cae la pieza
					flag_fuerzaCaida = 1;
 8002080:	4b26      	ldr	r3, [pc, #152]	; (800211c <runBlockOut+0x1e48>)
 8002082:	2201      	movs	r2, #1
 8002084:	701a      	strb	r2, [r3, #0]
				default:
				break;
 8002086:	bf00      	nop
 8002088:	e006      	b.n	8002098 <runBlockOut+0x1dc4>
				break;
 800208a:	bf00      	nop
 800208c:	e004      	b.n	8002098 <runBlockOut+0x1dc4>
				break;
 800208e:	bf00      	nop
 8002090:	e002      	b.n	8002098 <runBlockOut+0x1dc4>
				break;
 8002092:	bf00      	nop
 8002094:	e000      	b.n	8002098 <runBlockOut+0x1dc4>
				break;
 8002096:	bf00      	nop
						} //end if (pieza[index_pieza]...
					} //end for z
				} //end for za
			} //end for x
*/
			entradaJoystick = 0;
 8002098:	4b21      	ldr	r3, [pc, #132]	; (8002120 <runBlockOut+0x1e4c>)
 800209a:	2200      	movs	r2, #0
 800209c:	701a      	strb	r2, [r3, #0]

			estatus_juego = CHECK_CAIDA;
 800209e:	4b21      	ldr	r3, [pc, #132]	; (8002124 <runBlockOut+0x1e50>)
 80020a0:	2204      	movs	r2, #4
 80020a2:	701a      	strb	r2, [r3, #0]
//			estatus_juego = CHECK_PIEZA;

		break;
 80020a4:	e2d1      	b.n	800264a <runBlockOut+0x2376>
		case CHECK_CAIDA:
			if ((flag_timeoutCaer != 0) || (flag_fuerzaCaida != 0)){
 80020a6:	4b20      	ldr	r3, [pc, #128]	; (8002128 <runBlockOut+0x1e54>)
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d104      	bne.n	80020b8 <runBlockOut+0x1de4>
 80020ae:	4b1b      	ldr	r3, [pc, #108]	; (800211c <runBlockOut+0x1e48>)
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	f000 823d 	beq.w	8002532 <runBlockOut+0x225e>
				pos_piezaZ--;
 80020b8:	4b15      	ldr	r3, [pc, #84]	; (8002110 <runBlockOut+0x1e3c>)
 80020ba:	f993 3000 	ldrsb.w	r3, [r3]
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	3b01      	subs	r3, #1
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	b25a      	sxtb	r2, r3
 80020c6:	4b12      	ldr	r3, [pc, #72]	; (8002110 <runBlockOut+0x1e3c>)
 80020c8:	701a      	strb	r2, [r3, #0]
				flag_updateJuego = 1;
 80020ca:	4b13      	ldr	r3, [pc, #76]	; (8002118 <runBlockOut+0x1e44>)
 80020cc:	2201      	movs	r2, #1
 80020ce:	701a      	strb	r2, [r3, #0]

				//comprueba ocupación
				flag_movGiroProhibido = 0;
 80020d0:	4b0d      	ldr	r3, [pc, #52]	; (8002108 <runBlockOut+0x1e34>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	701a      	strb	r2, [r3, #0]
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 80020d6:	2300      	movs	r3, #0
 80020d8:	767b      	strb	r3, [r7, #25]
 80020da:	e0d9      	b.n	8002290 <runBlockOut+0x1fbc>

					if (k + pos_piezaZ >= 0){ //comprueba que esté dentro del cubo el ciclo actual
 80020dc:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80020e0:	4a0b      	ldr	r2, [pc, #44]	; (8002110 <runBlockOut+0x1e3c>)
 80020e2:	f992 2000 	ldrsb.w	r2, [r2]
 80020e6:	4413      	add	r3, r2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	f2c0 8093 	blt.w	8002214 <runBlockOut+0x1f40>

						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80020ee:	2300      	movs	r3, #0
 80020f0:	763b      	strb	r3, [r7, #24]
 80020f2:	e07d      	b.n	80021f0 <runBlockOut+0x1f1c>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 80020f4:	2300      	movs	r3, #0
 80020f6:	75fb      	strb	r3, [r7, #23]
 80020f8:	e064      	b.n	80021c4 <runBlockOut+0x1ef0>
 80020fa:	bf00      	nop
 80020fc:	20000337 	.word	0x20000337
 8002100:	20000028 	.word	0x20000028
 8002104:	20000334 	.word	0x20000334
 8002108:	2000025d 	.word	0x2000025d
 800210c:	20000335 	.word	0x20000335
 8002110:	20000338 	.word	0x20000338
 8002114:	20000268 	.word	0x20000268
 8002118:	20000261 	.word	0x20000261
 800211c:	2000025f 	.word	0x2000025f
 8002120:	20000336 	.word	0x20000336
 8002124:	20000262 	.word	0x20000262
 8002128:	2000025e 	.word	0x2000025e
								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 800212c:	4bab      	ldr	r3, [pc, #684]	; (80023dc <runBlockOut+0x2108>)
 800212e:	f993 3000 	ldrsb.w	r3, [r3]
 8002132:	4619      	mov	r1, r3
 8002134:	4aaa      	ldr	r2, [pc, #680]	; (80023e0 <runBlockOut+0x210c>)
 8002136:	460b      	mov	r3, r1
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	440b      	add	r3, r1
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4413      	add	r3, r2
 8002140:	3304      	adds	r3, #4
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	4413      	add	r3, r2
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8002152:	4413      	add	r3, r2
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	461a      	mov	r2, r3
 8002158:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800215c:	fa42 f303 	asr.w	r3, r2, r3
 8002160:	f003 0301 	and.w	r3, r3, #1
 8002164:	2b00      	cmp	r3, #0
 8002166:	d027      	beq.n	80021b8 <runBlockOut+0x1ee4>
									if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 8002168:	f997 3019 	ldrsb.w	r3, [r7, #25]
 800216c:	4a9d      	ldr	r2, [pc, #628]	; (80023e4 <runBlockOut+0x2110>)
 800216e:	f992 2000 	ldrsb.w	r2, [r2]
 8002172:	441a      	add	r2, r3
 8002174:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8002178:	499b      	ldr	r1, [pc, #620]	; (80023e8 <runBlockOut+0x2114>)
 800217a:	f991 1000 	ldrsb.w	r1, [r1]
 800217e:	440b      	add	r3, r1
 8002180:	499a      	ldr	r1, [pc, #616]	; (80023ec <runBlockOut+0x2118>)
 8002182:	00d2      	lsls	r2, r2, #3
 8002184:	440a      	add	r2, r1
 8002186:	4413      	add	r3, r2
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	4619      	mov	r1, r3
 800218c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002190:	4a97      	ldr	r2, [pc, #604]	; (80023f0 <runBlockOut+0x211c>)
 8002192:	f992 2000 	ldrsb.w	r2, [r2]
 8002196:	4413      	add	r3, r2
 8002198:	fa41 f303 	asr.w	r3, r1, r3
 800219c:	f003 0301 	and.w	r3, r3, #1
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d009      	beq.n	80021b8 <runBlockOut+0x1ee4>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 80021a4:	4b93      	ldr	r3, [pc, #588]	; (80023f4 <runBlockOut+0x2120>)
 80021a6:	2201      	movs	r2, #1
 80021a8:	701a      	strb	r2, [r3, #0]
										
										i = 10;
 80021aa:	230a      	movs	r3, #10
 80021ac:	75fb      	strb	r3, [r7, #23]
										j = 10;
 80021ae:	230a      	movs	r3, #10
 80021b0:	763b      	strb	r3, [r7, #24]
										k = 10;
 80021b2:	230a      	movs	r3, #10
 80021b4:	767b      	strb	r3, [r7, #25]
										break; //sale del for o del case??
 80021b6:	e015      	b.n	80021e4 <runBlockOut+0x1f10>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 80021b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	3301      	adds	r3, #1
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	75fb      	strb	r3, [r7, #23]
 80021c4:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80021c8:	4b84      	ldr	r3, [pc, #528]	; (80023dc <runBlockOut+0x2108>)
 80021ca:	f993 3000 	ldrsb.w	r3, [r3]
 80021ce:	4618      	mov	r0, r3
 80021d0:	4983      	ldr	r1, [pc, #524]	; (80023e0 <runBlockOut+0x210c>)
 80021d2:	4603      	mov	r3, r0
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4403      	add	r3, r0
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	440b      	add	r3, r1
 80021dc:	3301      	adds	r3, #1
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	dba3      	blt.n	800212c <runBlockOut+0x1e58>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80021e4:	f997 3018 	ldrsb.w	r3, [r7, #24]
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	3301      	adds	r3, #1
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	763b      	strb	r3, [r7, #24]
 80021f0:	f997 2018 	ldrsb.w	r2, [r7, #24]
 80021f4:	4b79      	ldr	r3, [pc, #484]	; (80023dc <runBlockOut+0x2108>)
 80021f6:	f993 3000 	ldrsb.w	r3, [r3]
 80021fa:	4618      	mov	r0, r3
 80021fc:	4978      	ldr	r1, [pc, #480]	; (80023e0 <runBlockOut+0x210c>)
 80021fe:	4603      	mov	r3, r0
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	4403      	add	r3, r0
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	440b      	add	r3, r1
 8002208:	3301      	adds	r3, #1
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	429a      	cmp	r2, r3
 800220e:	f6ff af71 	blt.w	80020f4 <runBlockOut+0x1e20>
 8002212:	e037      	b.n	8002284 <runBlockOut+0x1fb0>
							} //end for x
						} //end for za

					}else{ //si está debajo del cubo...

						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8002214:	2300      	movs	r3, #0
 8002216:	75bb      	strb	r3, [r7, #22]
 8002218:	e024      	b.n	8002264 <runBlockOut+0x1f90>
							if ( pieza[index_pieza].matriz[k][j] != 0  ){
 800221a:	4b70      	ldr	r3, [pc, #448]	; (80023dc <runBlockOut+0x2108>)
 800221c:	f993 3000 	ldrsb.w	r3, [r3]
 8002220:	4619      	mov	r1, r3
 8002222:	4a6f      	ldr	r2, [pc, #444]	; (80023e0 <runBlockOut+0x210c>)
 8002224:	460b      	mov	r3, r1
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	440b      	add	r3, r1
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	4413      	add	r3, r2
 800222e:	3304      	adds	r3, #4
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	4413      	add	r3, r2
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002240:	4413      	add	r3, r2
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d007      	beq.n	8002258 <runBlockOut+0x1f84>
								//anula el movimiento
								flag_movGiroProhibido = 1;
 8002248:	4b6a      	ldr	r3, [pc, #424]	; (80023f4 <runBlockOut+0x2120>)
 800224a:	2201      	movs	r2, #1
 800224c:	701a      	strb	r2, [r3, #0]
								j = 10;
 800224e:	230a      	movs	r3, #10
 8002250:	75bb      	strb	r3, [r7, #22]
								k = 10;
 8002252:	230a      	movs	r3, #10
 8002254:	767b      	strb	r3, [r7, #25]
								break; //sale del for o del case??
 8002256:	e015      	b.n	8002284 <runBlockOut+0x1fb0>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8002258:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800225c:	b2db      	uxtb	r3, r3
 800225e:	3301      	adds	r3, #1
 8002260:	b2db      	uxtb	r3, r3
 8002262:	75bb      	strb	r3, [r7, #22]
 8002264:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8002268:	4b5c      	ldr	r3, [pc, #368]	; (80023dc <runBlockOut+0x2108>)
 800226a:	f993 3000 	ldrsb.w	r3, [r3]
 800226e:	4618      	mov	r0, r3
 8002270:	495b      	ldr	r1, [pc, #364]	; (80023e0 <runBlockOut+0x210c>)
 8002272:	4603      	mov	r3, r0
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	4403      	add	r3, r0
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	440b      	add	r3, r1
 800227c:	3301      	adds	r3, #1
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	429a      	cmp	r2, r3
 8002282:	dbca      	blt.n	800221a <runBlockOut+0x1f46>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8002284:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8002288:	b2db      	uxtb	r3, r3
 800228a:	3301      	adds	r3, #1
 800228c:	b2db      	uxtb	r3, r3
 800228e:	767b      	strb	r3, [r7, #25]
 8002290:	f997 2019 	ldrsb.w	r2, [r7, #25]
 8002294:	4b51      	ldr	r3, [pc, #324]	; (80023dc <runBlockOut+0x2108>)
 8002296:	f993 3000 	ldrsb.w	r3, [r3]
 800229a:	4618      	mov	r0, r3
 800229c:	4950      	ldr	r1, [pc, #320]	; (80023e0 <runBlockOut+0x210c>)
 800229e:	4603      	mov	r3, r0
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	4403      	add	r3, r0
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	440b      	add	r3, r1
 80022a8:	3301      	adds	r3, #1
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	f6ff af15 	blt.w	80020dc <runBlockOut+0x1e08>
//						} //end for za
//					} //end for x
//					flag_movGiroProhibido = 0;
//				} //end if (flag_movGiroProhibido != 0)

				if (flag_movGiroProhibido != 0){
 80022b2:	4b50      	ldr	r3, [pc, #320]	; (80023f4 <runBlockOut+0x2120>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	f000 8138 	beq.w	800252c <runBlockOut+0x2258>
					pos_piezaZ++;
 80022bc:	4b49      	ldr	r3, [pc, #292]	; (80023e4 <runBlockOut+0x2110>)
 80022be:	f993 3000 	ldrsb.w	r3, [r3]
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	3301      	adds	r3, #1
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	b25a      	sxtb	r2, r3
 80022ca:	4b46      	ldr	r3, [pc, #280]	; (80023e4 <runBlockOut+0x2110>)
 80022cc:	701a      	strb	r2, [r3, #0]
					flag_pieza = 0;
 80022ce:	4b4a      	ldr	r3, [pc, #296]	; (80023f8 <runBlockOut+0x2124>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	701a      	strb	r2, [r3, #0]
					flag_fuerzaCaida = 0;
 80022d4:	4b49      	ldr	r3, [pc, #292]	; (80023fc <runBlockOut+0x2128>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	701a      	strb	r2, [r3, #0]
					//llena la matriz de ocupacion
					if (pos_piezaX >= 0){
 80022da:	4b45      	ldr	r3, [pc, #276]	; (80023f0 <runBlockOut+0x211c>)
 80022dc:	f993 3000 	ldrsb.w	r3, [r3]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	db75      	blt.n	80023d0 <runBlockOut+0x20fc>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 80022e4:	2300      	movs	r3, #0
 80022e6:	757b      	strb	r3, [r7, #21]
 80022e8:	e061      	b.n	80023ae <runBlockOut+0x20da>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80022ea:	2300      	movs	r3, #0
 80022ec:	753b      	strb	r3, [r7, #20]
 80022ee:	e048      	b.n	8002382 <runBlockOut+0x20ae>
								ocupacion[k + pos_piezaZ][j + pos_piezaY] |= ( pieza[index_pieza].matriz[k][j] << pos_piezaX);
 80022f0:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80022f4:	4a3b      	ldr	r2, [pc, #236]	; (80023e4 <runBlockOut+0x2110>)
 80022f6:	f992 2000 	ldrsb.w	r2, [r2]
 80022fa:	441a      	add	r2, r3
 80022fc:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8002300:	4939      	ldr	r1, [pc, #228]	; (80023e8 <runBlockOut+0x2114>)
 8002302:	f991 1000 	ldrsb.w	r1, [r1]
 8002306:	440b      	add	r3, r1
 8002308:	4938      	ldr	r1, [pc, #224]	; (80023ec <runBlockOut+0x2118>)
 800230a:	00d2      	lsls	r2, r2, #3
 800230c:	440a      	add	r2, r1
 800230e:	4413      	add	r3, r2
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	b25a      	sxtb	r2, r3
 8002314:	4b31      	ldr	r3, [pc, #196]	; (80023dc <runBlockOut+0x2108>)
 8002316:	f993 3000 	ldrsb.w	r3, [r3]
 800231a:	4618      	mov	r0, r3
 800231c:	4930      	ldr	r1, [pc, #192]	; (80023e0 <runBlockOut+0x210c>)
 800231e:	4603      	mov	r3, r0
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	4403      	add	r3, r0
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	440b      	add	r3, r1
 8002328:	3304      	adds	r3, #4
 800232a:	6819      	ldr	r1, [r3, #0]
 800232c:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	440b      	add	r3, r1
 8002334:	6819      	ldr	r1, [r3, #0]
 8002336:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800233a:	440b      	add	r3, r1
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	4619      	mov	r1, r3
 8002340:	4b2b      	ldr	r3, [pc, #172]	; (80023f0 <runBlockOut+0x211c>)
 8002342:	f993 3000 	ldrsb.w	r3, [r3]
 8002346:	fa01 f303 	lsl.w	r3, r1, r3
 800234a:	b25b      	sxtb	r3, r3
 800234c:	4313      	orrs	r3, r2
 800234e:	b258      	sxtb	r0, r3
 8002350:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002354:	4a23      	ldr	r2, [pc, #140]	; (80023e4 <runBlockOut+0x2110>)
 8002356:	f992 2000 	ldrsb.w	r2, [r2]
 800235a:	441a      	add	r2, r3
 800235c:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8002360:	4921      	ldr	r1, [pc, #132]	; (80023e8 <runBlockOut+0x2114>)
 8002362:	f991 1000 	ldrsb.w	r1, [r1]
 8002366:	440b      	add	r3, r1
 8002368:	b2c0      	uxtb	r0, r0
 800236a:	4920      	ldr	r1, [pc, #128]	; (80023ec <runBlockOut+0x2118>)
 800236c:	00d2      	lsls	r2, r2, #3
 800236e:	440a      	add	r2, r1
 8002370:	4413      	add	r3, r2
 8002372:	4602      	mov	r2, r0
 8002374:	701a      	strb	r2, [r3, #0]
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8002376:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800237a:	b2db      	uxtb	r3, r3
 800237c:	3301      	adds	r3, #1
 800237e:	b2db      	uxtb	r3, r3
 8002380:	753b      	strb	r3, [r7, #20]
 8002382:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002386:	4b15      	ldr	r3, [pc, #84]	; (80023dc <runBlockOut+0x2108>)
 8002388:	f993 3000 	ldrsb.w	r3, [r3]
 800238c:	4618      	mov	r0, r3
 800238e:	4914      	ldr	r1, [pc, #80]	; (80023e0 <runBlockOut+0x210c>)
 8002390:	4603      	mov	r3, r0
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	4403      	add	r3, r0
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	440b      	add	r3, r1
 800239a:	3301      	adds	r3, #1
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	429a      	cmp	r2, r3
 80023a0:	dba6      	blt.n	80022f0 <runBlockOut+0x201c>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 80023a2:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	3301      	adds	r3, #1
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	757b      	strb	r3, [r7, #21]
 80023ae:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80023b2:	4b0a      	ldr	r3, [pc, #40]	; (80023dc <runBlockOut+0x2108>)
 80023b4:	f993 3000 	ldrsb.w	r3, [r3]
 80023b8:	4618      	mov	r0, r3
 80023ba:	4909      	ldr	r1, [pc, #36]	; (80023e0 <runBlockOut+0x210c>)
 80023bc:	4603      	mov	r3, r0
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	4403      	add	r3, r0
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	440b      	add	r3, r1
 80023c6:	3301      	adds	r3, #1
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	db8d      	blt.n	80022ea <runBlockOut+0x2016>
 80023ce:	e0aa      	b.n	8002526 <runBlockOut+0x2252>
							} //end for z
						} //end for x
					}else{
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 80023d0:	2300      	movs	r3, #0
 80023d2:	74fb      	strb	r3, [r7, #19]
 80023d4:	e096      	b.n	8002504 <runBlockOut+0x2230>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80023d6:	2300      	movs	r3, #0
 80023d8:	74bb      	strb	r3, [r7, #18]
 80023da:	e07d      	b.n	80024d8 <runBlockOut+0x2204>
 80023dc:	20000337 	.word	0x20000337
 80023e0:	20000028 	.word	0x20000028
 80023e4:	20000338 	.word	0x20000338
 80023e8:	20000335 	.word	0x20000335
 80023ec:	20000268 	.word	0x20000268
 80023f0:	20000334 	.word	0x20000334
 80023f4:	2000025d 	.word	0x2000025d
 80023f8:	2000025c 	.word	0x2000025c
 80023fc:	2000025f 	.word	0x2000025f
								pieza[index_pieza].matriz[k][j] >>= 1; //porque pos_piezaX solo llega hasta -1
 8002400:	4ba6      	ldr	r3, [pc, #664]	; (800269c <runBlockOut+0x23c8>)
 8002402:	f993 3000 	ldrsb.w	r3, [r3]
 8002406:	4619      	mov	r1, r3
 8002408:	4aa5      	ldr	r2, [pc, #660]	; (80026a0 <runBlockOut+0x23cc>)
 800240a:	460b      	mov	r3, r1
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	440b      	add	r3, r1
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	4413      	add	r3, r2
 8002414:	3304      	adds	r3, #4
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	f997 3012 	ldrsb.w	r3, [r7, #18]
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	4413      	add	r3, r2
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002426:	4413      	add	r3, r2
 8002428:	781a      	ldrb	r2, [r3, #0]
 800242a:	4b9c      	ldr	r3, [pc, #624]	; (800269c <runBlockOut+0x23c8>)
 800242c:	f993 3000 	ldrsb.w	r3, [r3]
 8002430:	4618      	mov	r0, r3
 8002432:	499b      	ldr	r1, [pc, #620]	; (80026a0 <runBlockOut+0x23cc>)
 8002434:	4603      	mov	r3, r0
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	4403      	add	r3, r0
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	440b      	add	r3, r1
 800243e:	3304      	adds	r3, #4
 8002440:	6819      	ldr	r1, [r3, #0]
 8002442:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	440b      	add	r3, r1
 800244a:	6819      	ldr	r1, [r3, #0]
 800244c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002450:	440b      	add	r3, r1
 8002452:	0852      	lsrs	r2, r2, #1
 8002454:	b2d2      	uxtb	r2, r2
 8002456:	701a      	strb	r2, [r3, #0]
								ocupacion[k + pos_piezaZ][j + pos_piezaY] |= ( pieza[index_pieza].matriz[k][j] );
 8002458:	f997 3012 	ldrsb.w	r3, [r7, #18]
 800245c:	4a91      	ldr	r2, [pc, #580]	; (80026a4 <runBlockOut+0x23d0>)
 800245e:	f992 2000 	ldrsb.w	r2, [r2]
 8002462:	441a      	add	r2, r3
 8002464:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002468:	498f      	ldr	r1, [pc, #572]	; (80026a8 <runBlockOut+0x23d4>)
 800246a:	f991 1000 	ldrsb.w	r1, [r1]
 800246e:	440b      	add	r3, r1
 8002470:	498e      	ldr	r1, [pc, #568]	; (80026ac <runBlockOut+0x23d8>)
 8002472:	00d2      	lsls	r2, r2, #3
 8002474:	440a      	add	r2, r1
 8002476:	4413      	add	r3, r2
 8002478:	7818      	ldrb	r0, [r3, #0]
 800247a:	4b88      	ldr	r3, [pc, #544]	; (800269c <runBlockOut+0x23c8>)
 800247c:	f993 3000 	ldrsb.w	r3, [r3]
 8002480:	4619      	mov	r1, r3
 8002482:	4a87      	ldr	r2, [pc, #540]	; (80026a0 <runBlockOut+0x23cc>)
 8002484:	460b      	mov	r3, r1
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	440b      	add	r3, r1
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	4413      	add	r3, r2
 800248e:	3304      	adds	r3, #4
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	4413      	add	r3, r2
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80024a0:	4413      	add	r3, r2
 80024a2:	7819      	ldrb	r1, [r3, #0]
 80024a4:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80024a8:	4a7e      	ldr	r2, [pc, #504]	; (80026a4 <runBlockOut+0x23d0>)
 80024aa:	f992 2000 	ldrsb.w	r2, [r2]
 80024ae:	441a      	add	r2, r3
 80024b0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80024b4:	4c7c      	ldr	r4, [pc, #496]	; (80026a8 <runBlockOut+0x23d4>)
 80024b6:	f994 4000 	ldrsb.w	r4, [r4]
 80024ba:	4423      	add	r3, r4
 80024bc:	4301      	orrs	r1, r0
 80024be:	b2c8      	uxtb	r0, r1
 80024c0:	497a      	ldr	r1, [pc, #488]	; (80026ac <runBlockOut+0x23d8>)
 80024c2:	00d2      	lsls	r2, r2, #3
 80024c4:	440a      	add	r2, r1
 80024c6:	4413      	add	r3, r2
 80024c8:	4602      	mov	r2, r0
 80024ca:	701a      	strb	r2, [r3, #0]
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80024cc:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	3301      	adds	r3, #1
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	74bb      	strb	r3, [r7, #18]
 80024d8:	f997 2012 	ldrsb.w	r2, [r7, #18]
 80024dc:	4b6f      	ldr	r3, [pc, #444]	; (800269c <runBlockOut+0x23c8>)
 80024de:	f993 3000 	ldrsb.w	r3, [r3]
 80024e2:	4618      	mov	r0, r3
 80024e4:	496e      	ldr	r1, [pc, #440]	; (80026a0 <runBlockOut+0x23cc>)
 80024e6:	4603      	mov	r3, r0
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	4403      	add	r3, r0
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	440b      	add	r3, r1
 80024f0:	3301      	adds	r3, #1
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	db83      	blt.n	8002400 <runBlockOut+0x212c>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 80024f8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	3301      	adds	r3, #1
 8002500:	b2db      	uxtb	r3, r3
 8002502:	74fb      	strb	r3, [r7, #19]
 8002504:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8002508:	4b64      	ldr	r3, [pc, #400]	; (800269c <runBlockOut+0x23c8>)
 800250a:	f993 3000 	ldrsb.w	r3, [r3]
 800250e:	4618      	mov	r0, r3
 8002510:	4963      	ldr	r1, [pc, #396]	; (80026a0 <runBlockOut+0x23cc>)
 8002512:	4603      	mov	r3, r0
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4403      	add	r3, r0
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	440b      	add	r3, r1
 800251c:	3301      	adds	r3, #1
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	429a      	cmp	r2, r3
 8002522:	f6ff af58 	blt.w	80023d6 <runBlockOut+0x2102>
//						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
//							ocupacion[k + pos_piezaZ][j + pos_piezaY] |= ( pieza[index_pieza].matriz[k][j] << pos_piezaX);
//						} //end for z
//					} //end for x

					flag_movGiroProhibido = 0;
 8002526:	4b62      	ldr	r3, [pc, #392]	; (80026b0 <runBlockOut+0x23dc>)
 8002528:	2200      	movs	r2, #0
 800252a:	701a      	strb	r2, [r3, #0]
				} //end if (flag_movGiroProhibido != 0)

				flag_timeoutCaer = 0;
 800252c:	4b61      	ldr	r3, [pc, #388]	; (80026b4 <runBlockOut+0x23e0>)
 800252e:	2200      	movs	r2, #0
 8002530:	701a      	strb	r2, [r3, #0]
			} //end if flag_timeoutCaer != 0

			estatus_juego = CHECK_PISO_LLENO;
 8002532:	4b61      	ldr	r3, [pc, #388]	; (80026b8 <runBlockOut+0x23e4>)
 8002534:	2205      	movs	r2, #5
 8002536:	701a      	strb	r2, [r3, #0]
//			estatus_juego = CHECK_PIEZA;
		break;
 8002538:	e087      	b.n	800264a <runBlockOut+0x2376>
		case CHECK_PISO_LLENO:
			completaPiso = 0;
 800253a:	4b60      	ldr	r3, [pc, #384]	; (80026bc <runBlockOut+0x23e8>)
 800253c:	2200      	movs	r2, #0
 800253e:	701a      	strb	r2, [r3, #0]

			for (int8_t k = 0; k < 8; k++){
 8002540:	2300      	movs	r3, #0
 8002542:	747b      	strb	r3, [r7, #17]
 8002544:	e075      	b.n	8002632 <runBlockOut+0x235e>

				for (int8_t j = 0; j < 8; j++){
 8002546:	2300      	movs	r3, #0
 8002548:	743b      	strb	r3, [r7, #16]
 800254a:	e01c      	b.n	8002586 <runBlockOut+0x22b2>
					if (ocupacion[k][j] == 0xFF){
 800254c:	f997 2011 	ldrsb.w	r2, [r7, #17]
 8002550:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8002554:	4955      	ldr	r1, [pc, #340]	; (80026ac <runBlockOut+0x23d8>)
 8002556:	00d2      	lsls	r2, r2, #3
 8002558:	440a      	add	r2, r1
 800255a:	4413      	add	r3, r2
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2bff      	cmp	r3, #255	; 0xff
 8002560:	d106      	bne.n	8002570 <runBlockOut+0x229c>
						completaPiso++;
 8002562:	4b56      	ldr	r3, [pc, #344]	; (80026bc <runBlockOut+0x23e8>)
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	3301      	adds	r3, #1
 8002568:	b2da      	uxtb	r2, r3
 800256a:	4b54      	ldr	r3, [pc, #336]	; (80026bc <runBlockOut+0x23e8>)
 800256c:	701a      	strb	r2, [r3, #0]
 800256e:	e004      	b.n	800257a <runBlockOut+0x22a6>
					}else{
						completaPiso = 0;
 8002570:	4b52      	ldr	r3, [pc, #328]	; (80026bc <runBlockOut+0x23e8>)
 8002572:	2200      	movs	r2, #0
 8002574:	701a      	strb	r2, [r3, #0]
						j = 8; //asquerosidad para terminar el bucle
 8002576:	2308      	movs	r3, #8
 8002578:	743b      	strb	r3, [r7, #16]
				for (int8_t j = 0; j < 8; j++){
 800257a:	f997 3010 	ldrsb.w	r3, [r7, #16]
 800257e:	b2db      	uxtb	r3, r3
 8002580:	3301      	adds	r3, #1
 8002582:	b2db      	uxtb	r3, r3
 8002584:	743b      	strb	r3, [r7, #16]
 8002586:	f997 3010 	ldrsb.w	r3, [r7, #16]
 800258a:	2b07      	cmp	r3, #7
 800258c:	ddde      	ble.n	800254c <runBlockOut+0x2278>
					} //end if (ocupacion[ka][j] == 0xFF)
				} //end for j

				 if (completaPiso == 8){
 800258e:	4b4b      	ldr	r3, [pc, #300]	; (80026bc <runBlockOut+0x23e8>)
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	2b08      	cmp	r3, #8
 8002594:	d147      	bne.n	8002626 <runBlockOut+0x2352>

					 flag_updateJuego = 1;
 8002596:	4b4a      	ldr	r3, [pc, #296]	; (80026c0 <runBlockOut+0x23ec>)
 8002598:	2201      	movs	r2, #1
 800259a:	701a      	strb	r2, [r3, #0]

					 for (int8_t k = 0; k < 7; k++){
 800259c:	2300      	movs	r3, #0
 800259e:	73fb      	strb	r3, [r7, #15]
 80025a0:	e026      	b.n	80025f0 <runBlockOut+0x231c>
						 for (int8_t j = 0; j < 8; j++){
 80025a2:	2300      	movs	r3, #0
 80025a4:	73bb      	strb	r3, [r7, #14]
 80025a6:	e019      	b.n	80025dc <runBlockOut+0x2308>
							 ocupacion[k][j] = ocupacion[k + 1][j];
 80025a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ac:	1c58      	adds	r0, r3, #1
 80025ae:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80025b2:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80025b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80025ba:	4c3c      	ldr	r4, [pc, #240]	; (80026ac <runBlockOut+0x23d8>)
 80025bc:	00c0      	lsls	r0, r0, #3
 80025be:	4420      	add	r0, r4
 80025c0:	4401      	add	r1, r0
 80025c2:	7808      	ldrb	r0, [r1, #0]
 80025c4:	4939      	ldr	r1, [pc, #228]	; (80026ac <runBlockOut+0x23d8>)
 80025c6:	00d2      	lsls	r2, r2, #3
 80025c8:	440a      	add	r2, r1
 80025ca:	4413      	add	r3, r2
 80025cc:	4602      	mov	r2, r0
 80025ce:	701a      	strb	r2, [r3, #0]
						 for (int8_t j = 0; j < 8; j++){
 80025d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	3301      	adds	r3, #1
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	73bb      	strb	r3, [r7, #14]
 80025dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80025e0:	2b07      	cmp	r3, #7
 80025e2:	dde1      	ble.n	80025a8 <runBlockOut+0x22d4>
					 for (int8_t k = 0; k < 7; k++){
 80025e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	3301      	adds	r3, #1
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	73fb      	strb	r3, [r7, #15]
 80025f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025f4:	2b06      	cmp	r3, #6
 80025f6:	ddd4      	ble.n	80025a2 <runBlockOut+0x22ce>
						 } //end for j
					 } //end for k

					 for (int8_t j = 0; j < 8; j++){
 80025f8:	2300      	movs	r3, #0
 80025fa:	737b      	strb	r3, [r7, #13]
 80025fc:	e00c      	b.n	8002618 <runBlockOut+0x2344>
						 ocupacion[7][j] = 0;
 80025fe:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002602:	4a2a      	ldr	r2, [pc, #168]	; (80026ac <runBlockOut+0x23d8>)
 8002604:	4413      	add	r3, r2
 8002606:	2200      	movs	r2, #0
 8002608:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
					 for (int8_t j = 0; j < 8; j++){
 800260c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002610:	b2db      	uxtb	r3, r3
 8002612:	3301      	adds	r3, #1
 8002614:	b2db      	uxtb	r3, r3
 8002616:	737b      	strb	r3, [r7, #13]
 8002618:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800261c:	2b07      	cmp	r3, #7
 800261e:	ddee      	ble.n	80025fe <runBlockOut+0x232a>
					 } //end for j

					 completaPiso = 0;
 8002620:	4b26      	ldr	r3, [pc, #152]	; (80026bc <runBlockOut+0x23e8>)
 8002622:	2200      	movs	r2, #0
 8002624:	701a      	strb	r2, [r3, #0]
			for (int8_t k = 0; k < 8; k++){
 8002626:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800262a:	b2db      	uxtb	r3, r3
 800262c:	3301      	adds	r3, #1
 800262e:	b2db      	uxtb	r3, r3
 8002630:	747b      	strb	r3, [r7, #17]
 8002632:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8002636:	2b07      	cmp	r3, #7
 8002638:	dd85      	ble.n	8002546 <runBlockOut+0x2272>
				 } //end if (completaPiso == 8)
			} //end for j

			estatus_juego = CHECK_PIEZA;
 800263a:	4b1f      	ldr	r3, [pc, #124]	; (80026b8 <runBlockOut+0x23e4>)
 800263c:	2202      	movs	r2, #2
 800263e:	701a      	strb	r2, [r3, #0]
		default:
		break;
 8002640:	bf00      	nop
 8002642:	e002      	b.n	800264a <runBlockOut+0x2376>
		break;
 8002644:	bf00      	nop
 8002646:	e000      	b.n	800264a <runBlockOut+0x2376>
						break;
 8002648:	bf00      	nop
	} //end switch estatus_juego

	if (flag_updateJuego != 0){
 800264a:	4b1d      	ldr	r3, [pc, #116]	; (80026c0 <runBlockOut+0x23ec>)
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	2b00      	cmp	r3, #0
 8002650:	f000 811f 	beq.w	8002892 <runBlockOut+0x25be>

		//limpia el cubo
		for (uint8_t k = 0; k < 8; k++){
 8002654:	2300      	movs	r3, #0
 8002656:	733b      	strb	r3, [r7, #12]
 8002658:	e013      	b.n	8002682 <runBlockOut+0x23ae>
			for (uint8_t j = 0; j < 8; j++){
 800265a:	2300      	movs	r3, #0
 800265c:	72fb      	strb	r3, [r7, #11]
 800265e:	e00a      	b.n	8002676 <runBlockOut+0x23a2>
				cube[k][j] =0;
 8002660:	7b3a      	ldrb	r2, [r7, #12]
 8002662:	7afb      	ldrb	r3, [r7, #11]
 8002664:	4917      	ldr	r1, [pc, #92]	; (80026c4 <runBlockOut+0x23f0>)
 8002666:	00d2      	lsls	r2, r2, #3
 8002668:	440a      	add	r2, r1
 800266a:	4413      	add	r3, r2
 800266c:	2200      	movs	r2, #0
 800266e:	701a      	strb	r2, [r3, #0]
			for (uint8_t j = 0; j < 8; j++){
 8002670:	7afb      	ldrb	r3, [r7, #11]
 8002672:	3301      	adds	r3, #1
 8002674:	72fb      	strb	r3, [r7, #11]
 8002676:	7afb      	ldrb	r3, [r7, #11]
 8002678:	2b07      	cmp	r3, #7
 800267a:	d9f1      	bls.n	8002660 <runBlockOut+0x238c>
		for (uint8_t k = 0; k < 8; k++){
 800267c:	7b3b      	ldrb	r3, [r7, #12]
 800267e:	3301      	adds	r3, #1
 8002680:	733b      	strb	r3, [r7, #12]
 8002682:	7b3b      	ldrb	r3, [r7, #12]
 8002684:	2b07      	cmp	r3, #7
 8002686:	d9e8      	bls.n	800265a <runBlockOut+0x2386>
			} //end for j
		} //end for k

		//imprime matriz de ocupacion
		for (uint8_t i = 0; i < 8; i++){
 8002688:	2300      	movs	r3, #0
 800268a:	72bb      	strb	r3, [r7, #10]
 800268c:	e056      	b.n	800273c <runBlockOut+0x2468>
			for (uint8_t k = 0; k < 8; k++){
 800268e:	2300      	movs	r3, #0
 8002690:	727b      	strb	r3, [r7, #9]
 8002692:	e04d      	b.n	8002730 <runBlockOut+0x245c>
				for (uint8_t j = 0; j < 8; j++){
 8002694:	2300      	movs	r3, #0
 8002696:	723b      	strb	r3, [r7, #8]
 8002698:	e044      	b.n	8002724 <runBlockOut+0x2450>
 800269a:	bf00      	nop
 800269c:	20000337 	.word	0x20000337
 80026a0:	20000028 	.word	0x20000028
 80026a4:	20000338 	.word	0x20000338
 80026a8:	20000335 	.word	0x20000335
 80026ac:	20000268 	.word	0x20000268
 80026b0:	2000025d 	.word	0x2000025d
 80026b4:	2000025e 	.word	0x2000025e
 80026b8:	20000262 	.word	0x20000262
 80026bc:	20000265 	.word	0x20000265
 80026c0:	20000261 	.word	0x20000261
 80026c4:	200004e8 	.word	0x200004e8
					if (ocupacion[k][j] & (0b1 << i) ){
 80026c8:	7a7a      	ldrb	r2, [r7, #9]
 80026ca:	7a3b      	ldrb	r3, [r7, #8]
 80026cc:	4973      	ldr	r1, [pc, #460]	; (800289c <runBlockOut+0x25c8>)
 80026ce:	00d2      	lsls	r2, r2, #3
 80026d0:	440a      	add	r2, r1
 80026d2:	4413      	add	r3, r2
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	461a      	mov	r2, r3
 80026d8:	7abb      	ldrb	r3, [r7, #10]
 80026da:	fa42 f303 	asr.w	r3, r2, r3
 80026de:	f003 0301 	and.w	r3, r3, #1
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d01b      	beq.n	800271e <runBlockOut+0x244a>
						cube[7 - k][j] |= (0x01 << i );
 80026e6:	7a7b      	ldrb	r3, [r7, #9]
 80026e8:	f1c3 0207 	rsb	r2, r3, #7
 80026ec:	7a3b      	ldrb	r3, [r7, #8]
 80026ee:	496c      	ldr	r1, [pc, #432]	; (80028a0 <runBlockOut+0x25cc>)
 80026f0:	00d2      	lsls	r2, r2, #3
 80026f2:	440a      	add	r2, r1
 80026f4:	4413      	add	r3, r2
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	b25a      	sxtb	r2, r3
 80026fa:	7abb      	ldrb	r3, [r7, #10]
 80026fc:	2101      	movs	r1, #1
 80026fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002702:	b25b      	sxtb	r3, r3
 8002704:	4313      	orrs	r3, r2
 8002706:	b259      	sxtb	r1, r3
 8002708:	7a7b      	ldrb	r3, [r7, #9]
 800270a:	f1c3 0207 	rsb	r2, r3, #7
 800270e:	7a3b      	ldrb	r3, [r7, #8]
 8002710:	b2c8      	uxtb	r0, r1
 8002712:	4963      	ldr	r1, [pc, #396]	; (80028a0 <runBlockOut+0x25cc>)
 8002714:	00d2      	lsls	r2, r2, #3
 8002716:	440a      	add	r2, r1
 8002718:	4413      	add	r3, r2
 800271a:	4602      	mov	r2, r0
 800271c:	701a      	strb	r2, [r3, #0]
				for (uint8_t j = 0; j < 8; j++){
 800271e:	7a3b      	ldrb	r3, [r7, #8]
 8002720:	3301      	adds	r3, #1
 8002722:	723b      	strb	r3, [r7, #8]
 8002724:	7a3b      	ldrb	r3, [r7, #8]
 8002726:	2b07      	cmp	r3, #7
 8002728:	d9ce      	bls.n	80026c8 <runBlockOut+0x23f4>
			for (uint8_t k = 0; k < 8; k++){
 800272a:	7a7b      	ldrb	r3, [r7, #9]
 800272c:	3301      	adds	r3, #1
 800272e:	727b      	strb	r3, [r7, #9]
 8002730:	7a7b      	ldrb	r3, [r7, #9]
 8002732:	2b07      	cmp	r3, #7
 8002734:	d9ae      	bls.n	8002694 <runBlockOut+0x23c0>
		for (uint8_t i = 0; i < 8; i++){
 8002736:	7abb      	ldrb	r3, [r7, #10]
 8002738:	3301      	adds	r3, #1
 800273a:	72bb      	strb	r3, [r7, #10]
 800273c:	7abb      	ldrb	r3, [r7, #10]
 800273e:	2b07      	cmp	r3, #7
 8002740:	d9a5      	bls.n	800268e <runBlockOut+0x23ba>
					} //end if ocupacion...
				} //end for j
			} //end for ja
		} //end for i

		if (flag_pieza != 0){
 8002742:	4b58      	ldr	r3, [pc, #352]	; (80028a4 <runBlockOut+0x25d0>)
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	2b00      	cmp	r3, #0
 8002748:	f000 80a0 	beq.w	800288c <runBlockOut+0x25b8>
			//dibuja la pieza
			for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 800274c:	2300      	movs	r3, #0
 800274e:	71fb      	strb	r3, [r7, #7]
 8002750:	e08b      	b.n	800286a <runBlockOut+0x2596>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8002752:	2300      	movs	r3, #0
 8002754:	71bb      	strb	r3, [r7, #6]
 8002756:	e071      	b.n	800283c <runBlockOut+0x2568>
					//pieza[index_pieza].matriz[ka][j] = pieza[index_pieza].matrizAux[ka][j];
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8002758:	2300      	movs	r3, #0
 800275a:	717b      	strb	r3, [r7, #5]
 800275c:	e058      	b.n	8002810 <runBlockOut+0x253c>
						if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 800275e:	4b52      	ldr	r3, [pc, #328]	; (80028a8 <runBlockOut+0x25d4>)
 8002760:	f993 3000 	ldrsb.w	r3, [r3]
 8002764:	4619      	mov	r1, r3
 8002766:	4a51      	ldr	r2, [pc, #324]	; (80028ac <runBlockOut+0x25d8>)
 8002768:	460b      	mov	r3, r1
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	440b      	add	r3, r1
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	4413      	add	r3, r2
 8002772:	3304      	adds	r3, #4
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	4413      	add	r3, r2
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002784:	4413      	add	r3, r2
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	461a      	mov	r2, r3
 800278a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800278e:	fa42 f303 	asr.w	r3, r2, r3
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	2b00      	cmp	r3, #0
 8002798:	d034      	beq.n	8002804 <runBlockOut+0x2530>
							cube[7 - k - pos_piezaZ][j + pos_piezaY] |= (0x01 << (i + pos_piezaX) );
 800279a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800279e:	f1c3 0307 	rsb	r3, r3, #7
 80027a2:	4a43      	ldr	r2, [pc, #268]	; (80028b0 <runBlockOut+0x25dc>)
 80027a4:	f992 2000 	ldrsb.w	r2, [r2]
 80027a8:	1a9a      	subs	r2, r3, r2
 80027aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ae:	4941      	ldr	r1, [pc, #260]	; (80028b4 <runBlockOut+0x25e0>)
 80027b0:	f991 1000 	ldrsb.w	r1, [r1]
 80027b4:	440b      	add	r3, r1
 80027b6:	493a      	ldr	r1, [pc, #232]	; (80028a0 <runBlockOut+0x25cc>)
 80027b8:	00d2      	lsls	r2, r2, #3
 80027ba:	440a      	add	r2, r1
 80027bc:	4413      	add	r3, r2
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	b25a      	sxtb	r2, r3
 80027c2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80027c6:	493c      	ldr	r1, [pc, #240]	; (80028b8 <runBlockOut+0x25e4>)
 80027c8:	f991 1000 	ldrsb.w	r1, [r1]
 80027cc:	440b      	add	r3, r1
 80027ce:	2101      	movs	r1, #1
 80027d0:	fa01 f303 	lsl.w	r3, r1, r3
 80027d4:	b25b      	sxtb	r3, r3
 80027d6:	4313      	orrs	r3, r2
 80027d8:	b258      	sxtb	r0, r3
 80027da:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80027de:	f1c3 0307 	rsb	r3, r3, #7
 80027e2:	4a33      	ldr	r2, [pc, #204]	; (80028b0 <runBlockOut+0x25dc>)
 80027e4:	f992 2000 	ldrsb.w	r2, [r2]
 80027e8:	1a9a      	subs	r2, r3, r2
 80027ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ee:	4931      	ldr	r1, [pc, #196]	; (80028b4 <runBlockOut+0x25e0>)
 80027f0:	f991 1000 	ldrsb.w	r1, [r1]
 80027f4:	440b      	add	r3, r1
 80027f6:	b2c0      	uxtb	r0, r0
 80027f8:	4929      	ldr	r1, [pc, #164]	; (80028a0 <runBlockOut+0x25cc>)
 80027fa:	00d2      	lsls	r2, r2, #3
 80027fc:	440a      	add	r2, r1
 80027fe:	4413      	add	r3, r2
 8002800:	4602      	mov	r2, r0
 8002802:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8002804:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002808:	b2db      	uxtb	r3, r3
 800280a:	3301      	adds	r3, #1
 800280c:	b2db      	uxtb	r3, r3
 800280e:	717b      	strb	r3, [r7, #5]
 8002810:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8002814:	4b24      	ldr	r3, [pc, #144]	; (80028a8 <runBlockOut+0x25d4>)
 8002816:	f993 3000 	ldrsb.w	r3, [r3]
 800281a:	4618      	mov	r0, r3
 800281c:	4923      	ldr	r1, [pc, #140]	; (80028ac <runBlockOut+0x25d8>)
 800281e:	4603      	mov	r3, r0
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	4403      	add	r3, r0
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	440b      	add	r3, r1
 8002828:	3301      	adds	r3, #1
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	429a      	cmp	r2, r3
 800282e:	db96      	blt.n	800275e <runBlockOut+0x248a>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8002830:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002834:	b2db      	uxtb	r3, r3
 8002836:	3301      	adds	r3, #1
 8002838:	b2db      	uxtb	r3, r3
 800283a:	71bb      	strb	r3, [r7, #6]
 800283c:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8002840:	4b19      	ldr	r3, [pc, #100]	; (80028a8 <runBlockOut+0x25d4>)
 8002842:	f993 3000 	ldrsb.w	r3, [r3]
 8002846:	4618      	mov	r0, r3
 8002848:	4918      	ldr	r1, [pc, #96]	; (80028ac <runBlockOut+0x25d8>)
 800284a:	4603      	mov	r3, r0
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4403      	add	r3, r0
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	440b      	add	r3, r1
 8002854:	3301      	adds	r3, #1
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	429a      	cmp	r2, r3
 800285a:	f6ff af7d 	blt.w	8002758 <runBlockOut+0x2484>
			for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 800285e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002862:	b2db      	uxtb	r3, r3
 8002864:	3301      	adds	r3, #1
 8002866:	b2db      	uxtb	r3, r3
 8002868:	71fb      	strb	r3, [r7, #7]
 800286a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800286e:	4b0e      	ldr	r3, [pc, #56]	; (80028a8 <runBlockOut+0x25d4>)
 8002870:	f993 3000 	ldrsb.w	r3, [r3]
 8002874:	4618      	mov	r0, r3
 8002876:	490d      	ldr	r1, [pc, #52]	; (80028ac <runBlockOut+0x25d8>)
 8002878:	4603      	mov	r3, r0
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	4403      	add	r3, r0
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	440b      	add	r3, r1
 8002882:	3301      	adds	r3, #1
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	429a      	cmp	r2, r3
 8002888:	f6ff af63 	blt.w	8002752 <runBlockOut+0x247e>
					} //end for z
				} //end for za
			} //end for x
		} //end if flag_pieza

		flag_updateJuego = 0;
 800288c:	4b0b      	ldr	r3, [pc, #44]	; (80028bc <runBlockOut+0x25e8>)
 800288e:	2200      	movs	r2, #0
 8002890:	701a      	strb	r2, [r3, #0]

	} //end if flag_updateJuego
} //end runBlockOut()
 8002892:	bf00      	nop
 8002894:	3754      	adds	r7, #84	; 0x54
 8002896:	46bd      	mov	sp, r7
 8002898:	bd90      	pop	{r4, r7, pc}
 800289a:	bf00      	nop
 800289c:	20000268 	.word	0x20000268
 80028a0:	200004e8 	.word	0x200004e8
 80028a4:	2000025c 	.word	0x2000025c
 80028a8:	20000337 	.word	0x20000337
 80028ac:	20000028 	.word	0x20000028
 80028b0:	20000338 	.word	0x20000338
 80028b4:	20000335 	.word	0x20000335
 80028b8:	20000334 	.word	0x20000334
 80028bc:	20000261 	.word	0x20000261

080028c0 <lecturaTeclas>:
#include "botones_lfs.h"

uint8_t read_boton[4] = {1, 1, 1, 1};
uint8_t last_boton[4] = {1, 1, 1, 1};

void lecturaTeclas (void){
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
	read_boton[IN_UP] = HAL_GPIO_ReadPin(IN_UP_GPIO_Port, IN_UP_Pin);
 80028c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028c8:	4811      	ldr	r0, [pc, #68]	; (8002910 <lecturaTeclas+0x50>)
 80028ca:	f003 fde3 	bl	8006494 <HAL_GPIO_ReadPin>
 80028ce:	4603      	mov	r3, r0
 80028d0:	461a      	mov	r2, r3
 80028d2:	4b10      	ldr	r3, [pc, #64]	; (8002914 <lecturaTeclas+0x54>)
 80028d4:	701a      	strb	r2, [r3, #0]
	read_boton[IN_DOWN] = HAL_GPIO_ReadPin(IN_DOWN_GPIO_Port, IN_DOWN_Pin);
 80028d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80028da:	480d      	ldr	r0, [pc, #52]	; (8002910 <lecturaTeclas+0x50>)
 80028dc:	f003 fdda 	bl	8006494 <HAL_GPIO_ReadPin>
 80028e0:	4603      	mov	r3, r0
 80028e2:	461a      	mov	r2, r3
 80028e4:	4b0b      	ldr	r3, [pc, #44]	; (8002914 <lecturaTeclas+0x54>)
 80028e6:	705a      	strb	r2, [r3, #1]
	read_boton[IN_LEFT] = HAL_GPIO_ReadPin(IN_LEFT_GPIO_Port, IN_LEFT_Pin);
 80028e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80028ec:	4808      	ldr	r0, [pc, #32]	; (8002910 <lecturaTeclas+0x50>)
 80028ee:	f003 fdd1 	bl	8006494 <HAL_GPIO_ReadPin>
 80028f2:	4603      	mov	r3, r0
 80028f4:	461a      	mov	r2, r3
 80028f6:	4b07      	ldr	r3, [pc, #28]	; (8002914 <lecturaTeclas+0x54>)
 80028f8:	709a      	strb	r2, [r3, #2]
	read_boton[IN_RIGHT] = HAL_GPIO_ReadPin(IN_RIGHT_GPIO_Port, IN_RIGHT_Pin);
 80028fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028fe:	4804      	ldr	r0, [pc, #16]	; (8002910 <lecturaTeclas+0x50>)
 8002900:	f003 fdc8 	bl	8006494 <HAL_GPIO_ReadPin>
 8002904:	4603      	mov	r3, r0
 8002906:	461a      	mov	r2, r3
 8002908:	4b02      	ldr	r3, [pc, #8]	; (8002914 <lecturaTeclas+0x54>)
 800290a:	70da      	strb	r2, [r3, #3]
} //end lecturaTeclas ()
 800290c:	bf00      	nop
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40010c00 	.word	0x40010c00
 8002914:	20000104 	.word	0x20000104

08002918 <update_teclas>:

void update_teclas (void){
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
	last_boton [IN_UP] = read_boton[IN_UP];
 800291c:	4b09      	ldr	r3, [pc, #36]	; (8002944 <update_teclas+0x2c>)
 800291e:	781a      	ldrb	r2, [r3, #0]
 8002920:	4b09      	ldr	r3, [pc, #36]	; (8002948 <update_teclas+0x30>)
 8002922:	701a      	strb	r2, [r3, #0]
	last_boton [IN_DOWN] = read_boton[IN_DOWN];
 8002924:	4b07      	ldr	r3, [pc, #28]	; (8002944 <update_teclas+0x2c>)
 8002926:	785a      	ldrb	r2, [r3, #1]
 8002928:	4b07      	ldr	r3, [pc, #28]	; (8002948 <update_teclas+0x30>)
 800292a:	705a      	strb	r2, [r3, #1]
	last_boton [IN_LEFT] = read_boton[IN_LEFT];
 800292c:	4b05      	ldr	r3, [pc, #20]	; (8002944 <update_teclas+0x2c>)
 800292e:	789a      	ldrb	r2, [r3, #2]
 8002930:	4b05      	ldr	r3, [pc, #20]	; (8002948 <update_teclas+0x30>)
 8002932:	709a      	strb	r2, [r3, #2]
	last_boton [IN_RIGHT] = read_boton[IN_RIGHT];
 8002934:	4b03      	ldr	r3, [pc, #12]	; (8002944 <update_teclas+0x2c>)
 8002936:	78da      	ldrb	r2, [r3, #3]
 8002938:	4b03      	ldr	r3, [pc, #12]	; (8002948 <update_teclas+0x30>)
 800293a:	70da      	strb	r2, [r3, #3]
} //end update_teclas ()
 800293c:	bf00      	nop
 800293e:	46bd      	mov	sp, r7
 8002940:	bc80      	pop	{r7}
 8002942:	4770      	bx	lr
 8002944:	20000104 	.word	0x20000104
 8002948:	20000108 	.word	0x20000108

0800294c <getStatBoton>:

T_INPUT getStatBoton (T_POS_INPUT b){
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	71fb      	strb	r3, [r7, #7]
	if (read_boton[b] != 0){
 8002956:	79fb      	ldrb	r3, [r7, #7]
 8002958:	4a0c      	ldr	r2, [pc, #48]	; (800298c <getStatBoton+0x40>)
 800295a:	5cd3      	ldrb	r3, [r2, r3]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d008      	beq.n	8002972 <getStatBoton+0x26>
		if (last_boton[b] != 0){
 8002960:	79fb      	ldrb	r3, [r7, #7]
 8002962:	4a0b      	ldr	r2, [pc, #44]	; (8002990 <getStatBoton+0x44>)
 8002964:	5cd3      	ldrb	r3, [r2, r3]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <getStatBoton+0x22>
			return HIGH_L;
 800296a:	2301      	movs	r3, #1
 800296c:	e009      	b.n	8002982 <getStatBoton+0x36>
		}else{
			return RISE;
 800296e:	2303      	movs	r3, #3
 8002970:	e007      	b.n	8002982 <getStatBoton+0x36>
		}
	}else{
		if (last_boton[b] != 0){
 8002972:	79fb      	ldrb	r3, [r7, #7]
 8002974:	4a06      	ldr	r2, [pc, #24]	; (8002990 <getStatBoton+0x44>)
 8002976:	5cd3      	ldrb	r3, [r2, r3]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <getStatBoton+0x34>
			return FALL;
 800297c:	2302      	movs	r3, #2
 800297e:	e000      	b.n	8002982 <getStatBoton+0x36>
		}else{
			return LOW_L;
 8002980:	2300      	movs	r3, #0
		}
	}
} //end getStatBoton ()
 8002982:	4618      	mov	r0, r3
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr
 800298c:	20000104 	.word	0x20000104
 8002990:	20000108 	.word	0x20000108

08002994 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b088      	sub	sp, #32
 8002998:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800299a:	f107 0310 	add.w	r3, r7, #16
 800299e:	2200      	movs	r2, #0
 80029a0:	601a      	str	r2, [r3, #0]
 80029a2:	605a      	str	r2, [r3, #4]
 80029a4:	609a      	str	r2, [r3, #8]
 80029a6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029a8:	4b3d      	ldr	r3, [pc, #244]	; (8002aa0 <MX_GPIO_Init+0x10c>)
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	4a3c      	ldr	r2, [pc, #240]	; (8002aa0 <MX_GPIO_Init+0x10c>)
 80029ae:	f043 0310 	orr.w	r3, r3, #16
 80029b2:	6193      	str	r3, [r2, #24]
 80029b4:	4b3a      	ldr	r3, [pc, #232]	; (8002aa0 <MX_GPIO_Init+0x10c>)
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	f003 0310 	and.w	r3, r3, #16
 80029bc:	60fb      	str	r3, [r7, #12]
 80029be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029c0:	4b37      	ldr	r3, [pc, #220]	; (8002aa0 <MX_GPIO_Init+0x10c>)
 80029c2:	699b      	ldr	r3, [r3, #24]
 80029c4:	4a36      	ldr	r2, [pc, #216]	; (8002aa0 <MX_GPIO_Init+0x10c>)
 80029c6:	f043 0320 	orr.w	r3, r3, #32
 80029ca:	6193      	str	r3, [r2, #24]
 80029cc:	4b34      	ldr	r3, [pc, #208]	; (8002aa0 <MX_GPIO_Init+0x10c>)
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	f003 0320 	and.w	r3, r3, #32
 80029d4:	60bb      	str	r3, [r7, #8]
 80029d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d8:	4b31      	ldr	r3, [pc, #196]	; (8002aa0 <MX_GPIO_Init+0x10c>)
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	4a30      	ldr	r2, [pc, #192]	; (8002aa0 <MX_GPIO_Init+0x10c>)
 80029de:	f043 0304 	orr.w	r3, r3, #4
 80029e2:	6193      	str	r3, [r2, #24]
 80029e4:	4b2e      	ldr	r3, [pc, #184]	; (8002aa0 <MX_GPIO_Init+0x10c>)
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	f003 0304 	and.w	r3, r3, #4
 80029ec:	607b      	str	r3, [r7, #4]
 80029ee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029f0:	4b2b      	ldr	r3, [pc, #172]	; (8002aa0 <MX_GPIO_Init+0x10c>)
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	4a2a      	ldr	r2, [pc, #168]	; (8002aa0 <MX_GPIO_Init+0x10c>)
 80029f6:	f043 0308 	orr.w	r3, r3, #8
 80029fa:	6193      	str	r3, [r2, #24]
 80029fc:	4b28      	ldr	r3, [pc, #160]	; (8002aa0 <MX_GPIO_Init+0x10c>)
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	f003 0308 	and.w	r3, r3, #8
 8002a04:	603b      	str	r3, [r7, #0]
 8002a06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a0e:	4825      	ldr	r0, [pc, #148]	; (8002aa4 <MX_GPIO_Init+0x110>)
 8002a10:	f003 fd57 	bl	80064c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_LED1_Pin|OUT_LED2_Pin, GPIO_PIN_RESET);
 8002a14:	2200      	movs	r2, #0
 8002a16:	2103      	movs	r1, #3
 8002a18:	4823      	ldr	r0, [pc, #140]	; (8002aa8 <MX_GPIO_Init+0x114>)
 8002a1a:	f003 fd52 	bl	80064c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_STORE_GPIO_Port, OUT_STORE_Pin, GPIO_PIN_RESET);
 8002a1e:	2200      	movs	r2, #0
 8002a20:	2101      	movs	r1, #1
 8002a22:	4822      	ldr	r0, [pc, #136]	; (8002aac <MX_GPIO_Init+0x118>)
 8002a24:	f003 fd4d 	bl	80064c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002a28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a32:	2300      	movs	r3, #0
 8002a34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a36:	2302      	movs	r3, #2
 8002a38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a3a:	f107 0310 	add.w	r3, r7, #16
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4818      	ldr	r0, [pc, #96]	; (8002aa4 <MX_GPIO_Init+0x110>)
 8002a42:	f003 fbcd 	bl	80061e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin;
 8002a46:	2303      	movs	r3, #3
 8002a48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a52:	2302      	movs	r3, #2
 8002a54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a56:	f107 0310 	add.w	r3, r7, #16
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	4812      	ldr	r0, [pc, #72]	; (8002aa8 <MX_GPIO_Init+0x114>)
 8002a5e:	f003 fbbf 	bl	80061e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_STORE_Pin;
 8002a62:	2301      	movs	r3, #1
 8002a64:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a66:	2301      	movs	r3, #1
 8002a68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a6e:	2302      	movs	r3, #2
 8002a70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_STORE_GPIO_Port, &GPIO_InitStruct);
 8002a72:	f107 0310 	add.w	r3, r7, #16
 8002a76:	4619      	mov	r1, r3
 8002a78:	480c      	ldr	r0, [pc, #48]	; (8002aac <MX_GPIO_Init+0x118>)
 8002a7a:	f003 fbb1 	bl	80061e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN_UP_Pin|IN_DOWN_Pin|IN_LEFT_Pin|IN_RIGHT_Pin;
 8002a7e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002a82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a84:	2300      	movs	r3, #0
 8002a86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a8c:	f107 0310 	add.w	r3, r7, #16
 8002a90:	4619      	mov	r1, r3
 8002a92:	4806      	ldr	r0, [pc, #24]	; (8002aac <MX_GPIO_Init+0x118>)
 8002a94:	f003 fba4 	bl	80061e0 <HAL_GPIO_Init>

}
 8002a98:	bf00      	nop
 8002a9a:	3720      	adds	r7, #32
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	40011000 	.word	0x40011000
 8002aa8:	40010800 	.word	0x40010800
 8002aac:	40010c00 	.word	0x40010c00

08002ab0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8002ab4:	4b12      	ldr	r3, [pc, #72]	; (8002b00 <MX_I2C1_Init+0x50>)
 8002ab6:	4a13      	ldr	r2, [pc, #76]	; (8002b04 <MX_I2C1_Init+0x54>)
 8002ab8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002aba:	4b11      	ldr	r3, [pc, #68]	; (8002b00 <MX_I2C1_Init+0x50>)
 8002abc:	4a12      	ldr	r2, [pc, #72]	; (8002b08 <MX_I2C1_Init+0x58>)
 8002abe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002ac0:	4b0f      	ldr	r3, [pc, #60]	; (8002b00 <MX_I2C1_Init+0x50>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002ac6:	4b0e      	ldr	r3, [pc, #56]	; (8002b00 <MX_I2C1_Init+0x50>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002acc:	4b0c      	ldr	r3, [pc, #48]	; (8002b00 <MX_I2C1_Init+0x50>)
 8002ace:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002ad2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ad4:	4b0a      	ldr	r3, [pc, #40]	; (8002b00 <MX_I2C1_Init+0x50>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002ada:	4b09      	ldr	r3, [pc, #36]	; (8002b00 <MX_I2C1_Init+0x50>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ae0:	4b07      	ldr	r3, [pc, #28]	; (8002b00 <MX_I2C1_Init+0x50>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ae6:	4b06      	ldr	r3, [pc, #24]	; (8002b00 <MX_I2C1_Init+0x50>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002aec:	4804      	ldr	r0, [pc, #16]	; (8002b00 <MX_I2C1_Init+0x50>)
 8002aee:	f003 fd01 	bl	80064f4 <HAL_I2C_Init>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002af8:	f002 fb24 	bl	8005144 <Error_Handler>
  }

}
 8002afc:	bf00      	nop
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	2000033c 	.word	0x2000033c
 8002b04:	40005400 	.word	0x40005400
 8002b08:	000186a0 	.word	0x000186a0

08002b0c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b088      	sub	sp, #32
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b14:	f107 0310 	add.w	r3, r7, #16
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	605a      	str	r2, [r3, #4]
 8002b1e:	609a      	str	r2, [r3, #8]
 8002b20:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a15      	ldr	r2, [pc, #84]	; (8002b7c <HAL_I2C_MspInit+0x70>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d123      	bne.n	8002b74 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b2c:	4b14      	ldr	r3, [pc, #80]	; (8002b80 <HAL_I2C_MspInit+0x74>)
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	4a13      	ldr	r2, [pc, #76]	; (8002b80 <HAL_I2C_MspInit+0x74>)
 8002b32:	f043 0308 	orr.w	r3, r3, #8
 8002b36:	6193      	str	r3, [r2, #24]
 8002b38:	4b11      	ldr	r3, [pc, #68]	; (8002b80 <HAL_I2C_MspInit+0x74>)
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	f003 0308 	and.w	r3, r3, #8
 8002b40:	60fb      	str	r3, [r7, #12]
 8002b42:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b44:	23c0      	movs	r3, #192	; 0xc0
 8002b46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b48:	2312      	movs	r3, #18
 8002b4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b50:	f107 0310 	add.w	r3, r7, #16
 8002b54:	4619      	mov	r1, r3
 8002b56:	480b      	ldr	r0, [pc, #44]	; (8002b84 <HAL_I2C_MspInit+0x78>)
 8002b58:	f003 fb42 	bl	80061e0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b5c:	4b08      	ldr	r3, [pc, #32]	; (8002b80 <HAL_I2C_MspInit+0x74>)
 8002b5e:	69db      	ldr	r3, [r3, #28]
 8002b60:	4a07      	ldr	r2, [pc, #28]	; (8002b80 <HAL_I2C_MspInit+0x74>)
 8002b62:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b66:	61d3      	str	r3, [r2, #28]
 8002b68:	4b05      	ldr	r3, [pc, #20]	; (8002b80 <HAL_I2C_MspInit+0x74>)
 8002b6a:	69db      	ldr	r3, [r3, #28]
 8002b6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b70:	60bb      	str	r3, [r7, #8]
 8002b72:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002b74:	bf00      	nop
 8002b76:	3720      	adds	r7, #32
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	40005400 	.word	0x40005400
 8002b80:	40021000 	.word	0x40021000
 8002b84:	40010c00 	.word	0x40010c00

08002b88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b88:	b598      	push	{r3, r4, r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b8c:	f002 fd94 	bl	80056b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b90:	f000 fc90 	bl	80034b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b94:	f7ff fefe 	bl	8002994 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002b98:	f7ff ff8a 	bl	8002ab0 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002b9c:	f002 fad8 	bl	8005150 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002ba0:	f002 fce6 	bl	8005570 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002ba4:	f7fd fb1c 	bl	80001e0 <MX_ADC1_Init>
  MX_TIM2_Init();
 8002ba8:	f002 fc08 	bl	80053bc <MX_TIM2_Init>
  MX_TIM3_Init();
 8002bac:	f002 fc52 	bl	8005454 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  spi_74HC595_init(&hspi1, OUT_STORE_GPIO_Port, OUT_STORE_Pin);
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	4999      	ldr	r1, [pc, #612]	; (8002e18 <main+0x290>)
 8002bb4:	4899      	ldr	r0, [pc, #612]	; (8002e1c <main+0x294>)
 8002bb6:	f7fd fac9 	bl	800014c <spi_74HC595_init>

  loading = 1;
 8002bba:	4b99      	ldr	r3, [pc, #612]	; (8002e20 <main+0x298>)
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	701a      	strb	r2, [r3, #0]
  randomTimer = 0;
 8002bc0:	4a98      	ldr	r2, [pc, #608]	; (8002e24 <main+0x29c>)
 8002bc2:	f04f 0300 	mov.w	r3, #0
 8002bc6:	f04f 0400 	mov.w	r4, #0
 8002bca:	e9c2 3400 	strd	r3, r4, [r2]
//  currentEffect = RAIN;

  HAL_ADC_Start(&hadc1);
 8002bce:	4896      	ldr	r0, [pc, #600]	; (8002e28 <main+0x2a0>)
 8002bd0:	f002 fece 	bl	8005970 <HAL_ADC_Start>
  HAL_Delay(100);
 8002bd4:	2064      	movs	r0, #100	; 0x64
 8002bd6:	f002 fdd1 	bl	800577c <HAL_Delay>
  randomSeed = (uint16_t) HAL_ADC_GetValue(&hadc1);
 8002bda:	4893      	ldr	r0, [pc, #588]	; (8002e28 <main+0x2a0>)
 8002bdc:	f002 ffa2 	bl	8005b24 <HAL_ADC_GetValue>
 8002be0:	4603      	mov	r3, r0
 8002be2:	b29a      	uxth	r2, r3
 8002be4:	4b91      	ldr	r3, [pc, #580]	; (8002e2c <main+0x2a4>)
 8002be6:	801a      	strh	r2, [r3, #0]
  srand(randomSeed);
 8002be8:	4b90      	ldr	r3, [pc, #576]	; (8002e2c <main+0x2a4>)
 8002bea:	881b      	ldrh	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f005 fdd1 	bl	8008794 <srand>
  HAL_ADC_Stop(&hadc1);
 8002bf2:	488d      	ldr	r0, [pc, #564]	; (8002e28 <main+0x2a0>)
 8002bf4:	f002 ff6a 	bl	8005acc <HAL_ADC_Stop>
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	488c      	ldr	r0, [pc, #560]	; (8002e30 <main+0x2a8>)
 8002bfe:	f003 fc60 	bl	80064c2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 8002c02:	2201      	movs	r2, #1
 8002c04:	2102      	movs	r1, #2
 8002c06:	488a      	ldr	r0, [pc, #552]	; (8002e30 <main+0x2a8>)
 8002c08:	f003 fc5b 	bl	80064c2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c12:	4888      	ldr	r0, [pc, #544]	; (8002e34 <main+0x2ac>)
 8002c14:	f003 fc55 	bl	80064c2 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim2); // frecuencia de refresco
 8002c18:	4887      	ldr	r0, [pc, #540]	; (8002e38 <main+0x2b0>)
 8002c1a:	f004 fd2b 	bl	8007674 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3); // sincronizmo (10 * ms)
 8002c1e:	4887      	ldr	r0, [pc, #540]	; (8002e3c <main+0x2b4>)
 8002c20:	f004 fd28 	bl	8007674 <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 8002c24:	2201      	movs	r2, #1
 8002c26:	4986      	ldr	r1, [pc, #536]	; (8002e40 <main+0x2b8>)
 8002c28:	4886      	ldr	r0, [pc, #536]	; (8002e44 <main+0x2bc>)
 8002c2a:	f005 f90e 	bl	8007e4a <HAL_UART_Receive_IT>

  currentEffect = rand() % TOTAL_EFFECTS;
 8002c2e:	f005 fdd5 	bl	80087dc <rand>
 8002c32:	4601      	mov	r1, r0
 8002c34:	4b84      	ldr	r3, [pc, #528]	; (8002e48 <main+0x2c0>)
 8002c36:	fb83 2301 	smull	r2, r3, r3, r1
 8002c3a:	105a      	asrs	r2, r3, #1
 8002c3c:	17cb      	asrs	r3, r1, #31
 8002c3e:	1ad2      	subs	r2, r2, r3
 8002c40:	4613      	mov	r3, r2
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	4413      	add	r3, r2
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	1aca      	subs	r2, r1, r3
 8002c4a:	b2d2      	uxtb	r2, r2
 8002c4c:	4b7f      	ldr	r3, [pc, #508]	; (8002e4c <main+0x2c4>)
 8002c4e:	701a      	strb	r2, [r3, #0]
  switch (currentEffect) {
 8002c50:	4b7e      	ldr	r3, [pc, #504]	; (8002e4c <main+0x2c4>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	3b08      	subs	r3, #8
 8002c56:	2b03      	cmp	r3, #3
 8002c58:	d81a      	bhi.n	8002c90 <main+0x108>
 8002c5a:	a201      	add	r2, pc, #4	; (adr r2, 8002c60 <main+0xd8>)
 8002c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c60:	08002c71 	.word	0x08002c71
 8002c64:	08002c79 	.word	0x08002c79
 8002c68:	08002c81 	.word	0x08002c81
 8002c6c:	08002c89 	.word	0x08002c89
	  case BLOCKOUT:
		  currentEffect = FIREWORKS;
 8002c70:	4b76      	ldr	r3, [pc, #472]	; (8002e4c <main+0x2c4>)
 8002c72:	2206      	movs	r2, #6
 8002c74:	701a      	strb	r2, [r3, #0]
	  break;
 8002c76:	e00c      	b.n	8002c92 <main+0x10a>
	  case DEMO:
		  currentEffect = CUBE_JUMP;
 8002c78:	4b74      	ldr	r3, [pc, #464]	; (8002e4c <main+0x2c4>)
 8002c7a:	2205      	movs	r2, #5
 8002c7c:	701a      	strb	r2, [r3, #0]
	  break;
 8002c7e:	e008      	b.n	8002c92 <main+0x10a>
	  case TEXT:
		  currentEffect = PLANE_BOING;
 8002c80:	4b72      	ldr	r3, [pc, #456]	; (8002e4c <main+0x2c4>)
 8002c82:	2202      	movs	r2, #2
 8002c84:	701a      	strb	r2, [r3, #0]
	  break;
 8002c86:	e004      	b.n	8002c92 <main+0x10a>
	  case LIT:
		  currentEffect = RAIN;
 8002c88:	4b70      	ldr	r3, [pc, #448]	; (8002e4c <main+0x2c4>)
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	701a      	strb	r2, [r3, #0]
	  break;
 8002c8e:	e000      	b.n	8002c92 <main+0x10a>
	  default:
	  break;
 8002c90:	bf00      	nop

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  update_teclas();
 8002c92:	f7ff fe41 	bl	8002918 <update_teclas>
//	  check_menu();

	  if (flag_tim3 != 0){
 8002c96:	4b6e      	ldr	r3, [pc, #440]	; (8002e50 <main+0x2c8>)
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d03d      	beq.n	8002d1a <main+0x192>
		  if (antiRebote != 0){ //para leer cada 20 ms.
 8002c9e:	4b6d      	ldr	r3, [pc, #436]	; (8002e54 <main+0x2cc>)
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d006      	beq.n	8002cb4 <main+0x12c>
			  antiRebote--;
 8002ca6:	4b6b      	ldr	r3, [pc, #428]	; (8002e54 <main+0x2cc>)
 8002ca8:	781b      	ldrb	r3, [r3, #0]
 8002caa:	3b01      	subs	r3, #1
 8002cac:	b2da      	uxtb	r2, r3
 8002cae:	4b69      	ldr	r3, [pc, #420]	; (8002e54 <main+0x2cc>)
 8002cb0:	701a      	strb	r2, [r3, #0]
 8002cb2:	e004      	b.n	8002cbe <main+0x136>
		  }else{
			  lecturaTeclas();
 8002cb4:	f7ff fe04 	bl	80028c0 <lecturaTeclas>

			  antiRebote = 1;
 8002cb8:	4b66      	ldr	r3, [pc, #408]	; (8002e54 <main+0x2cc>)
 8002cba:	2201      	movs	r2, #1
 8002cbc:	701a      	strb	r2, [r3, #0]
		  } //end if antiRebote

		  if (flag_uart != 0){
 8002cbe:	4b66      	ldr	r3, [pc, #408]	; (8002e58 <main+0x2d0>)
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d00b      	beq.n	8002cde <main+0x156>
			  entradaJoystick = (char)rxChar;
 8002cc6:	4b5e      	ldr	r3, [pc, #376]	; (8002e40 <main+0x2b8>)
 8002cc8:	781a      	ldrb	r2, [r3, #0]
 8002cca:	4b64      	ldr	r3, [pc, #400]	; (8002e5c <main+0x2d4>)
 8002ccc:	701a      	strb	r2, [r3, #0]
			  flag_uart = 0;
 8002cce:	4b62      	ldr	r3, [pc, #392]	; (8002e58 <main+0x2d0>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	495a      	ldr	r1, [pc, #360]	; (8002e40 <main+0x2b8>)
 8002cd8:	485a      	ldr	r0, [pc, #360]	; (8002e44 <main+0x2bc>)
 8002cda:	f005 f8b6 	bl	8007e4a <HAL_UART_Receive_IT>
		  } //end if flag_uart

		  if (periodo_blockOut != 0){
 8002cde:	4b60      	ldr	r3, [pc, #384]	; (8002e60 <main+0x2d8>)
 8002ce0:	881b      	ldrh	r3, [r3, #0]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d006      	beq.n	8002cf4 <main+0x16c>
			  periodo_blockOut--;
 8002ce6:	4b5e      	ldr	r3, [pc, #376]	; (8002e60 <main+0x2d8>)
 8002ce8:	881b      	ldrh	r3, [r3, #0]
 8002cea:	3b01      	subs	r3, #1
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	4b5c      	ldr	r3, [pc, #368]	; (8002e60 <main+0x2d8>)
 8002cf0:	801a      	strh	r2, [r3, #0]
 8002cf2:	e005      	b.n	8002d00 <main+0x178>
		  }else{
			  periodo_blockOut = 150;
 8002cf4:	4b5a      	ldr	r3, [pc, #360]	; (8002e60 <main+0x2d8>)
 8002cf6:	2296      	movs	r2, #150	; 0x96
 8002cf8:	801a      	strh	r2, [r3, #0]
			  flag_timeoutCaer = 1;
 8002cfa:	4b5a      	ldr	r3, [pc, #360]	; (8002e64 <main+0x2dc>)
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	701a      	strb	r2, [r3, #0]
		  } //end if periodo_blockout

		  if (periodo_demo != 0){
 8002d00:	4b59      	ldr	r3, [pc, #356]	; (8002e68 <main+0x2e0>)
 8002d02:	881b      	ldrh	r3, [r3, #0]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d005      	beq.n	8002d14 <main+0x18c>
			  periodo_demo--;
 8002d08:	4b57      	ldr	r3, [pc, #348]	; (8002e68 <main+0x2e0>)
 8002d0a:	881b      	ldrh	r3, [r3, #0]
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	4b55      	ldr	r3, [pc, #340]	; (8002e68 <main+0x2e0>)
 8002d12:	801a      	strh	r2, [r3, #0]
		  } //end if periodo_demo


		  flag_tim3 = 0;
 8002d14:	4b4e      	ldr	r3, [pc, #312]	; (8002e50 <main+0x2c8>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	701a      	strb	r2, [r3, #0]
	  } //end if flag_tim3

	  randomTimer++;
 8002d1a:	4b42      	ldr	r3, [pc, #264]	; (8002e24 <main+0x29c>)
 8002d1c:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002d20:	1c4b      	adds	r3, r1, #1
 8002d22:	f142 0400 	adc.w	r4, r2, #0
 8002d26:	4a3f      	ldr	r2, [pc, #252]	; (8002e24 <main+0x29c>)
 8002d28:	e9c2 3400 	strd	r3, r4, [r2]

	  if (flag_demo != 0){
 8002d2c:	4b4f      	ldr	r3, [pc, #316]	; (8002e6c <main+0x2e4>)
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d06f      	beq.n	8002e14 <main+0x28c>
		  if (!periodo_demo){
 8002d34:	4b4c      	ldr	r3, [pc, #304]	; (8002e68 <main+0x2e0>)
 8002d36:	881b      	ldrh	r3, [r3, #0]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d16b      	bne.n	8002e14 <main+0x28c>

			  clearCube();
 8002d3c:	f002 f9b0 	bl	80050a0 <clearCube>
			  loading = 1;
 8002d40:	4b37      	ldr	r3, [pc, #220]	; (8002e20 <main+0x298>)
 8002d42:	2201      	movs	r2, #1
 8002d44:	701a      	strb	r2, [r3, #0]
			  timer = 0;
 8002d46:	4b4a      	ldr	r3, [pc, #296]	; (8002e70 <main+0x2e8>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	801a      	strh	r2, [r3, #0]
			  currentEffect++;
 8002d4c:	4b3f      	ldr	r3, [pc, #252]	; (8002e4c <main+0x2c4>)
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	3301      	adds	r3, #1
 8002d52:	b2da      	uxtb	r2, r3
 8002d54:	4b3d      	ldr	r3, [pc, #244]	; (8002e4c <main+0x2c4>)
 8002d56:	701a      	strb	r2, [r3, #0]
			  if (currentEffect >= TOTAL_EFFECTS) {
 8002d58:	4b3c      	ldr	r3, [pc, #240]	; (8002e4c <main+0x2c4>)
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	2b0b      	cmp	r3, #11
 8002d5e:	d902      	bls.n	8002d66 <main+0x1de>
				  currentEffect = RAIN;
 8002d60:	4b3a      	ldr	r3, [pc, #232]	; (8002e4c <main+0x2c4>)
 8002d62:	2201      	movs	r2, #1
 8002d64:	701a      	strb	r2, [r3, #0]
			  }

			  switch (currentEffect) {
 8002d66:	4b39      	ldr	r3, [pc, #228]	; (8002e4c <main+0x2c4>)
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	2b0a      	cmp	r3, #10
 8002d6e:	f200 8081 	bhi.w	8002e74 <main+0x2ec>
 8002d72:	a201      	add	r2, pc, #4	; (adr r2, 8002d78 <main+0x1f0>)
 8002d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d78:	08002da5 	.word	0x08002da5
 8002d7c:	08002daf 	.word	0x08002daf
 8002d80:	08002db9 	.word	0x08002db9
 8002d84:	08002dc3 	.word	0x08002dc3
 8002d88:	08002dcd 	.word	0x08002dcd
 8002d8c:	08002dd7 	.word	0x08002dd7
 8002d90:	08002de1 	.word	0x08002de1
 8002d94:	08002deb 	.word	0x08002deb
 8002d98:	08002deb 	.word	0x08002deb
 8002d9c:	08002dfb 	.word	0x08002dfb
 8002da0:	08002e05 	.word	0x08002e05
				  case RAIN:
					  periodo_demo = PERIODO_DEMO;
 8002da4:	4b30      	ldr	r3, [pc, #192]	; (8002e68 <main+0x2e0>)
 8002da6:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002daa:	801a      	strh	r2, [r3, #0]
				  break;
 8002dac:	e063      	b.n	8002e76 <main+0x2ee>
				  case PLANE_BOING:
					  periodo_demo = PERIODO_DEMO;
 8002dae:	4b2e      	ldr	r3, [pc, #184]	; (8002e68 <main+0x2e0>)
 8002db0:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002db4:	801a      	strh	r2, [r3, #0]
				  break;
 8002db6:	e05e      	b.n	8002e76 <main+0x2ee>
				  case SEND_VOXELS:
					  periodo_demo = PERIODO_DEMO;
 8002db8:	4b2b      	ldr	r3, [pc, #172]	; (8002e68 <main+0x2e0>)
 8002dba:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002dbe:	801a      	strh	r2, [r3, #0]
				  break;
 8002dc0:	e059      	b.n	8002e76 <main+0x2ee>
				  case WOOP_WOOP:
					  periodo_demo = PERIODO_DEMO;
 8002dc2:	4b29      	ldr	r3, [pc, #164]	; (8002e68 <main+0x2e0>)
 8002dc4:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002dc8:	801a      	strh	r2, [r3, #0]
				  break;
 8002dca:	e054      	b.n	8002e76 <main+0x2ee>
				  case CUBE_JUMP:
					  periodo_demo = PERIODO_DEMO;
 8002dcc:	4b26      	ldr	r3, [pc, #152]	; (8002e68 <main+0x2e0>)
 8002dce:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002dd2:	801a      	strh	r2, [r3, #0]
				  break;
 8002dd4:	e04f      	b.n	8002e76 <main+0x2ee>
				  case FIREWORKS:
					  periodo_demo = PERIODO_DEMO;
 8002dd6:	4b24      	ldr	r3, [pc, #144]	; (8002e68 <main+0x2e0>)
 8002dd8:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002ddc:	801a      	strh	r2, [r3, #0]
				  break;
 8002dde:	e04a      	b.n	8002e76 <main+0x2ee>
				  case GLOW:
					  periodo_demo = PERIODO_DEMO;
 8002de0:	4b21      	ldr	r3, [pc, #132]	; (8002e68 <main+0x2e0>)
 8002de2:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002de6:	801a      	strh	r2, [r3, #0]
				  break;
 8002de8:	e045      	b.n	8002e76 <main+0x2ee>
				  case BLOCKOUT:
				  case DEMO:
					  currentEffect = TEXT;
 8002dea:	4b18      	ldr	r3, [pc, #96]	; (8002e4c <main+0x2c4>)
 8002dec:	220a      	movs	r2, #10
 8002dee:	701a      	strb	r2, [r3, #0]
					  periodo_demo = PERIODO_DEMO_TEXT;
 8002df0:	4b1d      	ldr	r3, [pc, #116]	; (8002e68 <main+0x2e0>)
 8002df2:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8002df6:	801a      	strh	r2, [r3, #0]
				  break;
 8002df8:	e03d      	b.n	8002e76 <main+0x2ee>
				  case TEXT:
					  periodo_demo = PERIODO_DEMO_TEXT;
 8002dfa:	4b1b      	ldr	r3, [pc, #108]	; (8002e68 <main+0x2e0>)
 8002dfc:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8002e00:	801a      	strh	r2, [r3, #0]
				  break;
 8002e02:	e038      	b.n	8002e76 <main+0x2ee>
				  case LIT:
					  currentEffect = RAIN;
 8002e04:	4b11      	ldr	r3, [pc, #68]	; (8002e4c <main+0x2c4>)
 8002e06:	2201      	movs	r2, #1
 8002e08:	701a      	strb	r2, [r3, #0]
					  periodo_demo = PERIODO_DEMO;
 8002e0a:	4b17      	ldr	r3, [pc, #92]	; (8002e68 <main+0x2e0>)
 8002e0c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002e10:	801a      	strh	r2, [r3, #0]
				  break;
 8002e12:	e030      	b.n	8002e76 <main+0x2ee>
				  default:
				  break;
			  } //end switch currentEffect
		  } //end if !periodo_demo
 8002e14:	bf00      	nop
 8002e16:	e02e      	b.n	8002e76 <main+0x2ee>
 8002e18:	40010c00 	.word	0x40010c00
 8002e1c:	20000540 	.word	0x20000540
 8002e20:	2000053d 	.word	0x2000053d
 8002e24:	20000530 	.word	0x20000530
 8002e28:	200002f0 	.word	0x200002f0
 8002e2c:	200004e0 	.word	0x200004e0
 8002e30:	40010800 	.word	0x40010800
 8002e34:	40011000 	.word	0x40011000
 8002e38:	200005e0 	.word	0x200005e0
 8002e3c:	20000598 	.word	0x20000598
 8002e40:	20000538 	.word	0x20000538
 8002e44:	20000628 	.word	0x20000628
 8002e48:	2aaaaaab 	.word	0x2aaaaaab
 8002e4c:	200001c8 	.word	0x200001c8
 8002e50:	2000053c 	.word	0x2000053c
 8002e54:	200001c9 	.word	0x200001c9
 8002e58:	200002c2 	.word	0x200002c2
 8002e5c:	20000336 	.word	0x20000336
 8002e60:	200001ca 	.word	0x200001ca
 8002e64:	2000025e 	.word	0x2000025e
 8002e68:	200004e2 	.word	0x200004e2
 8002e6c:	200002d5 	.word	0x200002d5
 8002e70:	200004de 	.word	0x200004de
				  break;
 8002e74:	bf00      	nop
	  } //end if flag_demo

	  if (currentEffect != BLOCKOUT){
 8002e76:	4ba6      	ldr	r3, [pc, #664]	; (8003110 <main+0x588>)
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	2b08      	cmp	r3, #8
 8002e7c:	d00e      	beq.n	8002e9c <main+0x314>
		  if (entradaJoystick == '4'){
 8002e7e:	4ba5      	ldr	r3, [pc, #660]	; (8003114 <main+0x58c>)
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	2b34      	cmp	r3, #52	; 0x34
 8002e84:	d10a      	bne.n	8002e9c <main+0x314>
			  clearCube();
 8002e86:	f002 f90b 	bl	80050a0 <clearCube>
			  currentEffect = BLOCKOUT;
 8002e8a:	4ba1      	ldr	r3, [pc, #644]	; (8003110 <main+0x588>)
 8002e8c:	2208      	movs	r2, #8
 8002e8e:	701a      	strb	r2, [r3, #0]
			  entradaJoystick = 0;
 8002e90:	4ba0      	ldr	r3, [pc, #640]	; (8003114 <main+0x58c>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	701a      	strb	r2, [r3, #0]
			  flag_demo = 0;
 8002e96:	4ba0      	ldr	r3, [pc, #640]	; (8003118 <main+0x590>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  if (getStatBoton(IN_UP) == FALL){ //DOWN
 8002e9c:	2000      	movs	r0, #0
 8002e9e:	f7ff fd55 	bl	800294c <getStatBoton>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d155      	bne.n	8002f54 <main+0x3cc>
		  clearCube();
 8002ea8:	f002 f8fa 	bl	80050a0 <clearCube>
		  loading = 1;
 8002eac:	4b9b      	ldr	r3, [pc, #620]	; (800311c <main+0x594>)
 8002eae:	2201      	movs	r2, #1
 8002eb0:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 8002eb2:	4b9b      	ldr	r3, [pc, #620]	; (8003120 <main+0x598>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	801a      	strh	r2, [r3, #0]
		  currentEffect--;
 8002eb8:	4b95      	ldr	r3, [pc, #596]	; (8003110 <main+0x588>)
 8002eba:	781b      	ldrb	r3, [r3, #0]
 8002ebc:	3b01      	subs	r3, #1
 8002ebe:	b2da      	uxtb	r2, r3
 8002ec0:	4b93      	ldr	r3, [pc, #588]	; (8003110 <main+0x588>)
 8002ec2:	701a      	strb	r2, [r3, #0]
		  if (currentEffect == NULL_EFECT) {
 8002ec4:	4b92      	ldr	r3, [pc, #584]	; (8003110 <main+0x588>)
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d102      	bne.n	8002ed2 <main+0x34a>
			  currentEffect = TOTAL_EFFECTS - 1;
 8002ecc:	4b90      	ldr	r3, [pc, #576]	; (8003110 <main+0x588>)
 8002ece:	220b      	movs	r2, #11
 8002ed0:	701a      	strb	r2, [r3, #0]
		  }

		  srand(randomTimer);
 8002ed2:	4b94      	ldr	r3, [pc, #592]	; (8003124 <main+0x59c>)
 8002ed4:	cb18      	ldmia	r3, {r3, r4}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f005 fc5c 	bl	8008794 <srand>
		  randomTimer = 0;
 8002edc:	4a91      	ldr	r2, [pc, #580]	; (8003124 <main+0x59c>)
 8002ede:	f04f 0300 	mov.w	r3, #0
 8002ee2:	f04f 0400 	mov.w	r4, #0
 8002ee6:	e9c2 3400 	strd	r3, r4, [r2]
		  if (flag_demo != 0){
 8002eea:	4b8b      	ldr	r3, [pc, #556]	; (8003118 <main+0x590>)
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00a      	beq.n	8002f08 <main+0x380>
			  clearCube();
 8002ef2:	f002 f8d5 	bl	80050a0 <clearCube>
			  currentEffect = BLOCKOUT;
 8002ef6:	4b86      	ldr	r3, [pc, #536]	; (8003110 <main+0x588>)
 8002ef8:	2208      	movs	r2, #8
 8002efa:	701a      	strb	r2, [r3, #0]
			  entradaJoystick = 0;
 8002efc:	4b85      	ldr	r3, [pc, #532]	; (8003114 <main+0x58c>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	701a      	strb	r2, [r3, #0]
			  flag_demo = 0;
 8002f02:	4b85      	ldr	r3, [pc, #532]	; (8003118 <main+0x590>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	701a      	strb	r2, [r3, #0]
//		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
//		  HAL_Delay(500);
//		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
//		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off

		  switch (currentEffect) {
 8002f08:	4b81      	ldr	r3, [pc, #516]	; (8003110 <main+0x588>)
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	2b0a      	cmp	r3, #10
 8002f10:	d822      	bhi.n	8002f58 <main+0x3d0>
 8002f12:	a201      	add	r2, pc, #4	; (adr r2, 8002f18 <main+0x390>)
 8002f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f18:	08002f59 	.word	0x08002f59
 8002f1c:	08002f59 	.word	0x08002f59
 8002f20:	08002f59 	.word	0x08002f59
 8002f24:	08002f59 	.word	0x08002f59
 8002f28:	08002f59 	.word	0x08002f59
 8002f2c:	08002f59 	.word	0x08002f59
 8002f30:	08002f59 	.word	0x08002f59
 8002f34:	08002f45 	.word	0x08002f45
 8002f38:	08002f59 	.word	0x08002f59
 8002f3c:	08002f4d 	.word	0x08002f4d
 8002f40:	08002f59 	.word	0x08002f59
			  case WOOP_WOOP: break;
			  case CUBE_JUMP: break;
			  case FIREWORKS: break;
			  case GLOW: break;
			  case BLOCKOUT:
				  estatus_juego = JUEGO_IDLE;
 8002f44:	4b78      	ldr	r3, [pc, #480]	; (8003128 <main+0x5a0>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	701a      	strb	r2, [r3, #0]
			  break;
 8002f4a:	e006      	b.n	8002f5a <main+0x3d2>
			  case DEMO: break;
			  case TEXT:
				  currentEffect = DEMO;
 8002f4c:	4b70      	ldr	r3, [pc, #448]	; (8003110 <main+0x588>)
 8002f4e:	2209      	movs	r2, #9
 8002f50:	701a      	strb	r2, [r3, #0]
			  break;
 8002f52:	e002      	b.n	8002f5a <main+0x3d2>
			  case LIT: break;
			  default: break;
		  } //end switch currentEffect

	  } //end if getStatBoton...
 8002f54:	bf00      	nop
 8002f56:	e000      	b.n	8002f5a <main+0x3d2>
			  default: break;
 8002f58:	bf00      	nop

	  if (getStatBoton(IN_DOWN) == FALL){ //UP
 8002f5a:	2001      	movs	r0, #1
 8002f5c:	f7ff fcf6 	bl	800294c <getStatBoton>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d14c      	bne.n	8003000 <main+0x478>
		  clearCube();
 8002f66:	f002 f89b 	bl	80050a0 <clearCube>
		  loading = 1;
 8002f6a:	4b6c      	ldr	r3, [pc, #432]	; (800311c <main+0x594>)
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 8002f70:	4b6b      	ldr	r3, [pc, #428]	; (8003120 <main+0x598>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	801a      	strh	r2, [r3, #0]
		  currentEffect++;
 8002f76:	4b66      	ldr	r3, [pc, #408]	; (8003110 <main+0x588>)
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	b2da      	uxtb	r2, r3
 8002f7e:	4b64      	ldr	r3, [pc, #400]	; (8003110 <main+0x588>)
 8002f80:	701a      	strb	r2, [r3, #0]
		  if (currentEffect >= TOTAL_EFFECTS) {
 8002f82:	4b63      	ldr	r3, [pc, #396]	; (8003110 <main+0x588>)
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	2b0b      	cmp	r3, #11
 8002f88:	d902      	bls.n	8002f90 <main+0x408>
			  currentEffect = RAIN;
 8002f8a:	4b61      	ldr	r3, [pc, #388]	; (8003110 <main+0x588>)
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 8002f90:	4b64      	ldr	r3, [pc, #400]	; (8003124 <main+0x59c>)
 8002f92:	cb18      	ldmia	r3, {r3, r4}
 8002f94:	4618      	mov	r0, r3
 8002f96:	f005 fbfd 	bl	8008794 <srand>
		  randomTimer = 0;
 8002f9a:	4a62      	ldr	r2, [pc, #392]	; (8003124 <main+0x59c>)
 8002f9c:	f04f 0300 	mov.w	r3, #0
 8002fa0:	f04f 0400 	mov.w	r4, #0
 8002fa4:	e9c2 3400 	strd	r3, r4, [r2]
		  if (flag_demo != 0){
 8002fa8:	4b5b      	ldr	r3, [pc, #364]	; (8003118 <main+0x590>)
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d005      	beq.n	8002fbc <main+0x434>
			  currentEffect = LIT;
 8002fb0:	4b57      	ldr	r3, [pc, #348]	; (8003110 <main+0x588>)
 8002fb2:	220b      	movs	r2, #11
 8002fb4:	701a      	strb	r2, [r3, #0]
			  flag_demo = 0;
 8002fb6:	4b58      	ldr	r3, [pc, #352]	; (8003118 <main+0x590>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	701a      	strb	r2, [r3, #0]
//		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
//		  HAL_Delay(500);
//		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
//		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off

		  switch (currentEffect) {
 8002fbc:	4b54      	ldr	r3, [pc, #336]	; (8003110 <main+0x588>)
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	3b01      	subs	r3, #1
 8002fc2:	2b0a      	cmp	r3, #10
 8002fc4:	d81e      	bhi.n	8003004 <main+0x47c>
 8002fc6:	a201      	add	r2, pc, #4	; (adr r2, 8002fcc <main+0x444>)
 8002fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fcc:	08003005 	.word	0x08003005
 8002fd0:	08003005 	.word	0x08003005
 8002fd4:	08003005 	.word	0x08003005
 8002fd8:	08003005 	.word	0x08003005
 8002fdc:	08003005 	.word	0x08003005
 8002fe0:	08003005 	.word	0x08003005
 8002fe4:	08003005 	.word	0x08003005
 8002fe8:	08002ff9 	.word	0x08002ff9
 8002fec:	08003005 	.word	0x08003005
 8002ff0:	08003005 	.word	0x08003005
 8002ff4:	08003005 	.word	0x08003005
			  case WOOP_WOOP: break;
			  case CUBE_JUMP: break;
			  case FIREWORKS: break;
			  case GLOW: break;
			  case BLOCKOUT:
				  estatus_juego = JUEGO_IDLE;
 8002ff8:	4b4b      	ldr	r3, [pc, #300]	; (8003128 <main+0x5a0>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	701a      	strb	r2, [r3, #0]
			  break;
 8002ffe:	e002      	b.n	8003006 <main+0x47e>
			  case TEXT: break;
			  case LIT: break;
			  default: break;
		  } //end switch currentEffect

	  } //end if getStatBoton...
 8003000:	bf00      	nop
 8003002:	e000      	b.n	8003006 <main+0x47e>
			  default: break;
 8003004:	bf00      	nop

	  if (getStatBoton(IN_LEFT) == FALL){ //UP
 8003006:	2002      	movs	r0, #2
 8003008:	f7ff fca0 	bl	800294c <getStatBoton>
 800300c:	4603      	mov	r3, r0
 800300e:	2b02      	cmp	r3, #2
 8003010:	f040 80f6 	bne.w	8003200 <main+0x678>
		  switch (currentEffect) {
 8003014:	4b3e      	ldr	r3, [pc, #248]	; (8003110 <main+0x588>)
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	3b01      	subs	r3, #1
 800301a:	2b09      	cmp	r3, #9
 800301c:	f200 80f2 	bhi.w	8003204 <main+0x67c>
 8003020:	a201      	add	r2, pc, #4	; (adr r2, 8003028 <main+0x4a0>)
 8003022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003026:	bf00      	nop
 8003028:	08003051 	.word	0x08003051
 800302c:	08003081 	.word	0x08003081
 8003030:	080030b1 	.word	0x080030b1
 8003034:	080030e1 	.word	0x080030e1
 8003038:	08003141 	.word	0x08003141
 800303c:	08003171 	.word	0x08003171
 8003040:	080031a1 	.word	0x080031a1
 8003044:	08003205 	.word	0x08003205
 8003048:	08003205 	.word	0x08003205
 800304c:	080031d1 	.word	0x080031d1
			  case RAIN:
				  if (RAIN_TIME < (0xFFFE - STEP_TIME)){
 8003050:	4b36      	ldr	r3, [pc, #216]	; (800312c <main+0x5a4>)
 8003052:	881b      	ldrh	r3, [r3, #0]
 8003054:	461a      	mov	r2, r3
 8003056:	4b36      	ldr	r3, [pc, #216]	; (8003130 <main+0x5a8>)
 8003058:	881b      	ldrh	r3, [r3, #0]
 800305a:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800305e:	33fe      	adds	r3, #254	; 0xfe
 8003060:	429a      	cmp	r2, r3
 8003062:	da08      	bge.n	8003076 <main+0x4ee>
					  RAIN_TIME += STEP_TIME;
 8003064:	4b31      	ldr	r3, [pc, #196]	; (800312c <main+0x5a4>)
 8003066:	881a      	ldrh	r2, [r3, #0]
 8003068:	4b31      	ldr	r3, [pc, #196]	; (8003130 <main+0x5a8>)
 800306a:	881b      	ldrh	r3, [r3, #0]
 800306c:	4413      	add	r3, r2
 800306e:	b29a      	uxth	r2, r3
 8003070:	4b2e      	ldr	r3, [pc, #184]	; (800312c <main+0x5a4>)
 8003072:	801a      	strh	r2, [r3, #0]
				  }else{
					  RAIN_TIME = 0xFFFF;
				  }
				  break;
 8003074:	e0c7      	b.n	8003206 <main+0x67e>
					  RAIN_TIME = 0xFFFF;
 8003076:	4b2d      	ldr	r3, [pc, #180]	; (800312c <main+0x5a4>)
 8003078:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800307c:	801a      	strh	r2, [r3, #0]
				  break;
 800307e:	e0c2      	b.n	8003206 <main+0x67e>
			  case PLANE_BOING:
				  if (PLANE_BOING_TIME < (0xFFFE - STEP_TIME)){
 8003080:	4b2c      	ldr	r3, [pc, #176]	; (8003134 <main+0x5ac>)
 8003082:	881b      	ldrh	r3, [r3, #0]
 8003084:	461a      	mov	r2, r3
 8003086:	4b2a      	ldr	r3, [pc, #168]	; (8003130 <main+0x5a8>)
 8003088:	881b      	ldrh	r3, [r3, #0]
 800308a:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800308e:	33fe      	adds	r3, #254	; 0xfe
 8003090:	429a      	cmp	r2, r3
 8003092:	da08      	bge.n	80030a6 <main+0x51e>
					  PLANE_BOING_TIME += STEP_TIME;
 8003094:	4b27      	ldr	r3, [pc, #156]	; (8003134 <main+0x5ac>)
 8003096:	881a      	ldrh	r2, [r3, #0]
 8003098:	4b25      	ldr	r3, [pc, #148]	; (8003130 <main+0x5a8>)
 800309a:	881b      	ldrh	r3, [r3, #0]
 800309c:	4413      	add	r3, r2
 800309e:	b29a      	uxth	r2, r3
 80030a0:	4b24      	ldr	r3, [pc, #144]	; (8003134 <main+0x5ac>)
 80030a2:	801a      	strh	r2, [r3, #0]
				  }else{
					  PLANE_BOING_TIME = 0xFFFF;
				  }
				  break;
 80030a4:	e0af      	b.n	8003206 <main+0x67e>
					  PLANE_BOING_TIME = 0xFFFF;
 80030a6:	4b23      	ldr	r3, [pc, #140]	; (8003134 <main+0x5ac>)
 80030a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030ac:	801a      	strh	r2, [r3, #0]
				  break;
 80030ae:	e0aa      	b.n	8003206 <main+0x67e>
			  case SEND_VOXELS:
				  if (SEND_VOXELS_TIME < (0xFFFE - STEP_TIME)){
 80030b0:	4b21      	ldr	r3, [pc, #132]	; (8003138 <main+0x5b0>)
 80030b2:	881b      	ldrh	r3, [r3, #0]
 80030b4:	461a      	mov	r2, r3
 80030b6:	4b1e      	ldr	r3, [pc, #120]	; (8003130 <main+0x5a8>)
 80030b8:	881b      	ldrh	r3, [r3, #0]
 80030ba:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80030be:	33fe      	adds	r3, #254	; 0xfe
 80030c0:	429a      	cmp	r2, r3
 80030c2:	da08      	bge.n	80030d6 <main+0x54e>
					  SEND_VOXELS_TIME += STEP_TIME;
 80030c4:	4b1c      	ldr	r3, [pc, #112]	; (8003138 <main+0x5b0>)
 80030c6:	881a      	ldrh	r2, [r3, #0]
 80030c8:	4b19      	ldr	r3, [pc, #100]	; (8003130 <main+0x5a8>)
 80030ca:	881b      	ldrh	r3, [r3, #0]
 80030cc:	4413      	add	r3, r2
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	4b19      	ldr	r3, [pc, #100]	; (8003138 <main+0x5b0>)
 80030d2:	801a      	strh	r2, [r3, #0]
				  }else{
					  SEND_VOXELS_TIME= 0xFFFF;
				  }
				  break;
 80030d4:	e097      	b.n	8003206 <main+0x67e>
					  SEND_VOXELS_TIME= 0xFFFF;
 80030d6:	4b18      	ldr	r3, [pc, #96]	; (8003138 <main+0x5b0>)
 80030d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030dc:	801a      	strh	r2, [r3, #0]
				  break;
 80030de:	e092      	b.n	8003206 <main+0x67e>
			  case WOOP_WOOP:
				  if (WOOP_WOOP_TIME < (0xFFFE - STEP_TIME)){
 80030e0:	4b16      	ldr	r3, [pc, #88]	; (800313c <main+0x5b4>)
 80030e2:	881b      	ldrh	r3, [r3, #0]
 80030e4:	461a      	mov	r2, r3
 80030e6:	4b12      	ldr	r3, [pc, #72]	; (8003130 <main+0x5a8>)
 80030e8:	881b      	ldrh	r3, [r3, #0]
 80030ea:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80030ee:	33fe      	adds	r3, #254	; 0xfe
 80030f0:	429a      	cmp	r2, r3
 80030f2:	da08      	bge.n	8003106 <main+0x57e>
					  WOOP_WOOP_TIME+= STEP_TIME;
 80030f4:	4b11      	ldr	r3, [pc, #68]	; (800313c <main+0x5b4>)
 80030f6:	881a      	ldrh	r2, [r3, #0]
 80030f8:	4b0d      	ldr	r3, [pc, #52]	; (8003130 <main+0x5a8>)
 80030fa:	881b      	ldrh	r3, [r3, #0]
 80030fc:	4413      	add	r3, r2
 80030fe:	b29a      	uxth	r2, r3
 8003100:	4b0e      	ldr	r3, [pc, #56]	; (800313c <main+0x5b4>)
 8003102:	801a      	strh	r2, [r3, #0]
				  }else{
					  WOOP_WOOP_TIME= 0xFFFF;
				  }
				  break;
 8003104:	e07f      	b.n	8003206 <main+0x67e>
					  WOOP_WOOP_TIME= 0xFFFF;
 8003106:	4b0d      	ldr	r3, [pc, #52]	; (800313c <main+0x5b4>)
 8003108:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800310c:	801a      	strh	r2, [r3, #0]
				  break;
 800310e:	e07a      	b.n	8003206 <main+0x67e>
 8003110:	200001c8 	.word	0x200001c8
 8003114:	20000336 	.word	0x20000336
 8003118:	200002d5 	.word	0x200002d5
 800311c:	2000053d 	.word	0x2000053d
 8003120:	200004de 	.word	0x200004de
 8003124:	20000530 	.word	0x20000530
 8003128:	20000262 	.word	0x20000262
 800312c:	2000010c 	.word	0x2000010c
 8003130:	2000011c 	.word	0x2000011c
 8003134:	2000010e 	.word	0x2000010e
 8003138:	20000110 	.word	0x20000110
 800313c:	20000112 	.word	0x20000112
			  case CUBE_JUMP:
				  if (RAIN_TIME < (0xFFFE - STEP_TIME)){
 8003140:	4b90      	ldr	r3, [pc, #576]	; (8003384 <main+0x7fc>)
 8003142:	881b      	ldrh	r3, [r3, #0]
 8003144:	461a      	mov	r2, r3
 8003146:	4b90      	ldr	r3, [pc, #576]	; (8003388 <main+0x800>)
 8003148:	881b      	ldrh	r3, [r3, #0]
 800314a:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800314e:	33fe      	adds	r3, #254	; 0xfe
 8003150:	429a      	cmp	r2, r3
 8003152:	da08      	bge.n	8003166 <main+0x5de>
					  CUBE_JUMP_TIME += STEP_TIME;
 8003154:	4b8d      	ldr	r3, [pc, #564]	; (800338c <main+0x804>)
 8003156:	881a      	ldrh	r2, [r3, #0]
 8003158:	4b8b      	ldr	r3, [pc, #556]	; (8003388 <main+0x800>)
 800315a:	881b      	ldrh	r3, [r3, #0]
 800315c:	4413      	add	r3, r2
 800315e:	b29a      	uxth	r2, r3
 8003160:	4b8a      	ldr	r3, [pc, #552]	; (800338c <main+0x804>)
 8003162:	801a      	strh	r2, [r3, #0]
				  }else{
					  CUBE_JUMP_TIME = 0xFFFF;
				  }
				  break;
 8003164:	e04f      	b.n	8003206 <main+0x67e>
					  CUBE_JUMP_TIME = 0xFFFF;
 8003166:	4b89      	ldr	r3, [pc, #548]	; (800338c <main+0x804>)
 8003168:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800316c:	801a      	strh	r2, [r3, #0]
				  break;
 800316e:	e04a      	b.n	8003206 <main+0x67e>
			  case FIREWORKS:
				  if (FIREWORK_TIME < (0xFFFE - STEP_TIME)){
 8003170:	4b87      	ldr	r3, [pc, #540]	; (8003390 <main+0x808>)
 8003172:	881b      	ldrh	r3, [r3, #0]
 8003174:	461a      	mov	r2, r3
 8003176:	4b84      	ldr	r3, [pc, #528]	; (8003388 <main+0x800>)
 8003178:	881b      	ldrh	r3, [r3, #0]
 800317a:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800317e:	33fe      	adds	r3, #254	; 0xfe
 8003180:	429a      	cmp	r2, r3
 8003182:	da08      	bge.n	8003196 <main+0x60e>
					  FIREWORK_TIME += STEP_TIME;
 8003184:	4b82      	ldr	r3, [pc, #520]	; (8003390 <main+0x808>)
 8003186:	881a      	ldrh	r2, [r3, #0]
 8003188:	4b7f      	ldr	r3, [pc, #508]	; (8003388 <main+0x800>)
 800318a:	881b      	ldrh	r3, [r3, #0]
 800318c:	4413      	add	r3, r2
 800318e:	b29a      	uxth	r2, r3
 8003190:	4b7f      	ldr	r3, [pc, #508]	; (8003390 <main+0x808>)
 8003192:	801a      	strh	r2, [r3, #0]
				  }else{
					  FIREWORK_TIME = 0xFFFF;
				  }
				  break;
 8003194:	e037      	b.n	8003206 <main+0x67e>
					  FIREWORK_TIME = 0xFFFF;
 8003196:	4b7e      	ldr	r3, [pc, #504]	; (8003390 <main+0x808>)
 8003198:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800319c:	801a      	strh	r2, [r3, #0]
				  break;
 800319e:	e032      	b.n	8003206 <main+0x67e>
			  case GLOW:
				  if (GLOW_TIME < (0xFFFE - STEP_TIME)){
 80031a0:	4b7c      	ldr	r3, [pc, #496]	; (8003394 <main+0x80c>)
 80031a2:	881b      	ldrh	r3, [r3, #0]
 80031a4:	461a      	mov	r2, r3
 80031a6:	4b78      	ldr	r3, [pc, #480]	; (8003388 <main+0x800>)
 80031a8:	881b      	ldrh	r3, [r3, #0]
 80031aa:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80031ae:	33fe      	adds	r3, #254	; 0xfe
 80031b0:	429a      	cmp	r2, r3
 80031b2:	da08      	bge.n	80031c6 <main+0x63e>
					  GLOW_TIME+= STEP_TIME;
 80031b4:	4b77      	ldr	r3, [pc, #476]	; (8003394 <main+0x80c>)
 80031b6:	881a      	ldrh	r2, [r3, #0]
 80031b8:	4b73      	ldr	r3, [pc, #460]	; (8003388 <main+0x800>)
 80031ba:	881b      	ldrh	r3, [r3, #0]
 80031bc:	4413      	add	r3, r2
 80031be:	b29a      	uxth	r2, r3
 80031c0:	4b74      	ldr	r3, [pc, #464]	; (8003394 <main+0x80c>)
 80031c2:	801a      	strh	r2, [r3, #0]
				  }else{
					  GLOW_TIME = 0xFFFF;
				  }
				  break;
 80031c4:	e01f      	b.n	8003206 <main+0x67e>
					  GLOW_TIME = 0xFFFF;
 80031c6:	4b73      	ldr	r3, [pc, #460]	; (8003394 <main+0x80c>)
 80031c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031cc:	801a      	strh	r2, [r3, #0]
				  break;
 80031ce:	e01a      	b.n	8003206 <main+0x67e>
			  case TEXT:
				  if (TEXT_TIME < (0xFFFE - STEP_TIME)){
 80031d0:	4b71      	ldr	r3, [pc, #452]	; (8003398 <main+0x810>)
 80031d2:	881b      	ldrh	r3, [r3, #0]
 80031d4:	461a      	mov	r2, r3
 80031d6:	4b6c      	ldr	r3, [pc, #432]	; (8003388 <main+0x800>)
 80031d8:	881b      	ldrh	r3, [r3, #0]
 80031da:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80031de:	33fe      	adds	r3, #254	; 0xfe
 80031e0:	429a      	cmp	r2, r3
 80031e2:	da08      	bge.n	80031f6 <main+0x66e>
					  TEXT_TIME+= STEP_TIME;
 80031e4:	4b6c      	ldr	r3, [pc, #432]	; (8003398 <main+0x810>)
 80031e6:	881a      	ldrh	r2, [r3, #0]
 80031e8:	4b67      	ldr	r3, [pc, #412]	; (8003388 <main+0x800>)
 80031ea:	881b      	ldrh	r3, [r3, #0]
 80031ec:	4413      	add	r3, r2
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	4b69      	ldr	r3, [pc, #420]	; (8003398 <main+0x810>)
 80031f2:	801a      	strh	r2, [r3, #0]
				  }else{
					  TEXT_TIME= 0xFFFF;
				  }
				  break;
 80031f4:	e007      	b.n	8003206 <main+0x67e>
					  TEXT_TIME= 0xFFFF;
 80031f6:	4b68      	ldr	r3, [pc, #416]	; (8003398 <main+0x810>)
 80031f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031fc:	801a      	strh	r2, [r3, #0]
				  break;
 80031fe:	e002      	b.n	8003206 <main+0x67e>
			  default:
				  break;
		  } //end switch currentEffect
	  }//end if getStatBoton...
 8003200:	bf00      	nop
 8003202:	e000      	b.n	8003206 <main+0x67e>
				  break;
 8003204:	bf00      	nop

	  if (getStatBoton(IN_RIGHT) == FALL){ //UP
 8003206:	2003      	movs	r0, #3
 8003208:	f7ff fba0 	bl	800294c <getStatBoton>
 800320c:	4603      	mov	r3, r0
 800320e:	2b02      	cmp	r3, #2
 8003210:	f040 80e2 	bne.w	80033d8 <main+0x850>
		  switch (currentEffect) {
 8003214:	4b61      	ldr	r3, [pc, #388]	; (800339c <main+0x814>)
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	3b01      	subs	r3, #1
 800321a:	2b09      	cmp	r3, #9
 800321c:	f200 80de 	bhi.w	80033dc <main+0x854>
 8003220:	a201      	add	r2, pc, #4	; (adr r2, 8003228 <main+0x6a0>)
 8003222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003226:	bf00      	nop
 8003228:	08003251 	.word	0x08003251
 800322c:	0800327d 	.word	0x0800327d
 8003230:	080032a9 	.word	0x080032a9
 8003234:	080032d5 	.word	0x080032d5
 8003238:	08003301 	.word	0x08003301
 800323c:	0800332d 	.word	0x0800332d
 8003240:	08003359 	.word	0x08003359
 8003244:	080033dd 	.word	0x080033dd
 8003248:	080033dd 	.word	0x080033dd
 800324c:	080033ad 	.word	0x080033ad
			  case RAIN:
				  if (RAIN_TIME > STEP_TIME + 0X1){
 8003250:	4b4c      	ldr	r3, [pc, #304]	; (8003384 <main+0x7fc>)
 8003252:	881b      	ldrh	r3, [r3, #0]
 8003254:	461a      	mov	r2, r3
 8003256:	4b4c      	ldr	r3, [pc, #304]	; (8003388 <main+0x800>)
 8003258:	881b      	ldrh	r3, [r3, #0]
 800325a:	3301      	adds	r3, #1
 800325c:	429a      	cmp	r2, r3
 800325e:	dd08      	ble.n	8003272 <main+0x6ea>
					  RAIN_TIME -= STEP_TIME;
 8003260:	4b48      	ldr	r3, [pc, #288]	; (8003384 <main+0x7fc>)
 8003262:	881a      	ldrh	r2, [r3, #0]
 8003264:	4b48      	ldr	r3, [pc, #288]	; (8003388 <main+0x800>)
 8003266:	881b      	ldrh	r3, [r3, #0]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	b29a      	uxth	r2, r3
 800326c:	4b45      	ldr	r3, [pc, #276]	; (8003384 <main+0x7fc>)
 800326e:	801a      	strh	r2, [r3, #0]
				  }else{
					  RAIN_TIME = STEP_TIME;
				  }
				  break;
 8003270:	e0b5      	b.n	80033de <main+0x856>
					  RAIN_TIME = STEP_TIME;
 8003272:	4b45      	ldr	r3, [pc, #276]	; (8003388 <main+0x800>)
 8003274:	881a      	ldrh	r2, [r3, #0]
 8003276:	4b43      	ldr	r3, [pc, #268]	; (8003384 <main+0x7fc>)
 8003278:	801a      	strh	r2, [r3, #0]
				  break;
 800327a:	e0b0      	b.n	80033de <main+0x856>
			  case PLANE_BOING:
				  if (PLANE_BOING_TIME > STEP_TIME + 0X1){
 800327c:	4b48      	ldr	r3, [pc, #288]	; (80033a0 <main+0x818>)
 800327e:	881b      	ldrh	r3, [r3, #0]
 8003280:	461a      	mov	r2, r3
 8003282:	4b41      	ldr	r3, [pc, #260]	; (8003388 <main+0x800>)
 8003284:	881b      	ldrh	r3, [r3, #0]
 8003286:	3301      	adds	r3, #1
 8003288:	429a      	cmp	r2, r3
 800328a:	dd08      	ble.n	800329e <main+0x716>
					  PLANE_BOING_TIME -= STEP_TIME;
 800328c:	4b44      	ldr	r3, [pc, #272]	; (80033a0 <main+0x818>)
 800328e:	881a      	ldrh	r2, [r3, #0]
 8003290:	4b3d      	ldr	r3, [pc, #244]	; (8003388 <main+0x800>)
 8003292:	881b      	ldrh	r3, [r3, #0]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	b29a      	uxth	r2, r3
 8003298:	4b41      	ldr	r3, [pc, #260]	; (80033a0 <main+0x818>)
 800329a:	801a      	strh	r2, [r3, #0]
				  }else{
					  PLANE_BOING_TIME = STEP_TIME;
				  }
				  break;
 800329c:	e09f      	b.n	80033de <main+0x856>
					  PLANE_BOING_TIME = STEP_TIME;
 800329e:	4b3a      	ldr	r3, [pc, #232]	; (8003388 <main+0x800>)
 80032a0:	881a      	ldrh	r2, [r3, #0]
 80032a2:	4b3f      	ldr	r3, [pc, #252]	; (80033a0 <main+0x818>)
 80032a4:	801a      	strh	r2, [r3, #0]
				  break;
 80032a6:	e09a      	b.n	80033de <main+0x856>
			  case SEND_VOXELS:
				  if (SEND_VOXELS_TIME > STEP_TIME + 0X1){
 80032a8:	4b3e      	ldr	r3, [pc, #248]	; (80033a4 <main+0x81c>)
 80032aa:	881b      	ldrh	r3, [r3, #0]
 80032ac:	461a      	mov	r2, r3
 80032ae:	4b36      	ldr	r3, [pc, #216]	; (8003388 <main+0x800>)
 80032b0:	881b      	ldrh	r3, [r3, #0]
 80032b2:	3301      	adds	r3, #1
 80032b4:	429a      	cmp	r2, r3
 80032b6:	dd08      	ble.n	80032ca <main+0x742>
					  SEND_VOXELS_TIME -= STEP_TIME;
 80032b8:	4b3a      	ldr	r3, [pc, #232]	; (80033a4 <main+0x81c>)
 80032ba:	881a      	ldrh	r2, [r3, #0]
 80032bc:	4b32      	ldr	r3, [pc, #200]	; (8003388 <main+0x800>)
 80032be:	881b      	ldrh	r3, [r3, #0]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	b29a      	uxth	r2, r3
 80032c4:	4b37      	ldr	r3, [pc, #220]	; (80033a4 <main+0x81c>)
 80032c6:	801a      	strh	r2, [r3, #0]
				  }else{
					  SEND_VOXELS_TIME= STEP_TIME;
				  }
				  break;
 80032c8:	e089      	b.n	80033de <main+0x856>
					  SEND_VOXELS_TIME= STEP_TIME;
 80032ca:	4b2f      	ldr	r3, [pc, #188]	; (8003388 <main+0x800>)
 80032cc:	881a      	ldrh	r2, [r3, #0]
 80032ce:	4b35      	ldr	r3, [pc, #212]	; (80033a4 <main+0x81c>)
 80032d0:	801a      	strh	r2, [r3, #0]
				  break;
 80032d2:	e084      	b.n	80033de <main+0x856>
			  case WOOP_WOOP:
				  if (WOOP_WOOP_TIME > STEP_TIME + 0X1){
 80032d4:	4b34      	ldr	r3, [pc, #208]	; (80033a8 <main+0x820>)
 80032d6:	881b      	ldrh	r3, [r3, #0]
 80032d8:	461a      	mov	r2, r3
 80032da:	4b2b      	ldr	r3, [pc, #172]	; (8003388 <main+0x800>)
 80032dc:	881b      	ldrh	r3, [r3, #0]
 80032de:	3301      	adds	r3, #1
 80032e0:	429a      	cmp	r2, r3
 80032e2:	dd08      	ble.n	80032f6 <main+0x76e>
					  WOOP_WOOP_TIME-= STEP_TIME;
 80032e4:	4b30      	ldr	r3, [pc, #192]	; (80033a8 <main+0x820>)
 80032e6:	881a      	ldrh	r2, [r3, #0]
 80032e8:	4b27      	ldr	r3, [pc, #156]	; (8003388 <main+0x800>)
 80032ea:	881b      	ldrh	r3, [r3, #0]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	4b2d      	ldr	r3, [pc, #180]	; (80033a8 <main+0x820>)
 80032f2:	801a      	strh	r2, [r3, #0]
				  }else{
					  WOOP_WOOP_TIME= STEP_TIME;
				  }
				  break;
 80032f4:	e073      	b.n	80033de <main+0x856>
					  WOOP_WOOP_TIME= STEP_TIME;
 80032f6:	4b24      	ldr	r3, [pc, #144]	; (8003388 <main+0x800>)
 80032f8:	881a      	ldrh	r2, [r3, #0]
 80032fa:	4b2b      	ldr	r3, [pc, #172]	; (80033a8 <main+0x820>)
 80032fc:	801a      	strh	r2, [r3, #0]
				  break;
 80032fe:	e06e      	b.n	80033de <main+0x856>
			  case CUBE_JUMP:
				  if (RAIN_TIME > STEP_TIME + 0X1){
 8003300:	4b20      	ldr	r3, [pc, #128]	; (8003384 <main+0x7fc>)
 8003302:	881b      	ldrh	r3, [r3, #0]
 8003304:	461a      	mov	r2, r3
 8003306:	4b20      	ldr	r3, [pc, #128]	; (8003388 <main+0x800>)
 8003308:	881b      	ldrh	r3, [r3, #0]
 800330a:	3301      	adds	r3, #1
 800330c:	429a      	cmp	r2, r3
 800330e:	dd08      	ble.n	8003322 <main+0x79a>
					  CUBE_JUMP_TIME -= STEP_TIME;
 8003310:	4b1e      	ldr	r3, [pc, #120]	; (800338c <main+0x804>)
 8003312:	881a      	ldrh	r2, [r3, #0]
 8003314:	4b1c      	ldr	r3, [pc, #112]	; (8003388 <main+0x800>)
 8003316:	881b      	ldrh	r3, [r3, #0]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	b29a      	uxth	r2, r3
 800331c:	4b1b      	ldr	r3, [pc, #108]	; (800338c <main+0x804>)
 800331e:	801a      	strh	r2, [r3, #0]
				  }else{
					  CUBE_JUMP_TIME = STEP_TIME;
				  }
				  break;
 8003320:	e05d      	b.n	80033de <main+0x856>
					  CUBE_JUMP_TIME = STEP_TIME;
 8003322:	4b19      	ldr	r3, [pc, #100]	; (8003388 <main+0x800>)
 8003324:	881a      	ldrh	r2, [r3, #0]
 8003326:	4b19      	ldr	r3, [pc, #100]	; (800338c <main+0x804>)
 8003328:	801a      	strh	r2, [r3, #0]
				  break;
 800332a:	e058      	b.n	80033de <main+0x856>
			  case FIREWORKS:
				  if (FIREWORK_TIME > STEP_TIME + 0X1){
 800332c:	4b18      	ldr	r3, [pc, #96]	; (8003390 <main+0x808>)
 800332e:	881b      	ldrh	r3, [r3, #0]
 8003330:	461a      	mov	r2, r3
 8003332:	4b15      	ldr	r3, [pc, #84]	; (8003388 <main+0x800>)
 8003334:	881b      	ldrh	r3, [r3, #0]
 8003336:	3301      	adds	r3, #1
 8003338:	429a      	cmp	r2, r3
 800333a:	dd08      	ble.n	800334e <main+0x7c6>
					  FIREWORK_TIME -= STEP_TIME;
 800333c:	4b14      	ldr	r3, [pc, #80]	; (8003390 <main+0x808>)
 800333e:	881a      	ldrh	r2, [r3, #0]
 8003340:	4b11      	ldr	r3, [pc, #68]	; (8003388 <main+0x800>)
 8003342:	881b      	ldrh	r3, [r3, #0]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	b29a      	uxth	r2, r3
 8003348:	4b11      	ldr	r3, [pc, #68]	; (8003390 <main+0x808>)
 800334a:	801a      	strh	r2, [r3, #0]
				  }else{
					  FIREWORK_TIME = STEP_TIME;
				  }
				  break;
 800334c:	e047      	b.n	80033de <main+0x856>
					  FIREWORK_TIME = STEP_TIME;
 800334e:	4b0e      	ldr	r3, [pc, #56]	; (8003388 <main+0x800>)
 8003350:	881a      	ldrh	r2, [r3, #0]
 8003352:	4b0f      	ldr	r3, [pc, #60]	; (8003390 <main+0x808>)
 8003354:	801a      	strh	r2, [r3, #0]
				  break;
 8003356:	e042      	b.n	80033de <main+0x856>
			  case GLOW:
				  if (GLOW_TIME > STEP_TIME + 0X1){
 8003358:	4b0e      	ldr	r3, [pc, #56]	; (8003394 <main+0x80c>)
 800335a:	881b      	ldrh	r3, [r3, #0]
 800335c:	461a      	mov	r2, r3
 800335e:	4b0a      	ldr	r3, [pc, #40]	; (8003388 <main+0x800>)
 8003360:	881b      	ldrh	r3, [r3, #0]
 8003362:	3301      	adds	r3, #1
 8003364:	429a      	cmp	r2, r3
 8003366:	dd08      	ble.n	800337a <main+0x7f2>
					  GLOW_TIME-= STEP_TIME;
 8003368:	4b0a      	ldr	r3, [pc, #40]	; (8003394 <main+0x80c>)
 800336a:	881a      	ldrh	r2, [r3, #0]
 800336c:	4b06      	ldr	r3, [pc, #24]	; (8003388 <main+0x800>)
 800336e:	881b      	ldrh	r3, [r3, #0]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	b29a      	uxth	r2, r3
 8003374:	4b07      	ldr	r3, [pc, #28]	; (8003394 <main+0x80c>)
 8003376:	801a      	strh	r2, [r3, #0]
				  }else{
					  GLOW_TIME = STEP_TIME;
				  }
				  break;
 8003378:	e031      	b.n	80033de <main+0x856>
					  GLOW_TIME = STEP_TIME;
 800337a:	4b03      	ldr	r3, [pc, #12]	; (8003388 <main+0x800>)
 800337c:	881a      	ldrh	r2, [r3, #0]
 800337e:	4b05      	ldr	r3, [pc, #20]	; (8003394 <main+0x80c>)
 8003380:	801a      	strh	r2, [r3, #0]
				  break;
 8003382:	e02c      	b.n	80033de <main+0x856>
 8003384:	2000010c 	.word	0x2000010c
 8003388:	2000011c 	.word	0x2000011c
 800338c:	20000114 	.word	0x20000114
 8003390:	20000116 	.word	0x20000116
 8003394:	20000118 	.word	0x20000118
 8003398:	2000011a 	.word	0x2000011a
 800339c:	200001c8 	.word	0x200001c8
 80033a0:	2000010e 	.word	0x2000010e
 80033a4:	20000110 	.word	0x20000110
 80033a8:	20000112 	.word	0x20000112
			  case TEXT:
				  if (TEXT_TIME > STEP_TIME + 0X1){
 80033ac:	4b3a      	ldr	r3, [pc, #232]	; (8003498 <main+0x910>)
 80033ae:	881b      	ldrh	r3, [r3, #0]
 80033b0:	461a      	mov	r2, r3
 80033b2:	4b3a      	ldr	r3, [pc, #232]	; (800349c <main+0x914>)
 80033b4:	881b      	ldrh	r3, [r3, #0]
 80033b6:	3301      	adds	r3, #1
 80033b8:	429a      	cmp	r2, r3
 80033ba:	dd08      	ble.n	80033ce <main+0x846>
					  TEXT_TIME-= STEP_TIME;
 80033bc:	4b36      	ldr	r3, [pc, #216]	; (8003498 <main+0x910>)
 80033be:	881a      	ldrh	r2, [r3, #0]
 80033c0:	4b36      	ldr	r3, [pc, #216]	; (800349c <main+0x914>)
 80033c2:	881b      	ldrh	r3, [r3, #0]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	b29a      	uxth	r2, r3
 80033c8:	4b33      	ldr	r3, [pc, #204]	; (8003498 <main+0x910>)
 80033ca:	801a      	strh	r2, [r3, #0]
				  }else{
					  TEXT_TIME= STEP_TIME;
				  }
				  break;
 80033cc:	e007      	b.n	80033de <main+0x856>
					  TEXT_TIME= STEP_TIME;
 80033ce:	4b33      	ldr	r3, [pc, #204]	; (800349c <main+0x914>)
 80033d0:	881a      	ldrh	r2, [r3, #0]
 80033d2:	4b31      	ldr	r3, [pc, #196]	; (8003498 <main+0x910>)
 80033d4:	801a      	strh	r2, [r3, #0]
				  break;
 80033d6:	e002      	b.n	80033de <main+0x856>
			  default:
				  break;
		  } //end switch currentEffect
	  }//end if getStatBoton...
 80033d8:	bf00      	nop
 80033da:	e000      	b.n	80033de <main+0x856>
				  break;
 80033dc:	bf00      	nop

	  switch (currentEffect) {
 80033de:	4b30      	ldr	r3, [pc, #192]	; (80034a0 <main+0x918>)
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	3b01      	subs	r3, #1
 80033e4:	2b0a      	cmp	r3, #10
 80033e6:	d844      	bhi.n	8003472 <main+0x8ea>
 80033e8:	a201      	add	r2, pc, #4	; (adr r2, 80033f0 <main+0x868>)
 80033ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ee:	bf00      	nop
 80033f0:	0800341d 	.word	0x0800341d
 80033f4:	08003423 	.word	0x08003423
 80033f8:	08003429 	.word	0x08003429
 80033fc:	0800342f 	.word	0x0800342f
 8003400:	08003435 	.word	0x08003435
 8003404:	0800343b 	.word	0x0800343b
 8003408:	08003441 	.word	0x08003441
 800340c:	0800345d 	.word	0x0800345d
 8003410:	08003447 	.word	0x08003447
 8003414:	08003463 	.word	0x08003463
 8003418:	0800346d 	.word	0x0800346d
		  case RAIN: rain(); break;
 800341c:	f000 f8e4 	bl	80035e8 <rain>
 8003420:	e02d      	b.n	800347e <main+0x8f6>
		  case PLANE_BOING: planeBoing(); break;
 8003422:	f000 f93f 	bl	80036a4 <planeBoing>
 8003426:	e02a      	b.n	800347e <main+0x8f6>
		  case SEND_VOXELS: sendVoxels(); break;
 8003428:	f000 fa02 	bl	8003830 <sendVoxels>
 800342c:	e027      	b.n	800347e <main+0x8f6>
		  case WOOP_WOOP: woopWoop(); break;
 800342e:	f000 fadf 	bl	80039f0 <woopWoop>
 8003432:	e024      	b.n	800347e <main+0x8f6>
		  case CUBE_JUMP: cubeJump(); break;
 8003434:	f001 f99c 	bl	8004770 <cubeJump>
 8003438:	e021      	b.n	800347e <main+0x8f6>
		  case FIREWORKS: fireWork(); break;
 800343a:	f000 fdd1 	bl	8003fe0 <fireWork>
 800343e:	e01e      	b.n	800347e <main+0x8f6>
		  case GLOW: glow(); break;
 8003440:	f000 fb3c 	bl	8003abc <glow>
 8003444:	e01b      	b.n	800347e <main+0x8f6>
		  case DEMO: //demo();
			  flag_demo = 1;
 8003446:	4b17      	ldr	r3, [pc, #92]	; (80034a4 <main+0x91c>)
 8003448:	2201      	movs	r2, #1
 800344a:	701a      	strb	r2, [r3, #0]
			  periodo_demo = PERIODO_DEMO_TEXT;
 800344c:	4b16      	ldr	r3, [pc, #88]	; (80034a8 <main+0x920>)
 800344e:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8003452:	801a      	strh	r2, [r3, #0]
			  currentEffect = TEXT;
 8003454:	4b12      	ldr	r3, [pc, #72]	; (80034a0 <main+0x918>)
 8003456:	220a      	movs	r2, #10
 8003458:	701a      	strb	r2, [r3, #0]
		  break;
 800345a:	e010      	b.n	800347e <main+0x8f6>
		  case BLOCKOUT: runBlockOut(); break;
 800345c:	f7fc ff3a 	bl	80002d4 <runBlockOut>
 8003460:	e00d      	b.n	800347e <main+0x8f6>
		  case TEXT: text("DEMO", 4); break;
 8003462:	2104      	movs	r1, #4
 8003464:	4811      	ldr	r0, [pc, #68]	; (80034ac <main+0x924>)
 8003466:	f000 fc0d 	bl	8003c84 <text>
 800346a:	e008      	b.n	800347e <main+0x8f6>
		  case LIT: lit(); break;
 800346c:	f001 f952 	bl	8004714 <lit>
 8003470:	e005      	b.n	800347e <main+0x8f6>
		  default:
			  currentEffect = CUBE_JUMP;
 8003472:	4b0b      	ldr	r3, [pc, #44]	; (80034a0 <main+0x918>)
 8003474:	2205      	movs	r2, #5
 8003476:	701a      	strb	r2, [r3, #0]
			  cubeJump();
 8003478:	f001 f97a 	bl	8004770 <cubeJump>
		  break;
 800347c:	bf00      	nop
//	  testBlockOut();
//	  lightCube();
//	  runBlockOut();
//	  demo();

	  if (flag_nextLevel != 0){
 800347e:	4b0c      	ldr	r3, [pc, #48]	; (80034b0 <main+0x928>)
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	2b00      	cmp	r3, #0
 8003484:	f43f ac05 	beq.w	8002c92 <main+0x10a>
		  renderCube();
 8003488:	f000 f870 	bl	800356c <renderCube>
		  flag_nextLevel = 0;
 800348c:	4b08      	ldr	r3, [pc, #32]	; (80034b0 <main+0x928>)
 800348e:	2200      	movs	r2, #0
 8003490:	701a      	strb	r2, [r3, #0]
	  update_teclas();
 8003492:	f7ff bbfe 	b.w	8002c92 <main+0x10a>
 8003496:	bf00      	nop
 8003498:	2000011a 	.word	0x2000011a
 800349c:	2000011c 	.word	0x2000011c
 80034a0:	200001c8 	.word	0x200001c8
 80034a4:	200002d5 	.word	0x200002d5
 80034a8:	200004e2 	.word	0x200004e2
 80034ac:	08008880 	.word	0x08008880
 80034b0:	200002c1 	.word	0x200002c1

080034b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b094      	sub	sp, #80	; 0x50
 80034b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80034be:	2228      	movs	r2, #40	; 0x28
 80034c0:	2100      	movs	r1, #0
 80034c2:	4618      	mov	r0, r3
 80034c4:	f005 f904 	bl	80086d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034c8:	f107 0314 	add.w	r3, r7, #20
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	605a      	str	r2, [r3, #4]
 80034d2:	609a      	str	r2, [r3, #8]
 80034d4:	60da      	str	r2, [r3, #12]
 80034d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034d8:	1d3b      	adds	r3, r7, #4
 80034da:	2200      	movs	r2, #0
 80034dc:	601a      	str	r2, [r3, #0]
 80034de:	605a      	str	r2, [r3, #4]
 80034e0:	609a      	str	r2, [r3, #8]
 80034e2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80034e4:	2301      	movs	r3, #1
 80034e6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80034e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80034ee:	2300      	movs	r3, #0
 80034f0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80034f2:	2301      	movs	r3, #1
 80034f4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034f6:	2302      	movs	r3, #2
 80034f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80034fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003500:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003504:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003506:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800350a:	4618      	mov	r0, r3
 800350c:	f003 f92a 	bl	8006764 <HAL_RCC_OscConfig>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8003516:	f001 fe15 	bl	8005144 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800351a:	230f      	movs	r3, #15
 800351c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800351e:	2302      	movs	r3, #2
 8003520:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003522:	2300      	movs	r3, #0
 8003524:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003526:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800352a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800352c:	2300      	movs	r3, #0
 800352e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003530:	f107 0314 	add.w	r3, r7, #20
 8003534:	2102      	movs	r1, #2
 8003536:	4618      	mov	r0, r3
 8003538:	f003 fb94 	bl	8006c64 <HAL_RCC_ClockConfig>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8003542:	f001 fdff 	bl	8005144 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003546:	2302      	movs	r3, #2
 8003548:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800354a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800354e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003550:	1d3b      	adds	r3, r7, #4
 8003552:	4618      	mov	r0, r3
 8003554:	f003 fd22 	bl	8006f9c <HAL_RCCEx_PeriphCLKConfig>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800355e:	f001 fdf1 	bl	8005144 <Error_Handler>
  }
}
 8003562:	bf00      	nop
 8003564:	3750      	adds	r7, #80	; 0x50
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
	...

0800356c <renderCube>:

/* USER CODE BEGIN 4 */

void renderCube (void) {
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
      SPI.transfer(cube[i][j]);
    }
    digitalWrite(SS, HIGH);
  }*/

	cube_vector[0] = (uint8_t) (0x01 << cube_level);
 8003572:	4b1a      	ldr	r3, [pc, #104]	; (80035dc <renderCube+0x70>)
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	461a      	mov	r2, r3
 8003578:	2301      	movs	r3, #1
 800357a:	4093      	lsls	r3, r2
 800357c:	b2da      	uxtb	r2, r3
 800357e:	4b18      	ldr	r3, [pc, #96]	; (80035e0 <renderCube+0x74>)
 8003580:	701a      	strb	r2, [r3, #0]

	for (uint8_t j = 0; j < 8; j++) {
 8003582:	2300      	movs	r3, #0
 8003584:	71fb      	strb	r3, [r7, #7]
 8003586:	e00f      	b.n	80035a8 <renderCube+0x3c>
		cube_vector[j+1] = cube[cube_level][j];
 8003588:	4b14      	ldr	r3, [pc, #80]	; (80035dc <renderCube+0x70>)
 800358a:	781b      	ldrb	r3, [r3, #0]
 800358c:	4619      	mov	r1, r3
 800358e:	79fa      	ldrb	r2, [r7, #7]
 8003590:	79fb      	ldrb	r3, [r7, #7]
 8003592:	3301      	adds	r3, #1
 8003594:	4813      	ldr	r0, [pc, #76]	; (80035e4 <renderCube+0x78>)
 8003596:	00c9      	lsls	r1, r1, #3
 8003598:	4401      	add	r1, r0
 800359a:	440a      	add	r2, r1
 800359c:	7811      	ldrb	r1, [r2, #0]
 800359e:	4a10      	ldr	r2, [pc, #64]	; (80035e0 <renderCube+0x74>)
 80035a0:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 8; j++) {
 80035a2:	79fb      	ldrb	r3, [r7, #7]
 80035a4:	3301      	adds	r3, #1
 80035a6:	71fb      	strb	r3, [r7, #7]
 80035a8:	79fb      	ldrb	r3, [r7, #7]
 80035aa:	2b07      	cmp	r3, #7
 80035ac:	d9ec      	bls.n	8003588 <renderCube+0x1c>
	} //end for j

	spi_74HC595_Transmit(cube_vector, sizeof(cube_vector));
 80035ae:	2109      	movs	r1, #9
 80035b0:	480b      	ldr	r0, [pc, #44]	; (80035e0 <renderCube+0x74>)
 80035b2:	f7fc fded 	bl	8000190 <spi_74HC595_Transmit>
	cube_level++;
 80035b6:	4b09      	ldr	r3, [pc, #36]	; (80035dc <renderCube+0x70>)
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	3301      	adds	r3, #1
 80035bc:	b2da      	uxtb	r2, r3
 80035be:	4b07      	ldr	r3, [pc, #28]	; (80035dc <renderCube+0x70>)
 80035c0:	701a      	strb	r2, [r3, #0]
	if (cube_level == 8){
 80035c2:	4b06      	ldr	r3, [pc, #24]	; (80035dc <renderCube+0x70>)
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	2b08      	cmp	r3, #8
 80035c8:	d102      	bne.n	80035d0 <renderCube+0x64>
		cube_level = 0;
 80035ca:	4b04      	ldr	r3, [pc, #16]	; (80035dc <renderCube+0x70>)
 80035cc:	2200      	movs	r2, #0
 80035ce:	701a      	strb	r2, [r3, #0]
	}
	__NOP();
 80035d0:	bf00      	nop

} //end renderCube()
 80035d2:	bf00      	nop
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	200002c0 	.word	0x200002c0
 80035e0:	20000390 	.word	0x20000390
 80035e4:	200004e8 	.word	0x200004e8

080035e8 <rain>:

void rain (void) {
 80035e8:	b590      	push	{r4, r7, lr}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
  if (loading != 0) {
 80035ee:	4b29      	ldr	r3, [pc, #164]	; (8003694 <rain+0xac>)
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d004      	beq.n	8003600 <rain+0x18>
    clearCube();
 80035f6:	f001 fd53 	bl	80050a0 <clearCube>
    loading = 0;
 80035fa:	4b26      	ldr	r3, [pc, #152]	; (8003694 <rain+0xac>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 8003600:	4b25      	ldr	r3, [pc, #148]	; (8003698 <rain+0xb0>)
 8003602:	881b      	ldrh	r3, [r3, #0]
 8003604:	3301      	adds	r3, #1
 8003606:	b29a      	uxth	r2, r3
 8003608:	4b23      	ldr	r3, [pc, #140]	; (8003698 <rain+0xb0>)
 800360a:	801a      	strh	r2, [r3, #0]
  if (timer > RAIN_TIME) {
 800360c:	4b22      	ldr	r3, [pc, #136]	; (8003698 <rain+0xb0>)
 800360e:	881a      	ldrh	r2, [r3, #0]
 8003610:	4b22      	ldr	r3, [pc, #136]	; (800369c <rain+0xb4>)
 8003612:	881b      	ldrh	r3, [r3, #0]
 8003614:	429a      	cmp	r2, r3
 8003616:	d939      	bls.n	800368c <rain+0xa4>
    timer = 0;
 8003618:	4b1f      	ldr	r3, [pc, #124]	; (8003698 <rain+0xb0>)
 800361a:	2200      	movs	r2, #0
 800361c:	801a      	strh	r2, [r3, #0]
    shift(NEG_Y);
 800361e:	2005      	movs	r0, #5
 8003620:	f001 fb26 	bl	8004c70 <shift>
    uint8_t numDrops = rand() % 5;
 8003624:	f005 f8da 	bl	80087dc <rand>
 8003628:	4601      	mov	r1, r0
 800362a:	4b1d      	ldr	r3, [pc, #116]	; (80036a0 <rain+0xb8>)
 800362c:	fb83 2301 	smull	r2, r3, r3, r1
 8003630:	105a      	asrs	r2, r3, #1
 8003632:	17cb      	asrs	r3, r1, #31
 8003634:	1ad2      	subs	r2, r2, r3
 8003636:	4613      	mov	r3, r2
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	4413      	add	r3, r2
 800363c:	1aca      	subs	r2, r1, r3
 800363e:	4613      	mov	r3, r2
 8003640:	71bb      	strb	r3, [r7, #6]
    for (uint8_t i = 0; i < numDrops; i++) {
 8003642:	2300      	movs	r3, #0
 8003644:	71fb      	strb	r3, [r7, #7]
 8003646:	e01d      	b.n	8003684 <rain+0x9c>
      setVoxel(rand() % 8, 7, rand() % 8);
 8003648:	f005 f8c8 	bl	80087dc <rand>
 800364c:	4603      	mov	r3, r0
 800364e:	425a      	negs	r2, r3
 8003650:	f003 0307 	and.w	r3, r3, #7
 8003654:	f002 0207 	and.w	r2, r2, #7
 8003658:	bf58      	it	pl
 800365a:	4253      	negpl	r3, r2
 800365c:	b2dc      	uxtb	r4, r3
 800365e:	f005 f8bd 	bl	80087dc <rand>
 8003662:	4603      	mov	r3, r0
 8003664:	425a      	negs	r2, r3
 8003666:	f003 0307 	and.w	r3, r3, #7
 800366a:	f002 0207 	and.w	r2, r2, #7
 800366e:	bf58      	it	pl
 8003670:	4253      	negpl	r3, r2
 8003672:	b2db      	uxtb	r3, r3
 8003674:	461a      	mov	r2, r3
 8003676:	2107      	movs	r1, #7
 8003678:	4620      	mov	r0, r4
 800367a:	f001 fa31 	bl	8004ae0 <setVoxel>
    for (uint8_t i = 0; i < numDrops; i++) {
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	3301      	adds	r3, #1
 8003682:	71fb      	strb	r3, [r7, #7]
 8003684:	79fa      	ldrb	r2, [r7, #7]
 8003686:	79bb      	ldrb	r3, [r7, #6]
 8003688:	429a      	cmp	r2, r3
 800368a:	d3dd      	bcc.n	8003648 <rain+0x60>
    }
  }
} //end rain()
 800368c:	bf00      	nop
 800368e:	370c      	adds	r7, #12
 8003690:	46bd      	mov	sp, r7
 8003692:	bd90      	pop	{r4, r7, pc}
 8003694:	2000053d 	.word	0x2000053d
 8003698:	200004de 	.word	0x200004de
 800369c:	2000010c 	.word	0x2000010c
 80036a0:	66666667 	.word	0x66666667

080036a4 <planeBoing>:

void planeBoing (void) {
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
  if (loading) {
 80036aa:	4b5a      	ldr	r3, [pc, #360]	; (8003814 <planeBoing+0x170>)
 80036ac:	781b      	ldrb	r3, [r3, #0]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d05a      	beq.n	8003768 <planeBoing+0xc4>
    clearCube();
 80036b2:	f001 fcf5 	bl	80050a0 <clearCube>
    uint8_t axis = rand() % 3;
 80036b6:	f005 f891 	bl	80087dc <rand>
 80036ba:	4601      	mov	r1, r0
 80036bc:	4b56      	ldr	r3, [pc, #344]	; (8003818 <planeBoing+0x174>)
 80036be:	fb83 3201 	smull	r3, r2, r3, r1
 80036c2:	17cb      	asrs	r3, r1, #31
 80036c4:	1ad2      	subs	r2, r2, r3
 80036c6:	4613      	mov	r3, r2
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	4413      	add	r3, r2
 80036cc:	1aca      	subs	r2, r1, r3
 80036ce:	4613      	mov	r3, r2
 80036d0:	71fb      	strb	r3, [r7, #7]
    planePosition = (rand() % 2) * 7;
 80036d2:	f005 f883 	bl	80087dc <rand>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f003 0301 	and.w	r3, r3, #1
 80036de:	bfb8      	it	lt
 80036e0:	425b      	neglt	r3, r3
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	461a      	mov	r2, r3
 80036e6:	00d2      	lsls	r2, r2, #3
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	b2da      	uxtb	r2, r3
 80036ec:	4b4b      	ldr	r3, [pc, #300]	; (800381c <planeBoing+0x178>)
 80036ee:	701a      	strb	r2, [r3, #0]
    setPlane(axis, planePosition);
 80036f0:	4b4a      	ldr	r3, [pc, #296]	; (800381c <planeBoing+0x178>)
 80036f2:	781a      	ldrb	r2, [r3, #0]
 80036f4:	79fb      	ldrb	r3, [r7, #7]
 80036f6:	4611      	mov	r1, r2
 80036f8:	4618      	mov	r0, r3
 80036fa:	f001 fa7d 	bl	8004bf8 <setPlane>
    if (axis == XAXIS) {
 80036fe:	79fb      	ldrb	r3, [r7, #7]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d10b      	bne.n	800371c <planeBoing+0x78>
      if (planePosition == 0) {
 8003704:	4b45      	ldr	r3, [pc, #276]	; (800381c <planeBoing+0x178>)
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d103      	bne.n	8003714 <planeBoing+0x70>
        planeDirection = POS_X;
 800370c:	4b44      	ldr	r3, [pc, #272]	; (8003820 <planeBoing+0x17c>)
 800370e:	2200      	movs	r2, #0
 8003710:	701a      	strb	r2, [r3, #0]
 8003712:	e020      	b.n	8003756 <planeBoing+0xb2>
      } else {
        planeDirection = NEG_X;
 8003714:	4b42      	ldr	r3, [pc, #264]	; (8003820 <planeBoing+0x17c>)
 8003716:	2201      	movs	r2, #1
 8003718:	701a      	strb	r2, [r3, #0]
 800371a:	e01c      	b.n	8003756 <planeBoing+0xb2>
      }
    } else if (axis == YAXIS) {
 800371c:	79fb      	ldrb	r3, [r7, #7]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d10b      	bne.n	800373a <planeBoing+0x96>
      if (planePosition == 0) {
 8003722:	4b3e      	ldr	r3, [pc, #248]	; (800381c <planeBoing+0x178>)
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d103      	bne.n	8003732 <planeBoing+0x8e>
        planeDirection = POS_Y;
 800372a:	4b3d      	ldr	r3, [pc, #244]	; (8003820 <planeBoing+0x17c>)
 800372c:	2204      	movs	r2, #4
 800372e:	701a      	strb	r2, [r3, #0]
 8003730:	e011      	b.n	8003756 <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Y;
 8003732:	4b3b      	ldr	r3, [pc, #236]	; (8003820 <planeBoing+0x17c>)
 8003734:	2205      	movs	r2, #5
 8003736:	701a      	strb	r2, [r3, #0]
 8003738:	e00d      	b.n	8003756 <planeBoing+0xb2>
      }
    } else if (axis == ZAXIS) {
 800373a:	79fb      	ldrb	r3, [r7, #7]
 800373c:	2b02      	cmp	r3, #2
 800373e:	d10a      	bne.n	8003756 <planeBoing+0xb2>
      if (planePosition == 0) {
 8003740:	4b36      	ldr	r3, [pc, #216]	; (800381c <planeBoing+0x178>)
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d103      	bne.n	8003750 <planeBoing+0xac>
        planeDirection = POS_Z;
 8003748:	4b35      	ldr	r3, [pc, #212]	; (8003820 <planeBoing+0x17c>)
 800374a:	2202      	movs	r2, #2
 800374c:	701a      	strb	r2, [r3, #0]
 800374e:	e002      	b.n	8003756 <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Z;
 8003750:	4b33      	ldr	r3, [pc, #204]	; (8003820 <planeBoing+0x17c>)
 8003752:	2203      	movs	r2, #3
 8003754:	701a      	strb	r2, [r3, #0]
      }
    }
    timer = 0;
 8003756:	4b33      	ldr	r3, [pc, #204]	; (8003824 <planeBoing+0x180>)
 8003758:	2200      	movs	r2, #0
 800375a:	801a      	strh	r2, [r3, #0]
    looped = 0;
 800375c:	4b32      	ldr	r3, [pc, #200]	; (8003828 <planeBoing+0x184>)
 800375e:	2200      	movs	r2, #0
 8003760:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8003762:	4b2c      	ldr	r3, [pc, #176]	; (8003814 <planeBoing+0x170>)
 8003764:	2200      	movs	r2, #0
 8003766:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8003768:	4b2e      	ldr	r3, [pc, #184]	; (8003824 <planeBoing+0x180>)
 800376a:	881b      	ldrh	r3, [r3, #0]
 800376c:	3301      	adds	r3, #1
 800376e:	b29a      	uxth	r2, r3
 8003770:	4b2c      	ldr	r3, [pc, #176]	; (8003824 <planeBoing+0x180>)
 8003772:	801a      	strh	r2, [r3, #0]
  if (timer > PLANE_BOING_TIME) {
 8003774:	4b2b      	ldr	r3, [pc, #172]	; (8003824 <planeBoing+0x180>)
 8003776:	881a      	ldrh	r2, [r3, #0]
 8003778:	4b2c      	ldr	r3, [pc, #176]	; (800382c <planeBoing+0x188>)
 800377a:	881b      	ldrh	r3, [r3, #0]
 800377c:	429a      	cmp	r2, r3
 800377e:	d945      	bls.n	800380c <planeBoing+0x168>
    timer = 0;
 8003780:	4b28      	ldr	r3, [pc, #160]	; (8003824 <planeBoing+0x180>)
 8003782:	2200      	movs	r2, #0
 8003784:	801a      	strh	r2, [r3, #0]
    shift(planeDirection);
 8003786:	4b26      	ldr	r3, [pc, #152]	; (8003820 <planeBoing+0x17c>)
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	4618      	mov	r0, r3
 800378c:	f001 fa70 	bl	8004c70 <shift>
    if (planeDirection % 2 == 0) {
 8003790:	4b23      	ldr	r3, [pc, #140]	; (8003820 <planeBoing+0x17c>)
 8003792:	781b      	ldrb	r3, [r3, #0]
 8003794:	f003 0301 	and.w	r3, r3, #1
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d11b      	bne.n	80037d6 <planeBoing+0x132>
      planePosition++;
 800379e:	4b1f      	ldr	r3, [pc, #124]	; (800381c <planeBoing+0x178>)
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	3301      	adds	r3, #1
 80037a4:	b2da      	uxtb	r2, r3
 80037a6:	4b1d      	ldr	r3, [pc, #116]	; (800381c <planeBoing+0x178>)
 80037a8:	701a      	strb	r2, [r3, #0]
      if (planePosition == 7) {
 80037aa:	4b1c      	ldr	r3, [pc, #112]	; (800381c <planeBoing+0x178>)
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	2b07      	cmp	r3, #7
 80037b0:	d12c      	bne.n	800380c <planeBoing+0x168>
        if (looped != 0) {
 80037b2:	4b1d      	ldr	r3, [pc, #116]	; (8003828 <planeBoing+0x184>)
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d003      	beq.n	80037c2 <planeBoing+0x11e>
          loading = 1;
 80037ba:	4b16      	ldr	r3, [pc, #88]	; (8003814 <planeBoing+0x170>)
 80037bc:	2201      	movs	r2, #1
 80037be:	701a      	strb	r2, [r3, #0]
          looped = 1;
        }
      }
    }
  }
} //end planeBoing()
 80037c0:	e024      	b.n	800380c <planeBoing+0x168>
          planeDirection++;
 80037c2:	4b17      	ldr	r3, [pc, #92]	; (8003820 <planeBoing+0x17c>)
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	3301      	adds	r3, #1
 80037c8:	b2da      	uxtb	r2, r3
 80037ca:	4b15      	ldr	r3, [pc, #84]	; (8003820 <planeBoing+0x17c>)
 80037cc:	701a      	strb	r2, [r3, #0]
          looped = 1;
 80037ce:	4b16      	ldr	r3, [pc, #88]	; (8003828 <planeBoing+0x184>)
 80037d0:	2201      	movs	r2, #1
 80037d2:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 80037d4:	e01a      	b.n	800380c <planeBoing+0x168>
      planePosition--;
 80037d6:	4b11      	ldr	r3, [pc, #68]	; (800381c <planeBoing+0x178>)
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	3b01      	subs	r3, #1
 80037dc:	b2da      	uxtb	r2, r3
 80037de:	4b0f      	ldr	r3, [pc, #60]	; (800381c <planeBoing+0x178>)
 80037e0:	701a      	strb	r2, [r3, #0]
      if (planePosition == 0) {
 80037e2:	4b0e      	ldr	r3, [pc, #56]	; (800381c <planeBoing+0x178>)
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d110      	bne.n	800380c <planeBoing+0x168>
        if (looped != 0) {
 80037ea:	4b0f      	ldr	r3, [pc, #60]	; (8003828 <planeBoing+0x184>)
 80037ec:	781b      	ldrb	r3, [r3, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d003      	beq.n	80037fa <planeBoing+0x156>
          loading = 1;
 80037f2:	4b08      	ldr	r3, [pc, #32]	; (8003814 <planeBoing+0x170>)
 80037f4:	2201      	movs	r2, #1
 80037f6:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 80037f8:	e008      	b.n	800380c <planeBoing+0x168>
          planeDirection--;
 80037fa:	4b09      	ldr	r3, [pc, #36]	; (8003820 <planeBoing+0x17c>)
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	3b01      	subs	r3, #1
 8003800:	b2da      	uxtb	r2, r3
 8003802:	4b07      	ldr	r3, [pc, #28]	; (8003820 <planeBoing+0x17c>)
 8003804:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8003806:	4b08      	ldr	r3, [pc, #32]	; (8003828 <planeBoing+0x184>)
 8003808:	2201      	movs	r2, #1
 800380a:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 800380c:	bf00      	nop
 800380e:	3708      	adds	r7, #8
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	2000053d 	.word	0x2000053d
 8003818:	55555556 	.word	0x55555556
 800381c:	200002c3 	.word	0x200002c3
 8003820:	200002c4 	.word	0x200002c4
 8003824:	200004de 	.word	0x200004de
 8003828:	200002c5 	.word	0x200002c5
 800382c:	2000010e 	.word	0x2000010e

08003830 <sendVoxels>:

void sendVoxels() {
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
  if (loading != 0) {
 8003836:	4b66      	ldr	r3, [pc, #408]	; (80039d0 <sendVoxels+0x1a0>)
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d028      	beq.n	8003890 <sendVoxels+0x60>
    clearCube();
 800383e:	f001 fc2f 	bl	80050a0 <clearCube>
    for (uint8_t x = 0; x < 8; x++) {
 8003842:	2300      	movs	r3, #0
 8003844:	71fb      	strb	r3, [r7, #7]
 8003846:	e01d      	b.n	8003884 <sendVoxels+0x54>
      for (uint8_t z = 0; z < 8; z++) {
 8003848:	2300      	movs	r3, #0
 800384a:	71bb      	strb	r3, [r7, #6]
 800384c:	e014      	b.n	8003878 <sendVoxels+0x48>
        setVoxel(x, (rand() % 2) * 7, z);
 800384e:	f004 ffc5 	bl	80087dc <rand>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	bfb8      	it	lt
 800385c:	425b      	neglt	r3, r3
 800385e:	b2db      	uxtb	r3, r3
 8003860:	461a      	mov	r2, r3
 8003862:	00d2      	lsls	r2, r2, #3
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	b2d9      	uxtb	r1, r3
 8003868:	79ba      	ldrb	r2, [r7, #6]
 800386a:	79fb      	ldrb	r3, [r7, #7]
 800386c:	4618      	mov	r0, r3
 800386e:	f001 f937 	bl	8004ae0 <setVoxel>
      for (uint8_t z = 0; z < 8; z++) {
 8003872:	79bb      	ldrb	r3, [r7, #6]
 8003874:	3301      	adds	r3, #1
 8003876:	71bb      	strb	r3, [r7, #6]
 8003878:	79bb      	ldrb	r3, [r7, #6]
 800387a:	2b07      	cmp	r3, #7
 800387c:	d9e7      	bls.n	800384e <sendVoxels+0x1e>
    for (uint8_t x = 0; x < 8; x++) {
 800387e:	79fb      	ldrb	r3, [r7, #7]
 8003880:	3301      	adds	r3, #1
 8003882:	71fb      	strb	r3, [r7, #7]
 8003884:	79fb      	ldrb	r3, [r7, #7]
 8003886:	2b07      	cmp	r3, #7
 8003888:	d9de      	bls.n	8003848 <sendVoxels+0x18>
      }
    }
    loading = 0;
 800388a:	4b51      	ldr	r3, [pc, #324]	; (80039d0 <sendVoxels+0x1a0>)
 800388c:	2200      	movs	r2, #0
 800388e:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8003890:	4b50      	ldr	r3, [pc, #320]	; (80039d4 <sendVoxels+0x1a4>)
 8003892:	881b      	ldrh	r3, [r3, #0]
 8003894:	3301      	adds	r3, #1
 8003896:	b29a      	uxth	r2, r3
 8003898:	4b4e      	ldr	r3, [pc, #312]	; (80039d4 <sendVoxels+0x1a4>)
 800389a:	801a      	strh	r2, [r3, #0]
  if (timer > SEND_VOXELS_TIME) {
 800389c:	4b4d      	ldr	r3, [pc, #308]	; (80039d4 <sendVoxels+0x1a4>)
 800389e:	881a      	ldrh	r2, [r3, #0]
 80038a0:	4b4d      	ldr	r3, [pc, #308]	; (80039d8 <sendVoxels+0x1a8>)
 80038a2:	881b      	ldrh	r3, [r3, #0]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	f240 808f 	bls.w	80039c8 <sendVoxels+0x198>
    timer = 0;
 80038aa:	4b4a      	ldr	r3, [pc, #296]	; (80039d4 <sendVoxels+0x1a4>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	801a      	strh	r2, [r3, #0]
    if (!sending) {
 80038b0:	4b4a      	ldr	r3, [pc, #296]	; (80039dc <sendVoxels+0x1ac>)
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d140      	bne.n	800393a <sendVoxels+0x10a>
      selX = rand() % 8;
 80038b8:	f004 ff90 	bl	80087dc <rand>
 80038bc:	4603      	mov	r3, r0
 80038be:	425a      	negs	r2, r3
 80038c0:	f003 0307 	and.w	r3, r3, #7
 80038c4:	f002 0207 	and.w	r2, r2, #7
 80038c8:	bf58      	it	pl
 80038ca:	4253      	negpl	r3, r2
 80038cc:	b2da      	uxtb	r2, r3
 80038ce:	4b44      	ldr	r3, [pc, #272]	; (80039e0 <sendVoxels+0x1b0>)
 80038d0:	701a      	strb	r2, [r3, #0]
      selZ = rand() % 8;
 80038d2:	f004 ff83 	bl	80087dc <rand>
 80038d6:	4603      	mov	r3, r0
 80038d8:	425a      	negs	r2, r3
 80038da:	f003 0307 	and.w	r3, r3, #7
 80038de:	f002 0207 	and.w	r2, r2, #7
 80038e2:	bf58      	it	pl
 80038e4:	4253      	negpl	r3, r2
 80038e6:	b2da      	uxtb	r2, r3
 80038e8:	4b3e      	ldr	r3, [pc, #248]	; (80039e4 <sendVoxels+0x1b4>)
 80038ea:	701a      	strb	r2, [r3, #0]
      if (getVoxel(selX, 0, selZ)) {
 80038ec:	4b3c      	ldr	r3, [pc, #240]	; (80039e0 <sendVoxels+0x1b0>)
 80038ee:	7818      	ldrb	r0, [r3, #0]
 80038f0:	4b3c      	ldr	r3, [pc, #240]	; (80039e4 <sendVoxels+0x1b4>)
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	461a      	mov	r2, r3
 80038f6:	2100      	movs	r1, #0
 80038f8:	f001 f952 	bl	8004ba0 <getVoxel>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d006      	beq.n	8003910 <sendVoxels+0xe0>
        selY = 0;
 8003902:	4b39      	ldr	r3, [pc, #228]	; (80039e8 <sendVoxels+0x1b8>)
 8003904:	2200      	movs	r2, #0
 8003906:	701a      	strb	r2, [r3, #0]
        sendDirection = POS_Y;
 8003908:	4b38      	ldr	r3, [pc, #224]	; (80039ec <sendVoxels+0x1bc>)
 800390a:	2204      	movs	r2, #4
 800390c:	701a      	strb	r2, [r3, #0]
 800390e:	e010      	b.n	8003932 <sendVoxels+0x102>
      } else if (getVoxel(selX, 7, selZ)) {
 8003910:	4b33      	ldr	r3, [pc, #204]	; (80039e0 <sendVoxels+0x1b0>)
 8003912:	7818      	ldrb	r0, [r3, #0]
 8003914:	4b33      	ldr	r3, [pc, #204]	; (80039e4 <sendVoxels+0x1b4>)
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	461a      	mov	r2, r3
 800391a:	2107      	movs	r1, #7
 800391c:	f001 f940 	bl	8004ba0 <getVoxel>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d005      	beq.n	8003932 <sendVoxels+0x102>
        selY = 7;
 8003926:	4b30      	ldr	r3, [pc, #192]	; (80039e8 <sendVoxels+0x1b8>)
 8003928:	2207      	movs	r2, #7
 800392a:	701a      	strb	r2, [r3, #0]
        sendDirection = NEG_Y;
 800392c:	4b2f      	ldr	r3, [pc, #188]	; (80039ec <sendVoxels+0x1bc>)
 800392e:	2205      	movs	r2, #5
 8003930:	701a      	strb	r2, [r3, #0]
      }
      sending = 1;
 8003932:	4b2a      	ldr	r3, [pc, #168]	; (80039dc <sendVoxels+0x1ac>)
 8003934:	2201      	movs	r2, #1
 8003936:	701a      	strb	r2, [r3, #0]
          sending = 0;
        }
      }
    }
  }
} //end sendVoxels()
 8003938:	e046      	b.n	80039c8 <sendVoxels+0x198>
      if (sendDirection == POS_Y) {
 800393a:	4b2c      	ldr	r3, [pc, #176]	; (80039ec <sendVoxels+0x1bc>)
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	2b04      	cmp	r3, #4
 8003940:	d121      	bne.n	8003986 <sendVoxels+0x156>
        selY++;
 8003942:	4b29      	ldr	r3, [pc, #164]	; (80039e8 <sendVoxels+0x1b8>)
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	3301      	adds	r3, #1
 8003948:	b2da      	uxtb	r2, r3
 800394a:	4b27      	ldr	r3, [pc, #156]	; (80039e8 <sendVoxels+0x1b8>)
 800394c:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 800394e:	4b24      	ldr	r3, [pc, #144]	; (80039e0 <sendVoxels+0x1b0>)
 8003950:	7818      	ldrb	r0, [r3, #0]
 8003952:	4b25      	ldr	r3, [pc, #148]	; (80039e8 <sendVoxels+0x1b8>)
 8003954:	7819      	ldrb	r1, [r3, #0]
 8003956:	4b23      	ldr	r3, [pc, #140]	; (80039e4 <sendVoxels+0x1b4>)
 8003958:	781b      	ldrb	r3, [r3, #0]
 800395a:	461a      	mov	r2, r3
 800395c:	f001 f8c0 	bl	8004ae0 <setVoxel>
        clearVoxel(selX, selY - 1, selZ);
 8003960:	4b1f      	ldr	r3, [pc, #124]	; (80039e0 <sendVoxels+0x1b0>)
 8003962:	7818      	ldrb	r0, [r3, #0]
 8003964:	4b20      	ldr	r3, [pc, #128]	; (80039e8 <sendVoxels+0x1b8>)
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	3b01      	subs	r3, #1
 800396a:	b2d9      	uxtb	r1, r3
 800396c:	4b1d      	ldr	r3, [pc, #116]	; (80039e4 <sendVoxels+0x1b4>)
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	461a      	mov	r2, r3
 8003972:	f001 f8e5 	bl	8004b40 <clearVoxel>
        if (selY == 7) {
 8003976:	4b1c      	ldr	r3, [pc, #112]	; (80039e8 <sendVoxels+0x1b8>)
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	2b07      	cmp	r3, #7
 800397c:	d124      	bne.n	80039c8 <sendVoxels+0x198>
          sending = 0;
 800397e:	4b17      	ldr	r3, [pc, #92]	; (80039dc <sendVoxels+0x1ac>)
 8003980:	2200      	movs	r2, #0
 8003982:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8003984:	e020      	b.n	80039c8 <sendVoxels+0x198>
        selY--;
 8003986:	4b18      	ldr	r3, [pc, #96]	; (80039e8 <sendVoxels+0x1b8>)
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	3b01      	subs	r3, #1
 800398c:	b2da      	uxtb	r2, r3
 800398e:	4b16      	ldr	r3, [pc, #88]	; (80039e8 <sendVoxels+0x1b8>)
 8003990:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8003992:	4b13      	ldr	r3, [pc, #76]	; (80039e0 <sendVoxels+0x1b0>)
 8003994:	7818      	ldrb	r0, [r3, #0]
 8003996:	4b14      	ldr	r3, [pc, #80]	; (80039e8 <sendVoxels+0x1b8>)
 8003998:	7819      	ldrb	r1, [r3, #0]
 800399a:	4b12      	ldr	r3, [pc, #72]	; (80039e4 <sendVoxels+0x1b4>)
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	461a      	mov	r2, r3
 80039a0:	f001 f89e 	bl	8004ae0 <setVoxel>
        clearVoxel(selX, selY + 1, selZ);
 80039a4:	4b0e      	ldr	r3, [pc, #56]	; (80039e0 <sendVoxels+0x1b0>)
 80039a6:	7818      	ldrb	r0, [r3, #0]
 80039a8:	4b0f      	ldr	r3, [pc, #60]	; (80039e8 <sendVoxels+0x1b8>)
 80039aa:	781b      	ldrb	r3, [r3, #0]
 80039ac:	3301      	adds	r3, #1
 80039ae:	b2d9      	uxtb	r1, r3
 80039b0:	4b0c      	ldr	r3, [pc, #48]	; (80039e4 <sendVoxels+0x1b4>)
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	461a      	mov	r2, r3
 80039b6:	f001 f8c3 	bl	8004b40 <clearVoxel>
        if (selY == 0) {
 80039ba:	4b0b      	ldr	r3, [pc, #44]	; (80039e8 <sendVoxels+0x1b8>)
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d102      	bne.n	80039c8 <sendVoxels+0x198>
          sending = 0;
 80039c2:	4b06      	ldr	r3, [pc, #24]	; (80039dc <sendVoxels+0x1ac>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 80039c8:	bf00      	nop
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	2000053d 	.word	0x2000053d
 80039d4:	200004de 	.word	0x200004de
 80039d8:	20000110 	.word	0x20000110
 80039dc:	200002ca 	.word	0x200002ca
 80039e0:	200002c6 	.word	0x200002c6
 80039e4:	200002c8 	.word	0x200002c8
 80039e8:	200002c7 	.word	0x200002c7
 80039ec:	200002c9 	.word	0x200002c9

080039f0 <woopWoop>:

void woopWoop() {
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
  if (loading) {
 80039f4:	4b2c      	ldr	r3, [pc, #176]	; (8003aa8 <woopWoop+0xb8>)
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00a      	beq.n	8003a12 <woopWoop+0x22>
    clearCube();
 80039fc:	f001 fb50 	bl	80050a0 <clearCube>
    cubeSize = 2;
 8003a00:	4b2a      	ldr	r3, [pc, #168]	; (8003aac <woopWoop+0xbc>)
 8003a02:	2202      	movs	r2, #2
 8003a04:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 1;
 8003a06:	4b2a      	ldr	r3, [pc, #168]	; (8003ab0 <woopWoop+0xc0>)
 8003a08:	2201      	movs	r2, #1
 8003a0a:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8003a0c:	4b26      	ldr	r3, [pc, #152]	; (8003aa8 <woopWoop+0xb8>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8003a12:	4b28      	ldr	r3, [pc, #160]	; (8003ab4 <woopWoop+0xc4>)
 8003a14:	881b      	ldrh	r3, [r3, #0]
 8003a16:	3301      	adds	r3, #1
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	4b26      	ldr	r3, [pc, #152]	; (8003ab4 <woopWoop+0xc4>)
 8003a1c:	801a      	strh	r2, [r3, #0]
  if (timer > WOOP_WOOP_TIME) {
 8003a1e:	4b25      	ldr	r3, [pc, #148]	; (8003ab4 <woopWoop+0xc4>)
 8003a20:	881a      	ldrh	r2, [r3, #0]
 8003a22:	4b25      	ldr	r3, [pc, #148]	; (8003ab8 <woopWoop+0xc8>)
 8003a24:	881b      	ldrh	r3, [r3, #0]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d93c      	bls.n	8003aa4 <woopWoop+0xb4>
    timer = 0;
 8003a2a:	4b22      	ldr	r3, [pc, #136]	; (8003ab4 <woopWoop+0xc4>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	801a      	strh	r2, [r3, #0]
    if (cubeExpanding) {
 8003a30:	4b1f      	ldr	r3, [pc, #124]	; (8003ab0 <woopWoop+0xc0>)
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d00d      	beq.n	8003a54 <woopWoop+0x64>
      cubeSize += 2;
 8003a38:	4b1c      	ldr	r3, [pc, #112]	; (8003aac <woopWoop+0xbc>)
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	3302      	adds	r3, #2
 8003a3e:	b2da      	uxtb	r2, r3
 8003a40:	4b1a      	ldr	r3, [pc, #104]	; (8003aac <woopWoop+0xbc>)
 8003a42:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8003a44:	4b19      	ldr	r3, [pc, #100]	; (8003aac <woopWoop+0xbc>)
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	2b08      	cmp	r3, #8
 8003a4a:	d110      	bne.n	8003a6e <woopWoop+0x7e>
        cubeExpanding = 0;
 8003a4c:	4b18      	ldr	r3, [pc, #96]	; (8003ab0 <woopWoop+0xc0>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	701a      	strb	r2, [r3, #0]
 8003a52:	e00c      	b.n	8003a6e <woopWoop+0x7e>
      }
    } else {
      cubeSize -= 2;
 8003a54:	4b15      	ldr	r3, [pc, #84]	; (8003aac <woopWoop+0xbc>)
 8003a56:	781b      	ldrb	r3, [r3, #0]
 8003a58:	3b02      	subs	r3, #2
 8003a5a:	b2da      	uxtb	r2, r3
 8003a5c:	4b13      	ldr	r3, [pc, #76]	; (8003aac <woopWoop+0xbc>)
 8003a5e:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 2) {
 8003a60:	4b12      	ldr	r3, [pc, #72]	; (8003aac <woopWoop+0xbc>)
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d102      	bne.n	8003a6e <woopWoop+0x7e>
        cubeExpanding = 1;
 8003a68:	4b11      	ldr	r3, [pc, #68]	; (8003ab0 <woopWoop+0xc0>)
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	701a      	strb	r2, [r3, #0]
      }
    }
    clearCube();
 8003a6e:	f001 fb17 	bl	80050a0 <clearCube>
    drawCube(4 - cubeSize / 2, 4 - cubeSize / 2, 4 - cubeSize / 2, cubeSize);
 8003a72:	4b0e      	ldr	r3, [pc, #56]	; (8003aac <woopWoop+0xbc>)
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	085b      	lsrs	r3, r3, #1
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	f1c3 0304 	rsb	r3, r3, #4
 8003a7e:	b2d8      	uxtb	r0, r3
 8003a80:	4b0a      	ldr	r3, [pc, #40]	; (8003aac <woopWoop+0xbc>)
 8003a82:	781b      	ldrb	r3, [r3, #0]
 8003a84:	085b      	lsrs	r3, r3, #1
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	f1c3 0304 	rsb	r3, r3, #4
 8003a8c:	b2d9      	uxtb	r1, r3
 8003a8e:	4b07      	ldr	r3, [pc, #28]	; (8003aac <woopWoop+0xbc>)
 8003a90:	781b      	ldrb	r3, [r3, #0]
 8003a92:	085b      	lsrs	r3, r3, #1
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	f1c3 0304 	rsb	r3, r3, #4
 8003a9a:	b2da      	uxtb	r2, r3
 8003a9c:	4b03      	ldr	r3, [pc, #12]	; (8003aac <woopWoop+0xbc>)
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	f001 fa14 	bl	8004ecc <drawCube>
  }
} //end woopWoop()
 8003aa4:	bf00      	nop
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	2000053d 	.word	0x2000053d
 8003aac:	200002cb 	.word	0x200002cb
 8003ab0:	200001cc 	.word	0x200001cc
 8003ab4:	200004de 	.word	0x200004de
 8003ab8:	20000112 	.word	0x20000112

08003abc <glow>:

void glow() {
 8003abc:	b580      	push	{r7, lr}
 8003abe:	af00      	add	r7, sp, #0
  if (loading) {
 8003ac0:	4b68      	ldr	r3, [pc, #416]	; (8003c64 <glow+0x1a8>)
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d00a      	beq.n	8003ade <glow+0x22>
    clearCube();
 8003ac8:	f001 faea 	bl	80050a0 <clearCube>
    glowCount = 0;
 8003acc:	4b66      	ldr	r3, [pc, #408]	; (8003c68 <glow+0x1ac>)
 8003ace:	2200      	movs	r2, #0
 8003ad0:	801a      	strh	r2, [r3, #0]
    glowing = 1;
 8003ad2:	4b66      	ldr	r3, [pc, #408]	; (8003c6c <glow+0x1b0>)
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8003ad8:	4b62      	ldr	r3, [pc, #392]	; (8003c64 <glow+0x1a8>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8003ade:	4b64      	ldr	r3, [pc, #400]	; (8003c70 <glow+0x1b4>)
 8003ae0:	881b      	ldrh	r3, [r3, #0]
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	b29a      	uxth	r2, r3
 8003ae6:	4b62      	ldr	r3, [pc, #392]	; (8003c70 <glow+0x1b4>)
 8003ae8:	801a      	strh	r2, [r3, #0]
  if (timer > GLOW_TIME) {
 8003aea:	4b61      	ldr	r3, [pc, #388]	; (8003c70 <glow+0x1b4>)
 8003aec:	881a      	ldrh	r2, [r3, #0]
 8003aee:	4b61      	ldr	r3, [pc, #388]	; (8003c74 <glow+0x1b8>)
 8003af0:	881b      	ldrh	r3, [r3, #0]
 8003af2:	429a      	cmp	r2, r3
 8003af4:	f240 80b4 	bls.w	8003c60 <glow+0x1a4>
    timer = 0;
 8003af8:	4b5d      	ldr	r3, [pc, #372]	; (8003c70 <glow+0x1b4>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	801a      	strh	r2, [r3, #0]
    if (glowing) {
 8003afe:	4b5b      	ldr	r3, [pc, #364]	; (8003c6c <glow+0x1b0>)
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d05c      	beq.n	8003bc0 <glow+0x104>
      if (glowCount < 448) {
 8003b06:	4b58      	ldr	r3, [pc, #352]	; (8003c68 <glow+0x1ac>)
 8003b08:	881b      	ldrh	r3, [r3, #0]
 8003b0a:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8003b0e:	d242      	bcs.n	8003b96 <glow+0xda>
        do {
        	selX = rand() % 8;
 8003b10:	f004 fe64 	bl	80087dc <rand>
 8003b14:	4603      	mov	r3, r0
 8003b16:	425a      	negs	r2, r3
 8003b18:	f003 0307 	and.w	r3, r3, #7
 8003b1c:	f002 0207 	and.w	r2, r2, #7
 8003b20:	bf58      	it	pl
 8003b22:	4253      	negpl	r3, r2
 8003b24:	b2da      	uxtb	r2, r3
 8003b26:	4b54      	ldr	r3, [pc, #336]	; (8003c78 <glow+0x1bc>)
 8003b28:	701a      	strb	r2, [r3, #0]
        	selY = rand() % 8;
 8003b2a:	f004 fe57 	bl	80087dc <rand>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	425a      	negs	r2, r3
 8003b32:	f003 0307 	and.w	r3, r3, #7
 8003b36:	f002 0207 	and.w	r2, r2, #7
 8003b3a:	bf58      	it	pl
 8003b3c:	4253      	negpl	r3, r2
 8003b3e:	b2da      	uxtb	r2, r3
 8003b40:	4b4e      	ldr	r3, [pc, #312]	; (8003c7c <glow+0x1c0>)
 8003b42:	701a      	strb	r2, [r3, #0]
        	selZ = rand() % 8;
 8003b44:	f004 fe4a 	bl	80087dc <rand>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	425a      	negs	r2, r3
 8003b4c:	f003 0307 	and.w	r3, r3, #7
 8003b50:	f002 0207 	and.w	r2, r2, #7
 8003b54:	bf58      	it	pl
 8003b56:	4253      	negpl	r3, r2
 8003b58:	b2da      	uxtb	r2, r3
 8003b5a:	4b49      	ldr	r3, [pc, #292]	; (8003c80 <glow+0x1c4>)
 8003b5c:	701a      	strb	r2, [r3, #0]
        } while (getVoxel(selX, selY, selZ));
 8003b5e:	4b46      	ldr	r3, [pc, #280]	; (8003c78 <glow+0x1bc>)
 8003b60:	7818      	ldrb	r0, [r3, #0]
 8003b62:	4b46      	ldr	r3, [pc, #280]	; (8003c7c <glow+0x1c0>)
 8003b64:	7819      	ldrb	r1, [r3, #0]
 8003b66:	4b46      	ldr	r3, [pc, #280]	; (8003c80 <glow+0x1c4>)
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	f001 f818 	bl	8004ba0 <getVoxel>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d1cc      	bne.n	8003b10 <glow+0x54>
        setVoxel(selX, selY, selZ);
 8003b76:	4b40      	ldr	r3, [pc, #256]	; (8003c78 <glow+0x1bc>)
 8003b78:	7818      	ldrb	r0, [r3, #0]
 8003b7a:	4b40      	ldr	r3, [pc, #256]	; (8003c7c <glow+0x1c0>)
 8003b7c:	7819      	ldrb	r1, [r3, #0]
 8003b7e:	4b40      	ldr	r3, [pc, #256]	; (8003c80 <glow+0x1c4>)
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	461a      	mov	r2, r3
 8003b84:	f000 ffac 	bl	8004ae0 <setVoxel>
        glowCount++;
 8003b88:	4b37      	ldr	r3, [pc, #220]	; (8003c68 <glow+0x1ac>)
 8003b8a:	881b      	ldrh	r3, [r3, #0]
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	b29a      	uxth	r2, r3
 8003b90:	4b35      	ldr	r3, [pc, #212]	; (8003c68 <glow+0x1ac>)
 8003b92:	801a      	strh	r2, [r3, #0]
        glowing = 1;
        glowCount = 0;
      }
    }
  }
} //end glow()
 8003b94:	e064      	b.n	8003c60 <glow+0x1a4>
      } else if (glowCount < 512) {
 8003b96:	4b34      	ldr	r3, [pc, #208]	; (8003c68 <glow+0x1ac>)
 8003b98:	881b      	ldrh	r3, [r3, #0]
 8003b9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b9e:	d208      	bcs.n	8003bb2 <glow+0xf6>
        lightCube();
 8003ba0:	f001 fa5a 	bl	8005058 <lightCube>
        glowCount++;
 8003ba4:	4b30      	ldr	r3, [pc, #192]	; (8003c68 <glow+0x1ac>)
 8003ba6:	881b      	ldrh	r3, [r3, #0]
 8003ba8:	3301      	adds	r3, #1
 8003baa:	b29a      	uxth	r2, r3
 8003bac:	4b2e      	ldr	r3, [pc, #184]	; (8003c68 <glow+0x1ac>)
 8003bae:	801a      	strh	r2, [r3, #0]
} //end glow()
 8003bb0:	e056      	b.n	8003c60 <glow+0x1a4>
        glowing = 0;
 8003bb2:	4b2e      	ldr	r3, [pc, #184]	; (8003c6c <glow+0x1b0>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8003bb8:	4b2b      	ldr	r3, [pc, #172]	; (8003c68 <glow+0x1ac>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	801a      	strh	r2, [r3, #0]
} //end glow()
 8003bbe:	e04f      	b.n	8003c60 <glow+0x1a4>
      if (glowCount < 448) {
 8003bc0:	4b29      	ldr	r3, [pc, #164]	; (8003c68 <glow+0x1ac>)
 8003bc2:	881b      	ldrh	r3, [r3, #0]
 8003bc4:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8003bc8:	d242      	bcs.n	8003c50 <glow+0x194>
          selX = rand() % 8;
 8003bca:	f004 fe07 	bl	80087dc <rand>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	425a      	negs	r2, r3
 8003bd2:	f003 0307 	and.w	r3, r3, #7
 8003bd6:	f002 0207 	and.w	r2, r2, #7
 8003bda:	bf58      	it	pl
 8003bdc:	4253      	negpl	r3, r2
 8003bde:	b2da      	uxtb	r2, r3
 8003be0:	4b25      	ldr	r3, [pc, #148]	; (8003c78 <glow+0x1bc>)
 8003be2:	701a      	strb	r2, [r3, #0]
          selY = rand() % 8;
 8003be4:	f004 fdfa 	bl	80087dc <rand>
 8003be8:	4603      	mov	r3, r0
 8003bea:	425a      	negs	r2, r3
 8003bec:	f003 0307 	and.w	r3, r3, #7
 8003bf0:	f002 0207 	and.w	r2, r2, #7
 8003bf4:	bf58      	it	pl
 8003bf6:	4253      	negpl	r3, r2
 8003bf8:	b2da      	uxtb	r2, r3
 8003bfa:	4b20      	ldr	r3, [pc, #128]	; (8003c7c <glow+0x1c0>)
 8003bfc:	701a      	strb	r2, [r3, #0]
          selZ = rand() % 8;
 8003bfe:	f004 fded 	bl	80087dc <rand>
 8003c02:	4603      	mov	r3, r0
 8003c04:	425a      	negs	r2, r3
 8003c06:	f003 0307 	and.w	r3, r3, #7
 8003c0a:	f002 0207 	and.w	r2, r2, #7
 8003c0e:	bf58      	it	pl
 8003c10:	4253      	negpl	r3, r2
 8003c12:	b2da      	uxtb	r2, r3
 8003c14:	4b1a      	ldr	r3, [pc, #104]	; (8003c80 <glow+0x1c4>)
 8003c16:	701a      	strb	r2, [r3, #0]
        } while (!getVoxel(selX, selY, selZ));
 8003c18:	4b17      	ldr	r3, [pc, #92]	; (8003c78 <glow+0x1bc>)
 8003c1a:	7818      	ldrb	r0, [r3, #0]
 8003c1c:	4b17      	ldr	r3, [pc, #92]	; (8003c7c <glow+0x1c0>)
 8003c1e:	7819      	ldrb	r1, [r3, #0]
 8003c20:	4b17      	ldr	r3, [pc, #92]	; (8003c80 <glow+0x1c4>)
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	461a      	mov	r2, r3
 8003c26:	f000 ffbb 	bl	8004ba0 <getVoxel>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d0cc      	beq.n	8003bca <glow+0x10e>
        clearVoxel(selX, selY, selZ);
 8003c30:	4b11      	ldr	r3, [pc, #68]	; (8003c78 <glow+0x1bc>)
 8003c32:	7818      	ldrb	r0, [r3, #0]
 8003c34:	4b11      	ldr	r3, [pc, #68]	; (8003c7c <glow+0x1c0>)
 8003c36:	7819      	ldrb	r1, [r3, #0]
 8003c38:	4b11      	ldr	r3, [pc, #68]	; (8003c80 <glow+0x1c4>)
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	f000 ff7f 	bl	8004b40 <clearVoxel>
        glowCount++;
 8003c42:	4b09      	ldr	r3, [pc, #36]	; (8003c68 <glow+0x1ac>)
 8003c44:	881b      	ldrh	r3, [r3, #0]
 8003c46:	3301      	adds	r3, #1
 8003c48:	b29a      	uxth	r2, r3
 8003c4a:	4b07      	ldr	r3, [pc, #28]	; (8003c68 <glow+0x1ac>)
 8003c4c:	801a      	strh	r2, [r3, #0]
} //end glow()
 8003c4e:	e007      	b.n	8003c60 <glow+0x1a4>
        clearCube();
 8003c50:	f001 fa26 	bl	80050a0 <clearCube>
        glowing = 1;
 8003c54:	4b05      	ldr	r3, [pc, #20]	; (8003c6c <glow+0x1b0>)
 8003c56:	2201      	movs	r2, #1
 8003c58:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8003c5a:	4b03      	ldr	r3, [pc, #12]	; (8003c68 <glow+0x1ac>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	801a      	strh	r2, [r3, #0]
} //end glow()
 8003c60:	bf00      	nop
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	2000053d 	.word	0x2000053d
 8003c68:	200002cc 	.word	0x200002cc
 8003c6c:	2000053b 	.word	0x2000053b
 8003c70:	200004de 	.word	0x200004de
 8003c74:	20000118 	.word	0x20000118
 8003c78:	200002c6 	.word	0x200002c6
 8003c7c:	200002c7 	.word	0x200002c7
 8003c80:	200002c8 	.word	0x200002c8

08003c84 <text>:

void text(char string[], uint8_t len) {
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b086      	sub	sp, #24
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	70fb      	strb	r3, [r7, #3]
	if (loading) {
 8003c90:	4bb0      	ldr	r3, [pc, #704]	; (8003f54 <text+0x2d0>)
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00a      	beq.n	8003cae <text+0x2a>
		clearCube();
 8003c98:	f001 fa02 	bl	80050a0 <clearCube>
		charPosition = -1;
 8003c9c:	4bae      	ldr	r3, [pc, #696]	; (8003f58 <text+0x2d4>)
 8003c9e:	22ff      	movs	r2, #255	; 0xff
 8003ca0:	701a      	strb	r2, [r3, #0]
		charCounter = 0;
 8003ca2:	4bae      	ldr	r3, [pc, #696]	; (8003f5c <text+0x2d8>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	701a      	strb	r2, [r3, #0]
		loading = 0;
 8003ca8:	4baa      	ldr	r3, [pc, #680]	; (8003f54 <text+0x2d0>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	701a      	strb	r2, [r3, #0]
	}
	timer++;
 8003cae:	4bac      	ldr	r3, [pc, #688]	; (8003f60 <text+0x2dc>)
 8003cb0:	881b      	ldrh	r3, [r3, #0]
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	b29a      	uxth	r2, r3
 8003cb6:	4baa      	ldr	r3, [pc, #680]	; (8003f60 <text+0x2dc>)
 8003cb8:	801a      	strh	r2, [r3, #0]
	if (timer > TEXT_TIME) {
 8003cba:	4ba9      	ldr	r3, [pc, #676]	; (8003f60 <text+0x2dc>)
 8003cbc:	881a      	ldrh	r2, [r3, #0]
 8003cbe:	4ba9      	ldr	r3, [pc, #676]	; (8003f64 <text+0x2e0>)
 8003cc0:	881b      	ldrh	r3, [r3, #0]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	f240 817e 	bls.w	8003fc4 <text+0x340>
		timer = 0;
 8003cc8:	4ba5      	ldr	r3, [pc, #660]	; (8003f60 <text+0x2dc>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	801a      	strh	r2, [r3, #0]

		shift(NEG_Z);
 8003cce:	2003      	movs	r0, #3
 8003cd0:	f000 ffce 	bl	8004c70 <shift>
		charPosition++;
 8003cd4:	4ba0      	ldr	r3, [pc, #640]	; (8003f58 <text+0x2d4>)
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	3301      	adds	r3, #1
 8003cda:	b2da      	uxtb	r2, r3
 8003cdc:	4b9e      	ldr	r3, [pc, #632]	; (8003f58 <text+0x2d4>)
 8003cde:	701a      	strb	r2, [r3, #0]

		if (charPosition == 7) {
 8003ce0:	4b9d      	ldr	r3, [pc, #628]	; (8003f58 <text+0x2d4>)
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	2b07      	cmp	r3, #7
 8003ce6:	d112      	bne.n	8003d0e <text+0x8a>
			charCounter++;
 8003ce8:	4b9c      	ldr	r3, [pc, #624]	; (8003f5c <text+0x2d8>)
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	3301      	adds	r3, #1
 8003cee:	b2da      	uxtb	r2, r3
 8003cf0:	4b9a      	ldr	r3, [pc, #616]	; (8003f5c <text+0x2d8>)
 8003cf2:	701a      	strb	r2, [r3, #0]
			if (charCounter > len - 1) {
 8003cf4:	4b99      	ldr	r3, [pc, #612]	; (8003f5c <text+0x2d8>)
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	78fb      	ldrb	r3, [r7, #3]
 8003cfc:	3b01      	subs	r3, #1
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	dd02      	ble.n	8003d08 <text+0x84>
				charCounter = 0;
 8003d02:	4b96      	ldr	r3, [pc, #600]	; (8003f5c <text+0x2d8>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	701a      	strb	r2, [r3, #0]
			}
			charPosition = 0;
 8003d08:	4b93      	ldr	r3, [pc, #588]	; (8003f58 <text+0x2d4>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	701a      	strb	r2, [r3, #0]
		}

		if (charPosition == 0) {
 8003d0e:	4b92      	ldr	r3, [pc, #584]	; (8003f58 <text+0x2d4>)
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f040 8156 	bne.w	8003fc4 <text+0x340>

			//charSelection = string[charCounter] - '0';
			switch(string[charCounter]){
 8003d18:	4b90      	ldr	r3, [pc, #576]	; (8003f5c <text+0x2d8>)
 8003d1a:	781b      	ldrb	r3, [r3, #0]
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4413      	add	r3, r2
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	3b30      	subs	r3, #48	; 0x30
 8003d26:	2b26      	cmp	r3, #38	; 0x26
 8003d28:	f200 814e 	bhi.w	8003fc8 <text+0x344>
 8003d2c:	a201      	add	r2, pc, #4	; (adr r2, 8003d34 <text+0xb0>)
 8003d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d32:	bf00      	nop
 8003d34:	08003f4d 	.word	0x08003f4d
 8003d38:	08003f8d 	.word	0x08003f8d
 8003d3c:	08003f8d 	.word	0x08003f8d
 8003d40:	08003f8d 	.word	0x08003f8d
 8003d44:	08003f8d 	.word	0x08003f8d
 8003d48:	08003f8d 	.word	0x08003f8d
 8003d4c:	08003f8d 	.word	0x08003f8d
 8003d50:	08003f8d 	.word	0x08003f8d
 8003d54:	08003f8d 	.word	0x08003f8d
 8003d58:	08003f8d 	.word	0x08003f8d
 8003d5c:	08003fc9 	.word	0x08003fc9
 8003d60:	08003fc9 	.word	0x08003fc9
 8003d64:	08003fc9 	.word	0x08003fc9
 8003d68:	08003fc9 	.word	0x08003fc9
 8003d6c:	08003fc9 	.word	0x08003fc9
 8003d70:	08003fc9 	.word	0x08003fc9
 8003d74:	08003fc9 	.word	0x08003fc9
 8003d78:	08003dd1 	.word	0x08003dd1
 8003d7c:	08003fc9 	.word	0x08003fc9
 8003d80:	08003df7 	.word	0x08003df7
 8003d84:	08003e1d 	.word	0x08003e1d
 8003d88:	08003e43 	.word	0x08003e43
 8003d8c:	08003fc9 	.word	0x08003fc9
 8003d90:	08003e69 	.word	0x08003e69
 8003d94:	08003fc9 	.word	0x08003fc9
 8003d98:	08003fc9 	.word	0x08003fc9
 8003d9c:	08003fc9 	.word	0x08003fc9
 8003da0:	08003fc9 	.word	0x08003fc9
 8003da4:	08003fc9 	.word	0x08003fc9
 8003da8:	08003e8f 	.word	0x08003e8f
 8003dac:	08003eb5 	.word	0x08003eb5
 8003db0:	08003f4d 	.word	0x08003f4d
 8003db4:	08003fc9 	.word	0x08003fc9
 8003db8:	08003fc9 	.word	0x08003fc9
 8003dbc:	08003edb 	.word	0x08003edb
 8003dc0:	08003f01 	.word	0x08003f01
 8003dc4:	08003fc9 	.word	0x08003fc9
 8003dc8:	08003fc9 	.word	0x08003fc9
 8003dcc:	08003f27 	.word	0x08003f27
				case 'A':
					for (uint8_t i = 0; i < 8; i++) {
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	75fb      	strb	r3, [r7, #23]
 8003dd4:	e00b      	b.n	8003dee <text+0x16a>
						cube[i][0] = characters[10][i];
 8003dd6:	7dfa      	ldrb	r2, [r7, #23]
 8003dd8:	7dfb      	ldrb	r3, [r7, #23]
 8003dda:	4963      	ldr	r1, [pc, #396]	; (8003f68 <text+0x2e4>)
 8003ddc:	440a      	add	r2, r1
 8003dde:	f892 1050 	ldrb.w	r1, [r2, #80]	; 0x50
 8003de2:	4a62      	ldr	r2, [pc, #392]	; (8003f6c <text+0x2e8>)
 8003de4:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003de8:	7dfb      	ldrb	r3, [r7, #23]
 8003dea:	3301      	adds	r3, #1
 8003dec:	75fb      	strb	r3, [r7, #23]
 8003dee:	7dfb      	ldrb	r3, [r7, #23]
 8003df0:	2b07      	cmp	r3, #7
 8003df2:	d9f0      	bls.n	8003dd6 <text+0x152>
					} //end for
				break;
 8003df4:	e0e9      	b.n	8003fca <text+0x346>
				case 'C':
					for (uint8_t i = 0; i < 8; i++) {
 8003df6:	2300      	movs	r3, #0
 8003df8:	75bb      	strb	r3, [r7, #22]
 8003dfa:	e00b      	b.n	8003e14 <text+0x190>
						cube[i][0] = characters[11][i];
 8003dfc:	7dba      	ldrb	r2, [r7, #22]
 8003dfe:	7dbb      	ldrb	r3, [r7, #22]
 8003e00:	4959      	ldr	r1, [pc, #356]	; (8003f68 <text+0x2e4>)
 8003e02:	440a      	add	r2, r1
 8003e04:	f892 1058 	ldrb.w	r1, [r2, #88]	; 0x58
 8003e08:	4a58      	ldr	r2, [pc, #352]	; (8003f6c <text+0x2e8>)
 8003e0a:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003e0e:	7dbb      	ldrb	r3, [r7, #22]
 8003e10:	3301      	adds	r3, #1
 8003e12:	75bb      	strb	r3, [r7, #22]
 8003e14:	7dbb      	ldrb	r3, [r7, #22]
 8003e16:	2b07      	cmp	r3, #7
 8003e18:	d9f0      	bls.n	8003dfc <text+0x178>
					} //end for
				break;
 8003e1a:	e0d6      	b.n	8003fca <text+0x346>
				case 'D':
					for (uint8_t i = 0; i < 8; i++) {
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	757b      	strb	r3, [r7, #21]
 8003e20:	e00b      	b.n	8003e3a <text+0x1b6>
						cube[i][0] = characters[12][i];
 8003e22:	7d7a      	ldrb	r2, [r7, #21]
 8003e24:	7d7b      	ldrb	r3, [r7, #21]
 8003e26:	4950      	ldr	r1, [pc, #320]	; (8003f68 <text+0x2e4>)
 8003e28:	440a      	add	r2, r1
 8003e2a:	f892 1060 	ldrb.w	r1, [r2, #96]	; 0x60
 8003e2e:	4a4f      	ldr	r2, [pc, #316]	; (8003f6c <text+0x2e8>)
 8003e30:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003e34:	7d7b      	ldrb	r3, [r7, #21]
 8003e36:	3301      	adds	r3, #1
 8003e38:	757b      	strb	r3, [r7, #21]
 8003e3a:	7d7b      	ldrb	r3, [r7, #21]
 8003e3c:	2b07      	cmp	r3, #7
 8003e3e:	d9f0      	bls.n	8003e22 <text+0x19e>
					} //end for
				break;
 8003e40:	e0c3      	b.n	8003fca <text+0x346>
				case 'E':
					for (uint8_t i = 0; i < 8; i++) {
 8003e42:	2300      	movs	r3, #0
 8003e44:	753b      	strb	r3, [r7, #20]
 8003e46:	e00b      	b.n	8003e60 <text+0x1dc>
						cube[i][0] = characters[13][i];
 8003e48:	7d3a      	ldrb	r2, [r7, #20]
 8003e4a:	7d3b      	ldrb	r3, [r7, #20]
 8003e4c:	4946      	ldr	r1, [pc, #280]	; (8003f68 <text+0x2e4>)
 8003e4e:	440a      	add	r2, r1
 8003e50:	f892 1068 	ldrb.w	r1, [r2, #104]	; 0x68
 8003e54:	4a45      	ldr	r2, [pc, #276]	; (8003f6c <text+0x2e8>)
 8003e56:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003e5a:	7d3b      	ldrb	r3, [r7, #20]
 8003e5c:	3301      	adds	r3, #1
 8003e5e:	753b      	strb	r3, [r7, #20]
 8003e60:	7d3b      	ldrb	r3, [r7, #20]
 8003e62:	2b07      	cmp	r3, #7
 8003e64:	d9f0      	bls.n	8003e48 <text+0x1c4>
					} //end for
				break;
 8003e66:	e0b0      	b.n	8003fca <text+0x346>
				case 'G':
					for (uint8_t i = 0; i < 8; i++) {
 8003e68:	2300      	movs	r3, #0
 8003e6a:	74fb      	strb	r3, [r7, #19]
 8003e6c:	e00b      	b.n	8003e86 <text+0x202>
						cube[i][0] = characters[14][i];
 8003e6e:	7cfa      	ldrb	r2, [r7, #19]
 8003e70:	7cfb      	ldrb	r3, [r7, #19]
 8003e72:	493d      	ldr	r1, [pc, #244]	; (8003f68 <text+0x2e4>)
 8003e74:	440a      	add	r2, r1
 8003e76:	f892 1070 	ldrb.w	r1, [r2, #112]	; 0x70
 8003e7a:	4a3c      	ldr	r2, [pc, #240]	; (8003f6c <text+0x2e8>)
 8003e7c:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003e80:	7cfb      	ldrb	r3, [r7, #19]
 8003e82:	3301      	adds	r3, #1
 8003e84:	74fb      	strb	r3, [r7, #19]
 8003e86:	7cfb      	ldrb	r3, [r7, #19]
 8003e88:	2b07      	cmp	r3, #7
 8003e8a:	d9f0      	bls.n	8003e6e <text+0x1ea>
					} //end for
				break;
 8003e8c:	e09d      	b.n	8003fca <text+0x346>
				case 'M':
					for (uint8_t i = 0; i < 8; i++) {
 8003e8e:	2300      	movs	r3, #0
 8003e90:	74bb      	strb	r3, [r7, #18]
 8003e92:	e00b      	b.n	8003eac <text+0x228>
						cube[i][0] = characters[15][i];
 8003e94:	7cba      	ldrb	r2, [r7, #18]
 8003e96:	7cbb      	ldrb	r3, [r7, #18]
 8003e98:	4933      	ldr	r1, [pc, #204]	; (8003f68 <text+0x2e4>)
 8003e9a:	440a      	add	r2, r1
 8003e9c:	f892 1078 	ldrb.w	r1, [r2, #120]	; 0x78
 8003ea0:	4a32      	ldr	r2, [pc, #200]	; (8003f6c <text+0x2e8>)
 8003ea2:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003ea6:	7cbb      	ldrb	r3, [r7, #18]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	74bb      	strb	r3, [r7, #18]
 8003eac:	7cbb      	ldrb	r3, [r7, #18]
 8003eae:	2b07      	cmp	r3, #7
 8003eb0:	d9f0      	bls.n	8003e94 <text+0x210>
					} //end for
				break;
 8003eb2:	e08a      	b.n	8003fca <text+0x346>
				case 'N': //ENIE
					for (uint8_t i = 0; i < 8; i++) {
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	747b      	strb	r3, [r7, #17]
 8003eb8:	e00b      	b.n	8003ed2 <text+0x24e>
						cube[i][0] = characters[16][i];
 8003eba:	7c7a      	ldrb	r2, [r7, #17]
 8003ebc:	7c7b      	ldrb	r3, [r7, #17]
 8003ebe:	492a      	ldr	r1, [pc, #168]	; (8003f68 <text+0x2e4>)
 8003ec0:	440a      	add	r2, r1
 8003ec2:	f892 1080 	ldrb.w	r1, [r2, #128]	; 0x80
 8003ec6:	4a29      	ldr	r2, [pc, #164]	; (8003f6c <text+0x2e8>)
 8003ec8:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003ecc:	7c7b      	ldrb	r3, [r7, #17]
 8003ece:	3301      	adds	r3, #1
 8003ed0:	747b      	strb	r3, [r7, #17]
 8003ed2:	7c7b      	ldrb	r3, [r7, #17]
 8003ed4:	2b07      	cmp	r3, #7
 8003ed6:	d9f0      	bls.n	8003eba <text+0x236>
					} //end for
				break;
 8003ed8:	e077      	b.n	8003fca <text+0x346>
				case 'R':
					for (uint8_t i = 0; i < 8; i++) {
 8003eda:	2300      	movs	r3, #0
 8003edc:	743b      	strb	r3, [r7, #16]
 8003ede:	e00b      	b.n	8003ef8 <text+0x274>
						cube[i][0] = characters[17][i];
 8003ee0:	7c3a      	ldrb	r2, [r7, #16]
 8003ee2:	7c3b      	ldrb	r3, [r7, #16]
 8003ee4:	4920      	ldr	r1, [pc, #128]	; (8003f68 <text+0x2e4>)
 8003ee6:	440a      	add	r2, r1
 8003ee8:	f892 1088 	ldrb.w	r1, [r2, #136]	; 0x88
 8003eec:	4a1f      	ldr	r2, [pc, #124]	; (8003f6c <text+0x2e8>)
 8003eee:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003ef2:	7c3b      	ldrb	r3, [r7, #16]
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	743b      	strb	r3, [r7, #16]
 8003ef8:	7c3b      	ldrb	r3, [r7, #16]
 8003efa:	2b07      	cmp	r3, #7
 8003efc:	d9f0      	bls.n	8003ee0 <text+0x25c>
					} //end for
				break;
 8003efe:	e064      	b.n	8003fca <text+0x346>
				case 'S':
					for (uint8_t i = 0; i < 8; i++) {
 8003f00:	2300      	movs	r3, #0
 8003f02:	73fb      	strb	r3, [r7, #15]
 8003f04:	e00b      	b.n	8003f1e <text+0x29a>
						cube[i][0] = characters[18][i];
 8003f06:	7bfa      	ldrb	r2, [r7, #15]
 8003f08:	7bfb      	ldrb	r3, [r7, #15]
 8003f0a:	4917      	ldr	r1, [pc, #92]	; (8003f68 <text+0x2e4>)
 8003f0c:	440a      	add	r2, r1
 8003f0e:	f892 1090 	ldrb.w	r1, [r2, #144]	; 0x90
 8003f12:	4a16      	ldr	r2, [pc, #88]	; (8003f6c <text+0x2e8>)
 8003f14:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003f18:	7bfb      	ldrb	r3, [r7, #15]
 8003f1a:	3301      	adds	r3, #1
 8003f1c:	73fb      	strb	r3, [r7, #15]
 8003f1e:	7bfb      	ldrb	r3, [r7, #15]
 8003f20:	2b07      	cmp	r3, #7
 8003f22:	d9f0      	bls.n	8003f06 <text+0x282>
					} //end for
				break;
 8003f24:	e051      	b.n	8003fca <text+0x346>
				case 'V':
					for (uint8_t i = 0; i < 8; i++) {
 8003f26:	2300      	movs	r3, #0
 8003f28:	73bb      	strb	r3, [r7, #14]
 8003f2a:	e00b      	b.n	8003f44 <text+0x2c0>
						cube[i][0] = characters[19][i];
 8003f2c:	7bba      	ldrb	r2, [r7, #14]
 8003f2e:	7bbb      	ldrb	r3, [r7, #14]
 8003f30:	490d      	ldr	r1, [pc, #52]	; (8003f68 <text+0x2e4>)
 8003f32:	440a      	add	r2, r1
 8003f34:	f892 1098 	ldrb.w	r1, [r2, #152]	; 0x98
 8003f38:	4a0c      	ldr	r2, [pc, #48]	; (8003f6c <text+0x2e8>)
 8003f3a:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003f3e:	7bbb      	ldrb	r3, [r7, #14]
 8003f40:	3301      	adds	r3, #1
 8003f42:	73bb      	strb	r3, [r7, #14]
 8003f44:	7bbb      	ldrb	r3, [r7, #14]
 8003f46:	2b07      	cmp	r3, #7
 8003f48:	d9f0      	bls.n	8003f2c <text+0x2a8>
					} //end for
				break;
 8003f4a:	e03e      	b.n	8003fca <text+0x346>
				case 'O':
				case '0':
					for (uint8_t i = 0; i < 8; i++) {
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	737b      	strb	r3, [r7, #13]
 8003f50:	e018      	b.n	8003f84 <text+0x300>
 8003f52:	bf00      	nop
 8003f54:	2000053d 	.word	0x2000053d
 8003f58:	200002cf 	.word	0x200002cf
 8003f5c:	200002ce 	.word	0x200002ce
 8003f60:	200004de 	.word	0x200004de
 8003f64:	2000011a 	.word	0x2000011a
 8003f68:	20000120 	.word	0x20000120
 8003f6c:	200004e8 	.word	0x200004e8
						cube[i][0] = characters[0][i];
 8003f70:	7b7a      	ldrb	r2, [r7, #13]
 8003f72:	7b7b      	ldrb	r3, [r7, #13]
 8003f74:	4917      	ldr	r1, [pc, #92]	; (8003fd4 <text+0x350>)
 8003f76:	5c89      	ldrb	r1, [r1, r2]
 8003f78:	4a17      	ldr	r2, [pc, #92]	; (8003fd8 <text+0x354>)
 8003f7a:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003f7e:	7b7b      	ldrb	r3, [r7, #13]
 8003f80:	3301      	adds	r3, #1
 8003f82:	737b      	strb	r3, [r7, #13]
 8003f84:	7b7b      	ldrb	r3, [r7, #13]
 8003f86:	2b07      	cmp	r3, #7
 8003f88:	d9f2      	bls.n	8003f70 <text+0x2ec>
					} //end for
				break;
 8003f8a:	e01e      	b.n	8003fca <text+0x346>
				case '5':
				case '6':
				case '7':
				case '8':
				case '9':
					for (uint8_t i = 0; i < 8; i++) {
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	733b      	strb	r3, [r7, #12]
 8003f90:	e014      	b.n	8003fbc <text+0x338>
						cube[i][0] = characters[string[charCounter] - '0'][i];
 8003f92:	4b12      	ldr	r3, [pc, #72]	; (8003fdc <text+0x358>)
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	461a      	mov	r2, r3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	4413      	add	r3, r2
 8003f9c:	781b      	ldrb	r3, [r3, #0]
 8003f9e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8003fa2:	7b3a      	ldrb	r2, [r7, #12]
 8003fa4:	7b3b      	ldrb	r3, [r7, #12]
 8003fa6:	480b      	ldr	r0, [pc, #44]	; (8003fd4 <text+0x350>)
 8003fa8:	00c9      	lsls	r1, r1, #3
 8003faa:	4401      	add	r1, r0
 8003fac:	440a      	add	r2, r1
 8003fae:	7811      	ldrb	r1, [r2, #0]
 8003fb0:	4a09      	ldr	r2, [pc, #36]	; (8003fd8 <text+0x354>)
 8003fb2:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003fb6:	7b3b      	ldrb	r3, [r7, #12]
 8003fb8:	3301      	adds	r3, #1
 8003fba:	733b      	strb	r3, [r7, #12]
 8003fbc:	7b3b      	ldrb	r3, [r7, #12]
 8003fbe:	2b07      	cmp	r3, #7
 8003fc0:	d9e7      	bls.n	8003f92 <text+0x30e>
					} //end for
				default:
				break;
 8003fc2:	e001      	b.n	8003fc8 <text+0x344>
			} //end switch
		} //end if charPosition
 8003fc4:	bf00      	nop
 8003fc6:	e000      	b.n	8003fca <text+0x346>
				break;
 8003fc8:	bf00      	nop
	}
} //end text()
 8003fca:	bf00      	nop
 8003fcc:	3718      	adds	r7, #24
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	20000120 	.word	0x20000120
 8003fd8:	200004e8 	.word	0x200004e8
 8003fdc:	200002ce 	.word	0x200002ce

08003fe0 <fireWork>:

void fireWork (void){
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0

	if (loading != 0) {
 8003fe6:	4b80      	ldr	r3, [pc, #512]	; (80041e8 <fireWork+0x208>)
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d004      	beq.n	8003ff8 <fireWork+0x18>
	    clearCube();
 8003fee:	f001 f857 	bl	80050a0 <clearCube>
	    loading = 0;
 8003ff2:	4b7d      	ldr	r3, [pc, #500]	; (80041e8 <fireWork+0x208>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	701a      	strb	r2, [r3, #0]
	}

	timer++;
 8003ff8:	4b7c      	ldr	r3, [pc, #496]	; (80041ec <fireWork+0x20c>)
 8003ffa:	881b      	ldrh	r3, [r3, #0]
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	4b7a      	ldr	r3, [pc, #488]	; (80041ec <fireWork+0x20c>)
 8004002:	801a      	strh	r2, [r3, #0]
	if (timer > FIREWORK_TIME){
 8004004:	4b79      	ldr	r3, [pc, #484]	; (80041ec <fireWork+0x20c>)
 8004006:	881a      	ldrh	r2, [r3, #0]
 8004008:	4b79      	ldr	r3, [pc, #484]	; (80041f0 <fireWork+0x210>)
 800400a:	881b      	ldrh	r3, [r3, #0]
 800400c:	429a      	cmp	r2, r3
 800400e:	f240 836c 	bls.w	80046ea <fireWork+0x70a>

		timer = 0;
 8004012:	4b76      	ldr	r3, [pc, #472]	; (80041ec <fireWork+0x20c>)
 8004014:	2200      	movs	r2, #0
 8004016:	801a      	strh	r2, [r3, #0]
		clearCube();
 8004018:	f001 f842 	bl	80050a0 <clearCube>

		switch (statusFireWork){
 800401c:	4b75      	ldr	r3, [pc, #468]	; (80041f4 <fireWork+0x214>)
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	2b03      	cmp	r3, #3
 8004022:	f200 8364 	bhi.w	80046ee <fireWork+0x70e>
 8004026:	a201      	add	r2, pc, #4	; (adr r2, 800402c <fireWork+0x4c>)
 8004028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800402c:	0800403d 	.word	0x0800403d
 8004030:	08004099 	.word	0x08004099
 8004034:	080041d7 	.word	0x080041d7
 8004038:	080044f1 	.word	0x080044f1
			case NEW_FW:
				rocketX = 2 + (rand() % 4); //between 2 and 5.
 800403c:	f004 fbce 	bl	80087dc <rand>
 8004040:	4603      	mov	r3, r0
 8004042:	425a      	negs	r2, r3
 8004044:	f003 0303 	and.w	r3, r3, #3
 8004048:	f002 0203 	and.w	r2, r2, #3
 800404c:	bf58      	it	pl
 800404e:	4253      	negpl	r3, r2
 8004050:	b2db      	uxtb	r3, r3
 8004052:	3302      	adds	r3, #2
 8004054:	b2da      	uxtb	r2, r3
 8004056:	4b68      	ldr	r3, [pc, #416]	; (80041f8 <fireWork+0x218>)
 8004058:	701a      	strb	r2, [r3, #0]
				rocketY = 2 + (rand() % 4); //between 2 and 5.
 800405a:	f004 fbbf 	bl	80087dc <rand>
 800405e:	4603      	mov	r3, r0
 8004060:	425a      	negs	r2, r3
 8004062:	f003 0303 	and.w	r3, r3, #3
 8004066:	f002 0203 	and.w	r2, r2, #3
 800406a:	bf58      	it	pl
 800406c:	4253      	negpl	r3, r2
 800406e:	b2db      	uxtb	r3, r3
 8004070:	3302      	adds	r3, #2
 8004072:	b2da      	uxtb	r2, r3
 8004074:	4b61      	ldr	r3, [pc, #388]	; (80041fc <fireWork+0x21c>)
 8004076:	701a      	strb	r2, [r3, #0]
				rocketZ = 0;
 8004078:	4b61      	ldr	r3, [pc, #388]	; (8004200 <fireWork+0x220>)
 800407a:	2200      	movs	r2, #0
 800407c:	701a      	strb	r2, [r3, #0]
				setVoxel(rocketX, rocketZ, rocketY);
 800407e:	4b5e      	ldr	r3, [pc, #376]	; (80041f8 <fireWork+0x218>)
 8004080:	7818      	ldrb	r0, [r3, #0]
 8004082:	4b5f      	ldr	r3, [pc, #380]	; (8004200 <fireWork+0x220>)
 8004084:	7819      	ldrb	r1, [r3, #0]
 8004086:	4b5d      	ldr	r3, [pc, #372]	; (80041fc <fireWork+0x21c>)
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	461a      	mov	r2, r3
 800408c:	f000 fd28 	bl	8004ae0 <setVoxel>
				statusFireWork = RISING_ROCKET;
 8004090:	4b58      	ldr	r3, [pc, #352]	; (80041f4 <fireWork+0x214>)
 8004092:	2201      	movs	r2, #1
 8004094:	701a      	strb	r2, [r3, #0]
			break;
 8004096:	e32f      	b.n	80046f8 <fireWork+0x718>
			case RISING_ROCKET:
				rocketZ++;
 8004098:	4b59      	ldr	r3, [pc, #356]	; (8004200 <fireWork+0x220>)
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	3301      	adds	r3, #1
 800409e:	b2da      	uxtb	r2, r3
 80040a0:	4b57      	ldr	r3, [pc, #348]	; (8004200 <fireWork+0x220>)
 80040a2:	701a      	strb	r2, [r3, #0]
				if (rocketZ > 4){
 80040a4:	4b56      	ldr	r3, [pc, #344]	; (8004200 <fireWork+0x220>)
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	2b04      	cmp	r3, #4
 80040aa:	f240 808a 	bls.w	80041c2 <fireWork+0x1e2>
					statusFireWork = EXPLODING;
 80040ae:	4b51      	ldr	r3, [pc, #324]	; (80041f4 <fireWork+0x214>)
 80040b0:	2202      	movs	r2, #2
 80040b2:	701a      	strb	r2, [r3, #0]
//					statusFireWork = NEW_FW;
					deadParticles = 0;
 80040b4:	4b53      	ldr	r3, [pc, #332]	; (8004204 <fireWork+0x224>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	701a      	strb	r2, [r3, #0]
					explocionCicle = 0;
 80040ba:	4b53      	ldr	r3, [pc, #332]	; (8004208 <fireWork+0x228>)
 80040bc:	2200      	movs	r2, #0
 80040be:	701a      	strb	r2, [r3, #0]
					numParticles = (30 + (rand() % 10) ); //num of particles between 30 and 40.
 80040c0:	f004 fb8c 	bl	80087dc <rand>
 80040c4:	4601      	mov	r1, r0
 80040c6:	4b51      	ldr	r3, [pc, #324]	; (800420c <fireWork+0x22c>)
 80040c8:	fb83 2301 	smull	r2, r3, r3, r1
 80040cc:	109a      	asrs	r2, r3, #2
 80040ce:	17cb      	asrs	r3, r1, #31
 80040d0:	1ad2      	subs	r2, r2, r3
 80040d2:	4613      	mov	r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	4413      	add	r3, r2
 80040d8:	005b      	lsls	r3, r3, #1
 80040da:	1aca      	subs	r2, r1, r3
 80040dc:	b2d3      	uxtb	r3, r2
 80040de:	331e      	adds	r3, #30
 80040e0:	b2da      	uxtb	r2, r3
 80040e2:	4b4b      	ldr	r3, [pc, #300]	; (8004210 <fireWork+0x230>)
 80040e4:	701a      	strb	r2, [r3, #0]
					for(uint8_t i = 0 ; i < numParticles; i++){
 80040e6:	2300      	movs	r3, #0
 80040e8:	71fb      	strb	r3, [r7, #7]
 80040ea:	e065      	b.n	80041b8 <fireWork+0x1d8>
						particle[i].partX = rocketX;
 80040ec:	4b42      	ldr	r3, [pc, #264]	; (80041f8 <fireWork+0x218>)
 80040ee:	781a      	ldrb	r2, [r3, #0]
 80040f0:	79fb      	ldrb	r3, [r7, #7]
 80040f2:	b251      	sxtb	r1, r2
 80040f4:	4a47      	ldr	r2, [pc, #284]	; (8004214 <fireWork+0x234>)
 80040f6:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
						particle[i].partY = rocketY;
 80040fa:	4b40      	ldr	r3, [pc, #256]	; (80041fc <fireWork+0x21c>)
 80040fc:	781a      	ldrb	r2, [r3, #0]
 80040fe:	79fb      	ldrb	r3, [r7, #7]
 8004100:	b251      	sxtb	r1, r2
 8004102:	4a44      	ldr	r2, [pc, #272]	; (8004214 <fireWork+0x234>)
 8004104:	00db      	lsls	r3, r3, #3
 8004106:	4413      	add	r3, r2
 8004108:	460a      	mov	r2, r1
 800410a:	705a      	strb	r2, [r3, #1]
						particle[i].partZ = rocketZ;
 800410c:	4b3c      	ldr	r3, [pc, #240]	; (8004200 <fireWork+0x220>)
 800410e:	781a      	ldrb	r2, [r3, #0]
 8004110:	79fb      	ldrb	r3, [r7, #7]
 8004112:	b251      	sxtb	r1, r2
 8004114:	4a3f      	ldr	r2, [pc, #252]	; (8004214 <fireWork+0x234>)
 8004116:	00db      	lsls	r3, r3, #3
 8004118:	4413      	add	r3, r2
 800411a:	460a      	mov	r2, r1
 800411c:	709a      	strb	r2, [r3, #2]
						particle[i].velX = -2 + (rand() % 5);
 800411e:	f004 fb5d 	bl	80087dc <rand>
 8004122:	4601      	mov	r1, r0
 8004124:	4b39      	ldr	r3, [pc, #228]	; (800420c <fireWork+0x22c>)
 8004126:	fb83 2301 	smull	r2, r3, r3, r1
 800412a:	105a      	asrs	r2, r3, #1
 800412c:	17cb      	asrs	r3, r1, #31
 800412e:	1ad2      	subs	r2, r2, r3
 8004130:	4613      	mov	r3, r2
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	4413      	add	r3, r2
 8004136:	1aca      	subs	r2, r1, r3
 8004138:	b2d3      	uxtb	r3, r2
 800413a:	3b02      	subs	r3, #2
 800413c:	b2da      	uxtb	r2, r3
 800413e:	79fb      	ldrb	r3, [r7, #7]
 8004140:	b251      	sxtb	r1, r2
 8004142:	4a34      	ldr	r2, [pc, #208]	; (8004214 <fireWork+0x234>)
 8004144:	00db      	lsls	r3, r3, #3
 8004146:	4413      	add	r3, r2
 8004148:	460a      	mov	r2, r1
 800414a:	70da      	strb	r2, [r3, #3]
						particle[i].velY = -2 + (rand() % 5);
 800414c:	f004 fb46 	bl	80087dc <rand>
 8004150:	4601      	mov	r1, r0
 8004152:	4b2e      	ldr	r3, [pc, #184]	; (800420c <fireWork+0x22c>)
 8004154:	fb83 2301 	smull	r2, r3, r3, r1
 8004158:	105a      	asrs	r2, r3, #1
 800415a:	17cb      	asrs	r3, r1, #31
 800415c:	1ad2      	subs	r2, r2, r3
 800415e:	4613      	mov	r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	4413      	add	r3, r2
 8004164:	1aca      	subs	r2, r1, r3
 8004166:	b2d3      	uxtb	r3, r2
 8004168:	3b02      	subs	r3, #2
 800416a:	b2da      	uxtb	r2, r3
 800416c:	79fb      	ldrb	r3, [r7, #7]
 800416e:	b251      	sxtb	r1, r2
 8004170:	4a28      	ldr	r2, [pc, #160]	; (8004214 <fireWork+0x234>)
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	4413      	add	r3, r2
 8004176:	460a      	mov	r2, r1
 8004178:	711a      	strb	r2, [r3, #4]
						particle[i].velZ = -1 + (rand() % 3);
 800417a:	f004 fb2f 	bl	80087dc <rand>
 800417e:	4601      	mov	r1, r0
 8004180:	4b25      	ldr	r3, [pc, #148]	; (8004218 <fireWork+0x238>)
 8004182:	fb83 3201 	smull	r3, r2, r3, r1
 8004186:	17cb      	asrs	r3, r1, #31
 8004188:	1ad2      	subs	r2, r2, r3
 800418a:	4613      	mov	r3, r2
 800418c:	005b      	lsls	r3, r3, #1
 800418e:	4413      	add	r3, r2
 8004190:	1aca      	subs	r2, r1, r3
 8004192:	b2d3      	uxtb	r3, r2
 8004194:	3b01      	subs	r3, #1
 8004196:	b2da      	uxtb	r2, r3
 8004198:	79fb      	ldrb	r3, [r7, #7]
 800419a:	b251      	sxtb	r1, r2
 800419c:	4a1d      	ldr	r2, [pc, #116]	; (8004214 <fireWork+0x234>)
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	4413      	add	r3, r2
 80041a2:	460a      	mov	r2, r1
 80041a4:	715a      	strb	r2, [r3, #5]
						particle[i].resting = 0;
 80041a6:	79fb      	ldrb	r3, [r7, #7]
 80041a8:	4a1a      	ldr	r2, [pc, #104]	; (8004214 <fireWork+0x234>)
 80041aa:	00db      	lsls	r3, r3, #3
 80041ac:	4413      	add	r3, r2
 80041ae:	2200      	movs	r2, #0
 80041b0:	71da      	strb	r2, [r3, #7]
					for(uint8_t i = 0 ; i < numParticles; i++){
 80041b2:	79fb      	ldrb	r3, [r7, #7]
 80041b4:	3301      	adds	r3, #1
 80041b6:	71fb      	strb	r3, [r7, #7]
 80041b8:	4b15      	ldr	r3, [pc, #84]	; (8004210 <fireWork+0x230>)
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	79fa      	ldrb	r2, [r7, #7]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d394      	bcc.n	80040ec <fireWork+0x10c>
					}
				}
				setVoxel(rocketX, rocketZ, rocketY);
 80041c2:	4b0d      	ldr	r3, [pc, #52]	; (80041f8 <fireWork+0x218>)
 80041c4:	7818      	ldrb	r0, [r3, #0]
 80041c6:	4b0e      	ldr	r3, [pc, #56]	; (8004200 <fireWork+0x220>)
 80041c8:	7819      	ldrb	r1, [r3, #0]
 80041ca:	4b0c      	ldr	r3, [pc, #48]	; (80041fc <fireWork+0x21c>)
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	461a      	mov	r2, r3
 80041d0:	f000 fc86 	bl	8004ae0 <setVoxel>
			break;
 80041d4:	e290      	b.n	80046f8 <fireWork+0x718>
			case EXPLODING:
				explocionCicle++;
 80041d6:	4b0c      	ldr	r3, [pc, #48]	; (8004208 <fireWork+0x228>)
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	3301      	adds	r3, #1
 80041dc:	b2da      	uxtb	r2, r3
 80041de:	4b0a      	ldr	r3, [pc, #40]	; (8004208 <fireWork+0x228>)
 80041e0:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 80041e2:	2300      	movs	r3, #0
 80041e4:	71bb      	strb	r3, [r7, #6]
 80041e6:	e174      	b.n	80044d2 <fireWork+0x4f2>
 80041e8:	2000053d 	.word	0x2000053d
 80041ec:	200004de 	.word	0x200004de
 80041f0:	20000116 	.word	0x20000116
 80041f4:	200002d0 	.word	0x200002d0
 80041f8:	200002d1 	.word	0x200002d1
 80041fc:	200002d2 	.word	0x200002d2
 8004200:	200002d3 	.word	0x200002d3
 8004204:	200002d4 	.word	0x200002d4
 8004208:	200001cd 	.word	0x200001cd
 800420c:	66666667 	.word	0x66666667
 8004210:	200004e4 	.word	0x200004e4
 8004214:	2000039c 	.word	0x2000039c
 8004218:	55555556 	.word	0x55555556
					particle[i].partX += particle[i].velX;
 800421c:	79bb      	ldrb	r3, [r7, #6]
 800421e:	4aa2      	ldr	r2, [pc, #648]	; (80044a8 <fireWork+0x4c8>)
 8004220:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8004224:	b2da      	uxtb	r2, r3
 8004226:	79bb      	ldrb	r3, [r7, #6]
 8004228:	499f      	ldr	r1, [pc, #636]	; (80044a8 <fireWork+0x4c8>)
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	440b      	add	r3, r1
 800422e:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8004232:	b2db      	uxtb	r3, r3
 8004234:	4413      	add	r3, r2
 8004236:	b2da      	uxtb	r2, r3
 8004238:	79bb      	ldrb	r3, [r7, #6]
 800423a:	b251      	sxtb	r1, r2
 800423c:	4a9a      	ldr	r2, [pc, #616]	; (80044a8 <fireWork+0x4c8>)
 800423e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 8004242:	79bb      	ldrb	r3, [r7, #6]
 8004244:	4a98      	ldr	r2, [pc, #608]	; (80044a8 <fireWork+0x4c8>)
 8004246:	00db      	lsls	r3, r3, #3
 8004248:	4413      	add	r3, r2
 800424a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800424e:	b2da      	uxtb	r2, r3
 8004250:	79bb      	ldrb	r3, [r7, #6]
 8004252:	4995      	ldr	r1, [pc, #596]	; (80044a8 <fireWork+0x4c8>)
 8004254:	00db      	lsls	r3, r3, #3
 8004256:	440b      	add	r3, r1
 8004258:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800425c:	b2db      	uxtb	r3, r3
 800425e:	4413      	add	r3, r2
 8004260:	b2da      	uxtb	r2, r3
 8004262:	79bb      	ldrb	r3, [r7, #6]
 8004264:	b251      	sxtb	r1, r2
 8004266:	4a90      	ldr	r2, [pc, #576]	; (80044a8 <fireWork+0x4c8>)
 8004268:	00db      	lsls	r3, r3, #3
 800426a:	4413      	add	r3, r2
 800426c:	460a      	mov	r2, r1
 800426e:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 8004270:	79bb      	ldrb	r3, [r7, #6]
 8004272:	4a8d      	ldr	r2, [pc, #564]	; (80044a8 <fireWork+0x4c8>)
 8004274:	00db      	lsls	r3, r3, #3
 8004276:	4413      	add	r3, r2
 8004278:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800427c:	b2da      	uxtb	r2, r3
 800427e:	79bb      	ldrb	r3, [r7, #6]
 8004280:	4989      	ldr	r1, [pc, #548]	; (80044a8 <fireWork+0x4c8>)
 8004282:	00db      	lsls	r3, r3, #3
 8004284:	440b      	add	r3, r1
 8004286:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800428a:	b2db      	uxtb	r3, r3
 800428c:	4413      	add	r3, r2
 800428e:	b2da      	uxtb	r2, r3
 8004290:	79bb      	ldrb	r3, [r7, #6]
 8004292:	b251      	sxtb	r1, r2
 8004294:	4a84      	ldr	r2, [pc, #528]	; (80044a8 <fireWork+0x4c8>)
 8004296:	00db      	lsls	r3, r3, #3
 8004298:	4413      	add	r3, r2
 800429a:	460a      	mov	r2, r1
 800429c:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX < (rocketX - explocionCicle)) particle[i].partX = (rocketX - explocionCicle);
 800429e:	79bb      	ldrb	r3, [r7, #6]
 80042a0:	4a81      	ldr	r2, [pc, #516]	; (80044a8 <fireWork+0x4c8>)
 80042a2:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80042a6:	461a      	mov	r2, r3
 80042a8:	4b80      	ldr	r3, [pc, #512]	; (80044ac <fireWork+0x4cc>)
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	4619      	mov	r1, r3
 80042ae:	4b80      	ldr	r3, [pc, #512]	; (80044b0 <fireWork+0x4d0>)
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	1acb      	subs	r3, r1, r3
 80042b4:	429a      	cmp	r2, r3
 80042b6:	da0a      	bge.n	80042ce <fireWork+0x2ee>
 80042b8:	4b7c      	ldr	r3, [pc, #496]	; (80044ac <fireWork+0x4cc>)
 80042ba:	781a      	ldrb	r2, [r3, #0]
 80042bc:	4b7c      	ldr	r3, [pc, #496]	; (80044b0 <fireWork+0x4d0>)
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	b2da      	uxtb	r2, r3
 80042c4:	79bb      	ldrb	r3, [r7, #6]
 80042c6:	b251      	sxtb	r1, r2
 80042c8:	4a77      	ldr	r2, [pc, #476]	; (80044a8 <fireWork+0x4c8>)
 80042ca:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < (rocketY - explocionCicle)) particle[i].partY = (rocketY - explocionCicle);
 80042ce:	79bb      	ldrb	r3, [r7, #6]
 80042d0:	4a75      	ldr	r2, [pc, #468]	; (80044a8 <fireWork+0x4c8>)
 80042d2:	00db      	lsls	r3, r3, #3
 80042d4:	4413      	add	r3, r2
 80042d6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80042da:	461a      	mov	r2, r3
 80042dc:	4b75      	ldr	r3, [pc, #468]	; (80044b4 <fireWork+0x4d4>)
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	4619      	mov	r1, r3
 80042e2:	4b73      	ldr	r3, [pc, #460]	; (80044b0 <fireWork+0x4d0>)
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	1acb      	subs	r3, r1, r3
 80042e8:	429a      	cmp	r2, r3
 80042ea:	da0c      	bge.n	8004306 <fireWork+0x326>
 80042ec:	4b71      	ldr	r3, [pc, #452]	; (80044b4 <fireWork+0x4d4>)
 80042ee:	781a      	ldrb	r2, [r3, #0]
 80042f0:	4b6f      	ldr	r3, [pc, #444]	; (80044b0 <fireWork+0x4d0>)
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	b2da      	uxtb	r2, r3
 80042f8:	79bb      	ldrb	r3, [r7, #6]
 80042fa:	b251      	sxtb	r1, r2
 80042fc:	4a6a      	ldr	r2, [pc, #424]	; (80044a8 <fireWork+0x4c8>)
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	4413      	add	r3, r2
 8004302:	460a      	mov	r2, r1
 8004304:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ < (rocketZ - explocionCicle)) particle[i].partZ = (rocketZ - explocionCicle);
 8004306:	79bb      	ldrb	r3, [r7, #6]
 8004308:	4a67      	ldr	r2, [pc, #412]	; (80044a8 <fireWork+0x4c8>)
 800430a:	00db      	lsls	r3, r3, #3
 800430c:	4413      	add	r3, r2
 800430e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8004312:	461a      	mov	r2, r3
 8004314:	4b68      	ldr	r3, [pc, #416]	; (80044b8 <fireWork+0x4d8>)
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	4619      	mov	r1, r3
 800431a:	4b65      	ldr	r3, [pc, #404]	; (80044b0 <fireWork+0x4d0>)
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	1acb      	subs	r3, r1, r3
 8004320:	429a      	cmp	r2, r3
 8004322:	da0c      	bge.n	800433e <fireWork+0x35e>
 8004324:	4b64      	ldr	r3, [pc, #400]	; (80044b8 <fireWork+0x4d8>)
 8004326:	781a      	ldrb	r2, [r3, #0]
 8004328:	4b61      	ldr	r3, [pc, #388]	; (80044b0 <fireWork+0x4d0>)
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	b2da      	uxtb	r2, r3
 8004330:	79bb      	ldrb	r3, [r7, #6]
 8004332:	b251      	sxtb	r1, r2
 8004334:	4a5c      	ldr	r2, [pc, #368]	; (80044a8 <fireWork+0x4c8>)
 8004336:	00db      	lsls	r3, r3, #3
 8004338:	4413      	add	r3, r2
 800433a:	460a      	mov	r2, r1
 800433c:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX > (rocketX + explocionCicle)) particle[i].partX = (rocketX + explocionCicle);
 800433e:	79bb      	ldrb	r3, [r7, #6]
 8004340:	4a59      	ldr	r2, [pc, #356]	; (80044a8 <fireWork+0x4c8>)
 8004342:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8004346:	461a      	mov	r2, r3
 8004348:	4b58      	ldr	r3, [pc, #352]	; (80044ac <fireWork+0x4cc>)
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	4619      	mov	r1, r3
 800434e:	4b58      	ldr	r3, [pc, #352]	; (80044b0 <fireWork+0x4d0>)
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	440b      	add	r3, r1
 8004354:	429a      	cmp	r2, r3
 8004356:	dd0a      	ble.n	800436e <fireWork+0x38e>
 8004358:	4b54      	ldr	r3, [pc, #336]	; (80044ac <fireWork+0x4cc>)
 800435a:	781a      	ldrb	r2, [r3, #0]
 800435c:	4b54      	ldr	r3, [pc, #336]	; (80044b0 <fireWork+0x4d0>)
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	4413      	add	r3, r2
 8004362:	b2da      	uxtb	r2, r3
 8004364:	79bb      	ldrb	r3, [r7, #6]
 8004366:	b251      	sxtb	r1, r2
 8004368:	4a4f      	ldr	r2, [pc, #316]	; (80044a8 <fireWork+0x4c8>)
 800436a:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > (rocketY + explocionCicle)) particle[i].partY = (rocketY + explocionCicle);
 800436e:	79bb      	ldrb	r3, [r7, #6]
 8004370:	4a4d      	ldr	r2, [pc, #308]	; (80044a8 <fireWork+0x4c8>)
 8004372:	00db      	lsls	r3, r3, #3
 8004374:	4413      	add	r3, r2
 8004376:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800437a:	461a      	mov	r2, r3
 800437c:	4b4d      	ldr	r3, [pc, #308]	; (80044b4 <fireWork+0x4d4>)
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	4619      	mov	r1, r3
 8004382:	4b4b      	ldr	r3, [pc, #300]	; (80044b0 <fireWork+0x4d0>)
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	440b      	add	r3, r1
 8004388:	429a      	cmp	r2, r3
 800438a:	dd0c      	ble.n	80043a6 <fireWork+0x3c6>
 800438c:	4b49      	ldr	r3, [pc, #292]	; (80044b4 <fireWork+0x4d4>)
 800438e:	781a      	ldrb	r2, [r3, #0]
 8004390:	4b47      	ldr	r3, [pc, #284]	; (80044b0 <fireWork+0x4d0>)
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	4413      	add	r3, r2
 8004396:	b2da      	uxtb	r2, r3
 8004398:	79bb      	ldrb	r3, [r7, #6]
 800439a:	b251      	sxtb	r1, r2
 800439c:	4a42      	ldr	r2, [pc, #264]	; (80044a8 <fireWork+0x4c8>)
 800439e:	00db      	lsls	r3, r3, #3
 80043a0:	4413      	add	r3, r2
 80043a2:	460a      	mov	r2, r1
 80043a4:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ > (rocketZ + explocionCicle)) particle[i].partZ = (rocketZ + explocionCicle);
 80043a6:	79bb      	ldrb	r3, [r7, #6]
 80043a8:	4a3f      	ldr	r2, [pc, #252]	; (80044a8 <fireWork+0x4c8>)
 80043aa:	00db      	lsls	r3, r3, #3
 80043ac:	4413      	add	r3, r2
 80043ae:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80043b2:	461a      	mov	r2, r3
 80043b4:	4b40      	ldr	r3, [pc, #256]	; (80044b8 <fireWork+0x4d8>)
 80043b6:	781b      	ldrb	r3, [r3, #0]
 80043b8:	4619      	mov	r1, r3
 80043ba:	4b3d      	ldr	r3, [pc, #244]	; (80044b0 <fireWork+0x4d0>)
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	440b      	add	r3, r1
 80043c0:	429a      	cmp	r2, r3
 80043c2:	dd0c      	ble.n	80043de <fireWork+0x3fe>
 80043c4:	4b3c      	ldr	r3, [pc, #240]	; (80044b8 <fireWork+0x4d8>)
 80043c6:	781a      	ldrb	r2, [r3, #0]
 80043c8:	4b39      	ldr	r3, [pc, #228]	; (80044b0 <fireWork+0x4d0>)
 80043ca:	781b      	ldrb	r3, [r3, #0]
 80043cc:	4413      	add	r3, r2
 80043ce:	b2da      	uxtb	r2, r3
 80043d0:	79bb      	ldrb	r3, [r7, #6]
 80043d2:	b251      	sxtb	r1, r2
 80043d4:	4a34      	ldr	r2, [pc, #208]	; (80044a8 <fireWork+0x4c8>)
 80043d6:	00db      	lsls	r3, r3, #3
 80043d8:	4413      	add	r3, r2
 80043da:	460a      	mov	r2, r1
 80043dc:	709a      	strb	r2, [r3, #2]

					particle[i].velX = -2 + (rand() % 5);
 80043de:	f004 f9fd 	bl	80087dc <rand>
 80043e2:	4601      	mov	r1, r0
 80043e4:	4b35      	ldr	r3, [pc, #212]	; (80044bc <fireWork+0x4dc>)
 80043e6:	fb83 2301 	smull	r2, r3, r3, r1
 80043ea:	105a      	asrs	r2, r3, #1
 80043ec:	17cb      	asrs	r3, r1, #31
 80043ee:	1ad2      	subs	r2, r2, r3
 80043f0:	4613      	mov	r3, r2
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	4413      	add	r3, r2
 80043f6:	1aca      	subs	r2, r1, r3
 80043f8:	b2d3      	uxtb	r3, r2
 80043fa:	3b02      	subs	r3, #2
 80043fc:	b2da      	uxtb	r2, r3
 80043fe:	79bb      	ldrb	r3, [r7, #6]
 8004400:	b251      	sxtb	r1, r2
 8004402:	4a29      	ldr	r2, [pc, #164]	; (80044a8 <fireWork+0x4c8>)
 8004404:	00db      	lsls	r3, r3, #3
 8004406:	4413      	add	r3, r2
 8004408:	460a      	mov	r2, r1
 800440a:	70da      	strb	r2, [r3, #3]
					particle[i].velY = -2 + (rand() % 5);
 800440c:	f004 f9e6 	bl	80087dc <rand>
 8004410:	4601      	mov	r1, r0
 8004412:	4b2a      	ldr	r3, [pc, #168]	; (80044bc <fireWork+0x4dc>)
 8004414:	fb83 2301 	smull	r2, r3, r3, r1
 8004418:	105a      	asrs	r2, r3, #1
 800441a:	17cb      	asrs	r3, r1, #31
 800441c:	1ad2      	subs	r2, r2, r3
 800441e:	4613      	mov	r3, r2
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	4413      	add	r3, r2
 8004424:	1aca      	subs	r2, r1, r3
 8004426:	b2d3      	uxtb	r3, r2
 8004428:	3b02      	subs	r3, #2
 800442a:	b2da      	uxtb	r2, r3
 800442c:	79bb      	ldrb	r3, [r7, #6]
 800442e:	b251      	sxtb	r1, r2
 8004430:	4a1d      	ldr	r2, [pc, #116]	; (80044a8 <fireWork+0x4c8>)
 8004432:	00db      	lsls	r3, r3, #3
 8004434:	4413      	add	r3, r2
 8004436:	460a      	mov	r2, r1
 8004438:	711a      	strb	r2, [r3, #4]
					particle[i].velZ = rand() % 2;
 800443a:	f004 f9cf 	bl	80087dc <rand>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	bfb8      	it	lt
 8004448:	425b      	neglt	r3, r3
 800444a:	461a      	mov	r2, r3
 800444c:	79bb      	ldrb	r3, [r7, #6]
 800444e:	b251      	sxtb	r1, r2
 8004450:	4a15      	ldr	r2, [pc, #84]	; (80044a8 <fireWork+0x4c8>)
 8004452:	00db      	lsls	r3, r3, #3
 8004454:	4413      	add	r3, r2
 8004456:	460a      	mov	r2, r1
 8004458:	715a      	strb	r2, [r3, #5]

					if(particle[i].partZ >= 0){
 800445a:	79bb      	ldrb	r3, [r7, #6]
 800445c:	4a12      	ldr	r2, [pc, #72]	; (80044a8 <fireWork+0x4c8>)
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	4413      	add	r3, r2
 8004462:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8004466:	2b00      	cmp	r3, #0
 8004468:	db2a      	blt.n	80044c0 <fireWork+0x4e0>
						if(particle[i].partZ < 8)
 800446a:	79bb      	ldrb	r3, [r7, #6]
 800446c:	4a0e      	ldr	r2, [pc, #56]	; (80044a8 <fireWork+0x4c8>)
 800446e:	00db      	lsls	r3, r3, #3
 8004470:	4413      	add	r3, r2
 8004472:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8004476:	2b07      	cmp	r3, #7
 8004478:	dc28      	bgt.n	80044cc <fireWork+0x4ec>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 800447a:	79bb      	ldrb	r3, [r7, #6]
 800447c:	4a0a      	ldr	r2, [pc, #40]	; (80044a8 <fireWork+0x4c8>)
 800447e:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8004482:	b2d8      	uxtb	r0, r3
 8004484:	79bb      	ldrb	r3, [r7, #6]
 8004486:	4a08      	ldr	r2, [pc, #32]	; (80044a8 <fireWork+0x4c8>)
 8004488:	00db      	lsls	r3, r3, #3
 800448a:	4413      	add	r3, r2
 800448c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8004490:	b2d9      	uxtb	r1, r3
 8004492:	79bb      	ldrb	r3, [r7, #6]
 8004494:	4a04      	ldr	r2, [pc, #16]	; (80044a8 <fireWork+0x4c8>)
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	4413      	add	r3, r2
 800449a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	461a      	mov	r2, r3
 80044a2:	f000 fb1d 	bl	8004ae0 <setVoxel>
 80044a6:	e011      	b.n	80044cc <fireWork+0x4ec>
 80044a8:	2000039c 	.word	0x2000039c
 80044ac:	200002d1 	.word	0x200002d1
 80044b0:	200001cd 	.word	0x200001cd
 80044b4:	200002d2 	.word	0x200002d2
 80044b8:	200002d3 	.word	0x200002d3
 80044bc:	66666667 	.word	0x66666667
					}else{
						deadParticles++;
 80044c0:	4b8f      	ldr	r3, [pc, #572]	; (8004700 <fireWork+0x720>)
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	3301      	adds	r3, #1
 80044c6:	b2da      	uxtb	r2, r3
 80044c8:	4b8d      	ldr	r3, [pc, #564]	; (8004700 <fireWork+0x720>)
 80044ca:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 80044cc:	79bb      	ldrb	r3, [r7, #6]
 80044ce:	3301      	adds	r3, #1
 80044d0:	71bb      	strb	r3, [r7, #6]
 80044d2:	4b8c      	ldr	r3, [pc, #560]	; (8004704 <fireWork+0x724>)
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	79ba      	ldrb	r2, [r7, #6]
 80044d8:	429a      	cmp	r2, r3
 80044da:	f4ff ae9f 	bcc.w	800421c <fireWork+0x23c>
					}
				}

				if (explocionCicle == 3){
 80044de:	4b8a      	ldr	r3, [pc, #552]	; (8004708 <fireWork+0x728>)
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	2b03      	cmp	r3, #3
 80044e4:	f040 8105 	bne.w	80046f2 <fireWork+0x712>
					statusFireWork = FALLING;
 80044e8:	4b88      	ldr	r3, [pc, #544]	; (800470c <fireWork+0x72c>)
 80044ea:	2203      	movs	r2, #3
 80044ec:	701a      	strb	r2, [r3, #0]
				}

			break;
 80044ee:	e100      	b.n	80046f2 <fireWork+0x712>
			case FALLING:
				for(uint8_t i = 0 ; i < numParticles; i++){
 80044f0:	2300      	movs	r3, #0
 80044f2:	717b      	strb	r3, [r7, #5]
 80044f4:	e0e9      	b.n	80046ca <fireWork+0x6ea>

//					particle[i].velX--;
//					particle[i].velY--;
//					particle[i].velZ--;

					particle[i].partX += particle[i].velX;
 80044f6:	797b      	ldrb	r3, [r7, #5]
 80044f8:	4a85      	ldr	r2, [pc, #532]	; (8004710 <fireWork+0x730>)
 80044fa:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80044fe:	b2da      	uxtb	r2, r3
 8004500:	797b      	ldrb	r3, [r7, #5]
 8004502:	4983      	ldr	r1, [pc, #524]	; (8004710 <fireWork+0x730>)
 8004504:	00db      	lsls	r3, r3, #3
 8004506:	440b      	add	r3, r1
 8004508:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800450c:	b2db      	uxtb	r3, r3
 800450e:	4413      	add	r3, r2
 8004510:	b2da      	uxtb	r2, r3
 8004512:	797b      	ldrb	r3, [r7, #5]
 8004514:	b251      	sxtb	r1, r2
 8004516:	4a7e      	ldr	r2, [pc, #504]	; (8004710 <fireWork+0x730>)
 8004518:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 800451c:	797b      	ldrb	r3, [r7, #5]
 800451e:	4a7c      	ldr	r2, [pc, #496]	; (8004710 <fireWork+0x730>)
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	4413      	add	r3, r2
 8004524:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8004528:	b2da      	uxtb	r2, r3
 800452a:	797b      	ldrb	r3, [r7, #5]
 800452c:	4978      	ldr	r1, [pc, #480]	; (8004710 <fireWork+0x730>)
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	440b      	add	r3, r1
 8004532:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8004536:	b2db      	uxtb	r3, r3
 8004538:	4413      	add	r3, r2
 800453a:	b2da      	uxtb	r2, r3
 800453c:	797b      	ldrb	r3, [r7, #5]
 800453e:	b251      	sxtb	r1, r2
 8004540:	4a73      	ldr	r2, [pc, #460]	; (8004710 <fireWork+0x730>)
 8004542:	00db      	lsls	r3, r3, #3
 8004544:	4413      	add	r3, r2
 8004546:	460a      	mov	r2, r1
 8004548:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 800454a:	797b      	ldrb	r3, [r7, #5]
 800454c:	4a70      	ldr	r2, [pc, #448]	; (8004710 <fireWork+0x730>)
 800454e:	00db      	lsls	r3, r3, #3
 8004550:	4413      	add	r3, r2
 8004552:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8004556:	b2da      	uxtb	r2, r3
 8004558:	797b      	ldrb	r3, [r7, #5]
 800455a:	496d      	ldr	r1, [pc, #436]	; (8004710 <fireWork+0x730>)
 800455c:	00db      	lsls	r3, r3, #3
 800455e:	440b      	add	r3, r1
 8004560:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8004564:	b2db      	uxtb	r3, r3
 8004566:	4413      	add	r3, r2
 8004568:	b2da      	uxtb	r2, r3
 800456a:	797b      	ldrb	r3, [r7, #5]
 800456c:	b251      	sxtb	r1, r2
 800456e:	4a68      	ldr	r2, [pc, #416]	; (8004710 <fireWork+0x730>)
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	4413      	add	r3, r2
 8004574:	460a      	mov	r2, r1
 8004576:	709a      	strb	r2, [r3, #2]

					particle[i].velX = 0;
 8004578:	797b      	ldrb	r3, [r7, #5]
 800457a:	4a65      	ldr	r2, [pc, #404]	; (8004710 <fireWork+0x730>)
 800457c:	00db      	lsls	r3, r3, #3
 800457e:	4413      	add	r3, r2
 8004580:	2200      	movs	r2, #0
 8004582:	70da      	strb	r2, [r3, #3]
					particle[i].velY = 0;
 8004584:	797b      	ldrb	r3, [r7, #5]
 8004586:	4a62      	ldr	r2, [pc, #392]	; (8004710 <fireWork+0x730>)
 8004588:	00db      	lsls	r3, r3, #3
 800458a:	4413      	add	r3, r2
 800458c:	2200      	movs	r2, #0
 800458e:	711a      	strb	r2, [r3, #4]
//					particle[i].velZ = 0;
					if (particle[i].velZ > -1) particle[i].velZ--;
 8004590:	797b      	ldrb	r3, [r7, #5]
 8004592:	4a5f      	ldr	r2, [pc, #380]	; (8004710 <fireWork+0x730>)
 8004594:	00db      	lsls	r3, r3, #3
 8004596:	4413      	add	r3, r2
 8004598:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800459c:	2b00      	cmp	r3, #0
 800459e:	db0e      	blt.n	80045be <fireWork+0x5de>
 80045a0:	797a      	ldrb	r2, [r7, #5]
 80045a2:	495b      	ldr	r1, [pc, #364]	; (8004710 <fireWork+0x730>)
 80045a4:	00d3      	lsls	r3, r2, #3
 80045a6:	440b      	add	r3, r1
 80045a8:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	3b01      	subs	r3, #1
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	b258      	sxtb	r0, r3
 80045b4:	4956      	ldr	r1, [pc, #344]	; (8004710 <fireWork+0x730>)
 80045b6:	00d3      	lsls	r3, r2, #3
 80045b8:	440b      	add	r3, r1
 80045ba:	4602      	mov	r2, r0
 80045bc:	715a      	strb	r2, [r3, #5]

					if(particle[i].partX < 0) particle[i].partX = 0;
 80045be:	797b      	ldrb	r3, [r7, #5]
 80045c0:	4a53      	ldr	r2, [pc, #332]	; (8004710 <fireWork+0x730>)
 80045c2:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	da04      	bge.n	80045d4 <fireWork+0x5f4>
 80045ca:	797b      	ldrb	r3, [r7, #5]
 80045cc:	4a50      	ldr	r2, [pc, #320]	; (8004710 <fireWork+0x730>)
 80045ce:	2100      	movs	r1, #0
 80045d0:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < 0) particle[i].partY = 0;
 80045d4:	797b      	ldrb	r3, [r7, #5]
 80045d6:	4a4e      	ldr	r2, [pc, #312]	; (8004710 <fireWork+0x730>)
 80045d8:	00db      	lsls	r3, r3, #3
 80045da:	4413      	add	r3, r2
 80045dc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	da05      	bge.n	80045f0 <fireWork+0x610>
 80045e4:	797b      	ldrb	r3, [r7, #5]
 80045e6:	4a4a      	ldr	r2, [pc, #296]	; (8004710 <fireWork+0x730>)
 80045e8:	00db      	lsls	r3, r3, #3
 80045ea:	4413      	add	r3, r2
 80045ec:	2200      	movs	r2, #0
 80045ee:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ < 0) particle[i].partZ = 0;
					if(particle[i].partX > 7) particle[i].partX = 7;
 80045f0:	797b      	ldrb	r3, [r7, #5]
 80045f2:	4a47      	ldr	r2, [pc, #284]	; (8004710 <fireWork+0x730>)
 80045f4:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80045f8:	2b07      	cmp	r3, #7
 80045fa:	dd04      	ble.n	8004606 <fireWork+0x626>
 80045fc:	797b      	ldrb	r3, [r7, #5]
 80045fe:	4a44      	ldr	r2, [pc, #272]	; (8004710 <fireWork+0x730>)
 8004600:	2107      	movs	r1, #7
 8004602:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > 7) particle[i].partY = 7;
 8004606:	797b      	ldrb	r3, [r7, #5]
 8004608:	4a41      	ldr	r2, [pc, #260]	; (8004710 <fireWork+0x730>)
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	4413      	add	r3, r2
 800460e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8004612:	2b07      	cmp	r3, #7
 8004614:	dd05      	ble.n	8004622 <fireWork+0x642>
 8004616:	797b      	ldrb	r3, [r7, #5]
 8004618:	4a3d      	ldr	r2, [pc, #244]	; (8004710 <fireWork+0x730>)
 800461a:	00db      	lsls	r3, r3, #3
 800461c:	4413      	add	r3, r2
 800461e:	2207      	movs	r2, #7
 8004620:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ > 7) particle[i].partZ = 7;

					if(particle[i].partZ >= 0){
 8004622:	797b      	ldrb	r3, [r7, #5]
 8004624:	4a3a      	ldr	r2, [pc, #232]	; (8004710 <fireWork+0x730>)
 8004626:	00db      	lsls	r3, r3, #3
 8004628:	4413      	add	r3, r2
 800462a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800462e:	2b00      	cmp	r3, #0
 8004630:	db1e      	blt.n	8004670 <fireWork+0x690>
						if(particle[i].partZ < 8)
 8004632:	797b      	ldrb	r3, [r7, #5]
 8004634:	4a36      	ldr	r2, [pc, #216]	; (8004710 <fireWork+0x730>)
 8004636:	00db      	lsls	r3, r3, #3
 8004638:	4413      	add	r3, r2
 800463a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800463e:	2b07      	cmp	r3, #7
 8004640:	dc40      	bgt.n	80046c4 <fireWork+0x6e4>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 8004642:	797b      	ldrb	r3, [r7, #5]
 8004644:	4a32      	ldr	r2, [pc, #200]	; (8004710 <fireWork+0x730>)
 8004646:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800464a:	b2d8      	uxtb	r0, r3
 800464c:	797b      	ldrb	r3, [r7, #5]
 800464e:	4a30      	ldr	r2, [pc, #192]	; (8004710 <fireWork+0x730>)
 8004650:	00db      	lsls	r3, r3, #3
 8004652:	4413      	add	r3, r2
 8004654:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8004658:	b2d9      	uxtb	r1, r3
 800465a:	797b      	ldrb	r3, [r7, #5]
 800465c:	4a2c      	ldr	r2, [pc, #176]	; (8004710 <fireWork+0x730>)
 800465e:	00db      	lsls	r3, r3, #3
 8004660:	4413      	add	r3, r2
 8004662:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8004666:	b2db      	uxtb	r3, r3
 8004668:	461a      	mov	r2, r3
 800466a:	f000 fa39 	bl	8004ae0 <setVoxel>
 800466e:	e029      	b.n	80046c4 <fireWork+0x6e4>
					}else{

						if (particle[i].resting < 6){
 8004670:	797b      	ldrb	r3, [r7, #5]
 8004672:	4a27      	ldr	r2, [pc, #156]	; (8004710 <fireWork+0x730>)
 8004674:	00db      	lsls	r3, r3, #3
 8004676:	4413      	add	r3, r2
 8004678:	79db      	ldrb	r3, [r3, #7]
 800467a:	2b05      	cmp	r3, #5
 800467c:	d81c      	bhi.n	80046b8 <fireWork+0x6d8>
							setVoxel(particle[i].partX, 0, particle[i].partY);
 800467e:	797b      	ldrb	r3, [r7, #5]
 8004680:	4a23      	ldr	r2, [pc, #140]	; (8004710 <fireWork+0x730>)
 8004682:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8004686:	b2d8      	uxtb	r0, r3
 8004688:	797b      	ldrb	r3, [r7, #5]
 800468a:	4a21      	ldr	r2, [pc, #132]	; (8004710 <fireWork+0x730>)
 800468c:	00db      	lsls	r3, r3, #3
 800468e:	4413      	add	r3, r2
 8004690:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8004694:	b2db      	uxtb	r3, r3
 8004696:	461a      	mov	r2, r3
 8004698:	2100      	movs	r1, #0
 800469a:	f000 fa21 	bl	8004ae0 <setVoxel>
							particle[i].resting++;
 800469e:	797a      	ldrb	r2, [r7, #5]
 80046a0:	491b      	ldr	r1, [pc, #108]	; (8004710 <fireWork+0x730>)
 80046a2:	00d3      	lsls	r3, r2, #3
 80046a4:	440b      	add	r3, r1
 80046a6:	79db      	ldrb	r3, [r3, #7]
 80046a8:	3301      	adds	r3, #1
 80046aa:	b2d8      	uxtb	r0, r3
 80046ac:	4918      	ldr	r1, [pc, #96]	; (8004710 <fireWork+0x730>)
 80046ae:	00d3      	lsls	r3, r2, #3
 80046b0:	440b      	add	r3, r1
 80046b2:	4602      	mov	r2, r0
 80046b4:	71da      	strb	r2, [r3, #7]
 80046b6:	e005      	b.n	80046c4 <fireWork+0x6e4>
						}else{
							deadParticles++;
 80046b8:	4b11      	ldr	r3, [pc, #68]	; (8004700 <fireWork+0x720>)
 80046ba:	781b      	ldrb	r3, [r3, #0]
 80046bc:	3301      	adds	r3, #1
 80046be:	b2da      	uxtb	r2, r3
 80046c0:	4b0f      	ldr	r3, [pc, #60]	; (8004700 <fireWork+0x720>)
 80046c2:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 80046c4:	797b      	ldrb	r3, [r7, #5]
 80046c6:	3301      	adds	r3, #1
 80046c8:	717b      	strb	r3, [r7, #5]
 80046ca:	4b0e      	ldr	r3, [pc, #56]	; (8004704 <fireWork+0x724>)
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	797a      	ldrb	r2, [r7, #5]
 80046d0:	429a      	cmp	r2, r3
 80046d2:	f4ff af10 	bcc.w	80044f6 <fireWork+0x516>
						}
					}

				} //end for i

				if (deadParticles >= numParticles)
 80046d6:	4b0a      	ldr	r3, [pc, #40]	; (8004700 <fireWork+0x720>)
 80046d8:	781a      	ldrb	r2, [r3, #0]
 80046da:	4b0a      	ldr	r3, [pc, #40]	; (8004704 <fireWork+0x724>)
 80046dc:	781b      	ldrb	r3, [r3, #0]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d309      	bcc.n	80046f6 <fireWork+0x716>
					statusFireWork = NEW_FW;
 80046e2:	4b0a      	ldr	r3, [pc, #40]	; (800470c <fireWork+0x72c>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	701a      	strb	r2, [r3, #0]
			break;
 80046e8:	e005      	b.n	80046f6 <fireWork+0x716>
			default:
			break;
		} //end switch (statusFireWork)
	} //end if (timer > FIREWORK_TIME)
 80046ea:	bf00      	nop
 80046ec:	e004      	b.n	80046f8 <fireWork+0x718>
			break;
 80046ee:	bf00      	nop
 80046f0:	e002      	b.n	80046f8 <fireWork+0x718>
			break;
 80046f2:	bf00      	nop
 80046f4:	e000      	b.n	80046f8 <fireWork+0x718>
			break;
 80046f6:	bf00      	nop
} //end fireWork ()
 80046f8:	bf00      	nop
 80046fa:	3708      	adds	r7, #8
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	200002d4 	.word	0x200002d4
 8004704:	200004e4 	.word	0x200004e4
 8004708:	200001cd 	.word	0x200001cd
 800470c:	200002d0 	.word	0x200002d0
 8004710:	2000039c 	.word	0x2000039c

08004714 <lit>:

void lit() {
 8004714:	b580      	push	{r7, lr}
 8004716:	b082      	sub	sp, #8
 8004718:	af00      	add	r7, sp, #0
  if (loading) {
 800471a:	4b13      	ldr	r3, [pc, #76]	; (8004768 <lit+0x54>)
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d01e      	beq.n	8004760 <lit+0x4c>
    clearCube();
 8004722:	f000 fcbd 	bl	80050a0 <clearCube>
    for(uint8_t i=0; i<8; i++) {
 8004726:	2300      	movs	r3, #0
 8004728:	71fb      	strb	r3, [r7, #7]
 800472a:	e013      	b.n	8004754 <lit+0x40>
      for(uint8_t j=0; j<8; j++) {
 800472c:	2300      	movs	r3, #0
 800472e:	71bb      	strb	r3, [r7, #6]
 8004730:	e00a      	b.n	8004748 <lit+0x34>
        cube[i][j] = 0xFF;
 8004732:	79fa      	ldrb	r2, [r7, #7]
 8004734:	79bb      	ldrb	r3, [r7, #6]
 8004736:	490d      	ldr	r1, [pc, #52]	; (800476c <lit+0x58>)
 8004738:	00d2      	lsls	r2, r2, #3
 800473a:	440a      	add	r2, r1
 800473c:	4413      	add	r3, r2
 800473e:	22ff      	movs	r2, #255	; 0xff
 8004740:	701a      	strb	r2, [r3, #0]
      for(uint8_t j=0; j<8; j++) {
 8004742:	79bb      	ldrb	r3, [r7, #6]
 8004744:	3301      	adds	r3, #1
 8004746:	71bb      	strb	r3, [r7, #6]
 8004748:	79bb      	ldrb	r3, [r7, #6]
 800474a:	2b07      	cmp	r3, #7
 800474c:	d9f1      	bls.n	8004732 <lit+0x1e>
    for(uint8_t i=0; i<8; i++) {
 800474e:	79fb      	ldrb	r3, [r7, #7]
 8004750:	3301      	adds	r3, #1
 8004752:	71fb      	strb	r3, [r7, #7]
 8004754:	79fb      	ldrb	r3, [r7, #7]
 8004756:	2b07      	cmp	r3, #7
 8004758:	d9e8      	bls.n	800472c <lit+0x18>
      }
    }
    loading = 0;
 800475a:	4b03      	ldr	r3, [pc, #12]	; (8004768 <lit+0x54>)
 800475c:	2200      	movs	r2, #0
 800475e:	701a      	strb	r2, [r3, #0]
  }
} //end lit()
 8004760:	bf00      	nop
 8004762:	3708      	adds	r7, #8
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}
 8004768:	2000053d 	.word	0x2000053d
 800476c:	200004e8 	.word	0x200004e8

08004770 <cubeJump>:

void cubeJump() {
 8004770:	b580      	push	{r7, lr}
 8004772:	af00      	add	r7, sp, #0
  if (loading) {
 8004774:	4b95      	ldr	r3, [pc, #596]	; (80049cc <cubeJump+0x25c>)
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d037      	beq.n	80047ec <cubeJump+0x7c>
    clearCube();
 800477c:	f000 fc90 	bl	80050a0 <clearCube>
    xPos = (rand() % 2) * 7;
 8004780:	f004 f82c 	bl	80087dc <rand>
 8004784:	4603      	mov	r3, r0
 8004786:	2b00      	cmp	r3, #0
 8004788:	f003 0301 	and.w	r3, r3, #1
 800478c:	bfb8      	it	lt
 800478e:	425b      	neglt	r3, r3
 8004790:	b2db      	uxtb	r3, r3
 8004792:	461a      	mov	r2, r3
 8004794:	00d2      	lsls	r2, r2, #3
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	b2da      	uxtb	r2, r3
 800479a:	4b8d      	ldr	r3, [pc, #564]	; (80049d0 <cubeJump+0x260>)
 800479c:	701a      	strb	r2, [r3, #0]
    yPos = (rand() % 2) * 7;
 800479e:	f004 f81d 	bl	80087dc <rand>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	f003 0301 	and.w	r3, r3, #1
 80047aa:	bfb8      	it	lt
 80047ac:	425b      	neglt	r3, r3
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	461a      	mov	r2, r3
 80047b2:	00d2      	lsls	r2, r2, #3
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	b2da      	uxtb	r2, r3
 80047b8:	4b86      	ldr	r3, [pc, #536]	; (80049d4 <cubeJump+0x264>)
 80047ba:	701a      	strb	r2, [r3, #0]
    zPos = (rand() % 2) * 7;
 80047bc:	f004 f80e 	bl	80087dc <rand>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f003 0301 	and.w	r3, r3, #1
 80047c8:	bfb8      	it	lt
 80047ca:	425b      	neglt	r3, r3
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	461a      	mov	r2, r3
 80047d0:	00d2      	lsls	r2, r2, #3
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	b2da      	uxtb	r2, r3
 80047d6:	4b80      	ldr	r3, [pc, #512]	; (80049d8 <cubeJump+0x268>)
 80047d8:	701a      	strb	r2, [r3, #0]
    cubeSize = 8;
 80047da:	4b80      	ldr	r3, [pc, #512]	; (80049dc <cubeJump+0x26c>)
 80047dc:	2208      	movs	r2, #8
 80047de:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 0;
 80047e0:	4b7f      	ldr	r3, [pc, #508]	; (80049e0 <cubeJump+0x270>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	701a      	strb	r2, [r3, #0]
    loading = 0;
 80047e6:	4b79      	ldr	r3, [pc, #484]	; (80049cc <cubeJump+0x25c>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 80047ec:	4b7d      	ldr	r3, [pc, #500]	; (80049e4 <cubeJump+0x274>)
 80047ee:	881b      	ldrh	r3, [r3, #0]
 80047f0:	3301      	adds	r3, #1
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	4b7b      	ldr	r3, [pc, #492]	; (80049e4 <cubeJump+0x274>)
 80047f6:	801a      	strh	r2, [r3, #0]
  if (timer > CUBE_JUMP_TIME) {
 80047f8:	4b7a      	ldr	r3, [pc, #488]	; (80049e4 <cubeJump+0x274>)
 80047fa:	881a      	ldrh	r2, [r3, #0]
 80047fc:	4b7a      	ldr	r3, [pc, #488]	; (80049e8 <cubeJump+0x278>)
 80047fe:	881b      	ldrh	r3, [r3, #0]
 8004800:	429a      	cmp	r2, r3
 8004802:	f240 8161 	bls.w	8004ac8 <cubeJump+0x358>
    timer = 0;
 8004806:	4b77      	ldr	r3, [pc, #476]	; (80049e4 <cubeJump+0x274>)
 8004808:	2200      	movs	r2, #0
 800480a:	801a      	strh	r2, [r3, #0]
    clearCube();
 800480c:	f000 fc48 	bl	80050a0 <clearCube>
    if (xPos == 0 && yPos == 0 && zPos == 0) {
 8004810:	4b6f      	ldr	r3, [pc, #444]	; (80049d0 <cubeJump+0x260>)
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d112      	bne.n	800483e <cubeJump+0xce>
 8004818:	4b6e      	ldr	r3, [pc, #440]	; (80049d4 <cubeJump+0x264>)
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d10e      	bne.n	800483e <cubeJump+0xce>
 8004820:	4b6d      	ldr	r3, [pc, #436]	; (80049d8 <cubeJump+0x268>)
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d10a      	bne.n	800483e <cubeJump+0xce>
      drawCube(xPos, yPos, zPos, cubeSize);
 8004828:	4b69      	ldr	r3, [pc, #420]	; (80049d0 <cubeJump+0x260>)
 800482a:	7818      	ldrb	r0, [r3, #0]
 800482c:	4b69      	ldr	r3, [pc, #420]	; (80049d4 <cubeJump+0x264>)
 800482e:	7819      	ldrb	r1, [r3, #0]
 8004830:	4b69      	ldr	r3, [pc, #420]	; (80049d8 <cubeJump+0x268>)
 8004832:	781a      	ldrb	r2, [r3, #0]
 8004834:	4b69      	ldr	r3, [pc, #420]	; (80049dc <cubeJump+0x26c>)
 8004836:	781b      	ldrb	r3, [r3, #0]
 8004838:	f000 fb48 	bl	8004ecc <drawCube>
 800483c:	e0f8      	b.n	8004a30 <cubeJump+0x2c0>
    } else if (xPos == 7 && yPos == 7 && zPos == 7) {
 800483e:	4b64      	ldr	r3, [pc, #400]	; (80049d0 <cubeJump+0x260>)
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	2b07      	cmp	r3, #7
 8004844:	d124      	bne.n	8004890 <cubeJump+0x120>
 8004846:	4b63      	ldr	r3, [pc, #396]	; (80049d4 <cubeJump+0x264>)
 8004848:	781b      	ldrb	r3, [r3, #0]
 800484a:	2b07      	cmp	r3, #7
 800484c:	d120      	bne.n	8004890 <cubeJump+0x120>
 800484e:	4b62      	ldr	r3, [pc, #392]	; (80049d8 <cubeJump+0x268>)
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	2b07      	cmp	r3, #7
 8004854:	d11c      	bne.n	8004890 <cubeJump+0x120>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 8004856:	4b5e      	ldr	r3, [pc, #376]	; (80049d0 <cubeJump+0x260>)
 8004858:	781a      	ldrb	r2, [r3, #0]
 800485a:	4b60      	ldr	r3, [pc, #384]	; (80049dc <cubeJump+0x26c>)
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	1ad3      	subs	r3, r2, r3
 8004860:	b2db      	uxtb	r3, r3
 8004862:	3301      	adds	r3, #1
 8004864:	b2d8      	uxtb	r0, r3
 8004866:	4b5b      	ldr	r3, [pc, #364]	; (80049d4 <cubeJump+0x264>)
 8004868:	781a      	ldrb	r2, [r3, #0]
 800486a:	4b5c      	ldr	r3, [pc, #368]	; (80049dc <cubeJump+0x26c>)
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	b2db      	uxtb	r3, r3
 8004872:	3301      	adds	r3, #1
 8004874:	b2d9      	uxtb	r1, r3
 8004876:	4b58      	ldr	r3, [pc, #352]	; (80049d8 <cubeJump+0x268>)
 8004878:	781a      	ldrb	r2, [r3, #0]
 800487a:	4b58      	ldr	r3, [pc, #352]	; (80049dc <cubeJump+0x26c>)
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	b2db      	uxtb	r3, r3
 8004882:	3301      	adds	r3, #1
 8004884:	b2da      	uxtb	r2, r3
 8004886:	4b55      	ldr	r3, [pc, #340]	; (80049dc <cubeJump+0x26c>)
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	f000 fb1f 	bl	8004ecc <drawCube>
 800488e:	e0cf      	b.n	8004a30 <cubeJump+0x2c0>
    } else if (xPos == 7 && yPos == 0 && zPos == 0) {
 8004890:	4b4f      	ldr	r3, [pc, #316]	; (80049d0 <cubeJump+0x260>)
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	2b07      	cmp	r3, #7
 8004896:	d118      	bne.n	80048ca <cubeJump+0x15a>
 8004898:	4b4e      	ldr	r3, [pc, #312]	; (80049d4 <cubeJump+0x264>)
 800489a:	781b      	ldrb	r3, [r3, #0]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d114      	bne.n	80048ca <cubeJump+0x15a>
 80048a0:	4b4d      	ldr	r3, [pc, #308]	; (80049d8 <cubeJump+0x268>)
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d110      	bne.n	80048ca <cubeJump+0x15a>
      drawCube(xPos + 1 - cubeSize, yPos, zPos, cubeSize);
 80048a8:	4b49      	ldr	r3, [pc, #292]	; (80049d0 <cubeJump+0x260>)
 80048aa:	781a      	ldrb	r2, [r3, #0]
 80048ac:	4b4b      	ldr	r3, [pc, #300]	; (80049dc <cubeJump+0x26c>)
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	3301      	adds	r3, #1
 80048b6:	b2d8      	uxtb	r0, r3
 80048b8:	4b46      	ldr	r3, [pc, #280]	; (80049d4 <cubeJump+0x264>)
 80048ba:	7819      	ldrb	r1, [r3, #0]
 80048bc:	4b46      	ldr	r3, [pc, #280]	; (80049d8 <cubeJump+0x268>)
 80048be:	781a      	ldrb	r2, [r3, #0]
 80048c0:	4b46      	ldr	r3, [pc, #280]	; (80049dc <cubeJump+0x26c>)
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	f000 fb02 	bl	8004ecc <drawCube>
 80048c8:	e0b2      	b.n	8004a30 <cubeJump+0x2c0>
    } else if (xPos == 0 && yPos == 7 && zPos == 0) {
 80048ca:	4b41      	ldr	r3, [pc, #260]	; (80049d0 <cubeJump+0x260>)
 80048cc:	781b      	ldrb	r3, [r3, #0]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d118      	bne.n	8004904 <cubeJump+0x194>
 80048d2:	4b40      	ldr	r3, [pc, #256]	; (80049d4 <cubeJump+0x264>)
 80048d4:	781b      	ldrb	r3, [r3, #0]
 80048d6:	2b07      	cmp	r3, #7
 80048d8:	d114      	bne.n	8004904 <cubeJump+0x194>
 80048da:	4b3f      	ldr	r3, [pc, #252]	; (80049d8 <cubeJump+0x268>)
 80048dc:	781b      	ldrb	r3, [r3, #0]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d110      	bne.n	8004904 <cubeJump+0x194>
      drawCube(xPos, yPos + 1 - cubeSize, zPos, cubeSize);
 80048e2:	4b3b      	ldr	r3, [pc, #236]	; (80049d0 <cubeJump+0x260>)
 80048e4:	7818      	ldrb	r0, [r3, #0]
 80048e6:	4b3b      	ldr	r3, [pc, #236]	; (80049d4 <cubeJump+0x264>)
 80048e8:	781a      	ldrb	r2, [r3, #0]
 80048ea:	4b3c      	ldr	r3, [pc, #240]	; (80049dc <cubeJump+0x26c>)
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	3301      	adds	r3, #1
 80048f4:	b2d9      	uxtb	r1, r3
 80048f6:	4b38      	ldr	r3, [pc, #224]	; (80049d8 <cubeJump+0x268>)
 80048f8:	781a      	ldrb	r2, [r3, #0]
 80048fa:	4b38      	ldr	r3, [pc, #224]	; (80049dc <cubeJump+0x26c>)
 80048fc:	781b      	ldrb	r3, [r3, #0]
 80048fe:	f000 fae5 	bl	8004ecc <drawCube>
 8004902:	e095      	b.n	8004a30 <cubeJump+0x2c0>
    } else if (xPos == 0 && yPos == 0 && zPos == 7) {
 8004904:	4b32      	ldr	r3, [pc, #200]	; (80049d0 <cubeJump+0x260>)
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d118      	bne.n	800493e <cubeJump+0x1ce>
 800490c:	4b31      	ldr	r3, [pc, #196]	; (80049d4 <cubeJump+0x264>)
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d114      	bne.n	800493e <cubeJump+0x1ce>
 8004914:	4b30      	ldr	r3, [pc, #192]	; (80049d8 <cubeJump+0x268>)
 8004916:	781b      	ldrb	r3, [r3, #0]
 8004918:	2b07      	cmp	r3, #7
 800491a:	d110      	bne.n	800493e <cubeJump+0x1ce>
      drawCube(xPos, yPos, zPos + 1 - cubeSize, cubeSize);
 800491c:	4b2c      	ldr	r3, [pc, #176]	; (80049d0 <cubeJump+0x260>)
 800491e:	7818      	ldrb	r0, [r3, #0]
 8004920:	4b2c      	ldr	r3, [pc, #176]	; (80049d4 <cubeJump+0x264>)
 8004922:	7819      	ldrb	r1, [r3, #0]
 8004924:	4b2c      	ldr	r3, [pc, #176]	; (80049d8 <cubeJump+0x268>)
 8004926:	781a      	ldrb	r2, [r3, #0]
 8004928:	4b2c      	ldr	r3, [pc, #176]	; (80049dc <cubeJump+0x26c>)
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	b2db      	uxtb	r3, r3
 8004930:	3301      	adds	r3, #1
 8004932:	b2da      	uxtb	r2, r3
 8004934:	4b29      	ldr	r3, [pc, #164]	; (80049dc <cubeJump+0x26c>)
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	f000 fac8 	bl	8004ecc <drawCube>
 800493c:	e078      	b.n	8004a30 <cubeJump+0x2c0>
    } else if (xPos == 7 && yPos == 7 && zPos == 0) {
 800493e:	4b24      	ldr	r3, [pc, #144]	; (80049d0 <cubeJump+0x260>)
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	2b07      	cmp	r3, #7
 8004944:	d11e      	bne.n	8004984 <cubeJump+0x214>
 8004946:	4b23      	ldr	r3, [pc, #140]	; (80049d4 <cubeJump+0x264>)
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	2b07      	cmp	r3, #7
 800494c:	d11a      	bne.n	8004984 <cubeJump+0x214>
 800494e:	4b22      	ldr	r3, [pc, #136]	; (80049d8 <cubeJump+0x268>)
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d116      	bne.n	8004984 <cubeJump+0x214>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos, cubeSize);
 8004956:	4b1e      	ldr	r3, [pc, #120]	; (80049d0 <cubeJump+0x260>)
 8004958:	781a      	ldrb	r2, [r3, #0]
 800495a:	4b20      	ldr	r3, [pc, #128]	; (80049dc <cubeJump+0x26c>)
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	b2db      	uxtb	r3, r3
 8004962:	3301      	adds	r3, #1
 8004964:	b2d8      	uxtb	r0, r3
 8004966:	4b1b      	ldr	r3, [pc, #108]	; (80049d4 <cubeJump+0x264>)
 8004968:	781a      	ldrb	r2, [r3, #0]
 800496a:	4b1c      	ldr	r3, [pc, #112]	; (80049dc <cubeJump+0x26c>)
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	b2db      	uxtb	r3, r3
 8004972:	3301      	adds	r3, #1
 8004974:	b2d9      	uxtb	r1, r3
 8004976:	4b18      	ldr	r3, [pc, #96]	; (80049d8 <cubeJump+0x268>)
 8004978:	781a      	ldrb	r2, [r3, #0]
 800497a:	4b18      	ldr	r3, [pc, #96]	; (80049dc <cubeJump+0x26c>)
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	f000 faa5 	bl	8004ecc <drawCube>
 8004982:	e055      	b.n	8004a30 <cubeJump+0x2c0>
    } else if (xPos == 0 && yPos == 7 && zPos == 7) {
 8004984:	4b12      	ldr	r3, [pc, #72]	; (80049d0 <cubeJump+0x260>)
 8004986:	781b      	ldrb	r3, [r3, #0]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d12f      	bne.n	80049ec <cubeJump+0x27c>
 800498c:	4b11      	ldr	r3, [pc, #68]	; (80049d4 <cubeJump+0x264>)
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	2b07      	cmp	r3, #7
 8004992:	d12b      	bne.n	80049ec <cubeJump+0x27c>
 8004994:	4b10      	ldr	r3, [pc, #64]	; (80049d8 <cubeJump+0x268>)
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	2b07      	cmp	r3, #7
 800499a:	d127      	bne.n	80049ec <cubeJump+0x27c>
      drawCube(xPos, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 800499c:	4b0c      	ldr	r3, [pc, #48]	; (80049d0 <cubeJump+0x260>)
 800499e:	7818      	ldrb	r0, [r3, #0]
 80049a0:	4b0c      	ldr	r3, [pc, #48]	; (80049d4 <cubeJump+0x264>)
 80049a2:	781a      	ldrb	r2, [r3, #0]
 80049a4:	4b0d      	ldr	r3, [pc, #52]	; (80049dc <cubeJump+0x26c>)
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	3301      	adds	r3, #1
 80049ae:	b2d9      	uxtb	r1, r3
 80049b0:	4b09      	ldr	r3, [pc, #36]	; (80049d8 <cubeJump+0x268>)
 80049b2:	781a      	ldrb	r2, [r3, #0]
 80049b4:	4b09      	ldr	r3, [pc, #36]	; (80049dc <cubeJump+0x26c>)
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	3301      	adds	r3, #1
 80049be:	b2da      	uxtb	r2, r3
 80049c0:	4b06      	ldr	r3, [pc, #24]	; (80049dc <cubeJump+0x26c>)
 80049c2:	781b      	ldrb	r3, [r3, #0]
 80049c4:	f000 fa82 	bl	8004ecc <drawCube>
 80049c8:	e032      	b.n	8004a30 <cubeJump+0x2c0>
 80049ca:	bf00      	nop
 80049cc:	2000053d 	.word	0x2000053d
 80049d0:	2000053a 	.word	0x2000053a
 80049d4:	20000528 	.word	0x20000528
 80049d8:	200004dc 	.word	0x200004dc
 80049dc:	200002cb 	.word	0x200002cb
 80049e0:	200001cc 	.word	0x200001cc
 80049e4:	200004de 	.word	0x200004de
 80049e8:	20000114 	.word	0x20000114
    } else if (xPos == 7 && yPos == 0 && zPos == 7) {
 80049ec:	4b37      	ldr	r3, [pc, #220]	; (8004acc <cubeJump+0x35c>)
 80049ee:	781b      	ldrb	r3, [r3, #0]
 80049f0:	2b07      	cmp	r3, #7
 80049f2:	d11d      	bne.n	8004a30 <cubeJump+0x2c0>
 80049f4:	4b36      	ldr	r3, [pc, #216]	; (8004ad0 <cubeJump+0x360>)
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d119      	bne.n	8004a30 <cubeJump+0x2c0>
 80049fc:	4b35      	ldr	r3, [pc, #212]	; (8004ad4 <cubeJump+0x364>)
 80049fe:	781b      	ldrb	r3, [r3, #0]
 8004a00:	2b07      	cmp	r3, #7
 8004a02:	d115      	bne.n	8004a30 <cubeJump+0x2c0>
      drawCube(xPos + 1 - cubeSize, yPos, zPos + 1 - cubeSize, cubeSize);
 8004a04:	4b31      	ldr	r3, [pc, #196]	; (8004acc <cubeJump+0x35c>)
 8004a06:	781a      	ldrb	r2, [r3, #0]
 8004a08:	4b33      	ldr	r3, [pc, #204]	; (8004ad8 <cubeJump+0x368>)
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	3301      	adds	r3, #1
 8004a12:	b2d8      	uxtb	r0, r3
 8004a14:	4b2e      	ldr	r3, [pc, #184]	; (8004ad0 <cubeJump+0x360>)
 8004a16:	7819      	ldrb	r1, [r3, #0]
 8004a18:	4b2e      	ldr	r3, [pc, #184]	; (8004ad4 <cubeJump+0x364>)
 8004a1a:	781a      	ldrb	r2, [r3, #0]
 8004a1c:	4b2e      	ldr	r3, [pc, #184]	; (8004ad8 <cubeJump+0x368>)
 8004a1e:	781b      	ldrb	r3, [r3, #0]
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	3301      	adds	r3, #1
 8004a26:	b2da      	uxtb	r2, r3
 8004a28:	4b2b      	ldr	r3, [pc, #172]	; (8004ad8 <cubeJump+0x368>)
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	f000 fa4e 	bl	8004ecc <drawCube>
    }
    if (cubeExpanding) {
 8004a30:	4b2a      	ldr	r3, [pc, #168]	; (8004adc <cubeJump+0x36c>)
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d03a      	beq.n	8004aae <cubeJump+0x33e>
      cubeSize++;
 8004a38:	4b27      	ldr	r3, [pc, #156]	; (8004ad8 <cubeJump+0x368>)
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	b2da      	uxtb	r2, r3
 8004a40:	4b25      	ldr	r3, [pc, #148]	; (8004ad8 <cubeJump+0x368>)
 8004a42:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8004a44:	4b24      	ldr	r3, [pc, #144]	; (8004ad8 <cubeJump+0x368>)
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	2b08      	cmp	r3, #8
 8004a4a:	d13d      	bne.n	8004ac8 <cubeJump+0x358>
        cubeExpanding = 0;
 8004a4c:	4b23      	ldr	r3, [pc, #140]	; (8004adc <cubeJump+0x36c>)
 8004a4e:	2200      	movs	r2, #0
 8004a50:	701a      	strb	r2, [r3, #0]
        xPos = (rand() % 2) * 7;
 8004a52:	f003 fec3 	bl	80087dc <rand>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	bfb8      	it	lt
 8004a60:	425b      	neglt	r3, r3
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	461a      	mov	r2, r3
 8004a66:	00d2      	lsls	r2, r2, #3
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	b2da      	uxtb	r2, r3
 8004a6c:	4b17      	ldr	r3, [pc, #92]	; (8004acc <cubeJump+0x35c>)
 8004a6e:	701a      	strb	r2, [r3, #0]
        yPos = (rand() % 2) * 7;
 8004a70:	f003 feb4 	bl	80087dc <rand>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	f003 0301 	and.w	r3, r3, #1
 8004a7c:	bfb8      	it	lt
 8004a7e:	425b      	neglt	r3, r3
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	461a      	mov	r2, r3
 8004a84:	00d2      	lsls	r2, r2, #3
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	b2da      	uxtb	r2, r3
 8004a8a:	4b11      	ldr	r3, [pc, #68]	; (8004ad0 <cubeJump+0x360>)
 8004a8c:	701a      	strb	r2, [r3, #0]
        zPos = (rand() % 2) * 7;
 8004a8e:	f003 fea5 	bl	80087dc <rand>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	bfb8      	it	lt
 8004a9c:	425b      	neglt	r3, r3
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	00d2      	lsls	r2, r2, #3
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	b2da      	uxtb	r2, r3
 8004aa8:	4b0a      	ldr	r3, [pc, #40]	; (8004ad4 <cubeJump+0x364>)
 8004aaa:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
        cubeExpanding = 1;
      }
    }
  }
} //end cubeJump()
 8004aac:	e00c      	b.n	8004ac8 <cubeJump+0x358>
      cubeSize--;
 8004aae:	4b0a      	ldr	r3, [pc, #40]	; (8004ad8 <cubeJump+0x368>)
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	b2da      	uxtb	r2, r3
 8004ab6:	4b08      	ldr	r3, [pc, #32]	; (8004ad8 <cubeJump+0x368>)
 8004ab8:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
 8004aba:	4b07      	ldr	r3, [pc, #28]	; (8004ad8 <cubeJump+0x368>)
 8004abc:	781b      	ldrb	r3, [r3, #0]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d102      	bne.n	8004ac8 <cubeJump+0x358>
        cubeExpanding = 1;
 8004ac2:	4b06      	ldr	r3, [pc, #24]	; (8004adc <cubeJump+0x36c>)
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	701a      	strb	r2, [r3, #0]
} //end cubeJump()
 8004ac8:	bf00      	nop
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	2000053a 	.word	0x2000053a
 8004ad0:	20000528 	.word	0x20000528
 8004ad4:	200004dc 	.word	0x200004dc
 8004ad8:	200002cb 	.word	0x200002cb
 8004adc:	200001cc 	.word	0x200001cc

08004ae0 <setVoxel>:
//	} //end switch index_demo
//
//} //end demo()


void setVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	71fb      	strb	r3, [r7, #7]
 8004aea:	460b      	mov	r3, r1
 8004aec:	71bb      	strb	r3, [r7, #6]
 8004aee:	4613      	mov	r3, r2
 8004af0:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] |= (0x01 << x);
 8004af2:	79bb      	ldrb	r3, [r7, #6]
 8004af4:	f1c3 0207 	rsb	r2, r3, #7
 8004af8:	797b      	ldrb	r3, [r7, #5]
 8004afa:	f1c3 0307 	rsb	r3, r3, #7
 8004afe:	490f      	ldr	r1, [pc, #60]	; (8004b3c <setVoxel+0x5c>)
 8004b00:	00d2      	lsls	r2, r2, #3
 8004b02:	440a      	add	r2, r1
 8004b04:	4413      	add	r3, r2
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	b25a      	sxtb	r2, r3
 8004b0a:	79fb      	ldrb	r3, [r7, #7]
 8004b0c:	2101      	movs	r1, #1
 8004b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b12:	b25b      	sxtb	r3, r3
 8004b14:	4313      	orrs	r3, r2
 8004b16:	b259      	sxtb	r1, r3
 8004b18:	79bb      	ldrb	r3, [r7, #6]
 8004b1a:	f1c3 0207 	rsb	r2, r3, #7
 8004b1e:	797b      	ldrb	r3, [r7, #5]
 8004b20:	f1c3 0307 	rsb	r3, r3, #7
 8004b24:	b2c8      	uxtb	r0, r1
 8004b26:	4905      	ldr	r1, [pc, #20]	; (8004b3c <setVoxel+0x5c>)
 8004b28:	00d2      	lsls	r2, r2, #3
 8004b2a:	440a      	add	r2, r1
 8004b2c:	4413      	add	r3, r2
 8004b2e:	4602      	mov	r2, r0
 8004b30:	701a      	strb	r2, [r3, #0]
}
 8004b32:	bf00      	nop
 8004b34:	370c      	adds	r7, #12
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bc80      	pop	{r7}
 8004b3a:	4770      	bx	lr
 8004b3c:	200004e8 	.word	0x200004e8

08004b40 <clearVoxel>:

void clearVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	4603      	mov	r3, r0
 8004b48:	71fb      	strb	r3, [r7, #7]
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	71bb      	strb	r3, [r7, #6]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] ^= (0x01 << x);
 8004b52:	79bb      	ldrb	r3, [r7, #6]
 8004b54:	f1c3 0207 	rsb	r2, r3, #7
 8004b58:	797b      	ldrb	r3, [r7, #5]
 8004b5a:	f1c3 0307 	rsb	r3, r3, #7
 8004b5e:	490f      	ldr	r1, [pc, #60]	; (8004b9c <clearVoxel+0x5c>)
 8004b60:	00d2      	lsls	r2, r2, #3
 8004b62:	440a      	add	r2, r1
 8004b64:	4413      	add	r3, r2
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	b25a      	sxtb	r2, r3
 8004b6a:	79fb      	ldrb	r3, [r7, #7]
 8004b6c:	2101      	movs	r1, #1
 8004b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b72:	b25b      	sxtb	r3, r3
 8004b74:	4053      	eors	r3, r2
 8004b76:	b259      	sxtb	r1, r3
 8004b78:	79bb      	ldrb	r3, [r7, #6]
 8004b7a:	f1c3 0207 	rsb	r2, r3, #7
 8004b7e:	797b      	ldrb	r3, [r7, #5]
 8004b80:	f1c3 0307 	rsb	r3, r3, #7
 8004b84:	b2c8      	uxtb	r0, r1
 8004b86:	4905      	ldr	r1, [pc, #20]	; (8004b9c <clearVoxel+0x5c>)
 8004b88:	00d2      	lsls	r2, r2, #3
 8004b8a:	440a      	add	r2, r1
 8004b8c:	4413      	add	r3, r2
 8004b8e:	4602      	mov	r2, r0
 8004b90:	701a      	strb	r2, [r3, #0]
}
 8004b92:	bf00      	nop
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr
 8004b9c:	200004e8 	.word	0x200004e8

08004ba0 <getVoxel>:

uint8_t getVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8004ba0:	b480      	push	{r7}
 8004ba2:	b083      	sub	sp, #12
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	71fb      	strb	r3, [r7, #7]
 8004baa:	460b      	mov	r3, r1
 8004bac:	71bb      	strb	r3, [r7, #6]
 8004bae:	4613      	mov	r3, r2
 8004bb0:	717b      	strb	r3, [r7, #5]
  return (cube[7 - y][7 - z] & (0x01 << x)) == (0x01 << x);
 8004bb2:	79bb      	ldrb	r3, [r7, #6]
 8004bb4:	f1c3 0207 	rsb	r2, r3, #7
 8004bb8:	797b      	ldrb	r3, [r7, #5]
 8004bba:	f1c3 0307 	rsb	r3, r3, #7
 8004bbe:	490d      	ldr	r1, [pc, #52]	; (8004bf4 <getVoxel+0x54>)
 8004bc0:	00d2      	lsls	r2, r2, #3
 8004bc2:	440a      	add	r2, r1
 8004bc4:	4413      	add	r3, r2
 8004bc6:	781b      	ldrb	r3, [r3, #0]
 8004bc8:	4619      	mov	r1, r3
 8004bca:	79fb      	ldrb	r3, [r7, #7]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd2:	ea01 0203 	and.w	r2, r1, r3
 8004bd6:	79fb      	ldrb	r3, [r7, #7]
 8004bd8:	2101      	movs	r1, #1
 8004bda:	fa01 f303 	lsl.w	r3, r1, r3
 8004bde:	429a      	cmp	r2, r3
 8004be0:	bf0c      	ite	eq
 8004be2:	2301      	moveq	r3, #1
 8004be4:	2300      	movne	r3, #0
 8004be6:	b2db      	uxtb	r3, r3
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	370c      	adds	r7, #12
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bc80      	pop	{r7}
 8004bf0:	4770      	bx	lr
 8004bf2:	bf00      	nop
 8004bf4:	200004e8 	.word	0x200004e8

08004bf8 <setPlane>:

void setPlane(uint8_t axis, uint8_t i) {
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	4603      	mov	r3, r0
 8004c00:	460a      	mov	r2, r1
 8004c02:	71fb      	strb	r3, [r7, #7]
 8004c04:	4613      	mov	r3, r2
 8004c06:	71bb      	strb	r3, [r7, #6]
  for (uint8_t j = 0; j < 8; j++) {
 8004c08:	2300      	movs	r3, #0
 8004c0a:	73fb      	strb	r3, [r7, #15]
 8004c0c:	e028      	b.n	8004c60 <setPlane+0x68>
    for (uint8_t k = 0; k < 8; k++) {
 8004c0e:	2300      	movs	r3, #0
 8004c10:	73bb      	strb	r3, [r7, #14]
 8004c12:	e01f      	b.n	8004c54 <setPlane+0x5c>
      if (axis == XAXIS) {
 8004c14:	79fb      	ldrb	r3, [r7, #7]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d106      	bne.n	8004c28 <setPlane+0x30>
        setVoxel(i, j, k);
 8004c1a:	7bba      	ldrb	r2, [r7, #14]
 8004c1c:	7bf9      	ldrb	r1, [r7, #15]
 8004c1e:	79bb      	ldrb	r3, [r7, #6]
 8004c20:	4618      	mov	r0, r3
 8004c22:	f7ff ff5d 	bl	8004ae0 <setVoxel>
 8004c26:	e012      	b.n	8004c4e <setPlane+0x56>
      } else if (axis == YAXIS) {
 8004c28:	79fb      	ldrb	r3, [r7, #7]
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d106      	bne.n	8004c3c <setPlane+0x44>
        setVoxel(j, i, k);
 8004c2e:	7bba      	ldrb	r2, [r7, #14]
 8004c30:	79b9      	ldrb	r1, [r7, #6]
 8004c32:	7bfb      	ldrb	r3, [r7, #15]
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7ff ff53 	bl	8004ae0 <setVoxel>
 8004c3a:	e008      	b.n	8004c4e <setPlane+0x56>
      } else if (axis == ZAXIS) {
 8004c3c:	79fb      	ldrb	r3, [r7, #7]
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d105      	bne.n	8004c4e <setPlane+0x56>
        setVoxel(j, k, i);
 8004c42:	79ba      	ldrb	r2, [r7, #6]
 8004c44:	7bb9      	ldrb	r1, [r7, #14]
 8004c46:	7bfb      	ldrb	r3, [r7, #15]
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f7ff ff49 	bl	8004ae0 <setVoxel>
    for (uint8_t k = 0; k < 8; k++) {
 8004c4e:	7bbb      	ldrb	r3, [r7, #14]
 8004c50:	3301      	adds	r3, #1
 8004c52:	73bb      	strb	r3, [r7, #14]
 8004c54:	7bbb      	ldrb	r3, [r7, #14]
 8004c56:	2b07      	cmp	r3, #7
 8004c58:	d9dc      	bls.n	8004c14 <setPlane+0x1c>
  for (uint8_t j = 0; j < 8; j++) {
 8004c5a:	7bfb      	ldrb	r3, [r7, #15]
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	73fb      	strb	r3, [r7, #15]
 8004c60:	7bfb      	ldrb	r3, [r7, #15]
 8004c62:	2b07      	cmp	r3, #7
 8004c64:	d9d3      	bls.n	8004c0e <setPlane+0x16>
      }
    }
  }
}
 8004c66:	bf00      	nop
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
	...

08004c70 <shift>:

void shift(uint8_t dir) {
 8004c70:	b490      	push	{r4, r7}
 8004c72:	b086      	sub	sp, #24
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	4603      	mov	r3, r0
 8004c78:	71fb      	strb	r3, [r7, #7]

  switch (dir){
 8004c7a:	79fb      	ldrb	r3, [r7, #7]
 8004c7c:	2b05      	cmp	r3, #5
 8004c7e:	f200 811c 	bhi.w	8004eba <shift+0x24a>
 8004c82:	a201      	add	r2, pc, #4	; (adr r2, 8004c88 <shift+0x18>)
 8004c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c88:	08004ca1 	.word	0x08004ca1
 8004c8c:	08004ce9 	.word	0x08004ce9
 8004c90:	08004df5 	.word	0x08004df5
 8004c94:	08004e59 	.word	0x08004e59
 8004c98:	08004d31 	.word	0x08004d31
 8004c9c:	08004d95 	.word	0x08004d95
	  case POS_X:
		for (uint8_t y = 0; y < 8; y++) {
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	75fb      	strb	r3, [r7, #23]
 8004ca4:	e01c      	b.n	8004ce0 <shift+0x70>
			for (uint8_t z = 0; z < 8; z++) {
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	75bb      	strb	r3, [r7, #22]
 8004caa:	e013      	b.n	8004cd4 <shift+0x64>
				cube[y][z] = cube[y][z] << 1;
 8004cac:	7dfa      	ldrb	r2, [r7, #23]
 8004cae:	7dbb      	ldrb	r3, [r7, #22]
 8004cb0:	4985      	ldr	r1, [pc, #532]	; (8004ec8 <shift+0x258>)
 8004cb2:	00d2      	lsls	r2, r2, #3
 8004cb4:	440a      	add	r2, r1
 8004cb6:	4413      	add	r3, r2
 8004cb8:	7819      	ldrb	r1, [r3, #0]
 8004cba:	7dfa      	ldrb	r2, [r7, #23]
 8004cbc:	7dbb      	ldrb	r3, [r7, #22]
 8004cbe:	0049      	lsls	r1, r1, #1
 8004cc0:	b2c8      	uxtb	r0, r1
 8004cc2:	4981      	ldr	r1, [pc, #516]	; (8004ec8 <shift+0x258>)
 8004cc4:	00d2      	lsls	r2, r2, #3
 8004cc6:	440a      	add	r2, r1
 8004cc8:	4413      	add	r3, r2
 8004cca:	4602      	mov	r2, r0
 8004ccc:	701a      	strb	r2, [r3, #0]
			for (uint8_t z = 0; z < 8; z++) {
 8004cce:	7dbb      	ldrb	r3, [r7, #22]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	75bb      	strb	r3, [r7, #22]
 8004cd4:	7dbb      	ldrb	r3, [r7, #22]
 8004cd6:	2b07      	cmp	r3, #7
 8004cd8:	d9e8      	bls.n	8004cac <shift+0x3c>
		for (uint8_t y = 0; y < 8; y++) {
 8004cda:	7dfb      	ldrb	r3, [r7, #23]
 8004cdc:	3301      	adds	r3, #1
 8004cde:	75fb      	strb	r3, [r7, #23]
 8004ce0:	7dfb      	ldrb	r3, [r7, #23]
 8004ce2:	2b07      	cmp	r3, #7
 8004ce4:	d9df      	bls.n	8004ca6 <shift+0x36>
			}
		}
	  break;
 8004ce6:	e0e9      	b.n	8004ebc <shift+0x24c>
	  case NEG_X:
		for (uint8_t y = 0; y < 8; y++) {
 8004ce8:	2300      	movs	r3, #0
 8004cea:	757b      	strb	r3, [r7, #21]
 8004cec:	e01c      	b.n	8004d28 <shift+0xb8>
		  for (uint8_t z = 0; z < 8; z++) {
 8004cee:	2300      	movs	r3, #0
 8004cf0:	753b      	strb	r3, [r7, #20]
 8004cf2:	e013      	b.n	8004d1c <shift+0xac>
			cube[y][z] = cube[y][z] >> 1;
 8004cf4:	7d7a      	ldrb	r2, [r7, #21]
 8004cf6:	7d3b      	ldrb	r3, [r7, #20]
 8004cf8:	4973      	ldr	r1, [pc, #460]	; (8004ec8 <shift+0x258>)
 8004cfa:	00d2      	lsls	r2, r2, #3
 8004cfc:	440a      	add	r2, r1
 8004cfe:	4413      	add	r3, r2
 8004d00:	7819      	ldrb	r1, [r3, #0]
 8004d02:	7d7a      	ldrb	r2, [r7, #21]
 8004d04:	7d3b      	ldrb	r3, [r7, #20]
 8004d06:	0849      	lsrs	r1, r1, #1
 8004d08:	b2c8      	uxtb	r0, r1
 8004d0a:	496f      	ldr	r1, [pc, #444]	; (8004ec8 <shift+0x258>)
 8004d0c:	00d2      	lsls	r2, r2, #3
 8004d0e:	440a      	add	r2, r1
 8004d10:	4413      	add	r3, r2
 8004d12:	4602      	mov	r2, r0
 8004d14:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8004d16:	7d3b      	ldrb	r3, [r7, #20]
 8004d18:	3301      	adds	r3, #1
 8004d1a:	753b      	strb	r3, [r7, #20]
 8004d1c:	7d3b      	ldrb	r3, [r7, #20]
 8004d1e:	2b07      	cmp	r3, #7
 8004d20:	d9e8      	bls.n	8004cf4 <shift+0x84>
		for (uint8_t y = 0; y < 8; y++) {
 8004d22:	7d7b      	ldrb	r3, [r7, #21]
 8004d24:	3301      	adds	r3, #1
 8004d26:	757b      	strb	r3, [r7, #21]
 8004d28:	7d7b      	ldrb	r3, [r7, #21]
 8004d2a:	2b07      	cmp	r3, #7
 8004d2c:	d9df      	bls.n	8004cee <shift+0x7e>
		  }
		}
	  break;
 8004d2e:	e0c5      	b.n	8004ebc <shift+0x24c>
	  case POS_Y:
		for (uint8_t y = 1; y < 8; y++) {
 8004d30:	2301      	movs	r3, #1
 8004d32:	74fb      	strb	r3, [r7, #19]
 8004d34:	e01b      	b.n	8004d6e <shift+0xfe>
		  for (uint8_t z = 0; z < 8; z++) {
 8004d36:	2300      	movs	r3, #0
 8004d38:	74bb      	strb	r3, [r7, #18]
 8004d3a:	e012      	b.n	8004d62 <shift+0xf2>
			cube[y - 1][z] = cube[y][z];
 8004d3c:	7cf8      	ldrb	r0, [r7, #19]
 8004d3e:	7cb9      	ldrb	r1, [r7, #18]
 8004d40:	7cfb      	ldrb	r3, [r7, #19]
 8004d42:	1e5a      	subs	r2, r3, #1
 8004d44:	7cbb      	ldrb	r3, [r7, #18]
 8004d46:	4c60      	ldr	r4, [pc, #384]	; (8004ec8 <shift+0x258>)
 8004d48:	00c0      	lsls	r0, r0, #3
 8004d4a:	4420      	add	r0, r4
 8004d4c:	4401      	add	r1, r0
 8004d4e:	7808      	ldrb	r0, [r1, #0]
 8004d50:	495d      	ldr	r1, [pc, #372]	; (8004ec8 <shift+0x258>)
 8004d52:	00d2      	lsls	r2, r2, #3
 8004d54:	440a      	add	r2, r1
 8004d56:	4413      	add	r3, r2
 8004d58:	4602      	mov	r2, r0
 8004d5a:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8004d5c:	7cbb      	ldrb	r3, [r7, #18]
 8004d5e:	3301      	adds	r3, #1
 8004d60:	74bb      	strb	r3, [r7, #18]
 8004d62:	7cbb      	ldrb	r3, [r7, #18]
 8004d64:	2b07      	cmp	r3, #7
 8004d66:	d9e9      	bls.n	8004d3c <shift+0xcc>
		for (uint8_t y = 1; y < 8; y++) {
 8004d68:	7cfb      	ldrb	r3, [r7, #19]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	74fb      	strb	r3, [r7, #19]
 8004d6e:	7cfb      	ldrb	r3, [r7, #19]
 8004d70:	2b07      	cmp	r3, #7
 8004d72:	d9e0      	bls.n	8004d36 <shift+0xc6>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8004d74:	2300      	movs	r3, #0
 8004d76:	747b      	strb	r3, [r7, #17]
 8004d78:	e008      	b.n	8004d8c <shift+0x11c>
		  cube[7][i] = 0;
 8004d7a:	7c7b      	ldrb	r3, [r7, #17]
 8004d7c:	4a52      	ldr	r2, [pc, #328]	; (8004ec8 <shift+0x258>)
 8004d7e:	4413      	add	r3, r2
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		for (uint8_t i = 0; i < 8; i++) {
 8004d86:	7c7b      	ldrb	r3, [r7, #17]
 8004d88:	3301      	adds	r3, #1
 8004d8a:	747b      	strb	r3, [r7, #17]
 8004d8c:	7c7b      	ldrb	r3, [r7, #17]
 8004d8e:	2b07      	cmp	r3, #7
 8004d90:	d9f3      	bls.n	8004d7a <shift+0x10a>
		}
	  break;
 8004d92:	e093      	b.n	8004ebc <shift+0x24c>
	  case NEG_Y:
		for (uint8_t y = 7; y > 0; y--) {
 8004d94:	2307      	movs	r3, #7
 8004d96:	743b      	strb	r3, [r7, #16]
 8004d98:	e01b      	b.n	8004dd2 <shift+0x162>
		  for (uint8_t z = 0; z < 8; z++) {
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	73fb      	strb	r3, [r7, #15]
 8004d9e:	e012      	b.n	8004dc6 <shift+0x156>
			cube[y][z] = cube[y - 1][z];
 8004da0:	7c3b      	ldrb	r3, [r7, #16]
 8004da2:	1e58      	subs	r0, r3, #1
 8004da4:	7bf9      	ldrb	r1, [r7, #15]
 8004da6:	7c3a      	ldrb	r2, [r7, #16]
 8004da8:	7bfb      	ldrb	r3, [r7, #15]
 8004daa:	4c47      	ldr	r4, [pc, #284]	; (8004ec8 <shift+0x258>)
 8004dac:	00c0      	lsls	r0, r0, #3
 8004dae:	4420      	add	r0, r4
 8004db0:	4401      	add	r1, r0
 8004db2:	7808      	ldrb	r0, [r1, #0]
 8004db4:	4944      	ldr	r1, [pc, #272]	; (8004ec8 <shift+0x258>)
 8004db6:	00d2      	lsls	r2, r2, #3
 8004db8:	440a      	add	r2, r1
 8004dba:	4413      	add	r3, r2
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8004dc0:	7bfb      	ldrb	r3, [r7, #15]
 8004dc2:	3301      	adds	r3, #1
 8004dc4:	73fb      	strb	r3, [r7, #15]
 8004dc6:	7bfb      	ldrb	r3, [r7, #15]
 8004dc8:	2b07      	cmp	r3, #7
 8004dca:	d9e9      	bls.n	8004da0 <shift+0x130>
		for (uint8_t y = 7; y > 0; y--) {
 8004dcc:	7c3b      	ldrb	r3, [r7, #16]
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	743b      	strb	r3, [r7, #16]
 8004dd2:	7c3b      	ldrb	r3, [r7, #16]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1e0      	bne.n	8004d9a <shift+0x12a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8004dd8:	2300      	movs	r3, #0
 8004dda:	73bb      	strb	r3, [r7, #14]
 8004ddc:	e006      	b.n	8004dec <shift+0x17c>
		  cube[0][i] = 0;
 8004dde:	7bbb      	ldrb	r3, [r7, #14]
 8004de0:	4a39      	ldr	r2, [pc, #228]	; (8004ec8 <shift+0x258>)
 8004de2:	2100      	movs	r1, #0
 8004de4:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 8; i++) {
 8004de6:	7bbb      	ldrb	r3, [r7, #14]
 8004de8:	3301      	adds	r3, #1
 8004dea:	73bb      	strb	r3, [r7, #14]
 8004dec:	7bbb      	ldrb	r3, [r7, #14]
 8004dee:	2b07      	cmp	r3, #7
 8004df0:	d9f5      	bls.n	8004dde <shift+0x16e>
		}
	  break;
 8004df2:	e063      	b.n	8004ebc <shift+0x24c>
	  case POS_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8004df4:	2300      	movs	r3, #0
 8004df6:	737b      	strb	r3, [r7, #13]
 8004df8:	e01b      	b.n	8004e32 <shift+0x1c2>
		  for (uint8_t z = 1; z < 8; z++) {
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	733b      	strb	r3, [r7, #12]
 8004dfe:	e012      	b.n	8004e26 <shift+0x1b6>
			cube[y][z - 1] = cube[y][z];
 8004e00:	7b78      	ldrb	r0, [r7, #13]
 8004e02:	7b39      	ldrb	r1, [r7, #12]
 8004e04:	7b7a      	ldrb	r2, [r7, #13]
 8004e06:	7b3b      	ldrb	r3, [r7, #12]
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	4c2f      	ldr	r4, [pc, #188]	; (8004ec8 <shift+0x258>)
 8004e0c:	00c0      	lsls	r0, r0, #3
 8004e0e:	4420      	add	r0, r4
 8004e10:	4401      	add	r1, r0
 8004e12:	7808      	ldrb	r0, [r1, #0]
 8004e14:	492c      	ldr	r1, [pc, #176]	; (8004ec8 <shift+0x258>)
 8004e16:	00d2      	lsls	r2, r2, #3
 8004e18:	440a      	add	r2, r1
 8004e1a:	4413      	add	r3, r2
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 1; z < 8; z++) {
 8004e20:	7b3b      	ldrb	r3, [r7, #12]
 8004e22:	3301      	adds	r3, #1
 8004e24:	733b      	strb	r3, [r7, #12]
 8004e26:	7b3b      	ldrb	r3, [r7, #12]
 8004e28:	2b07      	cmp	r3, #7
 8004e2a:	d9e9      	bls.n	8004e00 <shift+0x190>
		for (uint8_t y = 0; y < 8; y++) {
 8004e2c:	7b7b      	ldrb	r3, [r7, #13]
 8004e2e:	3301      	adds	r3, #1
 8004e30:	737b      	strb	r3, [r7, #13]
 8004e32:	7b7b      	ldrb	r3, [r7, #13]
 8004e34:	2b07      	cmp	r3, #7
 8004e36:	d9e0      	bls.n	8004dfa <shift+0x18a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8004e38:	2300      	movs	r3, #0
 8004e3a:	72fb      	strb	r3, [r7, #11]
 8004e3c:	e008      	b.n	8004e50 <shift+0x1e0>
		  cube[i][7] = 0;
 8004e3e:	7afb      	ldrb	r3, [r7, #11]
 8004e40:	4a21      	ldr	r2, [pc, #132]	; (8004ec8 <shift+0x258>)
 8004e42:	00db      	lsls	r3, r3, #3
 8004e44:	4413      	add	r3, r2
 8004e46:	2200      	movs	r2, #0
 8004e48:	71da      	strb	r2, [r3, #7]
		for (uint8_t i = 0; i < 8; i++) {
 8004e4a:	7afb      	ldrb	r3, [r7, #11]
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	72fb      	strb	r3, [r7, #11]
 8004e50:	7afb      	ldrb	r3, [r7, #11]
 8004e52:	2b07      	cmp	r3, #7
 8004e54:	d9f3      	bls.n	8004e3e <shift+0x1ce>
		}
	  break;
 8004e56:	e031      	b.n	8004ebc <shift+0x24c>
	  case NEG_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8004e58:	2300      	movs	r3, #0
 8004e5a:	72bb      	strb	r3, [r7, #10]
 8004e5c:	e01b      	b.n	8004e96 <shift+0x226>
		  for (uint8_t z = 7; z > 0; z--) {
 8004e5e:	2307      	movs	r3, #7
 8004e60:	727b      	strb	r3, [r7, #9]
 8004e62:	e012      	b.n	8004e8a <shift+0x21a>
			cube[y][z] = cube[y][z - 1];
 8004e64:	7ab8      	ldrb	r0, [r7, #10]
 8004e66:	7a7b      	ldrb	r3, [r7, #9]
 8004e68:	1e59      	subs	r1, r3, #1
 8004e6a:	7aba      	ldrb	r2, [r7, #10]
 8004e6c:	7a7b      	ldrb	r3, [r7, #9]
 8004e6e:	4c16      	ldr	r4, [pc, #88]	; (8004ec8 <shift+0x258>)
 8004e70:	00c0      	lsls	r0, r0, #3
 8004e72:	4420      	add	r0, r4
 8004e74:	4401      	add	r1, r0
 8004e76:	7808      	ldrb	r0, [r1, #0]
 8004e78:	4913      	ldr	r1, [pc, #76]	; (8004ec8 <shift+0x258>)
 8004e7a:	00d2      	lsls	r2, r2, #3
 8004e7c:	440a      	add	r2, r1
 8004e7e:	4413      	add	r3, r2
 8004e80:	4602      	mov	r2, r0
 8004e82:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 7; z > 0; z--) {
 8004e84:	7a7b      	ldrb	r3, [r7, #9]
 8004e86:	3b01      	subs	r3, #1
 8004e88:	727b      	strb	r3, [r7, #9]
 8004e8a:	7a7b      	ldrb	r3, [r7, #9]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1e9      	bne.n	8004e64 <shift+0x1f4>
		for (uint8_t y = 0; y < 8; y++) {
 8004e90:	7abb      	ldrb	r3, [r7, #10]
 8004e92:	3301      	adds	r3, #1
 8004e94:	72bb      	strb	r3, [r7, #10]
 8004e96:	7abb      	ldrb	r3, [r7, #10]
 8004e98:	2b07      	cmp	r3, #7
 8004e9a:	d9e0      	bls.n	8004e5e <shift+0x1ee>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	723b      	strb	r3, [r7, #8]
 8004ea0:	e007      	b.n	8004eb2 <shift+0x242>
		  cube[i][0] = 0;
 8004ea2:	7a3b      	ldrb	r3, [r7, #8]
 8004ea4:	4a08      	ldr	r2, [pc, #32]	; (8004ec8 <shift+0x258>)
 8004ea6:	2100      	movs	r1, #0
 8004ea8:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
		for (uint8_t i = 0; i < 8; i++) {
 8004eac:	7a3b      	ldrb	r3, [r7, #8]
 8004eae:	3301      	adds	r3, #1
 8004eb0:	723b      	strb	r3, [r7, #8]
 8004eb2:	7a3b      	ldrb	r3, [r7, #8]
 8004eb4:	2b07      	cmp	r3, #7
 8004eb6:	d9f4      	bls.n	8004ea2 <shift+0x232>
		}
	  break;
 8004eb8:	e000      	b.n	8004ebc <shift+0x24c>
	  default:
	  break;
 8004eba:	bf00      	nop
  } //end switch dir

} //end shift()
 8004ebc:	bf00      	nop
 8004ebe:	3718      	adds	r7, #24
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bc90      	pop	{r4, r7}
 8004ec4:	4770      	bx	lr
 8004ec6:	bf00      	nop
 8004ec8:	200004e8 	.word	0x200004e8

08004ecc <drawCube>:

void drawCube(uint8_t x, uint8_t y, uint8_t z, uint8_t s) {
 8004ecc:	b590      	push	{r4, r7, lr}
 8004ece:	b085      	sub	sp, #20
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	4604      	mov	r4, r0
 8004ed4:	4608      	mov	r0, r1
 8004ed6:	4611      	mov	r1, r2
 8004ed8:	461a      	mov	r2, r3
 8004eda:	4623      	mov	r3, r4
 8004edc:	71fb      	strb	r3, [r7, #7]
 8004ede:	4603      	mov	r3, r0
 8004ee0:	71bb      	strb	r3, [r7, #6]
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	717b      	strb	r3, [r7, #5]
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	713b      	strb	r3, [r7, #4]
  for (uint8_t i = 0; i < s; i++) {
 8004eea:	2300      	movs	r3, #0
 8004eec:	73fb      	strb	r3, [r7, #15]
 8004eee:	e0aa      	b.n	8005046 <drawCube+0x17a>
    setVoxel(x, y + i, z);
 8004ef0:	79ba      	ldrb	r2, [r7, #6]
 8004ef2:	7bfb      	ldrb	r3, [r7, #15]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	b2d9      	uxtb	r1, r3
 8004ef8:	797a      	ldrb	r2, [r7, #5]
 8004efa:	79fb      	ldrb	r3, [r7, #7]
 8004efc:	4618      	mov	r0, r3
 8004efe:	f7ff fdef 	bl	8004ae0 <setVoxel>
    setVoxel(x + i, y, z);
 8004f02:	79fa      	ldrb	r2, [r7, #7]
 8004f04:	7bfb      	ldrb	r3, [r7, #15]
 8004f06:	4413      	add	r3, r2
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	797a      	ldrb	r2, [r7, #5]
 8004f0c:	79b9      	ldrb	r1, [r7, #6]
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f7ff fde6 	bl	8004ae0 <setVoxel>
    setVoxel(x, y, z + i);
 8004f14:	797a      	ldrb	r2, [r7, #5]
 8004f16:	7bfb      	ldrb	r3, [r7, #15]
 8004f18:	4413      	add	r3, r2
 8004f1a:	b2da      	uxtb	r2, r3
 8004f1c:	79b9      	ldrb	r1, [r7, #6]
 8004f1e:	79fb      	ldrb	r3, [r7, #7]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f7ff fddd 	bl	8004ae0 <setVoxel>
    setVoxel(x + s - 1, y + i, z + s - 1);
 8004f26:	79fa      	ldrb	r2, [r7, #7]
 8004f28:	793b      	ldrb	r3, [r7, #4]
 8004f2a:	4413      	add	r3, r2
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	b2d8      	uxtb	r0, r3
 8004f32:	79ba      	ldrb	r2, [r7, #6]
 8004f34:	7bfb      	ldrb	r3, [r7, #15]
 8004f36:	4413      	add	r3, r2
 8004f38:	b2d9      	uxtb	r1, r3
 8004f3a:	797a      	ldrb	r2, [r7, #5]
 8004f3c:	793b      	ldrb	r3, [r7, #4]
 8004f3e:	4413      	add	r3, r2
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	3b01      	subs	r3, #1
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	461a      	mov	r2, r3
 8004f48:	f7ff fdca 	bl	8004ae0 <setVoxel>
    setVoxel(x + i, y + s - 1, z + s - 1);
 8004f4c:	79fa      	ldrb	r2, [r7, #7]
 8004f4e:	7bfb      	ldrb	r3, [r7, #15]
 8004f50:	4413      	add	r3, r2
 8004f52:	b2d8      	uxtb	r0, r3
 8004f54:	79ba      	ldrb	r2, [r7, #6]
 8004f56:	793b      	ldrb	r3, [r7, #4]
 8004f58:	4413      	add	r3, r2
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	3b01      	subs	r3, #1
 8004f5e:	b2d9      	uxtb	r1, r3
 8004f60:	797a      	ldrb	r2, [r7, #5]
 8004f62:	793b      	ldrb	r3, [r7, #4]
 8004f64:	4413      	add	r3, r2
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	3b01      	subs	r3, #1
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	f7ff fdb7 	bl	8004ae0 <setVoxel>
    setVoxel(x + s - 1, y + s - 1, z + i);
 8004f72:	79fa      	ldrb	r2, [r7, #7]
 8004f74:	793b      	ldrb	r3, [r7, #4]
 8004f76:	4413      	add	r3, r2
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	b2d8      	uxtb	r0, r3
 8004f7e:	79ba      	ldrb	r2, [r7, #6]
 8004f80:	793b      	ldrb	r3, [r7, #4]
 8004f82:	4413      	add	r3, r2
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	3b01      	subs	r3, #1
 8004f88:	b2d9      	uxtb	r1, r3
 8004f8a:	797a      	ldrb	r2, [r7, #5]
 8004f8c:	7bfb      	ldrb	r3, [r7, #15]
 8004f8e:	4413      	add	r3, r2
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	461a      	mov	r2, r3
 8004f94:	f7ff fda4 	bl	8004ae0 <setVoxel>
    setVoxel(x + s - 1, y + i, z);
 8004f98:	79fa      	ldrb	r2, [r7, #7]
 8004f9a:	793b      	ldrb	r3, [r7, #4]
 8004f9c:	4413      	add	r3, r2
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	3b01      	subs	r3, #1
 8004fa2:	b2d8      	uxtb	r0, r3
 8004fa4:	79ba      	ldrb	r2, [r7, #6]
 8004fa6:	7bfb      	ldrb	r3, [r7, #15]
 8004fa8:	4413      	add	r3, r2
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	797a      	ldrb	r2, [r7, #5]
 8004fae:	4619      	mov	r1, r3
 8004fb0:	f7ff fd96 	bl	8004ae0 <setVoxel>
    setVoxel(x, y + i, z + s - 1);
 8004fb4:	79ba      	ldrb	r2, [r7, #6]
 8004fb6:	7bfb      	ldrb	r3, [r7, #15]
 8004fb8:	4413      	add	r3, r2
 8004fba:	b2d9      	uxtb	r1, r3
 8004fbc:	797a      	ldrb	r2, [r7, #5]
 8004fbe:	793b      	ldrb	r3, [r7, #4]
 8004fc0:	4413      	add	r3, r2
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	b2da      	uxtb	r2, r3
 8004fc8:	79fb      	ldrb	r3, [r7, #7]
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f7ff fd88 	bl	8004ae0 <setVoxel>
    setVoxel(x + i, y + s - 1, z);
 8004fd0:	79fa      	ldrb	r2, [r7, #7]
 8004fd2:	7bfb      	ldrb	r3, [r7, #15]
 8004fd4:	4413      	add	r3, r2
 8004fd6:	b2d8      	uxtb	r0, r3
 8004fd8:	79ba      	ldrb	r2, [r7, #6]
 8004fda:	793b      	ldrb	r3, [r7, #4]
 8004fdc:	4413      	add	r3, r2
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	3b01      	subs	r3, #1
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	797a      	ldrb	r2, [r7, #5]
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	f7ff fd7a 	bl	8004ae0 <setVoxel>
    setVoxel(x + i, y, z + s - 1);
 8004fec:	79fa      	ldrb	r2, [r7, #7]
 8004fee:	7bfb      	ldrb	r3, [r7, #15]
 8004ff0:	4413      	add	r3, r2
 8004ff2:	b2d8      	uxtb	r0, r3
 8004ff4:	797a      	ldrb	r2, [r7, #5]
 8004ff6:	793b      	ldrb	r3, [r7, #4]
 8004ff8:	4413      	add	r3, r2
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	b2da      	uxtb	r2, r3
 8005000:	79bb      	ldrb	r3, [r7, #6]
 8005002:	4619      	mov	r1, r3
 8005004:	f7ff fd6c 	bl	8004ae0 <setVoxel>
    setVoxel(x + s - 1, y, z + i);
 8005008:	79fa      	ldrb	r2, [r7, #7]
 800500a:	793b      	ldrb	r3, [r7, #4]
 800500c:	4413      	add	r3, r2
 800500e:	b2db      	uxtb	r3, r3
 8005010:	3b01      	subs	r3, #1
 8005012:	b2d8      	uxtb	r0, r3
 8005014:	797a      	ldrb	r2, [r7, #5]
 8005016:	7bfb      	ldrb	r3, [r7, #15]
 8005018:	4413      	add	r3, r2
 800501a:	b2da      	uxtb	r2, r3
 800501c:	79bb      	ldrb	r3, [r7, #6]
 800501e:	4619      	mov	r1, r3
 8005020:	f7ff fd5e 	bl	8004ae0 <setVoxel>
    setVoxel(x, y + s - 1, z + i);
 8005024:	79ba      	ldrb	r2, [r7, #6]
 8005026:	793b      	ldrb	r3, [r7, #4]
 8005028:	4413      	add	r3, r2
 800502a:	b2db      	uxtb	r3, r3
 800502c:	3b01      	subs	r3, #1
 800502e:	b2d9      	uxtb	r1, r3
 8005030:	797a      	ldrb	r2, [r7, #5]
 8005032:	7bfb      	ldrb	r3, [r7, #15]
 8005034:	4413      	add	r3, r2
 8005036:	b2da      	uxtb	r2, r3
 8005038:	79fb      	ldrb	r3, [r7, #7]
 800503a:	4618      	mov	r0, r3
 800503c:	f7ff fd50 	bl	8004ae0 <setVoxel>
  for (uint8_t i = 0; i < s; i++) {
 8005040:	7bfb      	ldrb	r3, [r7, #15]
 8005042:	3301      	adds	r3, #1
 8005044:	73fb      	strb	r3, [r7, #15]
 8005046:	7bfa      	ldrb	r2, [r7, #15]
 8005048:	793b      	ldrb	r3, [r7, #4]
 800504a:	429a      	cmp	r2, r3
 800504c:	f4ff af50 	bcc.w	8004ef0 <drawCube+0x24>
  }
} //end drawCube()
 8005050:	bf00      	nop
 8005052:	3714      	adds	r7, #20
 8005054:	46bd      	mov	sp, r7
 8005056:	bd90      	pop	{r4, r7, pc}

08005058 <lightCube>:

void lightCube() {
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 800505e:	2300      	movs	r3, #0
 8005060:	71fb      	strb	r3, [r7, #7]
 8005062:	e013      	b.n	800508c <lightCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 8005064:	2300      	movs	r3, #0
 8005066:	71bb      	strb	r3, [r7, #6]
 8005068:	e00a      	b.n	8005080 <lightCube+0x28>
      cube[i][j] = 0xFF;
 800506a:	79fa      	ldrb	r2, [r7, #7]
 800506c:	79bb      	ldrb	r3, [r7, #6]
 800506e:	490b      	ldr	r1, [pc, #44]	; (800509c <lightCube+0x44>)
 8005070:	00d2      	lsls	r2, r2, #3
 8005072:	440a      	add	r2, r1
 8005074:	4413      	add	r3, r2
 8005076:	22ff      	movs	r2, #255	; 0xff
 8005078:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 800507a:	79bb      	ldrb	r3, [r7, #6]
 800507c:	3301      	adds	r3, #1
 800507e:	71bb      	strb	r3, [r7, #6]
 8005080:	79bb      	ldrb	r3, [r7, #6]
 8005082:	2b07      	cmp	r3, #7
 8005084:	d9f1      	bls.n	800506a <lightCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 8005086:	79fb      	ldrb	r3, [r7, #7]
 8005088:	3301      	adds	r3, #1
 800508a:	71fb      	strb	r3, [r7, #7]
 800508c:	79fb      	ldrb	r3, [r7, #7]
 800508e:	2b07      	cmp	r3, #7
 8005090:	d9e8      	bls.n	8005064 <lightCube+0xc>
    }
  }
} //end lightCube()
 8005092:	bf00      	nop
 8005094:	370c      	adds	r7, #12
 8005096:	46bd      	mov	sp, r7
 8005098:	bc80      	pop	{r7}
 800509a:	4770      	bx	lr
 800509c:	200004e8 	.word	0x200004e8

080050a0 <clearCube>:

void clearCube(void) {
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 80050a6:	2300      	movs	r3, #0
 80050a8:	71fb      	strb	r3, [r7, #7]
 80050aa:	e013      	b.n	80050d4 <clearCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 80050ac:	2300      	movs	r3, #0
 80050ae:	71bb      	strb	r3, [r7, #6]
 80050b0:	e00a      	b.n	80050c8 <clearCube+0x28>
      cube[i][j] = 0;
 80050b2:	79fa      	ldrb	r2, [r7, #7]
 80050b4:	79bb      	ldrb	r3, [r7, #6]
 80050b6:	490b      	ldr	r1, [pc, #44]	; (80050e4 <clearCube+0x44>)
 80050b8:	00d2      	lsls	r2, r2, #3
 80050ba:	440a      	add	r2, r1
 80050bc:	4413      	add	r3, r2
 80050be:	2200      	movs	r2, #0
 80050c0:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 80050c2:	79bb      	ldrb	r3, [r7, #6]
 80050c4:	3301      	adds	r3, #1
 80050c6:	71bb      	strb	r3, [r7, #6]
 80050c8:	79bb      	ldrb	r3, [r7, #6]
 80050ca:	2b07      	cmp	r3, #7
 80050cc:	d9f1      	bls.n	80050b2 <clearCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 80050ce:	79fb      	ldrb	r3, [r7, #7]
 80050d0:	3301      	adds	r3, #1
 80050d2:	71fb      	strb	r3, [r7, #7]
 80050d4:	79fb      	ldrb	r3, [r7, #7]
 80050d6:	2b07      	cmp	r3, #7
 80050d8:	d9e8      	bls.n	80050ac <clearCube+0xc>
    }
  }
} //end clearCube()
 80050da:	bf00      	nop
 80050dc:	370c      	adds	r7, #12
 80050de:	46bd      	mov	sp, r7
 80050e0:	bc80      	pop	{r7}
 80050e2:	4770      	bx	lr
 80050e4:	200004e8 	.word	0x200004e8

080050e8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80050e8:	b480      	push	{r7}
 80050ea:	b083      	sub	sp, #12
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050f8:	d102      	bne.n	8005100 <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_nextLevel = 1;
 80050fa:	4b08      	ldr	r3, [pc, #32]	; (800511c <HAL_TIM_PeriodElapsedCallback+0x34>)
 80050fc:	2201      	movs	r2, #1
 80050fe:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM3){
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a06      	ldr	r2, [pc, #24]	; (8005120 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d102      	bne.n	8005110 <HAL_TIM_PeriodElapsedCallback+0x28>
		flag_tim3 = 1;
 800510a:	4b06      	ldr	r3, [pc, #24]	; (8005124 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800510c:	2201      	movs	r2, #1
 800510e:	701a      	strb	r2, [r3, #0]
	}
}
 8005110:	bf00      	nop
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	bc80      	pop	{r7}
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	200002c1 	.word	0x200002c1
 8005120:	40000400 	.word	0x40000400
 8005124:	2000053c 	.word	0x2000053c

08005128 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
	flag_uart = 1;
 8005130:	4b03      	ldr	r3, [pc, #12]	; (8005140 <HAL_UART_RxCpltCallback+0x18>)
 8005132:	2201      	movs	r2, #1
 8005134:	701a      	strb	r2, [r3, #0]
}
 8005136:	bf00      	nop
 8005138:	370c      	adds	r7, #12
 800513a:	46bd      	mov	sp, r7
 800513c:	bc80      	pop	{r7}
 800513e:	4770      	bx	lr
 8005140:	200002c2 	.word	0x200002c2

08005144 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005144:	b480      	push	{r7}
 8005146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005148:	bf00      	nop
 800514a:	46bd      	mov	sp, r7
 800514c:	bc80      	pop	{r7}
 800514e:	4770      	bx	lr

08005150 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8005154:	4b18      	ldr	r3, [pc, #96]	; (80051b8 <MX_SPI1_Init+0x68>)
 8005156:	4a19      	ldr	r2, [pc, #100]	; (80051bc <MX_SPI1_Init+0x6c>)
 8005158:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800515a:	4b17      	ldr	r3, [pc, #92]	; (80051b8 <MX_SPI1_Init+0x68>)
 800515c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005160:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8005162:	4b15      	ldr	r3, [pc, #84]	; (80051b8 <MX_SPI1_Init+0x68>)
 8005164:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005168:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800516a:	4b13      	ldr	r3, [pc, #76]	; (80051b8 <MX_SPI1_Init+0x68>)
 800516c:	2200      	movs	r2, #0
 800516e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005170:	4b11      	ldr	r3, [pc, #68]	; (80051b8 <MX_SPI1_Init+0x68>)
 8005172:	2200      	movs	r2, #0
 8005174:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005176:	4b10      	ldr	r3, [pc, #64]	; (80051b8 <MX_SPI1_Init+0x68>)
 8005178:	2200      	movs	r2, #0
 800517a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800517c:	4b0e      	ldr	r3, [pc, #56]	; (80051b8 <MX_SPI1_Init+0x68>)
 800517e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005182:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8005184:	4b0c      	ldr	r3, [pc, #48]	; (80051b8 <MX_SPI1_Init+0x68>)
 8005186:	2230      	movs	r2, #48	; 0x30
 8005188:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800518a:	4b0b      	ldr	r3, [pc, #44]	; (80051b8 <MX_SPI1_Init+0x68>)
 800518c:	2200      	movs	r2, #0
 800518e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005190:	4b09      	ldr	r3, [pc, #36]	; (80051b8 <MX_SPI1_Init+0x68>)
 8005192:	2200      	movs	r2, #0
 8005194:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005196:	4b08      	ldr	r3, [pc, #32]	; (80051b8 <MX_SPI1_Init+0x68>)
 8005198:	2200      	movs	r2, #0
 800519a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800519c:	4b06      	ldr	r3, [pc, #24]	; (80051b8 <MX_SPI1_Init+0x68>)
 800519e:	220a      	movs	r2, #10
 80051a0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80051a2:	4805      	ldr	r0, [pc, #20]	; (80051b8 <MX_SPI1_Init+0x68>)
 80051a4:	f001 ffb0 	bl	8007108 <HAL_SPI_Init>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d001      	beq.n	80051b2 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80051ae:	f7ff ffc9 	bl	8005144 <Error_Handler>
  }

}
 80051b2:	bf00      	nop
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	20000540 	.word	0x20000540
 80051bc:	40013000 	.word	0x40013000

080051c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b088      	sub	sp, #32
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051c8:	f107 0310 	add.w	r3, r7, #16
 80051cc:	2200      	movs	r2, #0
 80051ce:	601a      	str	r2, [r3, #0]
 80051d0:	605a      	str	r2, [r3, #4]
 80051d2:	609a      	str	r2, [r3, #8]
 80051d4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a15      	ldr	r2, [pc, #84]	; (8005230 <HAL_SPI_MspInit+0x70>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d123      	bne.n	8005228 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80051e0:	4b14      	ldr	r3, [pc, #80]	; (8005234 <HAL_SPI_MspInit+0x74>)
 80051e2:	699b      	ldr	r3, [r3, #24]
 80051e4:	4a13      	ldr	r2, [pc, #76]	; (8005234 <HAL_SPI_MspInit+0x74>)
 80051e6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80051ea:	6193      	str	r3, [r2, #24]
 80051ec:	4b11      	ldr	r3, [pc, #68]	; (8005234 <HAL_SPI_MspInit+0x74>)
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051f4:	60fb      	str	r3, [r7, #12]
 80051f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051f8:	4b0e      	ldr	r3, [pc, #56]	; (8005234 <HAL_SPI_MspInit+0x74>)
 80051fa:	699b      	ldr	r3, [r3, #24]
 80051fc:	4a0d      	ldr	r2, [pc, #52]	; (8005234 <HAL_SPI_MspInit+0x74>)
 80051fe:	f043 0304 	orr.w	r3, r3, #4
 8005202:	6193      	str	r3, [r2, #24]
 8005204:	4b0b      	ldr	r3, [pc, #44]	; (8005234 <HAL_SPI_MspInit+0x74>)
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	f003 0304 	and.w	r3, r3, #4
 800520c:	60bb      	str	r3, [r7, #8]
 800520e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8005210:	23a0      	movs	r3, #160	; 0xa0
 8005212:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005214:	2302      	movs	r3, #2
 8005216:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005218:	2303      	movs	r3, #3
 800521a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800521c:	f107 0310 	add.w	r3, r7, #16
 8005220:	4619      	mov	r1, r3
 8005222:	4805      	ldr	r0, [pc, #20]	; (8005238 <HAL_SPI_MspInit+0x78>)
 8005224:	f000 ffdc 	bl	80061e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8005228:	bf00      	nop
 800522a:	3720      	adds	r7, #32
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}
 8005230:	40013000 	.word	0x40013000
 8005234:	40021000 	.word	0x40021000
 8005238:	40010800 	.word	0x40010800

0800523c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800523c:	b480      	push	{r7}
 800523e:	b085      	sub	sp, #20
 8005240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005242:	4b15      	ldr	r3, [pc, #84]	; (8005298 <HAL_MspInit+0x5c>)
 8005244:	699b      	ldr	r3, [r3, #24]
 8005246:	4a14      	ldr	r2, [pc, #80]	; (8005298 <HAL_MspInit+0x5c>)
 8005248:	f043 0301 	orr.w	r3, r3, #1
 800524c:	6193      	str	r3, [r2, #24]
 800524e:	4b12      	ldr	r3, [pc, #72]	; (8005298 <HAL_MspInit+0x5c>)
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	f003 0301 	and.w	r3, r3, #1
 8005256:	60bb      	str	r3, [r7, #8]
 8005258:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800525a:	4b0f      	ldr	r3, [pc, #60]	; (8005298 <HAL_MspInit+0x5c>)
 800525c:	69db      	ldr	r3, [r3, #28]
 800525e:	4a0e      	ldr	r2, [pc, #56]	; (8005298 <HAL_MspInit+0x5c>)
 8005260:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005264:	61d3      	str	r3, [r2, #28]
 8005266:	4b0c      	ldr	r3, [pc, #48]	; (8005298 <HAL_MspInit+0x5c>)
 8005268:	69db      	ldr	r3, [r3, #28]
 800526a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800526e:	607b      	str	r3, [r7, #4]
 8005270:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005272:	4b0a      	ldr	r3, [pc, #40]	; (800529c <HAL_MspInit+0x60>)
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	60fb      	str	r3, [r7, #12]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800527e:	60fb      	str	r3, [r7, #12]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005286:	60fb      	str	r3, [r7, #12]
 8005288:	4a04      	ldr	r2, [pc, #16]	; (800529c <HAL_MspInit+0x60>)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800528e:	bf00      	nop
 8005290:	3714      	adds	r7, #20
 8005292:	46bd      	mov	sp, r7
 8005294:	bc80      	pop	{r7}
 8005296:	4770      	bx	lr
 8005298:	40021000 	.word	0x40021000
 800529c:	40010000 	.word	0x40010000

080052a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80052a0:	b480      	push	{r7}
 80052a2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80052a4:	bf00      	nop
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bc80      	pop	{r7}
 80052aa:	4770      	bx	lr

080052ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 80052b0:	2200      	movs	r2, #0
 80052b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80052b6:	4802      	ldr	r0, [pc, #8]	; (80052c0 <HardFault_Handler+0x14>)
 80052b8:	f001 f903 	bl	80064c2 <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80052bc:	e7fe      	b.n	80052bc <HardFault_Handler+0x10>
 80052be:	bf00      	nop
 80052c0:	40011000 	.word	0x40011000

080052c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80052c4:	b480      	push	{r7}
 80052c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80052c8:	e7fe      	b.n	80052c8 <MemManage_Handler+0x4>

080052ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80052ca:	b480      	push	{r7}
 80052cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80052ce:	e7fe      	b.n	80052ce <BusFault_Handler+0x4>

080052d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80052d0:	b480      	push	{r7}
 80052d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80052d4:	e7fe      	b.n	80052d4 <UsageFault_Handler+0x4>

080052d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80052d6:	b480      	push	{r7}
 80052d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80052da:	bf00      	nop
 80052dc:	46bd      	mov	sp, r7
 80052de:	bc80      	pop	{r7}
 80052e0:	4770      	bx	lr

080052e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80052e2:	b480      	push	{r7}
 80052e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80052e6:	bf00      	nop
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bc80      	pop	{r7}
 80052ec:	4770      	bx	lr

080052ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80052ee:	b480      	push	{r7}
 80052f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80052f2:	bf00      	nop
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bc80      	pop	{r7}
 80052f8:	4770      	bx	lr

080052fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80052fa:	b580      	push	{r7, lr}
 80052fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80052fe:	f000 fa21 	bl	8005744 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005302:	bf00      	nop
 8005304:	bd80      	pop	{r7, pc}
	...

08005308 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800530c:	4802      	ldr	r0, [pc, #8]	; (8005318 <TIM2_IRQHandler+0x10>)
 800530e:	f002 fa03 	bl	8007718 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005312:	bf00      	nop
 8005314:	bd80      	pop	{r7, pc}
 8005316:	bf00      	nop
 8005318:	200005e0 	.word	0x200005e0

0800531c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005320:	4802      	ldr	r0, [pc, #8]	; (800532c <TIM3_IRQHandler+0x10>)
 8005322:	f002 f9f9 	bl	8007718 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005326:	bf00      	nop
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	20000598 	.word	0x20000598

08005330 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005334:	4802      	ldr	r0, [pc, #8]	; (8005340 <USART1_IRQHandler+0x10>)
 8005336:	f002 fdb9 	bl	8007eac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800533a:	bf00      	nop
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	20000628 	.word	0x20000628

08005344 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b086      	sub	sp, #24
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800534c:	4a14      	ldr	r2, [pc, #80]	; (80053a0 <_sbrk+0x5c>)
 800534e:	4b15      	ldr	r3, [pc, #84]	; (80053a4 <_sbrk+0x60>)
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005358:	4b13      	ldr	r3, [pc, #76]	; (80053a8 <_sbrk+0x64>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d102      	bne.n	8005366 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005360:	4b11      	ldr	r3, [pc, #68]	; (80053a8 <_sbrk+0x64>)
 8005362:	4a12      	ldr	r2, [pc, #72]	; (80053ac <_sbrk+0x68>)
 8005364:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005366:	4b10      	ldr	r3, [pc, #64]	; (80053a8 <_sbrk+0x64>)
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4413      	add	r3, r2
 800536e:	693a      	ldr	r2, [r7, #16]
 8005370:	429a      	cmp	r2, r3
 8005372:	d207      	bcs.n	8005384 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005374:	f003 f97a 	bl	800866c <__errno>
 8005378:	4602      	mov	r2, r0
 800537a:	230c      	movs	r3, #12
 800537c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800537e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005382:	e009      	b.n	8005398 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005384:	4b08      	ldr	r3, [pc, #32]	; (80053a8 <_sbrk+0x64>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800538a:	4b07      	ldr	r3, [pc, #28]	; (80053a8 <_sbrk+0x64>)
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4413      	add	r3, r2
 8005392:	4a05      	ldr	r2, [pc, #20]	; (80053a8 <_sbrk+0x64>)
 8005394:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005396:	68fb      	ldr	r3, [r7, #12]
}
 8005398:	4618      	mov	r0, r3
 800539a:	3718      	adds	r7, #24
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	20005000 	.word	0x20005000
 80053a4:	00000400 	.word	0x00000400
 80053a8:	200002d8 	.word	0x200002d8
 80053ac:	20000678 	.word	0x20000678

080053b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80053b0:	b480      	push	{r7}
 80053b2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80053b4:	bf00      	nop
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bc80      	pop	{r7}
 80053ba:	4770      	bx	lr

080053bc <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b086      	sub	sp, #24
 80053c0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80053c2:	f107 0308 	add.w	r3, r7, #8
 80053c6:	2200      	movs	r2, #0
 80053c8:	601a      	str	r2, [r3, #0]
 80053ca:	605a      	str	r2, [r3, #4]
 80053cc:	609a      	str	r2, [r3, #8]
 80053ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053d0:	463b      	mov	r3, r7
 80053d2:	2200      	movs	r2, #0
 80053d4:	601a      	str	r2, [r3, #0]
 80053d6:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80053d8:	4b1d      	ldr	r3, [pc, #116]	; (8005450 <MX_TIM2_Init+0x94>)
 80053da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80053de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 225-1;
 80053e0:	4b1b      	ldr	r3, [pc, #108]	; (8005450 <MX_TIM2_Init+0x94>)
 80053e2:	22e0      	movs	r2, #224	; 0xe0
 80053e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053e6:	4b1a      	ldr	r3, [pc, #104]	; (8005450 <MX_TIM2_Init+0x94>)
 80053e8:	2200      	movs	r2, #0
 80053ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80053ec:	4b18      	ldr	r3, [pc, #96]	; (8005450 <MX_TIM2_Init+0x94>)
 80053ee:	f240 32e7 	movw	r2, #999	; 0x3e7
 80053f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053f4:	4b16      	ldr	r3, [pc, #88]	; (8005450 <MX_TIM2_Init+0x94>)
 80053f6:	2200      	movs	r2, #0
 80053f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053fa:	4b15      	ldr	r3, [pc, #84]	; (8005450 <MX_TIM2_Init+0x94>)
 80053fc:	2200      	movs	r2, #0
 80053fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005400:	4813      	ldr	r0, [pc, #76]	; (8005450 <MX_TIM2_Init+0x94>)
 8005402:	f002 f8e7 	bl	80075d4 <HAL_TIM_Base_Init>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d001      	beq.n	8005410 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800540c:	f7ff fe9a 	bl	8005144 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005410:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005414:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005416:	f107 0308 	add.w	r3, r7, #8
 800541a:	4619      	mov	r1, r3
 800541c:	480c      	ldr	r0, [pc, #48]	; (8005450 <MX_TIM2_Init+0x94>)
 800541e:	f002 fa83 	bl	8007928 <HAL_TIM_ConfigClockSource>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d001      	beq.n	800542c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8005428:	f7ff fe8c 	bl	8005144 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800542c:	2300      	movs	r3, #0
 800542e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005430:	2300      	movs	r3, #0
 8005432:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005434:	463b      	mov	r3, r7
 8005436:	4619      	mov	r1, r3
 8005438:	4805      	ldr	r0, [pc, #20]	; (8005450 <MX_TIM2_Init+0x94>)
 800543a:	f002 fc49 	bl	8007cd0 <HAL_TIMEx_MasterConfigSynchronization>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d001      	beq.n	8005448 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8005444:	f7ff fe7e 	bl	8005144 <Error_Handler>
  }

}
 8005448:	bf00      	nop
 800544a:	3718      	adds	r7, #24
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}
 8005450:	200005e0 	.word	0x200005e0

08005454 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b086      	sub	sp, #24
 8005458:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800545a:	f107 0308 	add.w	r3, r7, #8
 800545e:	2200      	movs	r2, #0
 8005460:	601a      	str	r2, [r3, #0]
 8005462:	605a      	str	r2, [r3, #4]
 8005464:	609a      	str	r2, [r3, #8]
 8005466:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005468:	463b      	mov	r3, r7
 800546a:	2200      	movs	r2, #0
 800546c:	601a      	str	r2, [r3, #0]
 800546e:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8005470:	4b1d      	ldr	r3, [pc, #116]	; (80054e8 <MX_TIM3_Init+0x94>)
 8005472:	4a1e      	ldr	r2, [pc, #120]	; (80054ec <MX_TIM3_Init+0x98>)
 8005474:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 8005476:	4b1c      	ldr	r3, [pc, #112]	; (80054e8 <MX_TIM3_Init+0x94>)
 8005478:	f240 22cf 	movw	r2, #719	; 0x2cf
 800547c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800547e:	4b1a      	ldr	r3, [pc, #104]	; (80054e8 <MX_TIM3_Init+0x94>)
 8005480:	2200      	movs	r2, #0
 8005482:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8005484:	4b18      	ldr	r3, [pc, #96]	; (80054e8 <MX_TIM3_Init+0x94>)
 8005486:	f240 32e7 	movw	r2, #999	; 0x3e7
 800548a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800548c:	4b16      	ldr	r3, [pc, #88]	; (80054e8 <MX_TIM3_Init+0x94>)
 800548e:	2200      	movs	r2, #0
 8005490:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005492:	4b15      	ldr	r3, [pc, #84]	; (80054e8 <MX_TIM3_Init+0x94>)
 8005494:	2200      	movs	r2, #0
 8005496:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005498:	4813      	ldr	r0, [pc, #76]	; (80054e8 <MX_TIM3_Init+0x94>)
 800549a:	f002 f89b 	bl	80075d4 <HAL_TIM_Base_Init>
 800549e:	4603      	mov	r3, r0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d001      	beq.n	80054a8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80054a4:	f7ff fe4e 	bl	8005144 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80054a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80054ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80054ae:	f107 0308 	add.w	r3, r7, #8
 80054b2:	4619      	mov	r1, r3
 80054b4:	480c      	ldr	r0, [pc, #48]	; (80054e8 <MX_TIM3_Init+0x94>)
 80054b6:	f002 fa37 	bl	8007928 <HAL_TIM_ConfigClockSource>
 80054ba:	4603      	mov	r3, r0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d001      	beq.n	80054c4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80054c0:	f7ff fe40 	bl	8005144 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054c4:	2300      	movs	r3, #0
 80054c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80054c8:	2300      	movs	r3, #0
 80054ca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80054cc:	463b      	mov	r3, r7
 80054ce:	4619      	mov	r1, r3
 80054d0:	4805      	ldr	r0, [pc, #20]	; (80054e8 <MX_TIM3_Init+0x94>)
 80054d2:	f002 fbfd 	bl	8007cd0 <HAL_TIMEx_MasterConfigSynchronization>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d001      	beq.n	80054e0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80054dc:	f7ff fe32 	bl	8005144 <Error_Handler>
  }

}
 80054e0:	bf00      	nop
 80054e2:	3718      	adds	r7, #24
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}
 80054e8:	20000598 	.word	0x20000598
 80054ec:	40000400 	.word	0x40000400

080054f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005500:	d114      	bne.n	800552c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005502:	4b19      	ldr	r3, [pc, #100]	; (8005568 <HAL_TIM_Base_MspInit+0x78>)
 8005504:	69db      	ldr	r3, [r3, #28]
 8005506:	4a18      	ldr	r2, [pc, #96]	; (8005568 <HAL_TIM_Base_MspInit+0x78>)
 8005508:	f043 0301 	orr.w	r3, r3, #1
 800550c:	61d3      	str	r3, [r2, #28]
 800550e:	4b16      	ldr	r3, [pc, #88]	; (8005568 <HAL_TIM_Base_MspInit+0x78>)
 8005510:	69db      	ldr	r3, [r3, #28]
 8005512:	f003 0301 	and.w	r3, r3, #1
 8005516:	60fb      	str	r3, [r7, #12]
 8005518:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800551a:	2200      	movs	r2, #0
 800551c:	2100      	movs	r1, #0
 800551e:	201c      	movs	r0, #28
 8005520:	f000 fd77 	bl	8006012 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005524:	201c      	movs	r0, #28
 8005526:	f000 fd90 	bl	800604a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800552a:	e018      	b.n	800555e <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a0e      	ldr	r2, [pc, #56]	; (800556c <HAL_TIM_Base_MspInit+0x7c>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d113      	bne.n	800555e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005536:	4b0c      	ldr	r3, [pc, #48]	; (8005568 <HAL_TIM_Base_MspInit+0x78>)
 8005538:	69db      	ldr	r3, [r3, #28]
 800553a:	4a0b      	ldr	r2, [pc, #44]	; (8005568 <HAL_TIM_Base_MspInit+0x78>)
 800553c:	f043 0302 	orr.w	r3, r3, #2
 8005540:	61d3      	str	r3, [r2, #28]
 8005542:	4b09      	ldr	r3, [pc, #36]	; (8005568 <HAL_TIM_Base_MspInit+0x78>)
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	f003 0302 	and.w	r3, r3, #2
 800554a:	60bb      	str	r3, [r7, #8]
 800554c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800554e:	2200      	movs	r2, #0
 8005550:	2100      	movs	r1, #0
 8005552:	201d      	movs	r0, #29
 8005554:	f000 fd5d 	bl	8006012 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005558:	201d      	movs	r0, #29
 800555a:	f000 fd76 	bl	800604a <HAL_NVIC_EnableIRQ>
}
 800555e:	bf00      	nop
 8005560:	3710      	adds	r7, #16
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	40021000 	.word	0x40021000
 800556c:	40000400 	.word	0x40000400

08005570 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8005574:	4b11      	ldr	r3, [pc, #68]	; (80055bc <MX_USART1_UART_Init+0x4c>)
 8005576:	4a12      	ldr	r2, [pc, #72]	; (80055c0 <MX_USART1_UART_Init+0x50>)
 8005578:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800557a:	4b10      	ldr	r3, [pc, #64]	; (80055bc <MX_USART1_UART_Init+0x4c>)
 800557c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005580:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005582:	4b0e      	ldr	r3, [pc, #56]	; (80055bc <MX_USART1_UART_Init+0x4c>)
 8005584:	2200      	movs	r2, #0
 8005586:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005588:	4b0c      	ldr	r3, [pc, #48]	; (80055bc <MX_USART1_UART_Init+0x4c>)
 800558a:	2200      	movs	r2, #0
 800558c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800558e:	4b0b      	ldr	r3, [pc, #44]	; (80055bc <MX_USART1_UART_Init+0x4c>)
 8005590:	2200      	movs	r2, #0
 8005592:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005594:	4b09      	ldr	r3, [pc, #36]	; (80055bc <MX_USART1_UART_Init+0x4c>)
 8005596:	220c      	movs	r2, #12
 8005598:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800559a:	4b08      	ldr	r3, [pc, #32]	; (80055bc <MX_USART1_UART_Init+0x4c>)
 800559c:	2200      	movs	r2, #0
 800559e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80055a0:	4b06      	ldr	r3, [pc, #24]	; (80055bc <MX_USART1_UART_Init+0x4c>)
 80055a2:	2200      	movs	r2, #0
 80055a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80055a6:	4805      	ldr	r0, [pc, #20]	; (80055bc <MX_USART1_UART_Init+0x4c>)
 80055a8:	f002 fc02 	bl	8007db0 <HAL_UART_Init>
 80055ac:	4603      	mov	r3, r0
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d001      	beq.n	80055b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80055b2:	f7ff fdc7 	bl	8005144 <Error_Handler>
  }

}
 80055b6:	bf00      	nop
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	20000628 	.word	0x20000628
 80055c0:	40013800 	.word	0x40013800

080055c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b088      	sub	sp, #32
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055cc:	f107 0310 	add.w	r3, r7, #16
 80055d0:	2200      	movs	r2, #0
 80055d2:	601a      	str	r2, [r3, #0]
 80055d4:	605a      	str	r2, [r3, #4]
 80055d6:	609a      	str	r2, [r3, #8]
 80055d8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a20      	ldr	r2, [pc, #128]	; (8005660 <HAL_UART_MspInit+0x9c>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d139      	bne.n	8005658 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80055e4:	4b1f      	ldr	r3, [pc, #124]	; (8005664 <HAL_UART_MspInit+0xa0>)
 80055e6:	699b      	ldr	r3, [r3, #24]
 80055e8:	4a1e      	ldr	r2, [pc, #120]	; (8005664 <HAL_UART_MspInit+0xa0>)
 80055ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80055ee:	6193      	str	r3, [r2, #24]
 80055f0:	4b1c      	ldr	r3, [pc, #112]	; (8005664 <HAL_UART_MspInit+0xa0>)
 80055f2:	699b      	ldr	r3, [r3, #24]
 80055f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055f8:	60fb      	str	r3, [r7, #12]
 80055fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055fc:	4b19      	ldr	r3, [pc, #100]	; (8005664 <HAL_UART_MspInit+0xa0>)
 80055fe:	699b      	ldr	r3, [r3, #24]
 8005600:	4a18      	ldr	r2, [pc, #96]	; (8005664 <HAL_UART_MspInit+0xa0>)
 8005602:	f043 0304 	orr.w	r3, r3, #4
 8005606:	6193      	str	r3, [r2, #24]
 8005608:	4b16      	ldr	r3, [pc, #88]	; (8005664 <HAL_UART_MspInit+0xa0>)
 800560a:	699b      	ldr	r3, [r3, #24]
 800560c:	f003 0304 	and.w	r3, r3, #4
 8005610:	60bb      	str	r3, [r7, #8]
 8005612:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005614:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005618:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800561a:	2302      	movs	r3, #2
 800561c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800561e:	2303      	movs	r3, #3
 8005620:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005622:	f107 0310 	add.w	r3, r7, #16
 8005626:	4619      	mov	r1, r3
 8005628:	480f      	ldr	r0, [pc, #60]	; (8005668 <HAL_UART_MspInit+0xa4>)
 800562a:	f000 fdd9 	bl	80061e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800562e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005632:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005634:	2300      	movs	r3, #0
 8005636:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005638:	2300      	movs	r3, #0
 800563a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800563c:	f107 0310 	add.w	r3, r7, #16
 8005640:	4619      	mov	r1, r3
 8005642:	4809      	ldr	r0, [pc, #36]	; (8005668 <HAL_UART_MspInit+0xa4>)
 8005644:	f000 fdcc 	bl	80061e0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005648:	2200      	movs	r2, #0
 800564a:	2100      	movs	r1, #0
 800564c:	2025      	movs	r0, #37	; 0x25
 800564e:	f000 fce0 	bl	8006012 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005652:	2025      	movs	r0, #37	; 0x25
 8005654:	f000 fcf9 	bl	800604a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8005658:	bf00      	nop
 800565a:	3720      	adds	r7, #32
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	40013800 	.word	0x40013800
 8005664:	40021000 	.word	0x40021000
 8005668:	40010800 	.word	0x40010800

0800566c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800566c:	480c      	ldr	r0, [pc, #48]	; (80056a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800566e:	490d      	ldr	r1, [pc, #52]	; (80056a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005670:	4a0d      	ldr	r2, [pc, #52]	; (80056a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005672:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005674:	e002      	b.n	800567c <LoopCopyDataInit>

08005676 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005676:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005678:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800567a:	3304      	adds	r3, #4

0800567c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800567c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800567e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005680:	d3f9      	bcc.n	8005676 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005682:	4a0a      	ldr	r2, [pc, #40]	; (80056ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005684:	4c0a      	ldr	r4, [pc, #40]	; (80056b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005686:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005688:	e001      	b.n	800568e <LoopFillZerobss>

0800568a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800568a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800568c:	3204      	adds	r2, #4

0800568e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800568e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005690:	d3fb      	bcc.n	800568a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005692:	f7ff fe8d 	bl	80053b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005696:	f002 ffef 	bl	8008678 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800569a:	f7fd fa75 	bl	8002b88 <main>
  bx lr
 800569e:	4770      	bx	lr
  ldr r0, =_sdata
 80056a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80056a4:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 80056a8:	080088bc 	.word	0x080088bc
  ldr r2, =_sbss
 80056ac:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 80056b0:	20000674 	.word	0x20000674

080056b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80056b4:	e7fe      	b.n	80056b4 <ADC1_2_IRQHandler>
	...

080056b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80056bc:	4b08      	ldr	r3, [pc, #32]	; (80056e0 <HAL_Init+0x28>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a07      	ldr	r2, [pc, #28]	; (80056e0 <HAL_Init+0x28>)
 80056c2:	f043 0310 	orr.w	r3, r3, #16
 80056c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80056c8:	2003      	movs	r0, #3
 80056ca:	f000 fc97 	bl	8005ffc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80056ce:	2000      	movs	r0, #0
 80056d0:	f000 f808 	bl	80056e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80056d4:	f7ff fdb2 	bl	800523c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	40022000 	.word	0x40022000

080056e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80056ec:	4b12      	ldr	r3, [pc, #72]	; (8005738 <HAL_InitTick+0x54>)
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	4b12      	ldr	r3, [pc, #72]	; (800573c <HAL_InitTick+0x58>)
 80056f2:	781b      	ldrb	r3, [r3, #0]
 80056f4:	4619      	mov	r1, r3
 80056f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80056fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80056fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005702:	4618      	mov	r0, r3
 8005704:	f000 fcaf 	bl	8006066 <HAL_SYSTICK_Config>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d001      	beq.n	8005712 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e00e      	b.n	8005730 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2b0f      	cmp	r3, #15
 8005716:	d80a      	bhi.n	800572e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005718:	2200      	movs	r2, #0
 800571a:	6879      	ldr	r1, [r7, #4]
 800571c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005720:	f000 fc77 	bl	8006012 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005724:	4a06      	ldr	r2, [pc, #24]	; (8005740 <HAL_InitTick+0x5c>)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800572a:	2300      	movs	r3, #0
 800572c:	e000      	b.n	8005730 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800572e:	2301      	movs	r3, #1
}
 8005730:	4618      	mov	r0, r3
 8005732:	3708      	adds	r7, #8
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	200001d0 	.word	0x200001d0
 800573c:	200001d8 	.word	0x200001d8
 8005740:	200001d4 	.word	0x200001d4

08005744 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005744:	b480      	push	{r7}
 8005746:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005748:	4b05      	ldr	r3, [pc, #20]	; (8005760 <HAL_IncTick+0x1c>)
 800574a:	781b      	ldrb	r3, [r3, #0]
 800574c:	461a      	mov	r2, r3
 800574e:	4b05      	ldr	r3, [pc, #20]	; (8005764 <HAL_IncTick+0x20>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4413      	add	r3, r2
 8005754:	4a03      	ldr	r2, [pc, #12]	; (8005764 <HAL_IncTick+0x20>)
 8005756:	6013      	str	r3, [r2, #0]
}
 8005758:	bf00      	nop
 800575a:	46bd      	mov	sp, r7
 800575c:	bc80      	pop	{r7}
 800575e:	4770      	bx	lr
 8005760:	200001d8 	.word	0x200001d8
 8005764:	2000066c 	.word	0x2000066c

08005768 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005768:	b480      	push	{r7}
 800576a:	af00      	add	r7, sp, #0
  return uwTick;
 800576c:	4b02      	ldr	r3, [pc, #8]	; (8005778 <HAL_GetTick+0x10>)
 800576e:	681b      	ldr	r3, [r3, #0]
}
 8005770:	4618      	mov	r0, r3
 8005772:	46bd      	mov	sp, r7
 8005774:	bc80      	pop	{r7}
 8005776:	4770      	bx	lr
 8005778:	2000066c 	.word	0x2000066c

0800577c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005784:	f7ff fff0 	bl	8005768 <HAL_GetTick>
 8005788:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005794:	d005      	beq.n	80057a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005796:	4b09      	ldr	r3, [pc, #36]	; (80057bc <HAL_Delay+0x40>)
 8005798:	781b      	ldrb	r3, [r3, #0]
 800579a:	461a      	mov	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	4413      	add	r3, r2
 80057a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80057a2:	bf00      	nop
 80057a4:	f7ff ffe0 	bl	8005768 <HAL_GetTick>
 80057a8:	4602      	mov	r2, r0
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d8f7      	bhi.n	80057a4 <HAL_Delay+0x28>
  {
  }
}
 80057b4:	bf00      	nop
 80057b6:	3710      	adds	r7, #16
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}
 80057bc:	200001d8 	.word	0x200001d8

080057c0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b086      	sub	sp, #24
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80057c8:	2300      	movs	r3, #0
 80057ca:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80057cc:	2300      	movs	r3, #0
 80057ce:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80057d0:	2300      	movs	r3, #0
 80057d2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80057d4:	2300      	movs	r3, #0
 80057d6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d101      	bne.n	80057e2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	e0be      	b.n	8005960 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d109      	bne.n	8005804 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f7fa fd2c 	bl	800025c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 faeb 	bl	8005de0 <ADC_ConversionStop_Disable>
 800580a:	4603      	mov	r3, r0
 800580c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005812:	f003 0310 	and.w	r3, r3, #16
 8005816:	2b00      	cmp	r3, #0
 8005818:	f040 8099 	bne.w	800594e <HAL_ADC_Init+0x18e>
 800581c:	7dfb      	ldrb	r3, [r7, #23]
 800581e:	2b00      	cmp	r3, #0
 8005820:	f040 8095 	bne.w	800594e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005828:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800582c:	f023 0302 	bic.w	r3, r3, #2
 8005830:	f043 0202 	orr.w	r2, r3, #2
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005840:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	7b1b      	ldrb	r3, [r3, #12]
 8005846:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005848:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800584a:	68ba      	ldr	r2, [r7, #8]
 800584c:	4313      	orrs	r3, r2
 800584e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005858:	d003      	beq.n	8005862 <HAL_ADC_Init+0xa2>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	2b01      	cmp	r3, #1
 8005860:	d102      	bne.n	8005868 <HAL_ADC_Init+0xa8>
 8005862:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005866:	e000      	b.n	800586a <HAL_ADC_Init+0xaa>
 8005868:	2300      	movs	r3, #0
 800586a:	693a      	ldr	r2, [r7, #16]
 800586c:	4313      	orrs	r3, r2
 800586e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	7d1b      	ldrb	r3, [r3, #20]
 8005874:	2b01      	cmp	r3, #1
 8005876:	d119      	bne.n	80058ac <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	7b1b      	ldrb	r3, [r3, #12]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d109      	bne.n	8005894 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	3b01      	subs	r3, #1
 8005886:	035a      	lsls	r2, r3, #13
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	4313      	orrs	r3, r2
 800588c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005890:	613b      	str	r3, [r7, #16]
 8005892:	e00b      	b.n	80058ac <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005898:	f043 0220 	orr.w	r2, r3, #32
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058a4:	f043 0201 	orr.w	r2, r3, #1
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	693a      	ldr	r2, [r7, #16]
 80058bc:	430a      	orrs	r2, r1
 80058be:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	689a      	ldr	r2, [r3, #8]
 80058c6:	4b28      	ldr	r3, [pc, #160]	; (8005968 <HAL_ADC_Init+0x1a8>)
 80058c8:	4013      	ands	r3, r2
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	6812      	ldr	r2, [r2, #0]
 80058ce:	68b9      	ldr	r1, [r7, #8]
 80058d0:	430b      	orrs	r3, r1
 80058d2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058dc:	d003      	beq.n	80058e6 <HAL_ADC_Init+0x126>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d104      	bne.n	80058f0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	3b01      	subs	r3, #1
 80058ec:	051b      	lsls	r3, r3, #20
 80058ee:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	430a      	orrs	r2, r1
 8005902:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	689a      	ldr	r2, [r3, #8]
 800590a:	4b18      	ldr	r3, [pc, #96]	; (800596c <HAL_ADC_Init+0x1ac>)
 800590c:	4013      	ands	r3, r2
 800590e:	68ba      	ldr	r2, [r7, #8]
 8005910:	429a      	cmp	r2, r3
 8005912:	d10b      	bne.n	800592c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800591e:	f023 0303 	bic.w	r3, r3, #3
 8005922:	f043 0201 	orr.w	r2, r3, #1
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800592a:	e018      	b.n	800595e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005930:	f023 0312 	bic.w	r3, r3, #18
 8005934:	f043 0210 	orr.w	r2, r3, #16
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005940:	f043 0201 	orr.w	r2, r3, #1
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800594c:	e007      	b.n	800595e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005952:	f043 0210 	orr.w	r2, r3, #16
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800595e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005960:	4618      	mov	r0, r3
 8005962:	3718      	adds	r7, #24
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}
 8005968:	ffe1f7fd 	.word	0xffe1f7fd
 800596c:	ff1f0efe 	.word	0xff1f0efe

08005970 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005978:	2300      	movs	r3, #0
 800597a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005982:	2b01      	cmp	r3, #1
 8005984:	d101      	bne.n	800598a <HAL_ADC_Start+0x1a>
 8005986:	2302      	movs	r3, #2
 8005988:	e098      	b.n	8005abc <HAL_ADC_Start+0x14c>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2201      	movs	r2, #1
 800598e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 f9ca 	bl	8005d2c <ADC_Enable>
 8005998:	4603      	mov	r3, r0
 800599a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800599c:	7bfb      	ldrb	r3, [r7, #15]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	f040 8087 	bne.w	8005ab2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059ac:	f023 0301 	bic.w	r3, r3, #1
 80059b0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a41      	ldr	r2, [pc, #260]	; (8005ac4 <HAL_ADC_Start+0x154>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d105      	bne.n	80059ce <HAL_ADC_Start+0x5e>
 80059c2:	4b41      	ldr	r3, [pc, #260]	; (8005ac8 <HAL_ADC_Start+0x158>)
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d115      	bne.n	80059fa <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059d2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d026      	beq.n	8005a36 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80059f0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80059f8:	e01d      	b.n	8005a36 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059fe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a2f      	ldr	r2, [pc, #188]	; (8005ac8 <HAL_ADC_Start+0x158>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d004      	beq.n	8005a1a <HAL_ADC_Start+0xaa>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a2b      	ldr	r2, [pc, #172]	; (8005ac4 <HAL_ADC_Start+0x154>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d10d      	bne.n	8005a36 <HAL_ADC_Start+0xc6>
 8005a1a:	4b2b      	ldr	r3, [pc, #172]	; (8005ac8 <HAL_ADC_Start+0x158>)
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d007      	beq.n	8005a36 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a2a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005a2e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d006      	beq.n	8005a50 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a46:	f023 0206 	bic.w	r2, r3, #6
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	62da      	str	r2, [r3, #44]	; 0x2c
 8005a4e:	e002      	b.n	8005a56 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2200      	movs	r2, #0
 8005a54:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f06f 0202 	mvn.w	r2, #2
 8005a66:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8005a72:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8005a76:	d113      	bne.n	8005aa0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005a7c:	4a11      	ldr	r2, [pc, #68]	; (8005ac4 <HAL_ADC_Start+0x154>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d105      	bne.n	8005a8e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005a82:	4b11      	ldr	r3, [pc, #68]	; (8005ac8 <HAL_ADC_Start+0x158>)
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d108      	bne.n	8005aa0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	689a      	ldr	r2, [r3, #8]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8005a9c:	609a      	str	r2, [r3, #8]
 8005a9e:	e00c      	b.n	8005aba <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	689a      	ldr	r2, [r3, #8]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005aae:	609a      	str	r2, [r3, #8]
 8005ab0:	e003      	b.n	8005aba <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8005aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3710      	adds	r7, #16
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	40012800 	.word	0x40012800
 8005ac8:	40012400 	.word	0x40012400

08005acc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d101      	bne.n	8005ae6 <HAL_ADC_Stop+0x1a>
 8005ae2:	2302      	movs	r3, #2
 8005ae4:	e01a      	b.n	8005b1c <HAL_ADC_Stop+0x50>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 f976 	bl	8005de0 <ADC_ConversionStop_Disable>
 8005af4:	4603      	mov	r3, r0
 8005af6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005af8:	7bfb      	ldrb	r3, [r7, #15]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d109      	bne.n	8005b12 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b02:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005b06:	f023 0301 	bic.w	r3, r3, #1
 8005b0a:	f043 0201 	orr.w	r2, r3, #1
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3710      	adds	r7, #16
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}

08005b24 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	370c      	adds	r7, #12
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bc80      	pop	{r7}
 8005b3a:	4770      	bx	lr

08005b3c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b46:	2300      	movs	r3, #0
 8005b48:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d101      	bne.n	8005b5c <HAL_ADC_ConfigChannel+0x20>
 8005b58:	2302      	movs	r3, #2
 8005b5a:	e0dc      	b.n	8005d16 <HAL_ADC_ConfigChannel+0x1da>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	2b06      	cmp	r3, #6
 8005b6a:	d81c      	bhi.n	8005ba6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	685a      	ldr	r2, [r3, #4]
 8005b76:	4613      	mov	r3, r2
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	4413      	add	r3, r2
 8005b7c:	3b05      	subs	r3, #5
 8005b7e:	221f      	movs	r2, #31
 8005b80:	fa02 f303 	lsl.w	r3, r2, r3
 8005b84:	43db      	mvns	r3, r3
 8005b86:	4019      	ands	r1, r3
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	6818      	ldr	r0, [r3, #0]
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	685a      	ldr	r2, [r3, #4]
 8005b90:	4613      	mov	r3, r2
 8005b92:	009b      	lsls	r3, r3, #2
 8005b94:	4413      	add	r3, r2
 8005b96:	3b05      	subs	r3, #5
 8005b98:	fa00 f203 	lsl.w	r2, r0, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	430a      	orrs	r2, r1
 8005ba2:	635a      	str	r2, [r3, #52]	; 0x34
 8005ba4:	e03c      	b.n	8005c20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	2b0c      	cmp	r3, #12
 8005bac:	d81c      	bhi.n	8005be8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	685a      	ldr	r2, [r3, #4]
 8005bb8:	4613      	mov	r3, r2
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	4413      	add	r3, r2
 8005bbe:	3b23      	subs	r3, #35	; 0x23
 8005bc0:	221f      	movs	r2, #31
 8005bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc6:	43db      	mvns	r3, r3
 8005bc8:	4019      	ands	r1, r3
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	6818      	ldr	r0, [r3, #0]
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	685a      	ldr	r2, [r3, #4]
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	4413      	add	r3, r2
 8005bd8:	3b23      	subs	r3, #35	; 0x23
 8005bda:	fa00 f203 	lsl.w	r2, r0, r3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	430a      	orrs	r2, r1
 8005be4:	631a      	str	r2, [r3, #48]	; 0x30
 8005be6:	e01b      	b.n	8005c20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	685a      	ldr	r2, [r3, #4]
 8005bf2:	4613      	mov	r3, r2
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	4413      	add	r3, r2
 8005bf8:	3b41      	subs	r3, #65	; 0x41
 8005bfa:	221f      	movs	r2, #31
 8005bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005c00:	43db      	mvns	r3, r3
 8005c02:	4019      	ands	r1, r3
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	6818      	ldr	r0, [r3, #0]
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	685a      	ldr	r2, [r3, #4]
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	4413      	add	r3, r2
 8005c12:	3b41      	subs	r3, #65	; 0x41
 8005c14:	fa00 f203 	lsl.w	r2, r0, r3
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	430a      	orrs	r2, r1
 8005c1e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	2b09      	cmp	r3, #9
 8005c26:	d91c      	bls.n	8005c62 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68d9      	ldr	r1, [r3, #12]
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	4613      	mov	r3, r2
 8005c34:	005b      	lsls	r3, r3, #1
 8005c36:	4413      	add	r3, r2
 8005c38:	3b1e      	subs	r3, #30
 8005c3a:	2207      	movs	r2, #7
 8005c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c40:	43db      	mvns	r3, r3
 8005c42:	4019      	ands	r1, r3
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	6898      	ldr	r0, [r3, #8]
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	005b      	lsls	r3, r3, #1
 8005c50:	4413      	add	r3, r2
 8005c52:	3b1e      	subs	r3, #30
 8005c54:	fa00 f203 	lsl.w	r2, r0, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	60da      	str	r2, [r3, #12]
 8005c60:	e019      	b.n	8005c96 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	6919      	ldr	r1, [r3, #16]
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	005b      	lsls	r3, r3, #1
 8005c70:	4413      	add	r3, r2
 8005c72:	2207      	movs	r2, #7
 8005c74:	fa02 f303 	lsl.w	r3, r2, r3
 8005c78:	43db      	mvns	r3, r3
 8005c7a:	4019      	ands	r1, r3
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	6898      	ldr	r0, [r3, #8]
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	4613      	mov	r3, r2
 8005c86:	005b      	lsls	r3, r3, #1
 8005c88:	4413      	add	r3, r2
 8005c8a:	fa00 f203 	lsl.w	r2, r0, r3
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	430a      	orrs	r2, r1
 8005c94:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	2b10      	cmp	r3, #16
 8005c9c:	d003      	beq.n	8005ca6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005ca2:	2b11      	cmp	r3, #17
 8005ca4:	d132      	bne.n	8005d0c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a1d      	ldr	r2, [pc, #116]	; (8005d20 <HAL_ADC_ConfigChannel+0x1e4>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d125      	bne.n	8005cfc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d126      	bne.n	8005d0c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	689a      	ldr	r2, [r3, #8]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005ccc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2b10      	cmp	r3, #16
 8005cd4:	d11a      	bne.n	8005d0c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005cd6:	4b13      	ldr	r3, [pc, #76]	; (8005d24 <HAL_ADC_ConfigChannel+0x1e8>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a13      	ldr	r2, [pc, #76]	; (8005d28 <HAL_ADC_ConfigChannel+0x1ec>)
 8005cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8005ce0:	0c9a      	lsrs	r2, r3, #18
 8005ce2:	4613      	mov	r3, r2
 8005ce4:	009b      	lsls	r3, r3, #2
 8005ce6:	4413      	add	r3, r2
 8005ce8:	005b      	lsls	r3, r3, #1
 8005cea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005cec:	e002      	b.n	8005cf4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	3b01      	subs	r3, #1
 8005cf2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d1f9      	bne.n	8005cee <HAL_ADC_ConfigChannel+0x1b2>
 8005cfa:	e007      	b.n	8005d0c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d00:	f043 0220 	orr.w	r2, r3, #32
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3714      	adds	r7, #20
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bc80      	pop	{r7}
 8005d1e:	4770      	bx	lr
 8005d20:	40012400 	.word	0x40012400
 8005d24:	200001d0 	.word	0x200001d0
 8005d28:	431bde83 	.word	0x431bde83

08005d2c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d34:	2300      	movs	r3, #0
 8005d36:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	f003 0301 	and.w	r3, r3, #1
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d040      	beq.n	8005dcc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	689a      	ldr	r2, [r3, #8]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f042 0201 	orr.w	r2, r2, #1
 8005d58:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005d5a:	4b1f      	ldr	r3, [pc, #124]	; (8005dd8 <ADC_Enable+0xac>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a1f      	ldr	r2, [pc, #124]	; (8005ddc <ADC_Enable+0xb0>)
 8005d60:	fba2 2303 	umull	r2, r3, r2, r3
 8005d64:	0c9b      	lsrs	r3, r3, #18
 8005d66:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005d68:	e002      	b.n	8005d70 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	3b01      	subs	r3, #1
 8005d6e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d1f9      	bne.n	8005d6a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005d76:	f7ff fcf7 	bl	8005768 <HAL_GetTick>
 8005d7a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005d7c:	e01f      	b.n	8005dbe <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005d7e:	f7ff fcf3 	bl	8005768 <HAL_GetTick>
 8005d82:	4602      	mov	r2, r0
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	1ad3      	subs	r3, r2, r3
 8005d88:	2b02      	cmp	r3, #2
 8005d8a:	d918      	bls.n	8005dbe <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f003 0301 	and.w	r3, r3, #1
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d011      	beq.n	8005dbe <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d9e:	f043 0210 	orr.w	r2, r3, #16
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005daa:	f043 0201 	orr.w	r2, r3, #1
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e007      	b.n	8005dce <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	f003 0301 	and.w	r3, r3, #1
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	d1d8      	bne.n	8005d7e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005dcc:	2300      	movs	r3, #0
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3710      	adds	r7, #16
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}
 8005dd6:	bf00      	nop
 8005dd8:	200001d0 	.word	0x200001d0
 8005ddc:	431bde83 	.word	0x431bde83

08005de0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005de8:	2300      	movs	r3, #0
 8005dea:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d12e      	bne.n	8005e58 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	689a      	ldr	r2, [r3, #8]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f022 0201 	bic.w	r2, r2, #1
 8005e08:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005e0a:	f7ff fcad 	bl	8005768 <HAL_GetTick>
 8005e0e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005e10:	e01b      	b.n	8005e4a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005e12:	f7ff fca9 	bl	8005768 <HAL_GetTick>
 8005e16:	4602      	mov	r2, r0
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d914      	bls.n	8005e4a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	f003 0301 	and.w	r3, r3, #1
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d10d      	bne.n	8005e4a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e32:	f043 0210 	orr.w	r2, r3, #16
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e3e:	f043 0201 	orr.w	r2, r3, #1
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e007      	b.n	8005e5a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d0dc      	beq.n	8005e12 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005e58:	2300      	movs	r3, #0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3710      	adds	r7, #16
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
	...

08005e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b085      	sub	sp, #20
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f003 0307 	and.w	r3, r3, #7
 8005e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e74:	4b0c      	ldr	r3, [pc, #48]	; (8005ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e7a:	68ba      	ldr	r2, [r7, #8]
 8005e7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005e80:	4013      	ands	r3, r2
 8005e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005e8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e96:	4a04      	ldr	r2, [pc, #16]	; (8005ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	60d3      	str	r3, [r2, #12]
}
 8005e9c:	bf00      	nop
 8005e9e:	3714      	adds	r7, #20
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bc80      	pop	{r7}
 8005ea4:	4770      	bx	lr
 8005ea6:	bf00      	nop
 8005ea8:	e000ed00 	.word	0xe000ed00

08005eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005eac:	b480      	push	{r7}
 8005eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005eb0:	4b04      	ldr	r3, [pc, #16]	; (8005ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	0a1b      	lsrs	r3, r3, #8
 8005eb6:	f003 0307 	and.w	r3, r3, #7
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bc80      	pop	{r7}
 8005ec0:	4770      	bx	lr
 8005ec2:	bf00      	nop
 8005ec4:	e000ed00 	.word	0xe000ed00

08005ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	4603      	mov	r3, r0
 8005ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	db0b      	blt.n	8005ef2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005eda:	79fb      	ldrb	r3, [r7, #7]
 8005edc:	f003 021f 	and.w	r2, r3, #31
 8005ee0:	4906      	ldr	r1, [pc, #24]	; (8005efc <__NVIC_EnableIRQ+0x34>)
 8005ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ee6:	095b      	lsrs	r3, r3, #5
 8005ee8:	2001      	movs	r0, #1
 8005eea:	fa00 f202 	lsl.w	r2, r0, r2
 8005eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005ef2:	bf00      	nop
 8005ef4:	370c      	adds	r7, #12
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bc80      	pop	{r7}
 8005efa:	4770      	bx	lr
 8005efc:	e000e100 	.word	0xe000e100

08005f00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	4603      	mov	r3, r0
 8005f08:	6039      	str	r1, [r7, #0]
 8005f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	db0a      	blt.n	8005f2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	b2da      	uxtb	r2, r3
 8005f18:	490c      	ldr	r1, [pc, #48]	; (8005f4c <__NVIC_SetPriority+0x4c>)
 8005f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f1e:	0112      	lsls	r2, r2, #4
 8005f20:	b2d2      	uxtb	r2, r2
 8005f22:	440b      	add	r3, r1
 8005f24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005f28:	e00a      	b.n	8005f40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	b2da      	uxtb	r2, r3
 8005f2e:	4908      	ldr	r1, [pc, #32]	; (8005f50 <__NVIC_SetPriority+0x50>)
 8005f30:	79fb      	ldrb	r3, [r7, #7]
 8005f32:	f003 030f 	and.w	r3, r3, #15
 8005f36:	3b04      	subs	r3, #4
 8005f38:	0112      	lsls	r2, r2, #4
 8005f3a:	b2d2      	uxtb	r2, r2
 8005f3c:	440b      	add	r3, r1
 8005f3e:	761a      	strb	r2, [r3, #24]
}
 8005f40:	bf00      	nop
 8005f42:	370c      	adds	r7, #12
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bc80      	pop	{r7}
 8005f48:	4770      	bx	lr
 8005f4a:	bf00      	nop
 8005f4c:	e000e100 	.word	0xe000e100
 8005f50:	e000ed00 	.word	0xe000ed00

08005f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b089      	sub	sp, #36	; 0x24
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	60b9      	str	r1, [r7, #8]
 8005f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f003 0307 	and.w	r3, r3, #7
 8005f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f68:	69fb      	ldr	r3, [r7, #28]
 8005f6a:	f1c3 0307 	rsb	r3, r3, #7
 8005f6e:	2b04      	cmp	r3, #4
 8005f70:	bf28      	it	cs
 8005f72:	2304      	movcs	r3, #4
 8005f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	3304      	adds	r3, #4
 8005f7a:	2b06      	cmp	r3, #6
 8005f7c:	d902      	bls.n	8005f84 <NVIC_EncodePriority+0x30>
 8005f7e:	69fb      	ldr	r3, [r7, #28]
 8005f80:	3b03      	subs	r3, #3
 8005f82:	e000      	b.n	8005f86 <NVIC_EncodePriority+0x32>
 8005f84:	2300      	movs	r3, #0
 8005f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f8c:	69bb      	ldr	r3, [r7, #24]
 8005f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f92:	43da      	mvns	r2, r3
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	401a      	ands	r2, r3
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f9c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8005fa6:	43d9      	mvns	r1, r3
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005fac:	4313      	orrs	r3, r2
         );
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3724      	adds	r7, #36	; 0x24
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bc80      	pop	{r7}
 8005fb6:	4770      	bx	lr

08005fb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b082      	sub	sp, #8
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	3b01      	subs	r3, #1
 8005fc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005fc8:	d301      	bcc.n	8005fce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e00f      	b.n	8005fee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005fce:	4a0a      	ldr	r2, [pc, #40]	; (8005ff8 <SysTick_Config+0x40>)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	3b01      	subs	r3, #1
 8005fd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005fd6:	210f      	movs	r1, #15
 8005fd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005fdc:	f7ff ff90 	bl	8005f00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005fe0:	4b05      	ldr	r3, [pc, #20]	; (8005ff8 <SysTick_Config+0x40>)
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005fe6:	4b04      	ldr	r3, [pc, #16]	; (8005ff8 <SysTick_Config+0x40>)
 8005fe8:	2207      	movs	r2, #7
 8005fea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005fec:	2300      	movs	r3, #0
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3708      	adds	r7, #8
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	e000e010 	.word	0xe000e010

08005ffc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f7ff ff2d 	bl	8005e64 <__NVIC_SetPriorityGrouping>
}
 800600a:	bf00      	nop
 800600c:	3708      	adds	r7, #8
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}

08006012 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006012:	b580      	push	{r7, lr}
 8006014:	b086      	sub	sp, #24
 8006016:	af00      	add	r7, sp, #0
 8006018:	4603      	mov	r3, r0
 800601a:	60b9      	str	r1, [r7, #8]
 800601c:	607a      	str	r2, [r7, #4]
 800601e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006020:	2300      	movs	r3, #0
 8006022:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006024:	f7ff ff42 	bl	8005eac <__NVIC_GetPriorityGrouping>
 8006028:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800602a:	687a      	ldr	r2, [r7, #4]
 800602c:	68b9      	ldr	r1, [r7, #8]
 800602e:	6978      	ldr	r0, [r7, #20]
 8006030:	f7ff ff90 	bl	8005f54 <NVIC_EncodePriority>
 8006034:	4602      	mov	r2, r0
 8006036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800603a:	4611      	mov	r1, r2
 800603c:	4618      	mov	r0, r3
 800603e:	f7ff ff5f 	bl	8005f00 <__NVIC_SetPriority>
}
 8006042:	bf00      	nop
 8006044:	3718      	adds	r7, #24
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}

0800604a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800604a:	b580      	push	{r7, lr}
 800604c:	b082      	sub	sp, #8
 800604e:	af00      	add	r7, sp, #0
 8006050:	4603      	mov	r3, r0
 8006052:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006054:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006058:	4618      	mov	r0, r3
 800605a:	f7ff ff35 	bl	8005ec8 <__NVIC_EnableIRQ>
}
 800605e:	bf00      	nop
 8006060:	3708      	adds	r7, #8
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}

08006066 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006066:	b580      	push	{r7, lr}
 8006068:	b082      	sub	sp, #8
 800606a:	af00      	add	r7, sp, #0
 800606c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f7ff ffa2 	bl	8005fb8 <SysTick_Config>
 8006074:	4603      	mov	r3, r0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3708      	adds	r7, #8
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}

0800607e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800607e:	b480      	push	{r7}
 8006080:	b085      	sub	sp, #20
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006086:	2300      	movs	r3, #0
 8006088:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006090:	2b02      	cmp	r3, #2
 8006092:	d008      	beq.n	80060a6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2204      	movs	r2, #4
 8006098:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2200      	movs	r2, #0
 800609e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	e020      	b.n	80060e8 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f022 020e 	bic.w	r2, r2, #14
 80060b4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f022 0201 	bic.w	r2, r2, #1
 80060c4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060ce:	2101      	movs	r1, #1
 80060d0:	fa01 f202 	lsl.w	r2, r1, r2
 80060d4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2201      	movs	r2, #1
 80060da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80060e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3714      	adds	r7, #20
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bc80      	pop	{r7}
 80060f0:	4770      	bx	lr
	...

080060f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060fc:	2300      	movs	r3, #0
 80060fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006106:	2b02      	cmp	r3, #2
 8006108:	d005      	beq.n	8006116 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2204      	movs	r2, #4
 800610e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006110:	2301      	movs	r3, #1
 8006112:	73fb      	strb	r3, [r7, #15]
 8006114:	e051      	b.n	80061ba <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f022 020e 	bic.w	r2, r2, #14
 8006124:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f022 0201 	bic.w	r2, r2, #1
 8006134:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a22      	ldr	r2, [pc, #136]	; (80061c4 <HAL_DMA_Abort_IT+0xd0>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d029      	beq.n	8006194 <HAL_DMA_Abort_IT+0xa0>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a20      	ldr	r2, [pc, #128]	; (80061c8 <HAL_DMA_Abort_IT+0xd4>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d022      	beq.n	8006190 <HAL_DMA_Abort_IT+0x9c>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a1f      	ldr	r2, [pc, #124]	; (80061cc <HAL_DMA_Abort_IT+0xd8>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d01a      	beq.n	800618a <HAL_DMA_Abort_IT+0x96>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a1d      	ldr	r2, [pc, #116]	; (80061d0 <HAL_DMA_Abort_IT+0xdc>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d012      	beq.n	8006184 <HAL_DMA_Abort_IT+0x90>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a1c      	ldr	r2, [pc, #112]	; (80061d4 <HAL_DMA_Abort_IT+0xe0>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d00a      	beq.n	800617e <HAL_DMA_Abort_IT+0x8a>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a1a      	ldr	r2, [pc, #104]	; (80061d8 <HAL_DMA_Abort_IT+0xe4>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d102      	bne.n	8006178 <HAL_DMA_Abort_IT+0x84>
 8006172:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006176:	e00e      	b.n	8006196 <HAL_DMA_Abort_IT+0xa2>
 8006178:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800617c:	e00b      	b.n	8006196 <HAL_DMA_Abort_IT+0xa2>
 800617e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006182:	e008      	b.n	8006196 <HAL_DMA_Abort_IT+0xa2>
 8006184:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006188:	e005      	b.n	8006196 <HAL_DMA_Abort_IT+0xa2>
 800618a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800618e:	e002      	b.n	8006196 <HAL_DMA_Abort_IT+0xa2>
 8006190:	2310      	movs	r3, #16
 8006192:	e000      	b.n	8006196 <HAL_DMA_Abort_IT+0xa2>
 8006194:	2301      	movs	r3, #1
 8006196:	4a11      	ldr	r2, [pc, #68]	; (80061dc <HAL_DMA_Abort_IT+0xe8>)
 8006198:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2201      	movs	r2, #1
 800619e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d003      	beq.n	80061ba <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	4798      	blx	r3
    } 
  }
  return status;
 80061ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3710      	adds	r7, #16
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}
 80061c4:	40020008 	.word	0x40020008
 80061c8:	4002001c 	.word	0x4002001c
 80061cc:	40020030 	.word	0x40020030
 80061d0:	40020044 	.word	0x40020044
 80061d4:	40020058 	.word	0x40020058
 80061d8:	4002006c 	.word	0x4002006c
 80061dc:	40020000 	.word	0x40020000

080061e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b08b      	sub	sp, #44	; 0x2c
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80061ea:	2300      	movs	r3, #0
 80061ec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80061ee:	2300      	movs	r3, #0
 80061f0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80061f2:	e127      	b.n	8006444 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80061f4:	2201      	movs	r2, #1
 80061f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f8:	fa02 f303 	lsl.w	r3, r2, r3
 80061fc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	69fa      	ldr	r2, [r7, #28]
 8006204:	4013      	ands	r3, r2
 8006206:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006208:	69ba      	ldr	r2, [r7, #24]
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	429a      	cmp	r2, r3
 800620e:	f040 8116 	bne.w	800643e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	2b12      	cmp	r3, #18
 8006218:	d034      	beq.n	8006284 <HAL_GPIO_Init+0xa4>
 800621a:	2b12      	cmp	r3, #18
 800621c:	d80d      	bhi.n	800623a <HAL_GPIO_Init+0x5a>
 800621e:	2b02      	cmp	r3, #2
 8006220:	d02b      	beq.n	800627a <HAL_GPIO_Init+0x9a>
 8006222:	2b02      	cmp	r3, #2
 8006224:	d804      	bhi.n	8006230 <HAL_GPIO_Init+0x50>
 8006226:	2b00      	cmp	r3, #0
 8006228:	d031      	beq.n	800628e <HAL_GPIO_Init+0xae>
 800622a:	2b01      	cmp	r3, #1
 800622c:	d01c      	beq.n	8006268 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800622e:	e048      	b.n	80062c2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8006230:	2b03      	cmp	r3, #3
 8006232:	d043      	beq.n	80062bc <HAL_GPIO_Init+0xdc>
 8006234:	2b11      	cmp	r3, #17
 8006236:	d01b      	beq.n	8006270 <HAL_GPIO_Init+0x90>
          break;
 8006238:	e043      	b.n	80062c2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800623a:	4a89      	ldr	r2, [pc, #548]	; (8006460 <HAL_GPIO_Init+0x280>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d026      	beq.n	800628e <HAL_GPIO_Init+0xae>
 8006240:	4a87      	ldr	r2, [pc, #540]	; (8006460 <HAL_GPIO_Init+0x280>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d806      	bhi.n	8006254 <HAL_GPIO_Init+0x74>
 8006246:	4a87      	ldr	r2, [pc, #540]	; (8006464 <HAL_GPIO_Init+0x284>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d020      	beq.n	800628e <HAL_GPIO_Init+0xae>
 800624c:	4a86      	ldr	r2, [pc, #536]	; (8006468 <HAL_GPIO_Init+0x288>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d01d      	beq.n	800628e <HAL_GPIO_Init+0xae>
          break;
 8006252:	e036      	b.n	80062c2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8006254:	4a85      	ldr	r2, [pc, #532]	; (800646c <HAL_GPIO_Init+0x28c>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d019      	beq.n	800628e <HAL_GPIO_Init+0xae>
 800625a:	4a85      	ldr	r2, [pc, #532]	; (8006470 <HAL_GPIO_Init+0x290>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d016      	beq.n	800628e <HAL_GPIO_Init+0xae>
 8006260:	4a84      	ldr	r2, [pc, #528]	; (8006474 <HAL_GPIO_Init+0x294>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d013      	beq.n	800628e <HAL_GPIO_Init+0xae>
          break;
 8006266:	e02c      	b.n	80062c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	623b      	str	r3, [r7, #32]
          break;
 800626e:	e028      	b.n	80062c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	3304      	adds	r3, #4
 8006276:	623b      	str	r3, [r7, #32]
          break;
 8006278:	e023      	b.n	80062c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	3308      	adds	r3, #8
 8006280:	623b      	str	r3, [r7, #32]
          break;
 8006282:	e01e      	b.n	80062c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	330c      	adds	r3, #12
 800628a:	623b      	str	r3, [r7, #32]
          break;
 800628c:	e019      	b.n	80062c2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d102      	bne.n	800629c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006296:	2304      	movs	r3, #4
 8006298:	623b      	str	r3, [r7, #32]
          break;
 800629a:	e012      	b.n	80062c2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d105      	bne.n	80062b0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80062a4:	2308      	movs	r3, #8
 80062a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	69fa      	ldr	r2, [r7, #28]
 80062ac:	611a      	str	r2, [r3, #16]
          break;
 80062ae:	e008      	b.n	80062c2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80062b0:	2308      	movs	r3, #8
 80062b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	69fa      	ldr	r2, [r7, #28]
 80062b8:	615a      	str	r2, [r3, #20]
          break;
 80062ba:	e002      	b.n	80062c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80062bc:	2300      	movs	r3, #0
 80062be:	623b      	str	r3, [r7, #32]
          break;
 80062c0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80062c2:	69bb      	ldr	r3, [r7, #24]
 80062c4:	2bff      	cmp	r3, #255	; 0xff
 80062c6:	d801      	bhi.n	80062cc <HAL_GPIO_Init+0xec>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	e001      	b.n	80062d0 <HAL_GPIO_Init+0xf0>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	3304      	adds	r3, #4
 80062d0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	2bff      	cmp	r3, #255	; 0xff
 80062d6:	d802      	bhi.n	80062de <HAL_GPIO_Init+0xfe>
 80062d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062da:	009b      	lsls	r3, r3, #2
 80062dc:	e002      	b.n	80062e4 <HAL_GPIO_Init+0x104>
 80062de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e0:	3b08      	subs	r3, #8
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	210f      	movs	r1, #15
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	fa01 f303 	lsl.w	r3, r1, r3
 80062f2:	43db      	mvns	r3, r3
 80062f4:	401a      	ands	r2, r3
 80062f6:	6a39      	ldr	r1, [r7, #32]
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	fa01 f303 	lsl.w	r3, r1, r3
 80062fe:	431a      	orrs	r2, r3
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 8096 	beq.w	800643e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006312:	4b59      	ldr	r3, [pc, #356]	; (8006478 <HAL_GPIO_Init+0x298>)
 8006314:	699b      	ldr	r3, [r3, #24]
 8006316:	4a58      	ldr	r2, [pc, #352]	; (8006478 <HAL_GPIO_Init+0x298>)
 8006318:	f043 0301 	orr.w	r3, r3, #1
 800631c:	6193      	str	r3, [r2, #24]
 800631e:	4b56      	ldr	r3, [pc, #344]	; (8006478 <HAL_GPIO_Init+0x298>)
 8006320:	699b      	ldr	r3, [r3, #24]
 8006322:	f003 0301 	and.w	r3, r3, #1
 8006326:	60bb      	str	r3, [r7, #8]
 8006328:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800632a:	4a54      	ldr	r2, [pc, #336]	; (800647c <HAL_GPIO_Init+0x29c>)
 800632c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632e:	089b      	lsrs	r3, r3, #2
 8006330:	3302      	adds	r3, #2
 8006332:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006336:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800633a:	f003 0303 	and.w	r3, r3, #3
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	220f      	movs	r2, #15
 8006342:	fa02 f303 	lsl.w	r3, r2, r3
 8006346:	43db      	mvns	r3, r3
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	4013      	ands	r3, r2
 800634c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a4b      	ldr	r2, [pc, #300]	; (8006480 <HAL_GPIO_Init+0x2a0>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d013      	beq.n	800637e <HAL_GPIO_Init+0x19e>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a4a      	ldr	r2, [pc, #296]	; (8006484 <HAL_GPIO_Init+0x2a4>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d00d      	beq.n	800637a <HAL_GPIO_Init+0x19a>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a49      	ldr	r2, [pc, #292]	; (8006488 <HAL_GPIO_Init+0x2a8>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d007      	beq.n	8006376 <HAL_GPIO_Init+0x196>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a48      	ldr	r2, [pc, #288]	; (800648c <HAL_GPIO_Init+0x2ac>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d101      	bne.n	8006372 <HAL_GPIO_Init+0x192>
 800636e:	2303      	movs	r3, #3
 8006370:	e006      	b.n	8006380 <HAL_GPIO_Init+0x1a0>
 8006372:	2304      	movs	r3, #4
 8006374:	e004      	b.n	8006380 <HAL_GPIO_Init+0x1a0>
 8006376:	2302      	movs	r3, #2
 8006378:	e002      	b.n	8006380 <HAL_GPIO_Init+0x1a0>
 800637a:	2301      	movs	r3, #1
 800637c:	e000      	b.n	8006380 <HAL_GPIO_Init+0x1a0>
 800637e:	2300      	movs	r3, #0
 8006380:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006382:	f002 0203 	and.w	r2, r2, #3
 8006386:	0092      	lsls	r2, r2, #2
 8006388:	4093      	lsls	r3, r2
 800638a:	68fa      	ldr	r2, [r7, #12]
 800638c:	4313      	orrs	r3, r2
 800638e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006390:	493a      	ldr	r1, [pc, #232]	; (800647c <HAL_GPIO_Init+0x29c>)
 8006392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006394:	089b      	lsrs	r3, r3, #2
 8006396:	3302      	adds	r3, #2
 8006398:	68fa      	ldr	r2, [r7, #12]
 800639a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d006      	beq.n	80063b8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80063aa:	4b39      	ldr	r3, [pc, #228]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	4938      	ldr	r1, [pc, #224]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	600b      	str	r3, [r1, #0]
 80063b6:	e006      	b.n	80063c6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80063b8:	4b35      	ldr	r3, [pc, #212]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	69bb      	ldr	r3, [r7, #24]
 80063be:	43db      	mvns	r3, r3
 80063c0:	4933      	ldr	r1, [pc, #204]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 80063c2:	4013      	ands	r3, r2
 80063c4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d006      	beq.n	80063e0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80063d2:	4b2f      	ldr	r3, [pc, #188]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 80063d4:	685a      	ldr	r2, [r3, #4]
 80063d6:	492e      	ldr	r1, [pc, #184]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	4313      	orrs	r3, r2
 80063dc:	604b      	str	r3, [r1, #4]
 80063de:	e006      	b.n	80063ee <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80063e0:	4b2b      	ldr	r3, [pc, #172]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 80063e2:	685a      	ldr	r2, [r3, #4]
 80063e4:	69bb      	ldr	r3, [r7, #24]
 80063e6:	43db      	mvns	r3, r3
 80063e8:	4929      	ldr	r1, [pc, #164]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 80063ea:	4013      	ands	r3, r2
 80063ec:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d006      	beq.n	8006408 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80063fa:	4b25      	ldr	r3, [pc, #148]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 80063fc:	689a      	ldr	r2, [r3, #8]
 80063fe:	4924      	ldr	r1, [pc, #144]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 8006400:	69bb      	ldr	r3, [r7, #24]
 8006402:	4313      	orrs	r3, r2
 8006404:	608b      	str	r3, [r1, #8]
 8006406:	e006      	b.n	8006416 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006408:	4b21      	ldr	r3, [pc, #132]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 800640a:	689a      	ldr	r2, [r3, #8]
 800640c:	69bb      	ldr	r3, [r7, #24]
 800640e:	43db      	mvns	r3, r3
 8006410:	491f      	ldr	r1, [pc, #124]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 8006412:	4013      	ands	r3, r2
 8006414:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800641e:	2b00      	cmp	r3, #0
 8006420:	d006      	beq.n	8006430 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006422:	4b1b      	ldr	r3, [pc, #108]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 8006424:	68da      	ldr	r2, [r3, #12]
 8006426:	491a      	ldr	r1, [pc, #104]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 8006428:	69bb      	ldr	r3, [r7, #24]
 800642a:	4313      	orrs	r3, r2
 800642c:	60cb      	str	r3, [r1, #12]
 800642e:	e006      	b.n	800643e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006430:	4b17      	ldr	r3, [pc, #92]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 8006432:	68da      	ldr	r2, [r3, #12]
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	43db      	mvns	r3, r3
 8006438:	4915      	ldr	r1, [pc, #84]	; (8006490 <HAL_GPIO_Init+0x2b0>)
 800643a:	4013      	ands	r3, r2
 800643c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800643e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006440:	3301      	adds	r3, #1
 8006442:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644a:	fa22 f303 	lsr.w	r3, r2, r3
 800644e:	2b00      	cmp	r3, #0
 8006450:	f47f aed0 	bne.w	80061f4 <HAL_GPIO_Init+0x14>
  }
}
 8006454:	bf00      	nop
 8006456:	372c      	adds	r7, #44	; 0x2c
 8006458:	46bd      	mov	sp, r7
 800645a:	bc80      	pop	{r7}
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop
 8006460:	10210000 	.word	0x10210000
 8006464:	10110000 	.word	0x10110000
 8006468:	10120000 	.word	0x10120000
 800646c:	10310000 	.word	0x10310000
 8006470:	10320000 	.word	0x10320000
 8006474:	10220000 	.word	0x10220000
 8006478:	40021000 	.word	0x40021000
 800647c:	40010000 	.word	0x40010000
 8006480:	40010800 	.word	0x40010800
 8006484:	40010c00 	.word	0x40010c00
 8006488:	40011000 	.word	0x40011000
 800648c:	40011400 	.word	0x40011400
 8006490:	40010400 	.word	0x40010400

08006494 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006494:	b480      	push	{r7}
 8006496:	b085      	sub	sp, #20
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
 800649c:	460b      	mov	r3, r1
 800649e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	689a      	ldr	r2, [r3, #8]
 80064a4:	887b      	ldrh	r3, [r7, #2]
 80064a6:	4013      	ands	r3, r2
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d002      	beq.n	80064b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80064ac:	2301      	movs	r3, #1
 80064ae:	73fb      	strb	r3, [r7, #15]
 80064b0:	e001      	b.n	80064b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80064b2:	2300      	movs	r3, #0
 80064b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80064b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3714      	adds	r7, #20
 80064bc:	46bd      	mov	sp, r7
 80064be:	bc80      	pop	{r7}
 80064c0:	4770      	bx	lr

080064c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80064c2:	b480      	push	{r7}
 80064c4:	b083      	sub	sp, #12
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	6078      	str	r0, [r7, #4]
 80064ca:	460b      	mov	r3, r1
 80064cc:	807b      	strh	r3, [r7, #2]
 80064ce:	4613      	mov	r3, r2
 80064d0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80064d2:	787b      	ldrb	r3, [r7, #1]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d003      	beq.n	80064e0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80064d8:	887a      	ldrh	r2, [r7, #2]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80064de:	e003      	b.n	80064e8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80064e0:	887b      	ldrh	r3, [r7, #2]
 80064e2:	041a      	lsls	r2, r3, #16
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	611a      	str	r2, [r3, #16]
}
 80064e8:	bf00      	nop
 80064ea:	370c      	adds	r7, #12
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bc80      	pop	{r7}
 80064f0:	4770      	bx	lr
	...

080064f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b084      	sub	sp, #16
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d101      	bne.n	8006506 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e11f      	b.n	8006746 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800650c:	b2db      	uxtb	r3, r3
 800650e:	2b00      	cmp	r3, #0
 8006510:	d106      	bne.n	8006520 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f7fc faf6 	bl	8002b0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2224      	movs	r2, #36	; 0x24
 8006524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f022 0201 	bic.w	r2, r2, #1
 8006536:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006546:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006556:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006558:	f000 fcda 	bl	8006f10 <HAL_RCC_GetPCLK1Freq>
 800655c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	4a7b      	ldr	r2, [pc, #492]	; (8006750 <HAL_I2C_Init+0x25c>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d807      	bhi.n	8006578 <HAL_I2C_Init+0x84>
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	4a7a      	ldr	r2, [pc, #488]	; (8006754 <HAL_I2C_Init+0x260>)
 800656c:	4293      	cmp	r3, r2
 800656e:	bf94      	ite	ls
 8006570:	2301      	movls	r3, #1
 8006572:	2300      	movhi	r3, #0
 8006574:	b2db      	uxtb	r3, r3
 8006576:	e006      	b.n	8006586 <HAL_I2C_Init+0x92>
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	4a77      	ldr	r2, [pc, #476]	; (8006758 <HAL_I2C_Init+0x264>)
 800657c:	4293      	cmp	r3, r2
 800657e:	bf94      	ite	ls
 8006580:	2301      	movls	r3, #1
 8006582:	2300      	movhi	r3, #0
 8006584:	b2db      	uxtb	r3, r3
 8006586:	2b00      	cmp	r3, #0
 8006588:	d001      	beq.n	800658e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	e0db      	b.n	8006746 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	4a72      	ldr	r2, [pc, #456]	; (800675c <HAL_I2C_Init+0x268>)
 8006592:	fba2 2303 	umull	r2, r3, r2, r3
 8006596:	0c9b      	lsrs	r3, r3, #18
 8006598:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68ba      	ldr	r2, [r7, #8]
 80065aa:	430a      	orrs	r2, r1
 80065ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	6a1b      	ldr	r3, [r3, #32]
 80065b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	4a64      	ldr	r2, [pc, #400]	; (8006750 <HAL_I2C_Init+0x25c>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d802      	bhi.n	80065c8 <HAL_I2C_Init+0xd4>
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	3301      	adds	r3, #1
 80065c6:	e009      	b.n	80065dc <HAL_I2C_Init+0xe8>
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80065ce:	fb02 f303 	mul.w	r3, r2, r3
 80065d2:	4a63      	ldr	r2, [pc, #396]	; (8006760 <HAL_I2C_Init+0x26c>)
 80065d4:	fba2 2303 	umull	r2, r3, r2, r3
 80065d8:	099b      	lsrs	r3, r3, #6
 80065da:	3301      	adds	r3, #1
 80065dc:	687a      	ldr	r2, [r7, #4]
 80065de:	6812      	ldr	r2, [r2, #0]
 80065e0:	430b      	orrs	r3, r1
 80065e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	69db      	ldr	r3, [r3, #28]
 80065ea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80065ee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	4956      	ldr	r1, [pc, #344]	; (8006750 <HAL_I2C_Init+0x25c>)
 80065f8:	428b      	cmp	r3, r1
 80065fa:	d80d      	bhi.n	8006618 <HAL_I2C_Init+0x124>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	1e59      	subs	r1, r3, #1
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	005b      	lsls	r3, r3, #1
 8006606:	fbb1 f3f3 	udiv	r3, r1, r3
 800660a:	3301      	adds	r3, #1
 800660c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006610:	2b04      	cmp	r3, #4
 8006612:	bf38      	it	cc
 8006614:	2304      	movcc	r3, #4
 8006616:	e04f      	b.n	80066b8 <HAL_I2C_Init+0x1c4>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d111      	bne.n	8006644 <HAL_I2C_Init+0x150>
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	1e58      	subs	r0, r3, #1
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6859      	ldr	r1, [r3, #4]
 8006628:	460b      	mov	r3, r1
 800662a:	005b      	lsls	r3, r3, #1
 800662c:	440b      	add	r3, r1
 800662e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006632:	3301      	adds	r3, #1
 8006634:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006638:	2b00      	cmp	r3, #0
 800663a:	bf0c      	ite	eq
 800663c:	2301      	moveq	r3, #1
 800663e:	2300      	movne	r3, #0
 8006640:	b2db      	uxtb	r3, r3
 8006642:	e012      	b.n	800666a <HAL_I2C_Init+0x176>
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	1e58      	subs	r0, r3, #1
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6859      	ldr	r1, [r3, #4]
 800664c:	460b      	mov	r3, r1
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	440b      	add	r3, r1
 8006652:	0099      	lsls	r1, r3, #2
 8006654:	440b      	add	r3, r1
 8006656:	fbb0 f3f3 	udiv	r3, r0, r3
 800665a:	3301      	adds	r3, #1
 800665c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006660:	2b00      	cmp	r3, #0
 8006662:	bf0c      	ite	eq
 8006664:	2301      	moveq	r3, #1
 8006666:	2300      	movne	r3, #0
 8006668:	b2db      	uxtb	r3, r3
 800666a:	2b00      	cmp	r3, #0
 800666c:	d001      	beq.n	8006672 <HAL_I2C_Init+0x17e>
 800666e:	2301      	movs	r3, #1
 8006670:	e022      	b.n	80066b8 <HAL_I2C_Init+0x1c4>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d10e      	bne.n	8006698 <HAL_I2C_Init+0x1a4>
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	1e58      	subs	r0, r3, #1
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6859      	ldr	r1, [r3, #4]
 8006682:	460b      	mov	r3, r1
 8006684:	005b      	lsls	r3, r3, #1
 8006686:	440b      	add	r3, r1
 8006688:	fbb0 f3f3 	udiv	r3, r0, r3
 800668c:	3301      	adds	r3, #1
 800668e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006692:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006696:	e00f      	b.n	80066b8 <HAL_I2C_Init+0x1c4>
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	1e58      	subs	r0, r3, #1
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6859      	ldr	r1, [r3, #4]
 80066a0:	460b      	mov	r3, r1
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	440b      	add	r3, r1
 80066a6:	0099      	lsls	r1, r3, #2
 80066a8:	440b      	add	r3, r1
 80066aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80066ae:	3301      	adds	r3, #1
 80066b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80066b8:	6879      	ldr	r1, [r7, #4]
 80066ba:	6809      	ldr	r1, [r1, #0]
 80066bc:	4313      	orrs	r3, r2
 80066be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	69da      	ldr	r2, [r3, #28]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a1b      	ldr	r3, [r3, #32]
 80066d2:	431a      	orrs	r2, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	430a      	orrs	r2, r1
 80066da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	689b      	ldr	r3, [r3, #8]
 80066e2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80066e6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	6911      	ldr	r1, [r2, #16]
 80066ee:	687a      	ldr	r2, [r7, #4]
 80066f0:	68d2      	ldr	r2, [r2, #12]
 80066f2:	4311      	orrs	r1, r2
 80066f4:	687a      	ldr	r2, [r7, #4]
 80066f6:	6812      	ldr	r2, [r2, #0]
 80066f8:	430b      	orrs	r3, r1
 80066fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	68db      	ldr	r3, [r3, #12]
 8006702:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	695a      	ldr	r2, [r3, #20]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	431a      	orrs	r2, r3
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	430a      	orrs	r2, r1
 8006716:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f042 0201 	orr.w	r2, r2, #1
 8006726:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2220      	movs	r2, #32
 8006732:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2200      	movs	r2, #0
 800673a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006744:	2300      	movs	r3, #0
}
 8006746:	4618      	mov	r0, r3
 8006748:	3710      	adds	r7, #16
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop
 8006750:	000186a0 	.word	0x000186a0
 8006754:	001e847f 	.word	0x001e847f
 8006758:	003d08ff 	.word	0x003d08ff
 800675c:	431bde83 	.word	0x431bde83
 8006760:	10624dd3 	.word	0x10624dd3

08006764 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b086      	sub	sp, #24
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d101      	bne.n	8006776 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e26c      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 0301 	and.w	r3, r3, #1
 800677e:	2b00      	cmp	r3, #0
 8006780:	f000 8087 	beq.w	8006892 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006784:	4b92      	ldr	r3, [pc, #584]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	f003 030c 	and.w	r3, r3, #12
 800678c:	2b04      	cmp	r3, #4
 800678e:	d00c      	beq.n	80067aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006790:	4b8f      	ldr	r3, [pc, #572]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	f003 030c 	and.w	r3, r3, #12
 8006798:	2b08      	cmp	r3, #8
 800679a:	d112      	bne.n	80067c2 <HAL_RCC_OscConfig+0x5e>
 800679c:	4b8c      	ldr	r3, [pc, #560]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067a8:	d10b      	bne.n	80067c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067aa:	4b89      	ldr	r3, [pc, #548]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d06c      	beq.n	8006890 <HAL_RCC_OscConfig+0x12c>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d168      	bne.n	8006890 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e246      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067ca:	d106      	bne.n	80067da <HAL_RCC_OscConfig+0x76>
 80067cc:	4b80      	ldr	r3, [pc, #512]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a7f      	ldr	r2, [pc, #508]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 80067d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067d6:	6013      	str	r3, [r2, #0]
 80067d8:	e02e      	b.n	8006838 <HAL_RCC_OscConfig+0xd4>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d10c      	bne.n	80067fc <HAL_RCC_OscConfig+0x98>
 80067e2:	4b7b      	ldr	r3, [pc, #492]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a7a      	ldr	r2, [pc, #488]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 80067e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067ec:	6013      	str	r3, [r2, #0]
 80067ee:	4b78      	ldr	r3, [pc, #480]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a77      	ldr	r2, [pc, #476]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 80067f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80067f8:	6013      	str	r3, [r2, #0]
 80067fa:	e01d      	b.n	8006838 <HAL_RCC_OscConfig+0xd4>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006804:	d10c      	bne.n	8006820 <HAL_RCC_OscConfig+0xbc>
 8006806:	4b72      	ldr	r3, [pc, #456]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a71      	ldr	r2, [pc, #452]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 800680c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006810:	6013      	str	r3, [r2, #0]
 8006812:	4b6f      	ldr	r3, [pc, #444]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a6e      	ldr	r2, [pc, #440]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 8006818:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800681c:	6013      	str	r3, [r2, #0]
 800681e:	e00b      	b.n	8006838 <HAL_RCC_OscConfig+0xd4>
 8006820:	4b6b      	ldr	r3, [pc, #428]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a6a      	ldr	r2, [pc, #424]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 8006826:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800682a:	6013      	str	r3, [r2, #0]
 800682c:	4b68      	ldr	r3, [pc, #416]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a67      	ldr	r2, [pc, #412]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 8006832:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006836:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d013      	beq.n	8006868 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006840:	f7fe ff92 	bl	8005768 <HAL_GetTick>
 8006844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006846:	e008      	b.n	800685a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006848:	f7fe ff8e 	bl	8005768 <HAL_GetTick>
 800684c:	4602      	mov	r2, r0
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	1ad3      	subs	r3, r2, r3
 8006852:	2b64      	cmp	r3, #100	; 0x64
 8006854:	d901      	bls.n	800685a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006856:	2303      	movs	r3, #3
 8006858:	e1fa      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800685a:	4b5d      	ldr	r3, [pc, #372]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006862:	2b00      	cmp	r3, #0
 8006864:	d0f0      	beq.n	8006848 <HAL_RCC_OscConfig+0xe4>
 8006866:	e014      	b.n	8006892 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006868:	f7fe ff7e 	bl	8005768 <HAL_GetTick>
 800686c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800686e:	e008      	b.n	8006882 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006870:	f7fe ff7a 	bl	8005768 <HAL_GetTick>
 8006874:	4602      	mov	r2, r0
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	1ad3      	subs	r3, r2, r3
 800687a:	2b64      	cmp	r3, #100	; 0x64
 800687c:	d901      	bls.n	8006882 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800687e:	2303      	movs	r3, #3
 8006880:	e1e6      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006882:	4b53      	ldr	r3, [pc, #332]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800688a:	2b00      	cmp	r3, #0
 800688c:	d1f0      	bne.n	8006870 <HAL_RCC_OscConfig+0x10c>
 800688e:	e000      	b.n	8006892 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006890:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f003 0302 	and.w	r3, r3, #2
 800689a:	2b00      	cmp	r3, #0
 800689c:	d063      	beq.n	8006966 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800689e:	4b4c      	ldr	r3, [pc, #304]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	f003 030c 	and.w	r3, r3, #12
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d00b      	beq.n	80068c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80068aa:	4b49      	ldr	r3, [pc, #292]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	f003 030c 	and.w	r3, r3, #12
 80068b2:	2b08      	cmp	r3, #8
 80068b4:	d11c      	bne.n	80068f0 <HAL_RCC_OscConfig+0x18c>
 80068b6:	4b46      	ldr	r3, [pc, #280]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d116      	bne.n	80068f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068c2:	4b43      	ldr	r3, [pc, #268]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f003 0302 	and.w	r3, r3, #2
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d005      	beq.n	80068da <HAL_RCC_OscConfig+0x176>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	691b      	ldr	r3, [r3, #16]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d001      	beq.n	80068da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	e1ba      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068da:	4b3d      	ldr	r3, [pc, #244]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	695b      	ldr	r3, [r3, #20]
 80068e6:	00db      	lsls	r3, r3, #3
 80068e8:	4939      	ldr	r1, [pc, #228]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 80068ea:	4313      	orrs	r3, r2
 80068ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068ee:	e03a      	b.n	8006966 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	691b      	ldr	r3, [r3, #16]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d020      	beq.n	800693a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068f8:	4b36      	ldr	r3, [pc, #216]	; (80069d4 <HAL_RCC_OscConfig+0x270>)
 80068fa:	2201      	movs	r2, #1
 80068fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068fe:	f7fe ff33 	bl	8005768 <HAL_GetTick>
 8006902:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006904:	e008      	b.n	8006918 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006906:	f7fe ff2f 	bl	8005768 <HAL_GetTick>
 800690a:	4602      	mov	r2, r0
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	1ad3      	subs	r3, r2, r3
 8006910:	2b02      	cmp	r3, #2
 8006912:	d901      	bls.n	8006918 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006914:	2303      	movs	r3, #3
 8006916:	e19b      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006918:	4b2d      	ldr	r3, [pc, #180]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	2b00      	cmp	r3, #0
 8006922:	d0f0      	beq.n	8006906 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006924:	4b2a      	ldr	r3, [pc, #168]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	695b      	ldr	r3, [r3, #20]
 8006930:	00db      	lsls	r3, r3, #3
 8006932:	4927      	ldr	r1, [pc, #156]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 8006934:	4313      	orrs	r3, r2
 8006936:	600b      	str	r3, [r1, #0]
 8006938:	e015      	b.n	8006966 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800693a:	4b26      	ldr	r3, [pc, #152]	; (80069d4 <HAL_RCC_OscConfig+0x270>)
 800693c:	2200      	movs	r2, #0
 800693e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006940:	f7fe ff12 	bl	8005768 <HAL_GetTick>
 8006944:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006946:	e008      	b.n	800695a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006948:	f7fe ff0e 	bl	8005768 <HAL_GetTick>
 800694c:	4602      	mov	r2, r0
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	2b02      	cmp	r3, #2
 8006954:	d901      	bls.n	800695a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006956:	2303      	movs	r3, #3
 8006958:	e17a      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800695a:	4b1d      	ldr	r3, [pc, #116]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f003 0302 	and.w	r3, r3, #2
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1f0      	bne.n	8006948 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 0308 	and.w	r3, r3, #8
 800696e:	2b00      	cmp	r3, #0
 8006970:	d03a      	beq.n	80069e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	699b      	ldr	r3, [r3, #24]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d019      	beq.n	80069ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800697a:	4b17      	ldr	r3, [pc, #92]	; (80069d8 <HAL_RCC_OscConfig+0x274>)
 800697c:	2201      	movs	r2, #1
 800697e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006980:	f7fe fef2 	bl	8005768 <HAL_GetTick>
 8006984:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006986:	e008      	b.n	800699a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006988:	f7fe feee 	bl	8005768 <HAL_GetTick>
 800698c:	4602      	mov	r2, r0
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	1ad3      	subs	r3, r2, r3
 8006992:	2b02      	cmp	r3, #2
 8006994:	d901      	bls.n	800699a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006996:	2303      	movs	r3, #3
 8006998:	e15a      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800699a:	4b0d      	ldr	r3, [pc, #52]	; (80069d0 <HAL_RCC_OscConfig+0x26c>)
 800699c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800699e:	f003 0302 	and.w	r3, r3, #2
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d0f0      	beq.n	8006988 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80069a6:	2001      	movs	r0, #1
 80069a8:	f000 fada 	bl	8006f60 <RCC_Delay>
 80069ac:	e01c      	b.n	80069e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80069ae:	4b0a      	ldr	r3, [pc, #40]	; (80069d8 <HAL_RCC_OscConfig+0x274>)
 80069b0:	2200      	movs	r2, #0
 80069b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069b4:	f7fe fed8 	bl	8005768 <HAL_GetTick>
 80069b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069ba:	e00f      	b.n	80069dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069bc:	f7fe fed4 	bl	8005768 <HAL_GetTick>
 80069c0:	4602      	mov	r2, r0
 80069c2:	693b      	ldr	r3, [r7, #16]
 80069c4:	1ad3      	subs	r3, r2, r3
 80069c6:	2b02      	cmp	r3, #2
 80069c8:	d908      	bls.n	80069dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80069ca:	2303      	movs	r3, #3
 80069cc:	e140      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
 80069ce:	bf00      	nop
 80069d0:	40021000 	.word	0x40021000
 80069d4:	42420000 	.word	0x42420000
 80069d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069dc:	4b9e      	ldr	r3, [pc, #632]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 80069de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e0:	f003 0302 	and.w	r3, r3, #2
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d1e9      	bne.n	80069bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f003 0304 	and.w	r3, r3, #4
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	f000 80a6 	beq.w	8006b42 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069f6:	2300      	movs	r3, #0
 80069f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069fa:	4b97      	ldr	r3, [pc, #604]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 80069fc:	69db      	ldr	r3, [r3, #28]
 80069fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d10d      	bne.n	8006a22 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a06:	4b94      	ldr	r3, [pc, #592]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006a08:	69db      	ldr	r3, [r3, #28]
 8006a0a:	4a93      	ldr	r2, [pc, #588]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006a0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a10:	61d3      	str	r3, [r2, #28]
 8006a12:	4b91      	ldr	r3, [pc, #580]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006a14:	69db      	ldr	r3, [r3, #28]
 8006a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a1a:	60bb      	str	r3, [r7, #8]
 8006a1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a22:	4b8e      	ldr	r3, [pc, #568]	; (8006c5c <HAL_RCC_OscConfig+0x4f8>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d118      	bne.n	8006a60 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a2e:	4b8b      	ldr	r3, [pc, #556]	; (8006c5c <HAL_RCC_OscConfig+0x4f8>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a8a      	ldr	r2, [pc, #552]	; (8006c5c <HAL_RCC_OscConfig+0x4f8>)
 8006a34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a3a:	f7fe fe95 	bl	8005768 <HAL_GetTick>
 8006a3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a40:	e008      	b.n	8006a54 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a42:	f7fe fe91 	bl	8005768 <HAL_GetTick>
 8006a46:	4602      	mov	r2, r0
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	1ad3      	subs	r3, r2, r3
 8006a4c:	2b64      	cmp	r3, #100	; 0x64
 8006a4e:	d901      	bls.n	8006a54 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006a50:	2303      	movs	r3, #3
 8006a52:	e0fd      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a54:	4b81      	ldr	r3, [pc, #516]	; (8006c5c <HAL_RCC_OscConfig+0x4f8>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d0f0      	beq.n	8006a42 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d106      	bne.n	8006a76 <HAL_RCC_OscConfig+0x312>
 8006a68:	4b7b      	ldr	r3, [pc, #492]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006a6a:	6a1b      	ldr	r3, [r3, #32]
 8006a6c:	4a7a      	ldr	r2, [pc, #488]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006a6e:	f043 0301 	orr.w	r3, r3, #1
 8006a72:	6213      	str	r3, [r2, #32]
 8006a74:	e02d      	b.n	8006ad2 <HAL_RCC_OscConfig+0x36e>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	68db      	ldr	r3, [r3, #12]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d10c      	bne.n	8006a98 <HAL_RCC_OscConfig+0x334>
 8006a7e:	4b76      	ldr	r3, [pc, #472]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006a80:	6a1b      	ldr	r3, [r3, #32]
 8006a82:	4a75      	ldr	r2, [pc, #468]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006a84:	f023 0301 	bic.w	r3, r3, #1
 8006a88:	6213      	str	r3, [r2, #32]
 8006a8a:	4b73      	ldr	r3, [pc, #460]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006a8c:	6a1b      	ldr	r3, [r3, #32]
 8006a8e:	4a72      	ldr	r2, [pc, #456]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006a90:	f023 0304 	bic.w	r3, r3, #4
 8006a94:	6213      	str	r3, [r2, #32]
 8006a96:	e01c      	b.n	8006ad2 <HAL_RCC_OscConfig+0x36e>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	2b05      	cmp	r3, #5
 8006a9e:	d10c      	bne.n	8006aba <HAL_RCC_OscConfig+0x356>
 8006aa0:	4b6d      	ldr	r3, [pc, #436]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006aa2:	6a1b      	ldr	r3, [r3, #32]
 8006aa4:	4a6c      	ldr	r2, [pc, #432]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006aa6:	f043 0304 	orr.w	r3, r3, #4
 8006aaa:	6213      	str	r3, [r2, #32]
 8006aac:	4b6a      	ldr	r3, [pc, #424]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006aae:	6a1b      	ldr	r3, [r3, #32]
 8006ab0:	4a69      	ldr	r2, [pc, #420]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006ab2:	f043 0301 	orr.w	r3, r3, #1
 8006ab6:	6213      	str	r3, [r2, #32]
 8006ab8:	e00b      	b.n	8006ad2 <HAL_RCC_OscConfig+0x36e>
 8006aba:	4b67      	ldr	r3, [pc, #412]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	4a66      	ldr	r2, [pc, #408]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006ac0:	f023 0301 	bic.w	r3, r3, #1
 8006ac4:	6213      	str	r3, [r2, #32]
 8006ac6:	4b64      	ldr	r3, [pc, #400]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006ac8:	6a1b      	ldr	r3, [r3, #32]
 8006aca:	4a63      	ldr	r2, [pc, #396]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006acc:	f023 0304 	bic.w	r3, r3, #4
 8006ad0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d015      	beq.n	8006b06 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ada:	f7fe fe45 	bl	8005768 <HAL_GetTick>
 8006ade:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ae0:	e00a      	b.n	8006af8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ae2:	f7fe fe41 	bl	8005768 <HAL_GetTick>
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	1ad3      	subs	r3, r2, r3
 8006aec:	f241 3288 	movw	r2, #5000	; 0x1388
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d901      	bls.n	8006af8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006af4:	2303      	movs	r3, #3
 8006af6:	e0ab      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006af8:	4b57      	ldr	r3, [pc, #348]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006afa:	6a1b      	ldr	r3, [r3, #32]
 8006afc:	f003 0302 	and.w	r3, r3, #2
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d0ee      	beq.n	8006ae2 <HAL_RCC_OscConfig+0x37e>
 8006b04:	e014      	b.n	8006b30 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b06:	f7fe fe2f 	bl	8005768 <HAL_GetTick>
 8006b0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b0c:	e00a      	b.n	8006b24 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b0e:	f7fe fe2b 	bl	8005768 <HAL_GetTick>
 8006b12:	4602      	mov	r2, r0
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	1ad3      	subs	r3, r2, r3
 8006b18:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d901      	bls.n	8006b24 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006b20:	2303      	movs	r3, #3
 8006b22:	e095      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b24:	4b4c      	ldr	r3, [pc, #304]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006b26:	6a1b      	ldr	r3, [r3, #32]
 8006b28:	f003 0302 	and.w	r3, r3, #2
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d1ee      	bne.n	8006b0e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006b30:	7dfb      	ldrb	r3, [r7, #23]
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	d105      	bne.n	8006b42 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b36:	4b48      	ldr	r3, [pc, #288]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006b38:	69db      	ldr	r3, [r3, #28]
 8006b3a:	4a47      	ldr	r2, [pc, #284]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006b3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b40:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	69db      	ldr	r3, [r3, #28]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f000 8081 	beq.w	8006c4e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006b4c:	4b42      	ldr	r3, [pc, #264]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	f003 030c 	and.w	r3, r3, #12
 8006b54:	2b08      	cmp	r3, #8
 8006b56:	d061      	beq.n	8006c1c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	69db      	ldr	r3, [r3, #28]
 8006b5c:	2b02      	cmp	r3, #2
 8006b5e:	d146      	bne.n	8006bee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b60:	4b3f      	ldr	r3, [pc, #252]	; (8006c60 <HAL_RCC_OscConfig+0x4fc>)
 8006b62:	2200      	movs	r2, #0
 8006b64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b66:	f7fe fdff 	bl	8005768 <HAL_GetTick>
 8006b6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006b6c:	e008      	b.n	8006b80 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b6e:	f7fe fdfb 	bl	8005768 <HAL_GetTick>
 8006b72:	4602      	mov	r2, r0
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	1ad3      	subs	r3, r2, r3
 8006b78:	2b02      	cmp	r3, #2
 8006b7a:	d901      	bls.n	8006b80 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006b7c:	2303      	movs	r3, #3
 8006b7e:	e067      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006b80:	4b35      	ldr	r3, [pc, #212]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d1f0      	bne.n	8006b6e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6a1b      	ldr	r3, [r3, #32]
 8006b90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b94:	d108      	bne.n	8006ba8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006b96:	4b30      	ldr	r3, [pc, #192]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	492d      	ldr	r1, [pc, #180]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ba8:	4b2b      	ldr	r3, [pc, #172]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a19      	ldr	r1, [r3, #32]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb8:	430b      	orrs	r3, r1
 8006bba:	4927      	ldr	r1, [pc, #156]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006bc0:	4b27      	ldr	r3, [pc, #156]	; (8006c60 <HAL_RCC_OscConfig+0x4fc>)
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bc6:	f7fe fdcf 	bl	8005768 <HAL_GetTick>
 8006bca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006bcc:	e008      	b.n	8006be0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bce:	f7fe fdcb 	bl	8005768 <HAL_GetTick>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	1ad3      	subs	r3, r2, r3
 8006bd8:	2b02      	cmp	r3, #2
 8006bda:	d901      	bls.n	8006be0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006bdc:	2303      	movs	r3, #3
 8006bde:	e037      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006be0:	4b1d      	ldr	r3, [pc, #116]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d0f0      	beq.n	8006bce <HAL_RCC_OscConfig+0x46a>
 8006bec:	e02f      	b.n	8006c4e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bee:	4b1c      	ldr	r3, [pc, #112]	; (8006c60 <HAL_RCC_OscConfig+0x4fc>)
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bf4:	f7fe fdb8 	bl	8005768 <HAL_GetTick>
 8006bf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006bfa:	e008      	b.n	8006c0e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bfc:	f7fe fdb4 	bl	8005768 <HAL_GetTick>
 8006c00:	4602      	mov	r2, r0
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	1ad3      	subs	r3, r2, r3
 8006c06:	2b02      	cmp	r3, #2
 8006c08:	d901      	bls.n	8006c0e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006c0a:	2303      	movs	r3, #3
 8006c0c:	e020      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c0e:	4b12      	ldr	r3, [pc, #72]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d1f0      	bne.n	8006bfc <HAL_RCC_OscConfig+0x498>
 8006c1a:	e018      	b.n	8006c4e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	69db      	ldr	r3, [r3, #28]
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d101      	bne.n	8006c28 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	e013      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006c28:	4b0b      	ldr	r3, [pc, #44]	; (8006c58 <HAL_RCC_OscConfig+0x4f4>)
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6a1b      	ldr	r3, [r3, #32]
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d106      	bne.n	8006c4a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c46:	429a      	cmp	r2, r3
 8006c48:	d001      	beq.n	8006c4e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	e000      	b.n	8006c50 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8006c4e:	2300      	movs	r3, #0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3718      	adds	r7, #24
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}
 8006c58:	40021000 	.word	0x40021000
 8006c5c:	40007000 	.word	0x40007000
 8006c60:	42420060 	.word	0x42420060

08006c64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b084      	sub	sp, #16
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d101      	bne.n	8006c78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	e0d0      	b.n	8006e1a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006c78:	4b6a      	ldr	r3, [pc, #424]	; (8006e24 <HAL_RCC_ClockConfig+0x1c0>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f003 0307 	and.w	r3, r3, #7
 8006c80:	683a      	ldr	r2, [r7, #0]
 8006c82:	429a      	cmp	r2, r3
 8006c84:	d910      	bls.n	8006ca8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c86:	4b67      	ldr	r3, [pc, #412]	; (8006e24 <HAL_RCC_ClockConfig+0x1c0>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f023 0207 	bic.w	r2, r3, #7
 8006c8e:	4965      	ldr	r1, [pc, #404]	; (8006e24 <HAL_RCC_ClockConfig+0x1c0>)
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c96:	4b63      	ldr	r3, [pc, #396]	; (8006e24 <HAL_RCC_ClockConfig+0x1c0>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f003 0307 	and.w	r3, r3, #7
 8006c9e:	683a      	ldr	r2, [r7, #0]
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d001      	beq.n	8006ca8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	e0b8      	b.n	8006e1a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f003 0302 	and.w	r3, r3, #2
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d020      	beq.n	8006cf6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f003 0304 	and.w	r3, r3, #4
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d005      	beq.n	8006ccc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006cc0:	4b59      	ldr	r3, [pc, #356]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	4a58      	ldr	r2, [pc, #352]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006cc6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006cca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 0308 	and.w	r3, r3, #8
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d005      	beq.n	8006ce4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006cd8:	4b53      	ldr	r3, [pc, #332]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	4a52      	ldr	r2, [pc, #328]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006cde:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006ce2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ce4:	4b50      	ldr	r3, [pc, #320]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	494d      	ldr	r1, [pc, #308]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f003 0301 	and.w	r3, r3, #1
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d040      	beq.n	8006d84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	2b01      	cmp	r3, #1
 8006d08:	d107      	bne.n	8006d1a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d0a:	4b47      	ldr	r3, [pc, #284]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d115      	bne.n	8006d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e07f      	b.n	8006e1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	2b02      	cmp	r3, #2
 8006d20:	d107      	bne.n	8006d32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d22:	4b41      	ldr	r3, [pc, #260]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d109      	bne.n	8006d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	e073      	b.n	8006e1a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d32:	4b3d      	ldr	r3, [pc, #244]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f003 0302 	and.w	r3, r3, #2
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d101      	bne.n	8006d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e06b      	b.n	8006e1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d42:	4b39      	ldr	r3, [pc, #228]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	f023 0203 	bic.w	r2, r3, #3
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	4936      	ldr	r1, [pc, #216]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006d50:	4313      	orrs	r3, r2
 8006d52:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d54:	f7fe fd08 	bl	8005768 <HAL_GetTick>
 8006d58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d5a:	e00a      	b.n	8006d72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d5c:	f7fe fd04 	bl	8005768 <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d901      	bls.n	8006d72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d6e:	2303      	movs	r3, #3
 8006d70:	e053      	b.n	8006e1a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d72:	4b2d      	ldr	r3, [pc, #180]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006d74:	685b      	ldr	r3, [r3, #4]
 8006d76:	f003 020c 	and.w	r2, r3, #12
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	429a      	cmp	r2, r3
 8006d82:	d1eb      	bne.n	8006d5c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d84:	4b27      	ldr	r3, [pc, #156]	; (8006e24 <HAL_RCC_ClockConfig+0x1c0>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f003 0307 	and.w	r3, r3, #7
 8006d8c:	683a      	ldr	r2, [r7, #0]
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d210      	bcs.n	8006db4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d92:	4b24      	ldr	r3, [pc, #144]	; (8006e24 <HAL_RCC_ClockConfig+0x1c0>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f023 0207 	bic.w	r2, r3, #7
 8006d9a:	4922      	ldr	r1, [pc, #136]	; (8006e24 <HAL_RCC_ClockConfig+0x1c0>)
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006da2:	4b20      	ldr	r3, [pc, #128]	; (8006e24 <HAL_RCC_ClockConfig+0x1c0>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f003 0307 	and.w	r3, r3, #7
 8006daa:	683a      	ldr	r2, [r7, #0]
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d001      	beq.n	8006db4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006db0:	2301      	movs	r3, #1
 8006db2:	e032      	b.n	8006e1a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f003 0304 	and.w	r3, r3, #4
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d008      	beq.n	8006dd2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006dc0:	4b19      	ldr	r3, [pc, #100]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	4916      	ldr	r1, [pc, #88]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f003 0308 	and.w	r3, r3, #8
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d009      	beq.n	8006df2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006dde:	4b12      	ldr	r3, [pc, #72]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	691b      	ldr	r3, [r3, #16]
 8006dea:	00db      	lsls	r3, r3, #3
 8006dec:	490e      	ldr	r1, [pc, #56]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006dee:	4313      	orrs	r3, r2
 8006df0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006df2:	f000 f821 	bl	8006e38 <HAL_RCC_GetSysClockFreq>
 8006df6:	4601      	mov	r1, r0
 8006df8:	4b0b      	ldr	r3, [pc, #44]	; (8006e28 <HAL_RCC_ClockConfig+0x1c4>)
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	091b      	lsrs	r3, r3, #4
 8006dfe:	f003 030f 	and.w	r3, r3, #15
 8006e02:	4a0a      	ldr	r2, [pc, #40]	; (8006e2c <HAL_RCC_ClockConfig+0x1c8>)
 8006e04:	5cd3      	ldrb	r3, [r2, r3]
 8006e06:	fa21 f303 	lsr.w	r3, r1, r3
 8006e0a:	4a09      	ldr	r2, [pc, #36]	; (8006e30 <HAL_RCC_ClockConfig+0x1cc>)
 8006e0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006e0e:	4b09      	ldr	r3, [pc, #36]	; (8006e34 <HAL_RCC_ClockConfig+0x1d0>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4618      	mov	r0, r3
 8006e14:	f7fe fc66 	bl	80056e4 <HAL_InitTick>

  return HAL_OK;
 8006e18:	2300      	movs	r3, #0
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3710      	adds	r7, #16
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}
 8006e22:	bf00      	nop
 8006e24:	40022000 	.word	0x40022000
 8006e28:	40021000 	.word	0x40021000
 8006e2c:	0800889c 	.word	0x0800889c
 8006e30:	200001d0 	.word	0x200001d0
 8006e34:	200001d4 	.word	0x200001d4

08006e38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e38:	b490      	push	{r4, r7}
 8006e3a:	b08a      	sub	sp, #40	; 0x28
 8006e3c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006e3e:	4b2a      	ldr	r3, [pc, #168]	; (8006ee8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006e40:	1d3c      	adds	r4, r7, #4
 8006e42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006e44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006e48:	4b28      	ldr	r3, [pc, #160]	; (8006eec <HAL_RCC_GetSysClockFreq+0xb4>)
 8006e4a:	881b      	ldrh	r3, [r3, #0]
 8006e4c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	61fb      	str	r3, [r7, #28]
 8006e52:	2300      	movs	r3, #0
 8006e54:	61bb      	str	r3, [r7, #24]
 8006e56:	2300      	movs	r3, #0
 8006e58:	627b      	str	r3, [r7, #36]	; 0x24
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006e62:	4b23      	ldr	r3, [pc, #140]	; (8006ef0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	f003 030c 	and.w	r3, r3, #12
 8006e6e:	2b04      	cmp	r3, #4
 8006e70:	d002      	beq.n	8006e78 <HAL_RCC_GetSysClockFreq+0x40>
 8006e72:	2b08      	cmp	r3, #8
 8006e74:	d003      	beq.n	8006e7e <HAL_RCC_GetSysClockFreq+0x46>
 8006e76:	e02d      	b.n	8006ed4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006e78:	4b1e      	ldr	r3, [pc, #120]	; (8006ef4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006e7a:	623b      	str	r3, [r7, #32]
      break;
 8006e7c:	e02d      	b.n	8006eda <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006e7e:	69fb      	ldr	r3, [r7, #28]
 8006e80:	0c9b      	lsrs	r3, r3, #18
 8006e82:	f003 030f 	and.w	r3, r3, #15
 8006e86:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006e8a:	4413      	add	r3, r2
 8006e8c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006e90:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006e92:	69fb      	ldr	r3, [r7, #28]
 8006e94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d013      	beq.n	8006ec4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006e9c:	4b14      	ldr	r3, [pc, #80]	; (8006ef0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	0c5b      	lsrs	r3, r3, #17
 8006ea2:	f003 0301 	and.w	r3, r3, #1
 8006ea6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006eaa:	4413      	add	r3, r2
 8006eac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006eb0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	4a0f      	ldr	r2, [pc, #60]	; (8006ef4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006eb6:	fb02 f203 	mul.w	r2, r2, r3
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ec0:	627b      	str	r3, [r7, #36]	; 0x24
 8006ec2:	e004      	b.n	8006ece <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	4a0c      	ldr	r2, [pc, #48]	; (8006ef8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006ec8:	fb02 f303 	mul.w	r3, r2, r3
 8006ecc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed0:	623b      	str	r3, [r7, #32]
      break;
 8006ed2:	e002      	b.n	8006eda <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006ed4:	4b07      	ldr	r3, [pc, #28]	; (8006ef4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006ed6:	623b      	str	r3, [r7, #32]
      break;
 8006ed8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006eda:	6a3b      	ldr	r3, [r7, #32]
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3728      	adds	r7, #40	; 0x28
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bc90      	pop	{r4, r7}
 8006ee4:	4770      	bx	lr
 8006ee6:	bf00      	nop
 8006ee8:	08008888 	.word	0x08008888
 8006eec:	08008898 	.word	0x08008898
 8006ef0:	40021000 	.word	0x40021000
 8006ef4:	007a1200 	.word	0x007a1200
 8006ef8:	003d0900 	.word	0x003d0900

08006efc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006efc:	b480      	push	{r7}
 8006efe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f00:	4b02      	ldr	r3, [pc, #8]	; (8006f0c <HAL_RCC_GetHCLKFreq+0x10>)
 8006f02:	681b      	ldr	r3, [r3, #0]
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bc80      	pop	{r7}
 8006f0a:	4770      	bx	lr
 8006f0c:	200001d0 	.word	0x200001d0

08006f10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006f14:	f7ff fff2 	bl	8006efc <HAL_RCC_GetHCLKFreq>
 8006f18:	4601      	mov	r1, r0
 8006f1a:	4b05      	ldr	r3, [pc, #20]	; (8006f30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	0a1b      	lsrs	r3, r3, #8
 8006f20:	f003 0307 	and.w	r3, r3, #7
 8006f24:	4a03      	ldr	r2, [pc, #12]	; (8006f34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f26:	5cd3      	ldrb	r3, [r2, r3]
 8006f28:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	bd80      	pop	{r7, pc}
 8006f30:	40021000 	.word	0x40021000
 8006f34:	080088ac 	.word	0x080088ac

08006f38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006f3c:	f7ff ffde 	bl	8006efc <HAL_RCC_GetHCLKFreq>
 8006f40:	4601      	mov	r1, r0
 8006f42:	4b05      	ldr	r3, [pc, #20]	; (8006f58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	0adb      	lsrs	r3, r3, #11
 8006f48:	f003 0307 	and.w	r3, r3, #7
 8006f4c:	4a03      	ldr	r2, [pc, #12]	; (8006f5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f4e:	5cd3      	ldrb	r3, [r2, r3]
 8006f50:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	bd80      	pop	{r7, pc}
 8006f58:	40021000 	.word	0x40021000
 8006f5c:	080088ac 	.word	0x080088ac

08006f60 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b085      	sub	sp, #20
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006f68:	4b0a      	ldr	r3, [pc, #40]	; (8006f94 <RCC_Delay+0x34>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a0a      	ldr	r2, [pc, #40]	; (8006f98 <RCC_Delay+0x38>)
 8006f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f72:	0a5b      	lsrs	r3, r3, #9
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	fb02 f303 	mul.w	r3, r2, r3
 8006f7a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006f7c:	bf00      	nop
  }
  while (Delay --);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	1e5a      	subs	r2, r3, #1
 8006f82:	60fa      	str	r2, [r7, #12]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d1f9      	bne.n	8006f7c <RCC_Delay+0x1c>
}
 8006f88:	bf00      	nop
 8006f8a:	3714      	adds	r7, #20
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bc80      	pop	{r7}
 8006f90:	4770      	bx	lr
 8006f92:	bf00      	nop
 8006f94:	200001d0 	.word	0x200001d0
 8006f98:	10624dd3 	.word	0x10624dd3

08006f9c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b086      	sub	sp, #24
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	613b      	str	r3, [r7, #16]
 8006fa8:	2300      	movs	r3, #0
 8006faa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0301 	and.w	r3, r3, #1
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d07d      	beq.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fbc:	4b4f      	ldr	r3, [pc, #316]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006fbe:	69db      	ldr	r3, [r3, #28]
 8006fc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d10d      	bne.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fc8:	4b4c      	ldr	r3, [pc, #304]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006fca:	69db      	ldr	r3, [r3, #28]
 8006fcc:	4a4b      	ldr	r2, [pc, #300]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006fce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fd2:	61d3      	str	r3, [r2, #28]
 8006fd4:	4b49      	ldr	r3, [pc, #292]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006fd6:	69db      	ldr	r3, [r3, #28]
 8006fd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fdc:	60bb      	str	r3, [r7, #8]
 8006fde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fe4:	4b46      	ldr	r3, [pc, #280]	; (8007100 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d118      	bne.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ff0:	4b43      	ldr	r3, [pc, #268]	; (8007100 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a42      	ldr	r2, [pc, #264]	; (8007100 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006ff6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ffa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ffc:	f7fe fbb4 	bl	8005768 <HAL_GetTick>
 8007000:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007002:	e008      	b.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007004:	f7fe fbb0 	bl	8005768 <HAL_GetTick>
 8007008:	4602      	mov	r2, r0
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	1ad3      	subs	r3, r2, r3
 800700e:	2b64      	cmp	r3, #100	; 0x64
 8007010:	d901      	bls.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e06d      	b.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007016:	4b3a      	ldr	r3, [pc, #232]	; (8007100 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800701e:	2b00      	cmp	r3, #0
 8007020:	d0f0      	beq.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007022:	4b36      	ldr	r3, [pc, #216]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007024:	6a1b      	ldr	r3, [r3, #32]
 8007026:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800702a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d02e      	beq.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800703a:	68fa      	ldr	r2, [r7, #12]
 800703c:	429a      	cmp	r2, r3
 800703e:	d027      	beq.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007040:	4b2e      	ldr	r3, [pc, #184]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007042:	6a1b      	ldr	r3, [r3, #32]
 8007044:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007048:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800704a:	4b2e      	ldr	r3, [pc, #184]	; (8007104 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800704c:	2201      	movs	r2, #1
 800704e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007050:	4b2c      	ldr	r3, [pc, #176]	; (8007104 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007052:	2200      	movs	r2, #0
 8007054:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007056:	4a29      	ldr	r2, [pc, #164]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f003 0301 	and.w	r3, r3, #1
 8007062:	2b00      	cmp	r3, #0
 8007064:	d014      	beq.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007066:	f7fe fb7f 	bl	8005768 <HAL_GetTick>
 800706a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800706c:	e00a      	b.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800706e:	f7fe fb7b 	bl	8005768 <HAL_GetTick>
 8007072:	4602      	mov	r2, r0
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	1ad3      	subs	r3, r2, r3
 8007078:	f241 3288 	movw	r2, #5000	; 0x1388
 800707c:	4293      	cmp	r3, r2
 800707e:	d901      	bls.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007080:	2303      	movs	r3, #3
 8007082:	e036      	b.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007084:	4b1d      	ldr	r3, [pc, #116]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007086:	6a1b      	ldr	r3, [r3, #32]
 8007088:	f003 0302 	and.w	r3, r3, #2
 800708c:	2b00      	cmp	r3, #0
 800708e:	d0ee      	beq.n	800706e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007090:	4b1a      	ldr	r3, [pc, #104]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007092:	6a1b      	ldr	r3, [r3, #32]
 8007094:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	4917      	ldr	r1, [pc, #92]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800709e:	4313      	orrs	r3, r2
 80070a0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80070a2:	7dfb      	ldrb	r3, [r7, #23]
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d105      	bne.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070a8:	4b14      	ldr	r3, [pc, #80]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070aa:	69db      	ldr	r3, [r3, #28]
 80070ac:	4a13      	ldr	r2, [pc, #76]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070b2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f003 0302 	and.w	r3, r3, #2
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d008      	beq.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80070c0:	4b0e      	ldr	r3, [pc, #56]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	490b      	ldr	r1, [pc, #44]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070ce:	4313      	orrs	r3, r2
 80070d0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0310 	and.w	r3, r3, #16
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d008      	beq.n	80070f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80070de:	4b07      	ldr	r3, [pc, #28]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	4904      	ldr	r1, [pc, #16]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070ec:	4313      	orrs	r3, r2
 80070ee:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80070f0:	2300      	movs	r3, #0
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3718      	adds	r7, #24
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}
 80070fa:	bf00      	nop
 80070fc:	40021000 	.word	0x40021000
 8007100:	40007000 	.word	0x40007000
 8007104:	42420440 	.word	0x42420440

08007108 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b082      	sub	sp, #8
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d101      	bne.n	800711a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	e076      	b.n	8007208 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800711e:	2b00      	cmp	r3, #0
 8007120:	d108      	bne.n	8007134 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800712a:	d009      	beq.n	8007140 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	61da      	str	r2, [r3, #28]
 8007132:	e005      	b.n	8007140 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2200      	movs	r2, #0
 8007138:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2200      	movs	r2, #0
 800713e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2200      	movs	r2, #0
 8007144:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800714c:	b2db      	uxtb	r3, r3
 800714e:	2b00      	cmp	r3, #0
 8007150:	d106      	bne.n	8007160 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2200      	movs	r2, #0
 8007156:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f7fe f830 	bl	80051c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2202      	movs	r2, #2
 8007164:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	681a      	ldr	r2, [r3, #0]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007176:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007188:	431a      	orrs	r2, r3
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007192:	431a      	orrs	r2, r3
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	691b      	ldr	r3, [r3, #16]
 8007198:	f003 0302 	and.w	r3, r3, #2
 800719c:	431a      	orrs	r2, r3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	695b      	ldr	r3, [r3, #20]
 80071a2:	f003 0301 	and.w	r3, r3, #1
 80071a6:	431a      	orrs	r2, r3
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	699b      	ldr	r3, [r3, #24]
 80071ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80071b0:	431a      	orrs	r2, r3
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	69db      	ldr	r3, [r3, #28]
 80071b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80071ba:	431a      	orrs	r2, r3
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6a1b      	ldr	r3, [r3, #32]
 80071c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071c4:	ea42 0103 	orr.w	r1, r2, r3
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071cc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	430a      	orrs	r2, r1
 80071d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	699b      	ldr	r3, [r3, #24]
 80071dc:	0c1a      	lsrs	r2, r3, #16
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f002 0204 	and.w	r2, r2, #4
 80071e6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	69da      	ldr	r2, [r3, #28]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80071f6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2201      	movs	r2, #1
 8007202:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007206:	2300      	movs	r3, #0
}
 8007208:	4618      	mov	r0, r3
 800720a:	3708      	adds	r7, #8
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}

08007210 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b088      	sub	sp, #32
 8007214:	af00      	add	r7, sp, #0
 8007216:	60f8      	str	r0, [r7, #12]
 8007218:	60b9      	str	r1, [r7, #8]
 800721a:	603b      	str	r3, [r7, #0]
 800721c:	4613      	mov	r3, r2
 800721e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007220:	2300      	movs	r3, #0
 8007222:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800722a:	2b01      	cmp	r3, #1
 800722c:	d101      	bne.n	8007232 <HAL_SPI_Transmit+0x22>
 800722e:	2302      	movs	r3, #2
 8007230:	e126      	b.n	8007480 <HAL_SPI_Transmit+0x270>
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2201      	movs	r2, #1
 8007236:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800723a:	f7fe fa95 	bl	8005768 <HAL_GetTick>
 800723e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007240:	88fb      	ldrh	r3, [r7, #6]
 8007242:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800724a:	b2db      	uxtb	r3, r3
 800724c:	2b01      	cmp	r3, #1
 800724e:	d002      	beq.n	8007256 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007250:	2302      	movs	r3, #2
 8007252:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007254:	e10b      	b.n	800746e <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d002      	beq.n	8007262 <HAL_SPI_Transmit+0x52>
 800725c:	88fb      	ldrh	r3, [r7, #6]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d102      	bne.n	8007268 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007266:	e102      	b.n	800746e <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2203      	movs	r2, #3
 800726c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2200      	movs	r2, #0
 8007274:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	68ba      	ldr	r2, [r7, #8]
 800727a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	88fa      	ldrh	r2, [r7, #6]
 8007280:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	88fa      	ldrh	r2, [r7, #6]
 8007286:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2200      	movs	r2, #0
 800728c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2200      	movs	r2, #0
 8007292:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2200      	movs	r2, #0
 8007298:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2200      	movs	r2, #0
 80072a4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	689b      	ldr	r3, [r3, #8]
 80072aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072ae:	d10f      	bne.n	80072d0 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072be:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	681a      	ldr	r2, [r3, #0]
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80072ce:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072da:	2b40      	cmp	r3, #64	; 0x40
 80072dc:	d007      	beq.n	80072ee <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80072ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	68db      	ldr	r3, [r3, #12]
 80072f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072f6:	d14b      	bne.n	8007390 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d002      	beq.n	8007306 <HAL_SPI_Transmit+0xf6>
 8007300:	8afb      	ldrh	r3, [r7, #22]
 8007302:	2b01      	cmp	r3, #1
 8007304:	d13e      	bne.n	8007384 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800730a:	881a      	ldrh	r2, [r3, #0]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007316:	1c9a      	adds	r2, r3, #2
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007320:	b29b      	uxth	r3, r3
 8007322:	3b01      	subs	r3, #1
 8007324:	b29a      	uxth	r2, r3
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800732a:	e02b      	b.n	8007384 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	f003 0302 	and.w	r3, r3, #2
 8007336:	2b02      	cmp	r3, #2
 8007338:	d112      	bne.n	8007360 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800733e:	881a      	ldrh	r2, [r3, #0]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800734a:	1c9a      	adds	r2, r3, #2
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007354:	b29b      	uxth	r3, r3
 8007356:	3b01      	subs	r3, #1
 8007358:	b29a      	uxth	r2, r3
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	86da      	strh	r2, [r3, #54]	; 0x36
 800735e:	e011      	b.n	8007384 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007360:	f7fe fa02 	bl	8005768 <HAL_GetTick>
 8007364:	4602      	mov	r2, r0
 8007366:	69bb      	ldr	r3, [r7, #24]
 8007368:	1ad3      	subs	r3, r2, r3
 800736a:	683a      	ldr	r2, [r7, #0]
 800736c:	429a      	cmp	r2, r3
 800736e:	d803      	bhi.n	8007378 <HAL_SPI_Transmit+0x168>
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007376:	d102      	bne.n	800737e <HAL_SPI_Transmit+0x16e>
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d102      	bne.n	8007384 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800737e:	2303      	movs	r3, #3
 8007380:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007382:	e074      	b.n	800746e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007388:	b29b      	uxth	r3, r3
 800738a:	2b00      	cmp	r3, #0
 800738c:	d1ce      	bne.n	800732c <HAL_SPI_Transmit+0x11c>
 800738e:	e04c      	b.n	800742a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d002      	beq.n	800739e <HAL_SPI_Transmit+0x18e>
 8007398:	8afb      	ldrh	r3, [r7, #22]
 800739a:	2b01      	cmp	r3, #1
 800739c:	d140      	bne.n	8007420 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	330c      	adds	r3, #12
 80073a8:	7812      	ldrb	r2, [r2, #0]
 80073aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073b0:	1c5a      	adds	r2, r3, #1
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	3b01      	subs	r3, #1
 80073be:	b29a      	uxth	r2, r3
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80073c4:	e02c      	b.n	8007420 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	f003 0302 	and.w	r3, r3, #2
 80073d0:	2b02      	cmp	r3, #2
 80073d2:	d113      	bne.n	80073fc <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	330c      	adds	r3, #12
 80073de:	7812      	ldrb	r2, [r2, #0]
 80073e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073e6:	1c5a      	adds	r2, r3, #1
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	3b01      	subs	r3, #1
 80073f4:	b29a      	uxth	r2, r3
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	86da      	strh	r2, [r3, #54]	; 0x36
 80073fa:	e011      	b.n	8007420 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073fc:	f7fe f9b4 	bl	8005768 <HAL_GetTick>
 8007400:	4602      	mov	r2, r0
 8007402:	69bb      	ldr	r3, [r7, #24]
 8007404:	1ad3      	subs	r3, r2, r3
 8007406:	683a      	ldr	r2, [r7, #0]
 8007408:	429a      	cmp	r2, r3
 800740a:	d803      	bhi.n	8007414 <HAL_SPI_Transmit+0x204>
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007412:	d102      	bne.n	800741a <HAL_SPI_Transmit+0x20a>
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d102      	bne.n	8007420 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800741a:	2303      	movs	r3, #3
 800741c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800741e:	e026      	b.n	800746e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007424:	b29b      	uxth	r3, r3
 8007426:	2b00      	cmp	r3, #0
 8007428:	d1cd      	bne.n	80073c6 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800742a:	69ba      	ldr	r2, [r7, #24]
 800742c:	6839      	ldr	r1, [r7, #0]
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f000 f8b2 	bl	8007598 <SPI_EndRxTxTransaction>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d002      	beq.n	8007440 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2220      	movs	r2, #32
 800743e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	689b      	ldr	r3, [r3, #8]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d10a      	bne.n	800745e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007448:	2300      	movs	r3, #0
 800744a:	613b      	str	r3, [r7, #16]
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	613b      	str	r3, [r7, #16]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	613b      	str	r3, [r7, #16]
 800745c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007462:	2b00      	cmp	r3, #0
 8007464:	d002      	beq.n	800746c <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	77fb      	strb	r3, [r7, #31]
 800746a:	e000      	b.n	800746e <HAL_SPI_Transmit+0x25e>
  }

error:
 800746c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2201      	movs	r2, #1
 8007472:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2200      	movs	r2, #0
 800747a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800747e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007480:	4618      	mov	r0, r3
 8007482:	3720      	adds	r7, #32
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}

08007488 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b088      	sub	sp, #32
 800748c:	af00      	add	r7, sp, #0
 800748e:	60f8      	str	r0, [r7, #12]
 8007490:	60b9      	str	r1, [r7, #8]
 8007492:	603b      	str	r3, [r7, #0]
 8007494:	4613      	mov	r3, r2
 8007496:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007498:	f7fe f966 	bl	8005768 <HAL_GetTick>
 800749c:	4602      	mov	r2, r0
 800749e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074a0:	1a9b      	subs	r3, r3, r2
 80074a2:	683a      	ldr	r2, [r7, #0]
 80074a4:	4413      	add	r3, r2
 80074a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80074a8:	f7fe f95e 	bl	8005768 <HAL_GetTick>
 80074ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80074ae:	4b39      	ldr	r3, [pc, #228]	; (8007594 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	015b      	lsls	r3, r3, #5
 80074b4:	0d1b      	lsrs	r3, r3, #20
 80074b6:	69fa      	ldr	r2, [r7, #28]
 80074b8:	fb02 f303 	mul.w	r3, r2, r3
 80074bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80074be:	e054      	b.n	800756a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074c6:	d050      	beq.n	800756a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80074c8:	f7fe f94e 	bl	8005768 <HAL_GetTick>
 80074cc:	4602      	mov	r2, r0
 80074ce:	69bb      	ldr	r3, [r7, #24]
 80074d0:	1ad3      	subs	r3, r2, r3
 80074d2:	69fa      	ldr	r2, [r7, #28]
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d902      	bls.n	80074de <SPI_WaitFlagStateUntilTimeout+0x56>
 80074d8:	69fb      	ldr	r3, [r7, #28]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d13d      	bne.n	800755a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	685a      	ldr	r2, [r3, #4]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80074ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80074f6:	d111      	bne.n	800751c <SPI_WaitFlagStateUntilTimeout+0x94>
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007500:	d004      	beq.n	800750c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800750a:	d107      	bne.n	800751c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800751a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007520:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007524:	d10f      	bne.n	8007546 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007534:	601a      	str	r2, [r3, #0]
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	681a      	ldr	r2, [r3, #0]
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007544:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	2201      	movs	r2, #1
 800754a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2200      	movs	r2, #0
 8007552:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007556:	2303      	movs	r3, #3
 8007558:	e017      	b.n	800758a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d101      	bne.n	8007564 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007560:	2300      	movs	r3, #0
 8007562:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	3b01      	subs	r3, #1
 8007568:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	689a      	ldr	r2, [r3, #8]
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	4013      	ands	r3, r2
 8007574:	68ba      	ldr	r2, [r7, #8]
 8007576:	429a      	cmp	r2, r3
 8007578:	bf0c      	ite	eq
 800757a:	2301      	moveq	r3, #1
 800757c:	2300      	movne	r3, #0
 800757e:	b2db      	uxtb	r3, r3
 8007580:	461a      	mov	r2, r3
 8007582:	79fb      	ldrb	r3, [r7, #7]
 8007584:	429a      	cmp	r2, r3
 8007586:	d19b      	bne.n	80074c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3720      	adds	r7, #32
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
 8007592:	bf00      	nop
 8007594:	200001d0 	.word	0x200001d0

08007598 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b086      	sub	sp, #24
 800759c:	af02      	add	r7, sp, #8
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	9300      	str	r3, [sp, #0]
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	2200      	movs	r2, #0
 80075ac:	2180      	movs	r1, #128	; 0x80
 80075ae:	68f8      	ldr	r0, [r7, #12]
 80075b0:	f7ff ff6a 	bl	8007488 <SPI_WaitFlagStateUntilTimeout>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d007      	beq.n	80075ca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075be:	f043 0220 	orr.w	r2, r3, #32
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80075c6:	2303      	movs	r3, #3
 80075c8:	e000      	b.n	80075cc <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80075ca:	2300      	movs	r3, #0
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3710      	adds	r7, #16
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b082      	sub	sp, #8
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d101      	bne.n	80075e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80075e2:	2301      	movs	r3, #1
 80075e4:	e041      	b.n	800766a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075ec:	b2db      	uxtb	r3, r3
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d106      	bne.n	8007600 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2200      	movs	r2, #0
 80075f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f7fd ff78 	bl	80054f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2202      	movs	r2, #2
 8007604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681a      	ldr	r2, [r3, #0]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	3304      	adds	r3, #4
 8007610:	4619      	mov	r1, r3
 8007612:	4610      	mov	r0, r2
 8007614:	f000 fa64 	bl	8007ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2201      	movs	r2, #1
 800762c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2201      	movs	r2, #1
 8007634:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2201      	movs	r2, #1
 800763c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2201      	movs	r2, #1
 8007644:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2201      	movs	r2, #1
 800764c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2201      	movs	r2, #1
 8007654:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2201      	movs	r2, #1
 800765c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2201      	movs	r2, #1
 8007664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007668:	2300      	movs	r3, #0
}
 800766a:	4618      	mov	r0, r3
 800766c:	3708      	adds	r7, #8
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
	...

08007674 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007674:	b480      	push	{r7}
 8007676:	b085      	sub	sp, #20
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007682:	b2db      	uxtb	r3, r3
 8007684:	2b01      	cmp	r3, #1
 8007686:	d001      	beq.n	800768c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	e03a      	b.n	8007702 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2202      	movs	r2, #2
 8007690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	68da      	ldr	r2, [r3, #12]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f042 0201 	orr.w	r2, r2, #1
 80076a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a18      	ldr	r2, [pc, #96]	; (800770c <HAL_TIM_Base_Start_IT+0x98>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d00e      	beq.n	80076cc <HAL_TIM_Base_Start_IT+0x58>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076b6:	d009      	beq.n	80076cc <HAL_TIM_Base_Start_IT+0x58>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a14      	ldr	r2, [pc, #80]	; (8007710 <HAL_TIM_Base_Start_IT+0x9c>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d004      	beq.n	80076cc <HAL_TIM_Base_Start_IT+0x58>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a13      	ldr	r2, [pc, #76]	; (8007714 <HAL_TIM_Base_Start_IT+0xa0>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d111      	bne.n	80076f0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	f003 0307 	and.w	r3, r3, #7
 80076d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2b06      	cmp	r3, #6
 80076dc:	d010      	beq.n	8007700 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	681a      	ldr	r2, [r3, #0]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f042 0201 	orr.w	r2, r2, #1
 80076ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076ee:	e007      	b.n	8007700 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f042 0201 	orr.w	r2, r2, #1
 80076fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007700:	2300      	movs	r3, #0
}
 8007702:	4618      	mov	r0, r3
 8007704:	3714      	adds	r7, #20
 8007706:	46bd      	mov	sp, r7
 8007708:	bc80      	pop	{r7}
 800770a:	4770      	bx	lr
 800770c:	40012c00 	.word	0x40012c00
 8007710:	40000400 	.word	0x40000400
 8007714:	40000800 	.word	0x40000800

08007718 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b082      	sub	sp, #8
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	691b      	ldr	r3, [r3, #16]
 8007726:	f003 0302 	and.w	r3, r3, #2
 800772a:	2b02      	cmp	r3, #2
 800772c:	d122      	bne.n	8007774 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	f003 0302 	and.w	r3, r3, #2
 8007738:	2b02      	cmp	r3, #2
 800773a:	d11b      	bne.n	8007774 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f06f 0202 	mvn.w	r2, #2
 8007744:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2201      	movs	r2, #1
 800774a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	699b      	ldr	r3, [r3, #24]
 8007752:	f003 0303 	and.w	r3, r3, #3
 8007756:	2b00      	cmp	r3, #0
 8007758:	d003      	beq.n	8007762 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 f9a4 	bl	8007aa8 <HAL_TIM_IC_CaptureCallback>
 8007760:	e005      	b.n	800776e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 f997 	bl	8007a96 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f000 f9a6 	bl	8007aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	691b      	ldr	r3, [r3, #16]
 800777a:	f003 0304 	and.w	r3, r3, #4
 800777e:	2b04      	cmp	r3, #4
 8007780:	d122      	bne.n	80077c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	68db      	ldr	r3, [r3, #12]
 8007788:	f003 0304 	and.w	r3, r3, #4
 800778c:	2b04      	cmp	r3, #4
 800778e:	d11b      	bne.n	80077c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f06f 0204 	mvn.w	r2, #4
 8007798:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2202      	movs	r2, #2
 800779e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	699b      	ldr	r3, [r3, #24]
 80077a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d003      	beq.n	80077b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f000 f97a 	bl	8007aa8 <HAL_TIM_IC_CaptureCallback>
 80077b4:	e005      	b.n	80077c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f000 f96d 	bl	8007a96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f000 f97c 	bl	8007aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	691b      	ldr	r3, [r3, #16]
 80077ce:	f003 0308 	and.w	r3, r3, #8
 80077d2:	2b08      	cmp	r3, #8
 80077d4:	d122      	bne.n	800781c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	68db      	ldr	r3, [r3, #12]
 80077dc:	f003 0308 	and.w	r3, r3, #8
 80077e0:	2b08      	cmp	r3, #8
 80077e2:	d11b      	bne.n	800781c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f06f 0208 	mvn.w	r2, #8
 80077ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2204      	movs	r2, #4
 80077f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	69db      	ldr	r3, [r3, #28]
 80077fa:	f003 0303 	and.w	r3, r3, #3
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d003      	beq.n	800780a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 f950 	bl	8007aa8 <HAL_TIM_IC_CaptureCallback>
 8007808:	e005      	b.n	8007816 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 f943 	bl	8007a96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f000 f952 	bl	8007aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2200      	movs	r2, #0
 800781a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	691b      	ldr	r3, [r3, #16]
 8007822:	f003 0310 	and.w	r3, r3, #16
 8007826:	2b10      	cmp	r3, #16
 8007828:	d122      	bne.n	8007870 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	f003 0310 	and.w	r3, r3, #16
 8007834:	2b10      	cmp	r3, #16
 8007836:	d11b      	bne.n	8007870 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f06f 0210 	mvn.w	r2, #16
 8007840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2208      	movs	r2, #8
 8007846:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	69db      	ldr	r3, [r3, #28]
 800784e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007852:	2b00      	cmp	r3, #0
 8007854:	d003      	beq.n	800785e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f000 f926 	bl	8007aa8 <HAL_TIM_IC_CaptureCallback>
 800785c:	e005      	b.n	800786a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f000 f919 	bl	8007a96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f000 f928 	bl	8007aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2200      	movs	r2, #0
 800786e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	691b      	ldr	r3, [r3, #16]
 8007876:	f003 0301 	and.w	r3, r3, #1
 800787a:	2b01      	cmp	r3, #1
 800787c:	d10e      	bne.n	800789c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	68db      	ldr	r3, [r3, #12]
 8007884:	f003 0301 	and.w	r3, r3, #1
 8007888:	2b01      	cmp	r3, #1
 800788a:	d107      	bne.n	800789c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f06f 0201 	mvn.w	r2, #1
 8007894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f7fd fc26 	bl	80050e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	691b      	ldr	r3, [r3, #16]
 80078a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078a6:	2b80      	cmp	r3, #128	; 0x80
 80078a8:	d10e      	bne.n	80078c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078b4:	2b80      	cmp	r3, #128	; 0x80
 80078b6:	d107      	bne.n	80078c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80078c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f000 fa6b 	bl	8007d9e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	691b      	ldr	r3, [r3, #16]
 80078ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078d2:	2b40      	cmp	r3, #64	; 0x40
 80078d4:	d10e      	bne.n	80078f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078e0:	2b40      	cmp	r3, #64	; 0x40
 80078e2:	d107      	bne.n	80078f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80078ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 f8ec 	bl	8007acc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	691b      	ldr	r3, [r3, #16]
 80078fa:	f003 0320 	and.w	r3, r3, #32
 80078fe:	2b20      	cmp	r3, #32
 8007900:	d10e      	bne.n	8007920 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	f003 0320 	and.w	r3, r3, #32
 800790c:	2b20      	cmp	r3, #32
 800790e:	d107      	bne.n	8007920 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f06f 0220 	mvn.w	r2, #32
 8007918:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 fa36 	bl	8007d8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007920:	bf00      	nop
 8007922:	3708      	adds	r7, #8
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b084      	sub	sp, #16
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007938:	2b01      	cmp	r3, #1
 800793a:	d101      	bne.n	8007940 <HAL_TIM_ConfigClockSource+0x18>
 800793c:	2302      	movs	r3, #2
 800793e:	e0a6      	b.n	8007a8e <HAL_TIM_ConfigClockSource+0x166>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2201      	movs	r2, #1
 8007944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2202      	movs	r2, #2
 800794c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800795e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007966:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	68fa      	ldr	r2, [r7, #12]
 800796e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	2b40      	cmp	r3, #64	; 0x40
 8007976:	d067      	beq.n	8007a48 <HAL_TIM_ConfigClockSource+0x120>
 8007978:	2b40      	cmp	r3, #64	; 0x40
 800797a:	d80b      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x6c>
 800797c:	2b10      	cmp	r3, #16
 800797e:	d073      	beq.n	8007a68 <HAL_TIM_ConfigClockSource+0x140>
 8007980:	2b10      	cmp	r3, #16
 8007982:	d802      	bhi.n	800798a <HAL_TIM_ConfigClockSource+0x62>
 8007984:	2b00      	cmp	r3, #0
 8007986:	d06f      	beq.n	8007a68 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007988:	e078      	b.n	8007a7c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800798a:	2b20      	cmp	r3, #32
 800798c:	d06c      	beq.n	8007a68 <HAL_TIM_ConfigClockSource+0x140>
 800798e:	2b30      	cmp	r3, #48	; 0x30
 8007990:	d06a      	beq.n	8007a68 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8007992:	e073      	b.n	8007a7c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007994:	2b70      	cmp	r3, #112	; 0x70
 8007996:	d00d      	beq.n	80079b4 <HAL_TIM_ConfigClockSource+0x8c>
 8007998:	2b70      	cmp	r3, #112	; 0x70
 800799a:	d804      	bhi.n	80079a6 <HAL_TIM_ConfigClockSource+0x7e>
 800799c:	2b50      	cmp	r3, #80	; 0x50
 800799e:	d033      	beq.n	8007a08 <HAL_TIM_ConfigClockSource+0xe0>
 80079a0:	2b60      	cmp	r3, #96	; 0x60
 80079a2:	d041      	beq.n	8007a28 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80079a4:	e06a      	b.n	8007a7c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80079a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079aa:	d066      	beq.n	8007a7a <HAL_TIM_ConfigClockSource+0x152>
 80079ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079b0:	d017      	beq.n	80079e2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80079b2:	e063      	b.n	8007a7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6818      	ldr	r0, [r3, #0]
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	6899      	ldr	r1, [r3, #8]
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	685a      	ldr	r2, [r3, #4]
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	68db      	ldr	r3, [r3, #12]
 80079c4:	f000 f965 	bl	8007c92 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	689b      	ldr	r3, [r3, #8]
 80079ce:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80079d6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	68fa      	ldr	r2, [r7, #12]
 80079de:	609a      	str	r2, [r3, #8]
      break;
 80079e0:	e04c      	b.n	8007a7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6818      	ldr	r0, [r3, #0]
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	6899      	ldr	r1, [r3, #8]
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	685a      	ldr	r2, [r3, #4]
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	68db      	ldr	r3, [r3, #12]
 80079f2:	f000 f94e 	bl	8007c92 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	689a      	ldr	r2, [r3, #8]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a04:	609a      	str	r2, [r3, #8]
      break;
 8007a06:	e039      	b.n	8007a7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6818      	ldr	r0, [r3, #0]
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	6859      	ldr	r1, [r3, #4]
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	68db      	ldr	r3, [r3, #12]
 8007a14:	461a      	mov	r2, r3
 8007a16:	f000 f8c5 	bl	8007ba4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	2150      	movs	r1, #80	; 0x50
 8007a20:	4618      	mov	r0, r3
 8007a22:	f000 f91c 	bl	8007c5e <TIM_ITRx_SetConfig>
      break;
 8007a26:	e029      	b.n	8007a7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6818      	ldr	r0, [r3, #0]
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	6859      	ldr	r1, [r3, #4]
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	68db      	ldr	r3, [r3, #12]
 8007a34:	461a      	mov	r2, r3
 8007a36:	f000 f8e3 	bl	8007c00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	2160      	movs	r1, #96	; 0x60
 8007a40:	4618      	mov	r0, r3
 8007a42:	f000 f90c 	bl	8007c5e <TIM_ITRx_SetConfig>
      break;
 8007a46:	e019      	b.n	8007a7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6818      	ldr	r0, [r3, #0]
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	6859      	ldr	r1, [r3, #4]
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	68db      	ldr	r3, [r3, #12]
 8007a54:	461a      	mov	r2, r3
 8007a56:	f000 f8a5 	bl	8007ba4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	2140      	movs	r1, #64	; 0x40
 8007a60:	4618      	mov	r0, r3
 8007a62:	f000 f8fc 	bl	8007c5e <TIM_ITRx_SetConfig>
      break;
 8007a66:	e009      	b.n	8007a7c <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4619      	mov	r1, r3
 8007a72:	4610      	mov	r0, r2
 8007a74:	f000 f8f3 	bl	8007c5e <TIM_ITRx_SetConfig>
        break;
 8007a78:	e000      	b.n	8007a7c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8007a7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3710      	adds	r7, #16
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}

08007a96 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a96:	b480      	push	{r7}
 8007a98:	b083      	sub	sp, #12
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a9e:	bf00      	nop
 8007aa0:	370c      	adds	r7, #12
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bc80      	pop	{r7}
 8007aa6:	4770      	bx	lr

08007aa8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007ab0:	bf00      	nop
 8007ab2:	370c      	adds	r7, #12
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bc80      	pop	{r7}
 8007ab8:	4770      	bx	lr

08007aba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007aba:	b480      	push	{r7}
 8007abc:	b083      	sub	sp, #12
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ac2:	bf00      	nop
 8007ac4:	370c      	adds	r7, #12
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bc80      	pop	{r7}
 8007aca:	4770      	bx	lr

08007acc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b083      	sub	sp, #12
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ad4:	bf00      	nop
 8007ad6:	370c      	adds	r7, #12
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bc80      	pop	{r7}
 8007adc:	4770      	bx	lr
	...

08007ae0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b085      	sub	sp, #20
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	4a29      	ldr	r2, [pc, #164]	; (8007b98 <TIM_Base_SetConfig+0xb8>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d00b      	beq.n	8007b10 <TIM_Base_SetConfig+0x30>
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007afe:	d007      	beq.n	8007b10 <TIM_Base_SetConfig+0x30>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	4a26      	ldr	r2, [pc, #152]	; (8007b9c <TIM_Base_SetConfig+0xbc>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d003      	beq.n	8007b10 <TIM_Base_SetConfig+0x30>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	4a25      	ldr	r2, [pc, #148]	; (8007ba0 <TIM_Base_SetConfig+0xc0>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d108      	bne.n	8007b22 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	68fa      	ldr	r2, [r7, #12]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a1c      	ldr	r2, [pc, #112]	; (8007b98 <TIM_Base_SetConfig+0xb8>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d00b      	beq.n	8007b42 <TIM_Base_SetConfig+0x62>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b30:	d007      	beq.n	8007b42 <TIM_Base_SetConfig+0x62>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a19      	ldr	r2, [pc, #100]	; (8007b9c <TIM_Base_SetConfig+0xbc>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d003      	beq.n	8007b42 <TIM_Base_SetConfig+0x62>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a18      	ldr	r2, [pc, #96]	; (8007ba0 <TIM_Base_SetConfig+0xc0>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d108      	bne.n	8007b54 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	68fa      	ldr	r2, [r7, #12]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	695b      	ldr	r3, [r3, #20]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	68fa      	ldr	r2, [r7, #12]
 8007b66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	689a      	ldr	r2, [r3, #8]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	681a      	ldr	r2, [r3, #0]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a07      	ldr	r2, [pc, #28]	; (8007b98 <TIM_Base_SetConfig+0xb8>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d103      	bne.n	8007b88 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	691a      	ldr	r2, [r3, #16]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	615a      	str	r2, [r3, #20]
}
 8007b8e:	bf00      	nop
 8007b90:	3714      	adds	r7, #20
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bc80      	pop	{r7}
 8007b96:	4770      	bx	lr
 8007b98:	40012c00 	.word	0x40012c00
 8007b9c:	40000400 	.word	0x40000400
 8007ba0:	40000800 	.word	0x40000800

08007ba4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b087      	sub	sp, #28
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	60f8      	str	r0, [r7, #12]
 8007bac:	60b9      	str	r1, [r7, #8]
 8007bae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6a1b      	ldr	r3, [r3, #32]
 8007bb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	6a1b      	ldr	r3, [r3, #32]
 8007bba:	f023 0201 	bic.w	r2, r3, #1
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	699b      	ldr	r3, [r3, #24]
 8007bc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007bce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	011b      	lsls	r3, r3, #4
 8007bd4:	693a      	ldr	r2, [r7, #16]
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	f023 030a 	bic.w	r3, r3, #10
 8007be0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007be2:	697a      	ldr	r2, [r7, #20]
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	4313      	orrs	r3, r2
 8007be8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	693a      	ldr	r2, [r7, #16]
 8007bee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	697a      	ldr	r2, [r7, #20]
 8007bf4:	621a      	str	r2, [r3, #32]
}
 8007bf6:	bf00      	nop
 8007bf8:	371c      	adds	r7, #28
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bc80      	pop	{r7}
 8007bfe:	4770      	bx	lr

08007c00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b087      	sub	sp, #28
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	60f8      	str	r0, [r7, #12]
 8007c08:	60b9      	str	r1, [r7, #8]
 8007c0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	6a1b      	ldr	r3, [r3, #32]
 8007c10:	f023 0210 	bic.w	r2, r3, #16
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	699b      	ldr	r3, [r3, #24]
 8007c1c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	6a1b      	ldr	r3, [r3, #32]
 8007c22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c2a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	031b      	lsls	r3, r3, #12
 8007c30:	697a      	ldr	r2, [r7, #20]
 8007c32:	4313      	orrs	r3, r2
 8007c34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007c3c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	011b      	lsls	r3, r3, #4
 8007c42:	693a      	ldr	r2, [r7, #16]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	697a      	ldr	r2, [r7, #20]
 8007c4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	693a      	ldr	r2, [r7, #16]
 8007c52:	621a      	str	r2, [r3, #32]
}
 8007c54:	bf00      	nop
 8007c56:	371c      	adds	r7, #28
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bc80      	pop	{r7}
 8007c5c:	4770      	bx	lr

08007c5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c5e:	b480      	push	{r7}
 8007c60:	b085      	sub	sp, #20
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	6078      	str	r0, [r7, #4]
 8007c66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	689b      	ldr	r3, [r3, #8]
 8007c6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c76:	683a      	ldr	r2, [r7, #0]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	f043 0307 	orr.w	r3, r3, #7
 8007c80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	68fa      	ldr	r2, [r7, #12]
 8007c86:	609a      	str	r2, [r3, #8]
}
 8007c88:	bf00      	nop
 8007c8a:	3714      	adds	r7, #20
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bc80      	pop	{r7}
 8007c90:	4770      	bx	lr

08007c92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c92:	b480      	push	{r7}
 8007c94:	b087      	sub	sp, #28
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	60f8      	str	r0, [r7, #12]
 8007c9a:	60b9      	str	r1, [r7, #8]
 8007c9c:	607a      	str	r2, [r7, #4]
 8007c9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007cac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	021a      	lsls	r2, r3, #8
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	431a      	orrs	r2, r3
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	697a      	ldr	r2, [r7, #20]
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	697a      	ldr	r2, [r7, #20]
 8007cc4:	609a      	str	r2, [r3, #8]
}
 8007cc6:	bf00      	nop
 8007cc8:	371c      	adds	r7, #28
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bc80      	pop	{r7}
 8007cce:	4770      	bx	lr

08007cd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b085      	sub	sp, #20
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
 8007cd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	d101      	bne.n	8007ce8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007ce4:	2302      	movs	r3, #2
 8007ce6:	e046      	b.n	8007d76 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2201      	movs	r2, #1
 8007cec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2202      	movs	r2, #2
 8007cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	68fa      	ldr	r2, [r7, #12]
 8007d20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a16      	ldr	r2, [pc, #88]	; (8007d80 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d00e      	beq.n	8007d4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d34:	d009      	beq.n	8007d4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a12      	ldr	r2, [pc, #72]	; (8007d84 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d004      	beq.n	8007d4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a10      	ldr	r2, [pc, #64]	; (8007d88 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d10c      	bne.n	8007d64 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	68ba      	ldr	r2, [r7, #8]
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	68ba      	ldr	r2, [r7, #8]
 8007d62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2201      	movs	r2, #1
 8007d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d74:	2300      	movs	r3, #0
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	3714      	adds	r7, #20
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bc80      	pop	{r7}
 8007d7e:	4770      	bx	lr
 8007d80:	40012c00 	.word	0x40012c00
 8007d84:	40000400 	.word	0x40000400
 8007d88:	40000800 	.word	0x40000800

08007d8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b083      	sub	sp, #12
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d94:	bf00      	nop
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bc80      	pop	{r7}
 8007d9c:	4770      	bx	lr

08007d9e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d9e:	b480      	push	{r7}
 8007da0:	b083      	sub	sp, #12
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007da6:	bf00      	nop
 8007da8:	370c      	adds	r7, #12
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bc80      	pop	{r7}
 8007dae:	4770      	bx	lr

08007db0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b082      	sub	sp, #8
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d101      	bne.n	8007dc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	e03f      	b.n	8007e42 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dc8:	b2db      	uxtb	r3, r3
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d106      	bne.n	8007ddc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f7fd fbf4 	bl	80055c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2224      	movs	r2, #36	; 0x24
 8007de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	68da      	ldr	r2, [r3, #12]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007df2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f000 fbab 	bl	8008550 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	691a      	ldr	r2, [r3, #16]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007e08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	695a      	ldr	r2, [r3, #20]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007e18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	68da      	ldr	r2, [r3, #12]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007e28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2220      	movs	r2, #32
 8007e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2220      	movs	r2, #32
 8007e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007e40:	2300      	movs	r3, #0
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3708      	adds	r7, #8
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}

08007e4a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e4a:	b580      	push	{r7, lr}
 8007e4c:	b084      	sub	sp, #16
 8007e4e:	af00      	add	r7, sp, #0
 8007e50:	60f8      	str	r0, [r7, #12]
 8007e52:	60b9      	str	r1, [r7, #8]
 8007e54:	4613      	mov	r3, r2
 8007e56:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e5e:	b2db      	uxtb	r3, r3
 8007e60:	2b20      	cmp	r3, #32
 8007e62:	d11d      	bne.n	8007ea0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d002      	beq.n	8007e70 <HAL_UART_Receive_IT+0x26>
 8007e6a:	88fb      	ldrh	r3, [r7, #6]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d101      	bne.n	8007e74 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007e70:	2301      	movs	r3, #1
 8007e72:	e016      	b.n	8007ea2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e7a:	2b01      	cmp	r3, #1
 8007e7c:	d101      	bne.n	8007e82 <HAL_UART_Receive_IT+0x38>
 8007e7e:	2302      	movs	r3, #2
 8007e80:	e00f      	b.n	8007ea2 <HAL_UART_Receive_IT+0x58>
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2201      	movs	r2, #1
 8007e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007e90:	88fb      	ldrh	r3, [r7, #6]
 8007e92:	461a      	mov	r2, r3
 8007e94:	68b9      	ldr	r1, [r7, #8]
 8007e96:	68f8      	ldr	r0, [r7, #12]
 8007e98:	f000 f9d1 	bl	800823e <UART_Start_Receive_IT>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	e000      	b.n	8007ea2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007ea0:	2302      	movs	r3, #2
  }
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3710      	adds	r7, #16
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}
	...

08007eac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b08a      	sub	sp, #40	; 0x28
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	68db      	ldr	r3, [r3, #12]
 8007ec2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	695b      	ldr	r3, [r3, #20]
 8007eca:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ed6:	f003 030f 	and.w	r3, r3, #15
 8007eda:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007edc:	69bb      	ldr	r3, [r7, #24]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d10d      	bne.n	8007efe <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee4:	f003 0320 	and.w	r3, r3, #32
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d008      	beq.n	8007efe <HAL_UART_IRQHandler+0x52>
 8007eec:	6a3b      	ldr	r3, [r7, #32]
 8007eee:	f003 0320 	and.w	r3, r3, #32
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d003      	beq.n	8007efe <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 fa81 	bl	80083fe <UART_Receive_IT>
      return;
 8007efc:	e17c      	b.n	80081f8 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007efe:	69bb      	ldr	r3, [r7, #24]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	f000 80b1 	beq.w	8008068 <HAL_UART_IRQHandler+0x1bc>
 8007f06:	69fb      	ldr	r3, [r7, #28]
 8007f08:	f003 0301 	and.w	r3, r3, #1
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d105      	bne.n	8007f1c <HAL_UART_IRQHandler+0x70>
 8007f10:	6a3b      	ldr	r3, [r7, #32]
 8007f12:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	f000 80a6 	beq.w	8008068 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f1e:	f003 0301 	and.w	r3, r3, #1
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d00a      	beq.n	8007f3c <HAL_UART_IRQHandler+0x90>
 8007f26:	6a3b      	ldr	r3, [r7, #32]
 8007f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d005      	beq.n	8007f3c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f34:	f043 0201 	orr.w	r2, r3, #1
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f3e:	f003 0304 	and.w	r3, r3, #4
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d00a      	beq.n	8007f5c <HAL_UART_IRQHandler+0xb0>
 8007f46:	69fb      	ldr	r3, [r7, #28]
 8007f48:	f003 0301 	and.w	r3, r3, #1
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d005      	beq.n	8007f5c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f54:	f043 0202 	orr.w	r2, r3, #2
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f5e:	f003 0302 	and.w	r3, r3, #2
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d00a      	beq.n	8007f7c <HAL_UART_IRQHandler+0xd0>
 8007f66:	69fb      	ldr	r3, [r7, #28]
 8007f68:	f003 0301 	and.w	r3, r3, #1
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d005      	beq.n	8007f7c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f74:	f043 0204 	orr.w	r2, r3, #4
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f7e:	f003 0308 	and.w	r3, r3, #8
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d00f      	beq.n	8007fa6 <HAL_UART_IRQHandler+0xfa>
 8007f86:	6a3b      	ldr	r3, [r7, #32]
 8007f88:	f003 0320 	and.w	r3, r3, #32
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d104      	bne.n	8007f9a <HAL_UART_IRQHandler+0xee>
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	f003 0301 	and.w	r3, r3, #1
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d005      	beq.n	8007fa6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f9e:	f043 0208 	orr.w	r2, r3, #8
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	f000 811f 	beq.w	80081ee <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fb2:	f003 0320 	and.w	r3, r3, #32
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d007      	beq.n	8007fca <HAL_UART_IRQHandler+0x11e>
 8007fba:	6a3b      	ldr	r3, [r7, #32]
 8007fbc:	f003 0320 	and.w	r3, r3, #32
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d002      	beq.n	8007fca <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f000 fa1a 	bl	80083fe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	695b      	ldr	r3, [r3, #20]
 8007fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	bf14      	ite	ne
 8007fd8:	2301      	movne	r3, #1
 8007fda:	2300      	moveq	r3, #0
 8007fdc:	b2db      	uxtb	r3, r3
 8007fde:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe4:	f003 0308 	and.w	r3, r3, #8
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d102      	bne.n	8007ff2 <HAL_UART_IRQHandler+0x146>
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d031      	beq.n	8008056 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f000 f95c 	bl	80082b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	695b      	ldr	r3, [r3, #20]
 8007ffe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008002:	2b00      	cmp	r3, #0
 8008004:	d023      	beq.n	800804e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	695a      	ldr	r2, [r3, #20]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008014:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800801a:	2b00      	cmp	r3, #0
 800801c:	d013      	beq.n	8008046 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008022:	4a77      	ldr	r2, [pc, #476]	; (8008200 <HAL_UART_IRQHandler+0x354>)
 8008024:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800802a:	4618      	mov	r0, r3
 800802c:	f7fe f862 	bl	80060f4 <HAL_DMA_Abort_IT>
 8008030:	4603      	mov	r3, r0
 8008032:	2b00      	cmp	r3, #0
 8008034:	d016      	beq.n	8008064 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800803a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800803c:	687a      	ldr	r2, [r7, #4]
 800803e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008040:	4610      	mov	r0, r2
 8008042:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008044:	e00e      	b.n	8008064 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f000 f8e5 	bl	8008216 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800804c:	e00a      	b.n	8008064 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f000 f8e1 	bl	8008216 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008054:	e006      	b.n	8008064 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f000 f8dd 	bl	8008216 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008062:	e0c4      	b.n	80081ee <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008064:	bf00      	nop
    return;
 8008066:	e0c2      	b.n	80081ee <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800806c:	2b01      	cmp	r3, #1
 800806e:	f040 80a1 	bne.w	80081b4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8008072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008074:	f003 0310 	and.w	r3, r3, #16
 8008078:	2b00      	cmp	r3, #0
 800807a:	f000 809b 	beq.w	80081b4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800807e:	6a3b      	ldr	r3, [r7, #32]
 8008080:	f003 0310 	and.w	r3, r3, #16
 8008084:	2b00      	cmp	r3, #0
 8008086:	f000 8095 	beq.w	80081b4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800808a:	2300      	movs	r3, #0
 800808c:	60fb      	str	r3, [r7, #12]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	60fb      	str	r3, [r7, #12]
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	60fb      	str	r3, [r7, #12]
 800809e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	695b      	ldr	r3, [r3, #20]
 80080a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d04e      	beq.n	800814c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	685b      	ldr	r3, [r3, #4]
 80080b6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80080b8:	8a3b      	ldrh	r3, [r7, #16]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	f000 8099 	beq.w	80081f2 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80080c4:	8a3a      	ldrh	r2, [r7, #16]
 80080c6:	429a      	cmp	r2, r3
 80080c8:	f080 8093 	bcs.w	80081f2 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	8a3a      	ldrh	r2, [r7, #16]
 80080d0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080d6:	699b      	ldr	r3, [r3, #24]
 80080d8:	2b20      	cmp	r3, #32
 80080da:	d02b      	beq.n	8008134 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	68da      	ldr	r2, [r3, #12]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80080ea:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	695a      	ldr	r2, [r3, #20]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f022 0201 	bic.w	r2, r2, #1
 80080fa:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	695a      	ldr	r2, [r3, #20]
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800810a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2220      	movs	r2, #32
 8008110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2200      	movs	r2, #0
 8008118:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	68da      	ldr	r2, [r3, #12]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f022 0210 	bic.w	r2, r2, #16
 8008128:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800812e:	4618      	mov	r0, r3
 8008130:	f7fd ffa5 	bl	800607e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800813c:	b29b      	uxth	r3, r3
 800813e:	1ad3      	subs	r3, r2, r3
 8008140:	b29b      	uxth	r3, r3
 8008142:	4619      	mov	r1, r3
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f000 f86f 	bl	8008228 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800814a:	e052      	b.n	80081f2 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008154:	b29b      	uxth	r3, r3
 8008156:	1ad3      	subs	r3, r2, r3
 8008158:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800815e:	b29b      	uxth	r3, r3
 8008160:	2b00      	cmp	r3, #0
 8008162:	d048      	beq.n	80081f6 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8008164:	8a7b      	ldrh	r3, [r7, #18]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d045      	beq.n	80081f6 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	68da      	ldr	r2, [r3, #12]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008178:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	695a      	ldr	r2, [r3, #20]
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f022 0201 	bic.w	r2, r2, #1
 8008188:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2220      	movs	r2, #32
 800818e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2200      	movs	r2, #0
 8008196:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	68da      	ldr	r2, [r3, #12]
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f022 0210 	bic.w	r2, r2, #16
 80081a6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80081a8:	8a7b      	ldrh	r3, [r7, #18]
 80081aa:	4619      	mov	r1, r3
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 f83b 	bl	8008228 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80081b2:	e020      	b.n	80081f6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80081b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d008      	beq.n	80081d0 <HAL_UART_IRQHandler+0x324>
 80081be:	6a3b      	ldr	r3, [r7, #32]
 80081c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d003      	beq.n	80081d0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f000 f8b1 	bl	8008330 <UART_Transmit_IT>
    return;
 80081ce:	e013      	b.n	80081f8 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80081d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d00e      	beq.n	80081f8 <HAL_UART_IRQHandler+0x34c>
 80081da:	6a3b      	ldr	r3, [r7, #32]
 80081dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d009      	beq.n	80081f8 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f000 f8f2 	bl	80083ce <UART_EndTransmit_IT>
    return;
 80081ea:	bf00      	nop
 80081ec:	e004      	b.n	80081f8 <HAL_UART_IRQHandler+0x34c>
    return;
 80081ee:	bf00      	nop
 80081f0:	e002      	b.n	80081f8 <HAL_UART_IRQHandler+0x34c>
      return;
 80081f2:	bf00      	nop
 80081f4:	e000      	b.n	80081f8 <HAL_UART_IRQHandler+0x34c>
      return;
 80081f6:	bf00      	nop
  }
}
 80081f8:	3728      	adds	r7, #40	; 0x28
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}
 80081fe:	bf00      	nop
 8008200:	08008309 	.word	0x08008309

08008204 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008204:	b480      	push	{r7}
 8008206:	b083      	sub	sp, #12
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800820c:	bf00      	nop
 800820e:	370c      	adds	r7, #12
 8008210:	46bd      	mov	sp, r7
 8008212:	bc80      	pop	{r7}
 8008214:	4770      	bx	lr

08008216 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008216:	b480      	push	{r7}
 8008218:	b083      	sub	sp, #12
 800821a:	af00      	add	r7, sp, #0
 800821c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800821e:	bf00      	nop
 8008220:	370c      	adds	r7, #12
 8008222:	46bd      	mov	sp, r7
 8008224:	bc80      	pop	{r7}
 8008226:	4770      	bx	lr

08008228 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008228:	b480      	push	{r7}
 800822a:	b083      	sub	sp, #12
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
 8008230:	460b      	mov	r3, r1
 8008232:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008234:	bf00      	nop
 8008236:	370c      	adds	r7, #12
 8008238:	46bd      	mov	sp, r7
 800823a:	bc80      	pop	{r7}
 800823c:	4770      	bx	lr

0800823e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800823e:	b480      	push	{r7}
 8008240:	b085      	sub	sp, #20
 8008242:	af00      	add	r7, sp, #0
 8008244:	60f8      	str	r0, [r7, #12]
 8008246:	60b9      	str	r1, [r7, #8]
 8008248:	4613      	mov	r3, r2
 800824a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	68ba      	ldr	r2, [r7, #8]
 8008250:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	88fa      	ldrh	r2, [r7, #6]
 8008256:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	88fa      	ldrh	r2, [r7, #6]
 800825c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2200      	movs	r2, #0
 8008262:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	2222      	movs	r2, #34	; 0x22
 8008268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2200      	movs	r2, #0
 8008270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	68da      	ldr	r2, [r3, #12]
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008282:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	695a      	ldr	r2, [r3, #20]
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f042 0201 	orr.w	r2, r2, #1
 8008292:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	68da      	ldr	r2, [r3, #12]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f042 0220 	orr.w	r2, r2, #32
 80082a2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80082a4:	2300      	movs	r3, #0
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3714      	adds	r7, #20
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bc80      	pop	{r7}
 80082ae:	4770      	bx	lr

080082b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b083      	sub	sp, #12
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	68da      	ldr	r2, [r3, #12]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80082c6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	695a      	ldr	r2, [r3, #20]
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f022 0201 	bic.w	r2, r2, #1
 80082d6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d107      	bne.n	80082f0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	68da      	ldr	r2, [r3, #12]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f022 0210 	bic.w	r2, r2, #16
 80082ee:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2220      	movs	r2, #32
 80082f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2200      	movs	r2, #0
 80082fc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80082fe:	bf00      	nop
 8008300:	370c      	adds	r7, #12
 8008302:	46bd      	mov	sp, r7
 8008304:	bc80      	pop	{r7}
 8008306:	4770      	bx	lr

08008308 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008314:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2200      	movs	r2, #0
 800831a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	2200      	movs	r2, #0
 8008320:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008322:	68f8      	ldr	r0, [r7, #12]
 8008324:	f7ff ff77 	bl	8008216 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008328:	bf00      	nop
 800832a:	3710      	adds	r7, #16
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}

08008330 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008330:	b480      	push	{r7}
 8008332:	b085      	sub	sp, #20
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800833e:	b2db      	uxtb	r3, r3
 8008340:	2b21      	cmp	r3, #33	; 0x21
 8008342:	d13e      	bne.n	80083c2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800834c:	d114      	bne.n	8008378 <UART_Transmit_IT+0x48>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	691b      	ldr	r3, [r3, #16]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d110      	bne.n	8008378 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6a1b      	ldr	r3, [r3, #32]
 800835a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	881b      	ldrh	r3, [r3, #0]
 8008360:	461a      	mov	r2, r3
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800836a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6a1b      	ldr	r3, [r3, #32]
 8008370:	1c9a      	adds	r2, r3, #2
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	621a      	str	r2, [r3, #32]
 8008376:	e008      	b.n	800838a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6a1b      	ldr	r3, [r3, #32]
 800837c:	1c59      	adds	r1, r3, #1
 800837e:	687a      	ldr	r2, [r7, #4]
 8008380:	6211      	str	r1, [r2, #32]
 8008382:	781a      	ldrb	r2, [r3, #0]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800838e:	b29b      	uxth	r3, r3
 8008390:	3b01      	subs	r3, #1
 8008392:	b29b      	uxth	r3, r3
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	4619      	mov	r1, r3
 8008398:	84d1      	strh	r1, [r2, #38]	; 0x26
 800839a:	2b00      	cmp	r3, #0
 800839c:	d10f      	bne.n	80083be <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	68da      	ldr	r2, [r3, #12]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80083ac:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	68da      	ldr	r2, [r3, #12]
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80083bc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80083be:	2300      	movs	r3, #0
 80083c0:	e000      	b.n	80083c4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80083c2:	2302      	movs	r3, #2
  }
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3714      	adds	r7, #20
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bc80      	pop	{r7}
 80083cc:	4770      	bx	lr

080083ce <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80083ce:	b580      	push	{r7, lr}
 80083d0:	b082      	sub	sp, #8
 80083d2:	af00      	add	r7, sp, #0
 80083d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	68da      	ldr	r2, [r3, #12]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083e4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2220      	movs	r2, #32
 80083ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f7ff ff08 	bl	8008204 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80083f4:	2300      	movs	r3, #0
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3708      	adds	r7, #8
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}

080083fe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80083fe:	b580      	push	{r7, lr}
 8008400:	b086      	sub	sp, #24
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800840c:	b2db      	uxtb	r3, r3
 800840e:	2b22      	cmp	r3, #34	; 0x22
 8008410:	f040 8099 	bne.w	8008546 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800841c:	d117      	bne.n	800844e <UART_Receive_IT+0x50>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	691b      	ldr	r3, [r3, #16]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d113      	bne.n	800844e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008426:	2300      	movs	r3, #0
 8008428:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800842e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	b29b      	uxth	r3, r3
 8008438:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800843c:	b29a      	uxth	r2, r3
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008446:	1c9a      	adds	r2, r3, #2
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	629a      	str	r2, [r3, #40]	; 0x28
 800844c:	e026      	b.n	800849c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008452:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8008454:	2300      	movs	r3, #0
 8008456:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	689b      	ldr	r3, [r3, #8]
 800845c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008460:	d007      	beq.n	8008472 <UART_Receive_IT+0x74>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	689b      	ldr	r3, [r3, #8]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d10a      	bne.n	8008480 <UART_Receive_IT+0x82>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	691b      	ldr	r3, [r3, #16]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d106      	bne.n	8008480 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	b2da      	uxtb	r2, r3
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	701a      	strb	r2, [r3, #0]
 800847e:	e008      	b.n	8008492 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	b2db      	uxtb	r3, r3
 8008488:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800848c:	b2da      	uxtb	r2, r3
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008496:	1c5a      	adds	r2, r3, #1
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	3b01      	subs	r3, #1
 80084a4:	b29b      	uxth	r3, r3
 80084a6:	687a      	ldr	r2, [r7, #4]
 80084a8:	4619      	mov	r1, r3
 80084aa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d148      	bne.n	8008542 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	68da      	ldr	r2, [r3, #12]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f022 0220 	bic.w	r2, r2, #32
 80084be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	68da      	ldr	r2, [r3, #12]
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80084ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	695a      	ldr	r2, [r3, #20]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f022 0201 	bic.w	r2, r2, #1
 80084de:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2220      	movs	r2, #32
 80084e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084ec:	2b01      	cmp	r3, #1
 80084ee:	d123      	bne.n	8008538 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2200      	movs	r2, #0
 80084f4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	68da      	ldr	r2, [r3, #12]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f022 0210 	bic.w	r2, r2, #16
 8008504:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f003 0310 	and.w	r3, r3, #16
 8008510:	2b10      	cmp	r3, #16
 8008512:	d10a      	bne.n	800852a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008514:	2300      	movs	r3, #0
 8008516:	60fb      	str	r3, [r7, #12]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	60fb      	str	r3, [r7, #12]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	60fb      	str	r3, [r7, #12]
 8008528:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800852e:	4619      	mov	r1, r3
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f7ff fe79 	bl	8008228 <HAL_UARTEx_RxEventCallback>
 8008536:	e002      	b.n	800853e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f7fc fdf5 	bl	8005128 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800853e:	2300      	movs	r3, #0
 8008540:	e002      	b.n	8008548 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8008542:	2300      	movs	r3, #0
 8008544:	e000      	b.n	8008548 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8008546:	2302      	movs	r3, #2
  }
}
 8008548:	4618      	mov	r0, r3
 800854a:	3718      	adds	r7, #24
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}

08008550 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b084      	sub	sp, #16
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	691b      	ldr	r3, [r3, #16]
 800855e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	68da      	ldr	r2, [r3, #12]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	430a      	orrs	r2, r1
 800856c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	689a      	ldr	r2, [r3, #8]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	691b      	ldr	r3, [r3, #16]
 8008576:	431a      	orrs	r2, r3
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	695b      	ldr	r3, [r3, #20]
 800857c:	4313      	orrs	r3, r2
 800857e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	68db      	ldr	r3, [r3, #12]
 8008586:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800858a:	f023 030c 	bic.w	r3, r3, #12
 800858e:	687a      	ldr	r2, [r7, #4]
 8008590:	6812      	ldr	r2, [r2, #0]
 8008592:	68b9      	ldr	r1, [r7, #8]
 8008594:	430b      	orrs	r3, r1
 8008596:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	695b      	ldr	r3, [r3, #20]
 800859e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	699a      	ldr	r2, [r3, #24]
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	430a      	orrs	r2, r1
 80085ac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a2c      	ldr	r2, [pc, #176]	; (8008664 <UART_SetConfig+0x114>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d103      	bne.n	80085c0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80085b8:	f7fe fcbe 	bl	8006f38 <HAL_RCC_GetPCLK2Freq>
 80085bc:	60f8      	str	r0, [r7, #12]
 80085be:	e002      	b.n	80085c6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80085c0:	f7fe fca6 	bl	8006f10 <HAL_RCC_GetPCLK1Freq>
 80085c4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	4613      	mov	r3, r2
 80085ca:	009b      	lsls	r3, r3, #2
 80085cc:	4413      	add	r3, r2
 80085ce:	009a      	lsls	r2, r3, #2
 80085d0:	441a      	add	r2, r3
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	009b      	lsls	r3, r3, #2
 80085d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80085dc:	4a22      	ldr	r2, [pc, #136]	; (8008668 <UART_SetConfig+0x118>)
 80085de:	fba2 2303 	umull	r2, r3, r2, r3
 80085e2:	095b      	lsrs	r3, r3, #5
 80085e4:	0119      	lsls	r1, r3, #4
 80085e6:	68fa      	ldr	r2, [r7, #12]
 80085e8:	4613      	mov	r3, r2
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	4413      	add	r3, r2
 80085ee:	009a      	lsls	r2, r3, #2
 80085f0:	441a      	add	r2, r3
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	009b      	lsls	r3, r3, #2
 80085f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80085fc:	4b1a      	ldr	r3, [pc, #104]	; (8008668 <UART_SetConfig+0x118>)
 80085fe:	fba3 0302 	umull	r0, r3, r3, r2
 8008602:	095b      	lsrs	r3, r3, #5
 8008604:	2064      	movs	r0, #100	; 0x64
 8008606:	fb00 f303 	mul.w	r3, r0, r3
 800860a:	1ad3      	subs	r3, r2, r3
 800860c:	011b      	lsls	r3, r3, #4
 800860e:	3332      	adds	r3, #50	; 0x32
 8008610:	4a15      	ldr	r2, [pc, #84]	; (8008668 <UART_SetConfig+0x118>)
 8008612:	fba2 2303 	umull	r2, r3, r2, r3
 8008616:	095b      	lsrs	r3, r3, #5
 8008618:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800861c:	4419      	add	r1, r3
 800861e:	68fa      	ldr	r2, [r7, #12]
 8008620:	4613      	mov	r3, r2
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	4413      	add	r3, r2
 8008626:	009a      	lsls	r2, r3, #2
 8008628:	441a      	add	r2, r3
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	009b      	lsls	r3, r3, #2
 8008630:	fbb2 f2f3 	udiv	r2, r2, r3
 8008634:	4b0c      	ldr	r3, [pc, #48]	; (8008668 <UART_SetConfig+0x118>)
 8008636:	fba3 0302 	umull	r0, r3, r3, r2
 800863a:	095b      	lsrs	r3, r3, #5
 800863c:	2064      	movs	r0, #100	; 0x64
 800863e:	fb00 f303 	mul.w	r3, r0, r3
 8008642:	1ad3      	subs	r3, r2, r3
 8008644:	011b      	lsls	r3, r3, #4
 8008646:	3332      	adds	r3, #50	; 0x32
 8008648:	4a07      	ldr	r2, [pc, #28]	; (8008668 <UART_SetConfig+0x118>)
 800864a:	fba2 2303 	umull	r2, r3, r2, r3
 800864e:	095b      	lsrs	r3, r3, #5
 8008650:	f003 020f 	and.w	r2, r3, #15
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	440a      	add	r2, r1
 800865a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800865c:	bf00      	nop
 800865e:	3710      	adds	r7, #16
 8008660:	46bd      	mov	sp, r7
 8008662:	bd80      	pop	{r7, pc}
 8008664:	40013800 	.word	0x40013800
 8008668:	51eb851f 	.word	0x51eb851f

0800866c <__errno>:
 800866c:	4b01      	ldr	r3, [pc, #4]	; (8008674 <__errno+0x8>)
 800866e:	6818      	ldr	r0, [r3, #0]
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop
 8008674:	200001dc 	.word	0x200001dc

08008678 <__libc_init_array>:
 8008678:	b570      	push	{r4, r5, r6, lr}
 800867a:	2500      	movs	r5, #0
 800867c:	4e0c      	ldr	r6, [pc, #48]	; (80086b0 <__libc_init_array+0x38>)
 800867e:	4c0d      	ldr	r4, [pc, #52]	; (80086b4 <__libc_init_array+0x3c>)
 8008680:	1ba4      	subs	r4, r4, r6
 8008682:	10a4      	asrs	r4, r4, #2
 8008684:	42a5      	cmp	r5, r4
 8008686:	d109      	bne.n	800869c <__libc_init_array+0x24>
 8008688:	f000 f8ee 	bl	8008868 <_init>
 800868c:	2500      	movs	r5, #0
 800868e:	4e0a      	ldr	r6, [pc, #40]	; (80086b8 <__libc_init_array+0x40>)
 8008690:	4c0a      	ldr	r4, [pc, #40]	; (80086bc <__libc_init_array+0x44>)
 8008692:	1ba4      	subs	r4, r4, r6
 8008694:	10a4      	asrs	r4, r4, #2
 8008696:	42a5      	cmp	r5, r4
 8008698:	d105      	bne.n	80086a6 <__libc_init_array+0x2e>
 800869a:	bd70      	pop	{r4, r5, r6, pc}
 800869c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80086a0:	4798      	blx	r3
 80086a2:	3501      	adds	r5, #1
 80086a4:	e7ee      	b.n	8008684 <__libc_init_array+0xc>
 80086a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80086aa:	4798      	blx	r3
 80086ac:	3501      	adds	r5, #1
 80086ae:	e7f2      	b.n	8008696 <__libc_init_array+0x1e>
 80086b0:	080088b4 	.word	0x080088b4
 80086b4:	080088b4 	.word	0x080088b4
 80086b8:	080088b4 	.word	0x080088b4
 80086bc:	080088b8 	.word	0x080088b8

080086c0 <malloc>:
 80086c0:	4b02      	ldr	r3, [pc, #8]	; (80086cc <malloc+0xc>)
 80086c2:	4601      	mov	r1, r0
 80086c4:	6818      	ldr	r0, [r3, #0]
 80086c6:	f000 b80b 	b.w	80086e0 <_malloc_r>
 80086ca:	bf00      	nop
 80086cc:	200001dc 	.word	0x200001dc

080086d0 <memset>:
 80086d0:	4603      	mov	r3, r0
 80086d2:	4402      	add	r2, r0
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d100      	bne.n	80086da <memset+0xa>
 80086d8:	4770      	bx	lr
 80086da:	f803 1b01 	strb.w	r1, [r3], #1
 80086de:	e7f9      	b.n	80086d4 <memset+0x4>

080086e0 <_malloc_r>:
 80086e0:	b570      	push	{r4, r5, r6, lr}
 80086e2:	1ccd      	adds	r5, r1, #3
 80086e4:	f025 0503 	bic.w	r5, r5, #3
 80086e8:	3508      	adds	r5, #8
 80086ea:	2d0c      	cmp	r5, #12
 80086ec:	bf38      	it	cc
 80086ee:	250c      	movcc	r5, #12
 80086f0:	2d00      	cmp	r5, #0
 80086f2:	4606      	mov	r6, r0
 80086f4:	db01      	blt.n	80086fa <_malloc_r+0x1a>
 80086f6:	42a9      	cmp	r1, r5
 80086f8:	d903      	bls.n	8008702 <_malloc_r+0x22>
 80086fa:	230c      	movs	r3, #12
 80086fc:	6033      	str	r3, [r6, #0]
 80086fe:	2000      	movs	r0, #0
 8008700:	bd70      	pop	{r4, r5, r6, pc}
 8008702:	f000 f8af 	bl	8008864 <__malloc_lock>
 8008706:	4a21      	ldr	r2, [pc, #132]	; (800878c <_malloc_r+0xac>)
 8008708:	6814      	ldr	r4, [r2, #0]
 800870a:	4621      	mov	r1, r4
 800870c:	b991      	cbnz	r1, 8008734 <_malloc_r+0x54>
 800870e:	4c20      	ldr	r4, [pc, #128]	; (8008790 <_malloc_r+0xb0>)
 8008710:	6823      	ldr	r3, [r4, #0]
 8008712:	b91b      	cbnz	r3, 800871c <_malloc_r+0x3c>
 8008714:	4630      	mov	r0, r6
 8008716:	f000 f895 	bl	8008844 <_sbrk_r>
 800871a:	6020      	str	r0, [r4, #0]
 800871c:	4629      	mov	r1, r5
 800871e:	4630      	mov	r0, r6
 8008720:	f000 f890 	bl	8008844 <_sbrk_r>
 8008724:	1c43      	adds	r3, r0, #1
 8008726:	d124      	bne.n	8008772 <_malloc_r+0x92>
 8008728:	230c      	movs	r3, #12
 800872a:	4630      	mov	r0, r6
 800872c:	6033      	str	r3, [r6, #0]
 800872e:	f000 f89a 	bl	8008866 <__malloc_unlock>
 8008732:	e7e4      	b.n	80086fe <_malloc_r+0x1e>
 8008734:	680b      	ldr	r3, [r1, #0]
 8008736:	1b5b      	subs	r3, r3, r5
 8008738:	d418      	bmi.n	800876c <_malloc_r+0x8c>
 800873a:	2b0b      	cmp	r3, #11
 800873c:	d90f      	bls.n	800875e <_malloc_r+0x7e>
 800873e:	600b      	str	r3, [r1, #0]
 8008740:	18cc      	adds	r4, r1, r3
 8008742:	50cd      	str	r5, [r1, r3]
 8008744:	4630      	mov	r0, r6
 8008746:	f000 f88e 	bl	8008866 <__malloc_unlock>
 800874a:	f104 000b 	add.w	r0, r4, #11
 800874e:	1d23      	adds	r3, r4, #4
 8008750:	f020 0007 	bic.w	r0, r0, #7
 8008754:	1ac3      	subs	r3, r0, r3
 8008756:	d0d3      	beq.n	8008700 <_malloc_r+0x20>
 8008758:	425a      	negs	r2, r3
 800875a:	50e2      	str	r2, [r4, r3]
 800875c:	e7d0      	b.n	8008700 <_malloc_r+0x20>
 800875e:	684b      	ldr	r3, [r1, #4]
 8008760:	428c      	cmp	r4, r1
 8008762:	bf16      	itet	ne
 8008764:	6063      	strne	r3, [r4, #4]
 8008766:	6013      	streq	r3, [r2, #0]
 8008768:	460c      	movne	r4, r1
 800876a:	e7eb      	b.n	8008744 <_malloc_r+0x64>
 800876c:	460c      	mov	r4, r1
 800876e:	6849      	ldr	r1, [r1, #4]
 8008770:	e7cc      	b.n	800870c <_malloc_r+0x2c>
 8008772:	1cc4      	adds	r4, r0, #3
 8008774:	f024 0403 	bic.w	r4, r4, #3
 8008778:	42a0      	cmp	r0, r4
 800877a:	d005      	beq.n	8008788 <_malloc_r+0xa8>
 800877c:	1a21      	subs	r1, r4, r0
 800877e:	4630      	mov	r0, r6
 8008780:	f000 f860 	bl	8008844 <_sbrk_r>
 8008784:	3001      	adds	r0, #1
 8008786:	d0cf      	beq.n	8008728 <_malloc_r+0x48>
 8008788:	6025      	str	r5, [r4, #0]
 800878a:	e7db      	b.n	8008744 <_malloc_r+0x64>
 800878c:	200002dc 	.word	0x200002dc
 8008790:	200002e0 	.word	0x200002e0

08008794 <srand>:
 8008794:	b538      	push	{r3, r4, r5, lr}
 8008796:	4b0d      	ldr	r3, [pc, #52]	; (80087cc <srand+0x38>)
 8008798:	4605      	mov	r5, r0
 800879a:	681c      	ldr	r4, [r3, #0]
 800879c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800879e:	b97b      	cbnz	r3, 80087c0 <srand+0x2c>
 80087a0:	2018      	movs	r0, #24
 80087a2:	f7ff ff8d 	bl	80086c0 <malloc>
 80087a6:	4a0a      	ldr	r2, [pc, #40]	; (80087d0 <srand+0x3c>)
 80087a8:	4b0a      	ldr	r3, [pc, #40]	; (80087d4 <srand+0x40>)
 80087aa:	63a0      	str	r0, [r4, #56]	; 0x38
 80087ac:	e9c0 2300 	strd	r2, r3, [r0]
 80087b0:	4b09      	ldr	r3, [pc, #36]	; (80087d8 <srand+0x44>)
 80087b2:	2201      	movs	r2, #1
 80087b4:	6083      	str	r3, [r0, #8]
 80087b6:	230b      	movs	r3, #11
 80087b8:	8183      	strh	r3, [r0, #12]
 80087ba:	2300      	movs	r3, #0
 80087bc:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80087c0:	2200      	movs	r2, #0
 80087c2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80087c4:	611d      	str	r5, [r3, #16]
 80087c6:	615a      	str	r2, [r3, #20]
 80087c8:	bd38      	pop	{r3, r4, r5, pc}
 80087ca:	bf00      	nop
 80087cc:	200001dc 	.word	0x200001dc
 80087d0:	abcd330e 	.word	0xabcd330e
 80087d4:	e66d1234 	.word	0xe66d1234
 80087d8:	0005deec 	.word	0x0005deec

080087dc <rand>:
 80087dc:	b538      	push	{r3, r4, r5, lr}
 80087de:	4b13      	ldr	r3, [pc, #76]	; (800882c <rand+0x50>)
 80087e0:	681c      	ldr	r4, [r3, #0]
 80087e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80087e4:	b97b      	cbnz	r3, 8008806 <rand+0x2a>
 80087e6:	2018      	movs	r0, #24
 80087e8:	f7ff ff6a 	bl	80086c0 <malloc>
 80087ec:	4a10      	ldr	r2, [pc, #64]	; (8008830 <rand+0x54>)
 80087ee:	4b11      	ldr	r3, [pc, #68]	; (8008834 <rand+0x58>)
 80087f0:	63a0      	str	r0, [r4, #56]	; 0x38
 80087f2:	e9c0 2300 	strd	r2, r3, [r0]
 80087f6:	4b10      	ldr	r3, [pc, #64]	; (8008838 <rand+0x5c>)
 80087f8:	2201      	movs	r2, #1
 80087fa:	6083      	str	r3, [r0, #8]
 80087fc:	230b      	movs	r3, #11
 80087fe:	8183      	strh	r3, [r0, #12]
 8008800:	2300      	movs	r3, #0
 8008802:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8008806:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008808:	480c      	ldr	r0, [pc, #48]	; (800883c <rand+0x60>)
 800880a:	690a      	ldr	r2, [r1, #16]
 800880c:	694b      	ldr	r3, [r1, #20]
 800880e:	4350      	muls	r0, r2
 8008810:	4c0b      	ldr	r4, [pc, #44]	; (8008840 <rand+0x64>)
 8008812:	fb04 0003 	mla	r0, r4, r3, r0
 8008816:	fba2 2304 	umull	r2, r3, r2, r4
 800881a:	4403      	add	r3, r0
 800881c:	1c54      	adds	r4, r2, #1
 800881e:	f143 0500 	adc.w	r5, r3, #0
 8008822:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8008826:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 800882a:	bd38      	pop	{r3, r4, r5, pc}
 800882c:	200001dc 	.word	0x200001dc
 8008830:	abcd330e 	.word	0xabcd330e
 8008834:	e66d1234 	.word	0xe66d1234
 8008838:	0005deec 	.word	0x0005deec
 800883c:	5851f42d 	.word	0x5851f42d
 8008840:	4c957f2d 	.word	0x4c957f2d

08008844 <_sbrk_r>:
 8008844:	b538      	push	{r3, r4, r5, lr}
 8008846:	2300      	movs	r3, #0
 8008848:	4c05      	ldr	r4, [pc, #20]	; (8008860 <_sbrk_r+0x1c>)
 800884a:	4605      	mov	r5, r0
 800884c:	4608      	mov	r0, r1
 800884e:	6023      	str	r3, [r4, #0]
 8008850:	f7fc fd78 	bl	8005344 <_sbrk>
 8008854:	1c43      	adds	r3, r0, #1
 8008856:	d102      	bne.n	800885e <_sbrk_r+0x1a>
 8008858:	6823      	ldr	r3, [r4, #0]
 800885a:	b103      	cbz	r3, 800885e <_sbrk_r+0x1a>
 800885c:	602b      	str	r3, [r5, #0]
 800885e:	bd38      	pop	{r3, r4, r5, pc}
 8008860:	20000670 	.word	0x20000670

08008864 <__malloc_lock>:
 8008864:	4770      	bx	lr

08008866 <__malloc_unlock>:
 8008866:	4770      	bx	lr

08008868 <_init>:
 8008868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800886a:	bf00      	nop
 800886c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800886e:	bc08      	pop	{r3}
 8008870:	469e      	mov	lr, r3
 8008872:	4770      	bx	lr

08008874 <_fini>:
 8008874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008876:	bf00      	nop
 8008878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800887a:	bc08      	pop	{r3}
 800887c:	469e      	mov	lr, r3
 800887e:	4770      	bx	lr
