v 20121203 2
C 40000 40000 0 0 0 title-B.sym
C 42300 41000 1 0 0 resistor-1.sym
{
T 42600 41400 5 10 0 0 0 0 1
device=RESISTOR
T 42500 41300 5 10 1 1 0 0 1
refdes=R1
T 42800 41300 5 10 1 1 0 0 1
value=10
}
C 57800 52000 1 0 0 resistor-1.sym
{
T 58100 52400 5 10 0 0 0 0 1
device=RESISTOR
T 58000 52300 5 10 1 1 0 0 1
refdes=R2
T 58300 52300 5 10 1 1 0 0 1
value=220
}
C 54300 48600 1 0 0 resistor-1.sym
{
T 54600 49000 5 10 0 0 0 0 1
device=RESISTOR
T 54500 48900 5 10 1 1 0 0 1
refdes=R3
T 54900 48900 5 10 1 1 0 0 1
value=1k
}
C 56400 50000 1 0 0 resistor-1.sym
{
T 56700 50400 5 10 0 0 0 0 1
device=RESISTOR
T 56600 50300 5 10 1 1 0 0 1
refdes=R4
T 56900 50300 5 10 1 1 0 0 1
value=1k
}
C 59200 48800 1 0 0 resistor-1.sym
{
T 59500 49200 5 10 0 0 0 0 1
device=RESISTOR
T 59300 49100 5 10 1 1 0 0 1
refdes=R5
T 59700 49100 5 10 1 1 0 0 1
value=1k
}
C 43600 48900 1 0 0 resistor-1.sym
{
T 43900 49300 5 10 0 0 0 0 1
device=RESISTOR
T 43700 49200 5 10 1 1 0 0 1
refdes=R6
T 44100 49200 5 10 1 1 0 0 1
value=1k
}
C 48800 52200 1 270 0 resistor-1.sym
{
T 49200 51900 5 10 0 0 270 0 1
device=RESISTOR
T 49000 51700 5 10 1 1 0 0 1
refdes=R7
T 49000 51500 5 10 1 1 0 0 1
value=2.2k
}
C 42100 48000 1 90 0 resistor-1.sym
{
T 41700 48300 5 10 0 0 90 0 1
device=RESISTOR
T 42200 48400 5 10 1 1 0 0 1
refdes=R10
T 42200 48200 5 10 1 1 0 0 1
value=2.2M
}
C 44700 49700 1 90 0 resistor-1.sym
{
T 44300 50000 5 10 0 0 90 0 1
device=RESISTOR
T 44500 50300 5 10 1 1 180 0 1
refdes=R11
T 44500 50100 5 10 1 1 180 0 1
value=470k
}
C 62600 49800 1 90 0 resistor-1.sym
{
T 62200 50100 5 10 0 0 90 0 1
device=RESISTOR
T 62700 50400 5 10 1 1 0 0 1
refdes=R12
T 62700 50100 5 10 1 1 0 0 1
value=470k
}
C 50600 47400 1 90 0 resistor-1.sym
{
T 50200 47700 5 10 0 0 90 0 1
device=RESISTOR
T 50300 48100 5 10 1 1 180 0 1
refdes=R13
T 50300 47900 5 10 1 1 180 0 1
value=10k
}
C 45300 47500 1 90 0 resistor-1.sym
{
T 44900 47800 5 10 0 0 90 0 1
device=RESISTOR
T 45400 48100 5 10 1 1 0 0 1
refdes=R14
T 45400 47800 5 10 1 1 0 0 1
value=10k
}
C 46600 41000 1 270 0 resistor-1.sym
{
T 47000 40700 5 10 0 0 270 0 1
device=RESISTOR
T 46900 40700 5 10 1 1 0 0 1
refdes=R15
T 46900 40500 5 10 1 1 0 0 1
value=10k
}
C 43600 42500 1 90 0 resistor-1.sym
{
T 43200 42800 5 10 0 0 90 0 1
device=RESISTOR
T 43600 42800 5 10 1 1 0 0 1
refdes=R16
T 43600 43000 5 10 1 1 0 0 1
value=10k
}
C 46800 39000 1 90 0 resistor-1.sym
{
T 46400 39300 5 10 0 0 90 0 1
device=RESISTOR
T 46800 39600 5 10 1 1 0 0 1
refdes=R17
T 46800 39300 5 10 1 1 0 0 1
value=10k
}
C 57500 51000 1 0 0 resistor-1.sym
{
T 57800 51400 5 10 0 0 0 0 1
device=RESISTOR
T 57600 51300 5 10 1 1 0 0 1
refdes=R18
T 58000 51300 5 10 1 1 0 0 1
value=10k
}
C 51400 52700 1 0 0 resistor-1.sym
{
T 51700 53100 5 10 0 0 0 0 1
device=RESISTOR
T 51500 53000 5 10 1 1 0 0 1
refdes=R19
T 51900 53000 5 10 1 1 0 0 1
value=10k
}
C 42400 43300 1 0 0 resistor-1.sym
{
T 42700 43700 5 10 0 0 0 0 1
device=RESISTOR
T 42500 43600 5 10 1 1 0 0 1
refdes=RA
T 42900 43600 5 10 1 1 0 0 1
value=100
}
C 41600 42200 1 90 0 resistor-1.sym
{
T 41200 42500 5 10 0 0 90 0 1
device=RESISTOR
T 41300 42900 5 10 1 1 180 0 1
refdes=RB
T 41300 42600 5 10 1 1 180 0 1
value=10k
}
C 40700 41000 1 0 0 resistor-1.sym
{
T 41000 41400 5 10 0 0 0 0 1
device=RESISTOR
T 40800 41300 5 10 1 1 0 0 1
refdes=RLed
T 41300 41300 5 10 1 1 0 0 1
value=10k
}
C 49900 52600 1 0 0 diode-1.sym
{
T 50300 53200 5 10 0 0 0 0 1
device=DIODE
T 50200 53100 5 10 1 1 0 0 1
refdes=D1
}
C 51800 49800 1 0 1 diode-1.sym
{
T 51400 50400 5 10 0 0 0 6 1
device=DIODE
T 51500 50300 5 10 1 1 0 6 1
refdes=D2
}
C 50900 50500 1 0 0 diode-1.sym
{
T 51300 51100 5 10 0 0 0 0 1
device=DIODE
T 51200 51000 5 10 1 1 0 0 1
refdes=D3
}
C 43900 39600 1 90 0 diode-1.sym
{
T 43300 40000 5 10 0 0 90 0 1
device=DIODE
T 43500 40300 5 10 1 1 180 0 1
refdes=D4
}
C 42500 48800 1 0 0 capacitor-1.sym
{
T 42700 49500 5 10 0 0 0 0 1
device=CAPACITOR
T 42600 49100 5 10 1 1 0 0 1
refdes=C1
T 42700 49700 5 10 0 0 0 0 1
symversion=0.1
T 43100 49100 5 10 1 1 0 0 1
value=22n
}
C 50900 51200 1 0 0 capacitor-1.sym
{
T 51100 51900 5 10 0 0 0 0 1
device=CAPACITOR
T 51100 51700 5 10 1 1 0 0 1
refdes=C2
T 51100 52100 5 10 0 0 0 0 1
symversion=0.1
T 51500 51700 5 10 1 1 0 0 1
value=47p
}
C 44600 39600 1 90 0 capacitor-1.sym
{
T 43900 39800 5 10 0 0 90 0 1
device=CAPACITOR
T 44600 40100 5 10 1 1 0 0 1
refdes=C3
T 43700 39800 5 10 0 0 90 0 1
symversion=0.1
T 44600 39900 5 10 1 1 0 0 1
value=100n
}
C 61400 49100 1 0 0 capacitor-1.sym
{
T 61600 49800 5 10 0 0 0 0 1
device=CAPACITOR
T 61600 49600 5 10 1 1 0 0 1
refdes=C4
T 61600 50000 5 10 0 0 0 0 1
symversion=0.1
T 61400 49100 5 10 1 1 0 0 1
value=100n
}
C 56700 51900 1 0 0 capacitor-1.sym
{
T 56900 52600 5 10 0 0 0 0 1
device=CAPACITOR
T 56900 52400 5 10 1 1 0 0 1
refdes=C5
T 56900 52800 5 10 0 0 0 0 1
symversion=0.1
T 56700 51900 5 10 1 1 0 0 1
value=220n
}
C 55600 47700 1 90 0 capacitor-1.sym
{
T 54900 47900 5 10 0 0 90 0 1
device=CAPACITOR
T 55700 48400 5 10 1 1 180 0 1
refdes=C6
T 54700 47900 5 10 0 0 90 0 1
symversion=0.1
T 55900 47900 5 10 1 1 180 0 1
value=220n
}
C 48500 49800 1 270 0 capacitor-1.sym
{
T 49200 49600 5 10 0 0 270 0 1
device=CAPACITOR
T 48600 49600 5 10 1 1 180 0 1
refdes=C7
T 49400 49600 5 10 0 0 270 0 1
symversion=0.1
T 48600 49200 5 10 1 1 180 0 1
value=220n
}
C 58100 48700 1 0 0 capacitor-1.sym
{
T 58300 49400 5 10 0 0 0 0 1
device=CAPACITOR
T 58300 49200 5 10 1 1 0 0 1
refdes=C8
T 58300 49600 5 10 0 0 0 0 1
symversion=0.1
T 58100 48700 5 10 1 1 0 0 1
value=1u
}
C 46500 48300 1 0 0 capacitor-1.sym
{
T 46700 49000 5 10 0 0 0 0 1
device=CAPACITOR
T 46700 48800 5 10 1 1 0 0 1
refdes=C9
T 46700 49200 5 10 0 0 0 0 1
symversion=0.1
T 46500 48300 5 10 1 1 0 0 1
value=1u
}
C 42200 43600 1 180 0 capacitor-2.sym
{
T 42000 42900 5 10 0 0 180 0 1
device=POLARIZED_CAPACITOR
T 42000 43100 5 10 1 1 0 0 1
refdes=C10
T 42000 42700 5 10 0 0 180 0 1
symversion=0.1
T 41600 43100 5 10 1 1 0 0 1
value=10u
}
C 47200 39600 1 270 0 capacitor-2.sym
{
T 47900 39400 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 47600 39400 5 10 1 1 0 0 1
refdes=C12
T 48100 39400 5 10 0 0 270 0 1
symversion=0.1
T 47600 39200 5 10 1 1 0 0 1
value=56u
}
C 45100 40400 1 270 0 capacitor-2.sym
{
T 45800 40200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 45500 40200 5 10 1 1 0 0 1
refdes=C14
T 46000 40200 5 10 0 0 270 0 1
symversion=0.1
T 45500 40000 5 10 1 1 0 0 1
value=470u
}
C 48900 49800 1 270 0 capacitor-1.sym
{
T 49600 49600 5 10 0 0 270 0 1
device=CAPACITOR
T 49200 49500 5 10 1 1 0 0 1
refdes=C13
T 49800 49600 5 10 0 0 270 0 1
symversion=0.1
T 49200 49000 5 10 1 1 0 0 1
value=1u
}
C 41600 40500 1 270 0 led-1.sym
{
T 42200 39700 5 10 0 0 270 0 1
device=LED
T 42000 39700 5 10 1 1 270 0 1
refdes=LED1
T 42400 39700 5 10 0 0 270 0 1
symversion=0.1
}
C 50900 48300 1 0 0 dual-opamp-1.sym
{
T 51100 50600 5 10 0 0 0 0 1
device=DUAL_OPAMP
T 51100 49200 5 10 1 1 0 0 1
refdes=U1
T 51100 50200 5 10 0 0 0 0 1
footprint=SO8
T 51100 50800 5 10 0 0 0 0 1
symversion=0.2
T 50900 48300 5 10 0 0 0 0 1
slot=1
}
C 56300 48500 1 0 0 dual-opamp-1.sym
{
T 56500 50800 5 10 0 0 0 0 1
device=DUAL_OPAMP
T 56500 49400 5 10 1 1 0 0 1
refdes=U1
T 56500 50400 5 10 0 0 0 0 1
footprint=SO8
T 56500 51000 5 10 0 0 0 0 1
symversion=0.2
T 56300 48500 5 10 0 0 0 0 1
slot=2
}
C 44600 48600 1 0 0 npn_transistor.sym
{
T 45500 49100 5 10 1 1 0 0 1
refdes=Q1
T 45500 48700 5 8 0 1 0 0 1
footprint=TO92
T 45500 48900 5 10 0 1 0 0 1
value=2N3904
T 45000 50400 5 8 0 0 0 0 1
symversion=1.0
T 45500 48900 5 10 1 1 0 0 1
model=2N3904
}
C 62700 48900 1 0 0 npn_transistor.sym
{
T 63600 49400 5 10 1 1 0 0 1
refdes=Q2
T 63600 49000 5 8 0 1 0 0 1
footprint=TO92
T 63600 49200 5 10 0 1 0 0 1
value=2N3904
T 63100 50700 5 8 0 0 0 0 1
symversion=1.0
T 63600 49200 5 10 1 1 0 0 1
model=2N3904
}
C 41900 47500 1 0 0 gnd-1.sym
C 48500 51200 1 270 0 4PDT-2.sym
{
T 51460 50680 5 10 0 0 270 0 1
device=Quad_Two_Way_Switch (type 2)
T 48520 50810 5 10 1 1 0 0 1
refdes=S1
T 51210 50680 5 10 0 0 270 0 1
footprint=CONNECTOR 2 6
T 51710 50690 5 10 0 0 270 0 1
symversion=1.0
T 48500 50600 5 10 1 1 0 0 1
value=FAT
}
C 49800 53300 1 0 0 4PDT-2.sym
{
T 50320 56260 5 10 0 0 0 0 1
device=Quad_Two_Way_Switch (type 2)
T 50020 54110 5 10 1 1 0 0 1
refdes=S2
T 50320 56010 5 10 0 0 0 0 1
footprint=CONNECTOR 2 6
T 50310 56510 5 10 0 0 0 0 1
symversion=1.0
T 50400 54100 5 10 1 1 0 0 1
value=CLIP
}
C 40100 48400 1 0 0 4PDT-2.sym
{
T 40620 51360 5 10 0 0 0 0 1
device=Quad_Two_Way_Switch (type 2)
T 40620 49210 5 10 1 1 0 0 1
refdes=S3
T 40620 51110 5 10 0 0 0 0 1
footprint=CONNECTOR 2 6
T 40610 51610 5 10 0 0 0 0 1
symversion=1.0
T 40100 48400 5 10 0 0 0 0 1
slot=1
}
C 39900 40700 1 0 1 4PDT-2.sym
{
T 39380 43660 5 10 0 0 0 6 1
device=Quad_Two_Way_Switch (type 2)
T 39380 41510 5 10 1 1 0 6 1
refdes=S3
T 39380 43410 5 10 0 0 0 6 1
footprint=CONNECTOR 2 6
T 39390 43910 5 10 0 0 0 6 1
symversion=1.0
T 39900 40700 5 10 0 1 0 6 1
slot=2
}
C 40100 44000 1 180 1 4PDT-2.sym
{
T 40620 41040 5 10 0 0 180 6 1
device=Quad_Two_Way_Switch (type 2)
T 40620 43190 5 10 1 1 180 6 1
refdes=S3
T 40620 41290 5 10 0 0 180 6 1
footprint=CONNECTOR 2 6
T 40610 40790 5 10 0 0 180 6 1
symversion=1.0
T 40100 44000 5 10 0 0 180 6 1
slot=3
}
N 40200 48800 39500 48800 4
{
T 39500 48900 5 10 1 1 0 0 1
netname=Vin
}
N 40200 43600 39500 43600 4
{
T 39500 43700 5 10 1 1 0 0 1
netname=Vout
}
C 41700 38700 1 0 0 gnd-1.sym
C 55300 47200 1 0 0 gnd-1.sym
C 60500 49800 1 270 0 pot-1.sym
{
T 61400 49000 5 10 0 0 90 8 1
device=VARIABLE_RESISTOR
T 59800 49400 5 10 1 1 180 8 1
refdes=RLEVEL
T 62000 49000 5 10 0 0 90 8 1
footprint=none
}
C 52700 52700 1 0 0 pot-1.sym
{
T 53500 53600 5 10 0 0 0 0 1
device=VARIABLE_RESISTOR
T 53300 53100 5 10 1 1 0 0 1
refdes=RDRIVE
T 53500 54200 5 10 0 0 0 0 1
footprint=none
}
C 57200 51000 1 0 1 pot-1.sym
{
T 56400 51900 5 10 0 0 0 6 1
device=VARIABLE_RESISTOR
T 56600 51400 5 10 1 1 0 6 1
refdes=RTONE
T 56400 52500 5 10 0 0 0 6 1
footprint=none
}
C 58600 51700 1 0 0 gnd-1.sym
N 45200 48600 45200 48400 4
N 42000 47800 42000 48000 4
N 41300 49000 42500 49000 4
N 42000 48900 42000 49000 4
N 44500 49000 44700 49000 4
N 43400 49000 43600 49000 4
C 45100 47100 1 0 0 gnd-1.sym
N 45200 47400 45200 47500 4
N 44600 49700 44600 49000 4
N 44600 50600 44600 51300 4
{
T 44100 51100 5 10 1 1 0 0 1
netname=Vcc2
}
N 45200 49400 45200 51300 4
{
T 45300 51100 5 10 1 1 0 0 1
netname=Vcc
}
N 46500 48500 45200 48500 4
N 47400 48500 50900 48500 4
N 41300 43800 41300 48600 4
N 51400 49100 51400 49400 4
{
T 51500 49200 5 10 1 1 0 0 1
netname=Vcc
}
C 51300 47800 1 0 0 gnd-1.sym
N 51400 48100 51400 48300 4
N 53600 52800 54100 52800 4
N 54100 52800 54100 53500 4
N 54100 53500 53200 53500 4
N 53200 53500 53200 53300 4
N 50800 52800 51400 52800 4
N 52300 52800 52700 52800 4
N 49900 48900 49900 53700 4
N 50900 50000 49900 50000 4
N 50900 50700 49900 50700 4
N 50900 51400 49900 51400 4
N 51000 53500 51000 52800 4
N 53800 48700 53800 52800 4
N 53800 51400 51800 51400 4
N 51800 50700 53800 50700 4
N 53800 50000 51800 50000 4
N 51900 48700 54300 48700 4
N 49100 50000 49100 49800 4
N 48700 50000 48700 49800 4
N 48700 48900 50900 48900 4
N 48900 51300 48900 51100 4
N 48900 52200 48900 52700 4
{
T 49000 52300 5 10 1 1 0 0 1
netname=Vcc2
}
N 55200 48700 56300 48700 4
N 55400 48700 55400 48600 4
N 55400 47700 55400 47500 4
N 56800 49300 56800 49600 4
{
T 56900 49400 5 10 1 1 0 0 1
netname=Vcc
}
C 56700 48000 1 0 0 gnd-1.sym
N 56800 48300 56800 48500 4
N 56400 50100 56000 50100 4
N 56000 49100 56000 51100 4
N 56000 49100 56300 49100 4
N 57300 50100 57600 50100 4
N 57600 50100 57600 48900 4
N 57300 48900 58100 48900 4
N 56000 51100 56300 51100 4
N 56700 51600 56700 52100 4
N 57600 52100 57800 52100 4
N 58700 52100 58700 52000 4
N 57200 51100 57500 51100 4
N 58400 51100 58900 51100 4
{
T 58600 51200 5 10 1 1 0 0 1
netname=Vcc2
}
N 59200 48900 59000 48900 4
N 60100 48900 60600 48900 4
N 60600 49800 60600 50200 4
{
T 60700 50000 5 10 1 1 0 0 1
netname=Vcc2
}
N 61100 49300 61400 49300 4
N 62300 49300 62500 49300 4
N 62500 49800 62500 49300 4
N 62500 50700 62500 51200 4
{
T 62600 51000 5 10 1 1 0 0 1
netname=Vcc2
}
N 63300 49700 63300 50700 4
{
T 63400 50500 5 10 1 1 0 0 1
netname=Vcc
}
C 43400 42000 1 0 0 gnd-1.sym
N 43500 42300 43500 42500 4
C 41400 41800 1 0 0 gnd-1.sym
N 41500 42100 41500 42200 4
N 64500 48800 64500 43400 4
N 43300 43400 64500 43400 4
N 43200 41100 46700 41100 4
{
T 46500 41200 5 10 1 1 0 0 1
netname=Vcc
}
N 41800 39000 47400 39000 4
N 43700 41100 43700 40500 4
N 43700 39000 43700 39600 4
N 44400 39600 44400 39000 4
N 44400 40500 44400 41100 4
N 45300 40400 45300 41100 4
N 45300 40000 45300 39000 4
N 50500 48300 50500 48500 4
N 50500 47400 50500 46900 4
{
T 50600 47000 5 10 1 1 0 0 1
netname=Vcc2
}
N 46700 41100 46700 41000 4
N 46700 40100 46700 39900 4
N 47400 39200 47400 39000 4
N 46700 40000 47800 40000 4
{
T 47700 40100 5 10 1 1 0 0 1
netname=Vcc2
}
N 47400 40000 47400 39600 4
N 39800 41100 40700 41100 4
N 42300 41100 41600 41100 4
N 38700 41300 38100 41300 4
N 41800 39600 41800 39000 4
N 41800 40500 41800 41100 4
N 41300 43400 41800 43400 4
N 41500 43100 41500 43400 4
N 42200 43400 42400 43400 4
N 63300 48800 64500 48800 4
