# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Padia/labs/Lab2 {D:/Padia/labs/Lab2/ram32x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:05 on Jan 23,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Padia/labs/Lab2" D:/Padia/labs/Lab2/ram32x4.v 
# -- Compiling module ram32x4
# 
# Top level modules:
# 	ram32x4
# End time: 21:08:06 on Jan 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Padia/labs/Lab2 {D:/Padia/labs/Lab2/task1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:06 on Jan 23,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Padia/labs/Lab2" D:/Padia/labs/Lab2/task1.sv 
# -- Compiling module task1
# -- Compiling module task1_testbench
# 
# Top level modules:
# 	task1_testbench
# End time: 21:08:06 on Jan 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.task1_testbench
# vsim work.task1_testbench 
# Start time: 21:09:29 on Jan 23,2019
# Loading sv_std.std
# Loading work.task1_testbench
# Loading work.task1
# Loading work.ram32x4
# ** Error: (vsim-3033) D:/Padia/labs/Lab2/ram32x4.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_testbench/dut/ram1 File: D:/Padia/labs/Lab2/ram32x4.v
#         Searched libraries:
#             D:/Padia/labs/Lab2/simulation/modelsim/rtl_work
# Error loading design
# End time: 21:09:29 on Jan 23,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.task1_testbench -Lf altera_mf_ver
# vsim work.task1_testbench -Lf altera_mf_ver 
# Start time: 21:10:30 on Jan 23,2019
# Loading sv_std.std
# Loading work.task1_testbench
# Loading work.task1
# Loading work.ram32x4
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/task1_testbench/clock
add wave -position end  sim:/task1_testbench/SW
add wave -position end  sim:/task1_testbench/LEDR
run -all
# End time: 22:42:07 on Jan 23,2019, Elapsed time: 1:31:37
# Errors: 0, Warnings: 0
