Simulator report for ALU_Final
Thu Dec 22 13:33:49 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 735 nodes    ;
; Simulation Coverage         ;      56.87 % ;
; Total Number of Transitions ; 16455        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; FLEX10KE     ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Simulation mode                                                                            ; Functional    ; Timing        ;
; Start time                                                                                 ; 0 ns          ; 0 ns          ;
; Simulation results format                                                                  ; CVWF          ;               ;
; Vector input source                                                                        ; ALU_Final.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On            ; On            ;
; Check outputs                                                                              ; Off           ; Off           ;
; Report simulation coverage                                                                 ; On            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On            ; On            ;
; Display missing 1-value coverage report                                                    ; On            ; On            ;
; Display missing 0-value coverage report                                                    ; On            ; On            ;
; Detect setup and hold time violations                                                      ; Off           ; Off           ;
; Detect glitches                                                                            ; Off           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off           ; Off           ;
; Generate Signal Activity File                                                              ; Off           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off           ; Off           ;
; Group bus channels in simulation results                                                   ; Off           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto          ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      56.87 % ;
; Total nodes checked                                 ; 735          ;
; Total output ports checked                          ; 742          ;
; Total output ports with complete 1/0-value coverage ; 422          ;
; Total output ports with no 1/0-value coverage       ; 288          ;
; Total output ports with no 1-value coverage         ; 307          ;
; Total output ports with no 0-value coverage         ; 301          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+
; Node Name                                                                      ; Output Port Name                                                               ; Output Port Type ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+
; |ALU_Final|always0~0                                                           ; |ALU_Final|always0~0                                                           ; out0             ;
; |ALU_Final|next_state~1                                                        ; |ALU_Final|next_state~1                                                        ; out              ;
; |ALU_Final|next_state~2                                                        ; |ALU_Final|next_state~2                                                        ; out              ;
; |ALU_Final|C~2                                                                 ; |ALU_Final|C~2                                                                 ; out              ;
; |ALU_Final|ZF~0                                                                ; |ALU_Final|ZF~0                                                                ; out              ;
; |ALU_Final|C~16                                                                ; |ALU_Final|C~16                                                                ; out0             ;
; |ALU_Final|C~17                                                                ; |ALU_Final|C~17                                                                ; out              ;
; |ALU_Final|C~18                                                                ; |ALU_Final|C~18                                                                ; out              ;
; |ALU_Final|C~19                                                                ; |ALU_Final|C~19                                                                ; out              ;
; |ALU_Final|C~20                                                                ; |ALU_Final|C~20                                                                ; out              ;
; |ALU_Final|SF~4                                                                ; |ALU_Final|SF~4                                                                ; out              ;
; |ALU_Final|ZF~4                                                                ; |ALU_Final|ZF~4                                                                ; out              ;
; |ALU_Final|SF~5                                                                ; |ALU_Final|SF~5                                                                ; out              ;
; |ALU_Final|ZF~5                                                                ; |ALU_Final|ZF~5                                                                ; out              ;
; |ALU_Final|concat~2                                                            ; |ALU_Final|concat~2                                                            ; out              ;
; |ALU_Final|concat~3                                                            ; |ALU_Final|concat~3                                                            ; out              ;
; |ALU_Final|concat~4                                                            ; |ALU_Final|concat~4                                                            ; out              ;
; |ALU_Final|concat~7                                                            ; |ALU_Final|concat~7                                                            ; out              ;
; |ALU_Final|concat~8                                                            ; |ALU_Final|concat~8                                                            ; out              ;
; |ALU_Final|concat~9                                                            ; |ALU_Final|concat~9                                                            ; out              ;
; |ALU_Final|C~22                                                                ; |ALU_Final|C~22                                                                ; out              ;
; |ALU_Final|C~23                                                                ; |ALU_Final|C~23                                                                ; out              ;
; |ALU_Final|C~24                                                                ; |ALU_Final|C~24                                                                ; out              ;
; |ALU_Final|CF~4                                                                ; |ALU_Final|CF~4                                                                ; out0             ;
; |ALU_Final|ZF~6                                                                ; |ALU_Final|ZF~6                                                                ; out              ;
; |ALU_Final|ZF~7                                                                ; |ALU_Final|ZF~7                                                                ; out              ;
; |ALU_Final|C~25                                                                ; |ALU_Final|C~25                                                                ; out0             ;
; |ALU_Final|C~27                                                                ; |ALU_Final|C~27                                                                ; out              ;
; |ALU_Final|C~28                                                                ; |ALU_Final|C~28                                                                ; out              ;
; |ALU_Final|ZF~8                                                                ; |ALU_Final|ZF~8                                                                ; out              ;
; |ALU_Final|ZF~9                                                                ; |ALU_Final|ZF~9                                                                ; out              ;
; |ALU_Final|C~30                                                                ; |ALU_Final|C~30                                                                ; out0             ;
; |ALU_Final|C~31                                                                ; |ALU_Final|C~31                                                                ; out              ;
; |ALU_Final|C~32                                                                ; |ALU_Final|C~32                                                                ; out              ;
; |ALU_Final|C~33                                                                ; |ALU_Final|C~33                                                                ; out              ;
; |ALU_Final|C~34                                                                ; |ALU_Final|C~34                                                                ; out              ;
; |ALU_Final|C~35                                                                ; |ALU_Final|C~35                                                                ; out0             ;
; |ALU_Final|C~36                                                                ; |ALU_Final|C~36                                                                ; out              ;
; |ALU_Final|C~37                                                                ; |ALU_Final|C~37                                                                ; out              ;
; |ALU_Final|C~38                                                                ; |ALU_Final|C~38                                                                ; out              ;
; |ALU_Final|C~39                                                                ; |ALU_Final|C~39                                                                ; out              ;
; |ALU_Final|F~0                                                                 ; |ALU_Final|F~0                                                                 ; out0             ;
; |ALU_Final|F~2                                                                 ; |ALU_Final|F~2                                                                 ; out              ;
; |ALU_Final|SF~10                                                               ; |ALU_Final|SF~10                                                               ; out              ;
; |ALU_Final|ZF~10                                                               ; |ALU_Final|ZF~10                                                               ; out              ;
; |ALU_Final|i~0                                                                 ; |ALU_Final|i~0                                                                 ; out              ;
; |ALU_Final|i~1                                                                 ; |ALU_Final|i~1                                                                 ; out              ;
; |ALU_Final|i~2                                                                 ; |ALU_Final|i~2                                                                 ; out              ;
; |ALU_Final|reset~0                                                             ; |ALU_Final|reset~0                                                             ; out              ;
; |ALU_Final|SF~11                                                               ; |ALU_Final|SF~11                                                               ; out              ;
; |ALU_Final|ZF~11                                                               ; |ALU_Final|ZF~11                                                               ; out              ;
; |ALU_Final|ZF~reg0                                                             ; |ALU_Final|ZF~reg0                                                             ; regout           ;
; |ALU_Final|next_state~13                                                       ; |ALU_Final|next_state~13                                                       ; out              ;
; |ALU_Final|next_state~14                                                       ; |ALU_Final|next_state~14                                                       ; out              ;
; |ALU_Final|current_state~1                                                     ; |ALU_Final|current_state~1                                                     ; out              ;
; |ALU_Final|current_state~2                                                     ; |ALU_Final|current_state~2                                                     ; out              ;
; |ALU_Final|next_state~16                                                       ; |ALU_Final|next_state~16                                                       ; out              ;
; |ALU_Final|next_state~17                                                       ; |ALU_Final|next_state~17                                                       ; out              ;
; |ALU_Final|reset~1                                                             ; |ALU_Final|reset~1                                                             ; out              ;
; |ALU_Final|i~3                                                                 ; |ALU_Final|i~3                                                                 ; out              ;
; |ALU_Final|i~4                                                                 ; |ALU_Final|i~4                                                                 ; out              ;
; |ALU_Final|i~5                                                                 ; |ALU_Final|i~5                                                                 ; out              ;
; |ALU_Final|C[1]~reg0                                                           ; |ALU_Final|C[1]~reg0                                                           ; regout           ;
; |ALU_Final|i[0]                                                                ; |ALU_Final|i[0]                                                                ; regout           ;
; |ALU_Final|i[1]                                                                ; |ALU_Final|i[1]                                                                ; regout           ;
; |ALU_Final|reset~reg0                                                          ; |ALU_Final|reset~reg0                                                          ; regout           ;
; |ALU_Final|next_state[0]~reg0                                                  ; |ALU_Final|next_state[0]~reg0                                                  ; regout           ;
; |ALU_Final|next_state[1]~reg0                                                  ; |ALU_Final|next_state[1]~reg0                                                  ; regout           ;
; |ALU_Final|current_state[0]~reg0                                               ; |ALU_Final|current_state[0]~reg0                                               ; regout           ;
; |ALU_Final|current_state[1]~reg0                                               ; |ALU_Final|current_state[1]~reg0                                               ; regout           ;
; |ALU_Final|C[1]                                                                ; |ALU_Final|C[1]                                                                ; pin_out          ;
; |ALU_Final|ZF                                                                  ; |ALU_Final|ZF                                                                  ; pin_out          ;
; |ALU_Final|current_state[0]                                                    ; |ALU_Final|current_state[0]                                                    ; pin_out          ;
; |ALU_Final|current_state[1]                                                    ; |ALU_Final|current_state[1]                                                    ; pin_out          ;
; |ALU_Final|next_state[0]                                                       ; |ALU_Final|next_state[0]                                                       ; pin_out          ;
; |ALU_Final|next_state[1]                                                       ; |ALU_Final|next_state[1]                                                       ; pin_out          ;
; |ALU_Final|clk                                                                 ; |ALU_Final|clk                                                                 ; out              ;
; |ALU_Final|reset                                                               ; |ALU_Final|reset                                                               ; pin_out          ;
; |ALU_Final|Decoder0~8                                                          ; |ALU_Final|Decoder0~8                                                          ; out0             ;
; |ALU_Final|Decoder0~9                                                          ; |ALU_Final|Decoder0~9                                                          ; out0             ;
; |ALU_Final|Decoder0~10                                                         ; |ALU_Final|Decoder0~10                                                         ; out0             ;
; |ALU_Final|Decoder0~11                                                         ; |ALU_Final|Decoder0~11                                                         ; out0             ;
; |ALU_Final|Decoder0~12                                                         ; |ALU_Final|Decoder0~12                                                         ; out0             ;
; |ALU_Final|Decoder1~8                                                          ; |ALU_Final|Decoder1~8                                                          ; out0             ;
; |ALU_Final|Decoder1~9                                                          ; |ALU_Final|Decoder1~9                                                          ; out0             ;
; |ALU_Final|Decoder1~10                                                         ; |ALU_Final|Decoder1~10                                                         ; out0             ;
; |ALU_Final|Decoder1~11                                                         ; |ALU_Final|Decoder1~11                                                         ; out0             ;
; |ALU_Final|Decoder2~4                                                          ; |ALU_Final|Decoder2~4                                                          ; out0             ;
; |ALU_Final|Decoder2~5                                                          ; |ALU_Final|Decoder2~5                                                          ; out0             ;
; |ALU_Final|Decoder2~6                                                          ; |ALU_Final|Decoder2~6                                                          ; out0             ;
; |ALU_Final|Decoder2~7                                                          ; |ALU_Final|Decoder2~7                                                          ; out0             ;
; |ALU_Final|Decoder3~8                                                          ; |ALU_Final|Decoder3~8                                                          ; out0             ;
; |ALU_Final|Equal6~33                                                           ; |ALU_Final|Equal6~33                                                           ; out0             ;
; |ALU_Final|Equal7~33                                                           ; |ALU_Final|Equal7~33                                                           ; out0             ;
; |ALU_Final|Equal8~33                                                           ; |ALU_Final|Equal8~33                                                           ; out0             ;
; |ALU_Final|Equal9~33                                                           ; |ALU_Final|Equal9~33                                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00016|result_node~0             ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00016|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00016|result_node               ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00016|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~0                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~1                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~2                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~2                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~3                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~3                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~4                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|result_node~0             ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~5                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~6                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~6                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~7                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~7                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~8                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|result_node~1             ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|result_node               ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00014|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~0                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~1                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~2                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~2                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~3                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~3                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~4                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|result_node~0             ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~5                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~6                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~6                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~7                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~7                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|result_node~1             ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|result_node               ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~0                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~2                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~2                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~3                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~3                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|result_node~0             ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~6                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~6                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~7                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~7                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|result_node~1             ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~0                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~2                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~2                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~3                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~3                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|result_node~0             ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~5                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~6                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~6                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~7                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~7                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|result_node~1             ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00016|result_node~0             ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00016|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00016|result_node               ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00016|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~0                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~1                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~2                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~2                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~3                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~3                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|result_node~0             ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~5                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~6                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~6                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~7                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~7                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|result_node~1             ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|result_node               ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~0                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~1                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~2                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~2                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~3                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~3                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|result_node~0             ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~5                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~6                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~6                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~7                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~7                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|result_node~1             ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|result_node               ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~0                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~2                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~2                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~3                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~3                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|result_node~0             ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~6                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~6                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~7                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~7                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|result_node~1             ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~0                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~2                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~2                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~3                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~3                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|result_node~0             ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~6                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~6                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~7                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~7                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|result_node~1             ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00016|result_node~0             ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00016|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00016|result_node               ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00016|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~0                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~1                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~2                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~2                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~3                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~3                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|result_node~0             ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~5                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~6                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~6                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~7                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~7                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~8                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|result_node               ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~0                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~1                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~2                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~2                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~3                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~3                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~4                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|result_node~0             ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~5                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~6                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~6                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~7                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~7                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|result_node~1             ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|result_node               ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00016|result_node~0             ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00016|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00016|result_node               ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00016|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~0                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~1                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~2                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~2                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~3                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~3                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|result_node~0             ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~5                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~6                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~6                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~7                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~7                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|result_node~1             ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|result_node               ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~0                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~1                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~2                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~2                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~3                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~3                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|result_node~0             ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~5                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~6                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~6                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~7                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~7                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|result_node~1             ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|result_node               ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00016|result_node~0             ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00016|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00016|result_node               ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00016|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~0                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~2                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~2                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~3                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~3                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|result_node~0             ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~6                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~6                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~7                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~7                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|result_node~1             ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~0                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~1                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~2                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~2                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~3                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~3                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|result_node~0             ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~5                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~6                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~6                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~7                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~7                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|result_node~1             ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|result_node               ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~0                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~2                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~3                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|result_node~0              ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~6                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~7                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|result_node~1              ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~0                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~2                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~3                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|result_node~0              ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~5                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~6                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~7                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|result_node~1              ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00016|result_node~0              ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00016|result_node                ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~0                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~1                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~2                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~3                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~4                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|result_node~0              ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~5                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~6                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~7                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~8                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|result_node~1              ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|result_node                ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~0                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~1                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~2                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~3                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~4                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|result_node~0              ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~5                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~6                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~7                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|result_node~1              ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|result_node                ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00016|result_node~0              ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00016|result_node                ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~0                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~2                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~3                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|result_node~0              ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~6                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~7                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|result_node~1              ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~0                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~1                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~2                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~3                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|result_node~0              ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~5                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~6                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~7                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|result_node~1              ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|result_node                ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~0                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~2                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~3                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~0              ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~6                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~7                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~1              ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~0                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~2                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~3                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~0              ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~5                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~6                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~7                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~1              ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~0                                      ; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~0                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~1                                      ; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~1                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~2                                      ; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~2                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~3                                      ; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~3                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~4                                      ; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~4                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|result_node~0                            ; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|result_node~0                            ; out0             ;
; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~5                                      ; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~5                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~6                                      ; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~6                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~7                                      ; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~7                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~8                                      ; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|_~8                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|result_node~1                            ; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|result_node~1                            ; out0             ;
; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|result_node                              ; |ALU_Final|lpm_mux:Mux5|muxlut:$00009|result_node                              ; out0             ;
; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~0                                      ; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~0                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~1                                      ; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~1                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~2                                      ; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~2                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~3                                      ; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~3                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~4                                      ; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~4                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|result_node~0                            ; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|result_node~0                            ; out0             ;
; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~5                                      ; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~5                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~6                                      ; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~6                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~7                                      ; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~7                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~8                                      ; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|_~8                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|result_node~1                            ; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|result_node~1                            ; out0             ;
; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~0                                      ; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~0                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~2                                      ; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~2                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~3                                      ; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~3                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|result_node~0                            ; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|result_node~0                            ; out0             ;
; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~5                                      ; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~5                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~6                                      ; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~6                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~7                                      ; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~7                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~8                                      ; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~8                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|result_node~1                            ; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|result_node~1                            ; out0             ;
; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|result_node                              ; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|result_node                              ; out0             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~0                                      ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~0                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~2                                      ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~2                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~3                                      ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~3                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|result_node~0                            ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|result_node~0                            ; out0             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~6                                      ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~6                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~7                                      ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~7                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~8                                      ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~8                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|result_node~1                            ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|result_node~1                            ; out0             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|result_node                              ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|result_node                              ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0              ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1              ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0              ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1              ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|result_node[0]                                     ; |ALU_Final|lpm_add_sub:Add2|result_node[0]                                     ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|result_node[1]                                     ; |ALU_Final|lpm_add_sub:Add2|result_node[1]                                     ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|datab_node[0]                        ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|datab_node[0]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]~0                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]~0                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]                    ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]                    ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~0                                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~0                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~1                                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~1                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~3                                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~3                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]                    ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]                    ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; sout             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; sout             ;
; |ALU_Final|lpm_add_sub:Add1|result_node[0]                                     ; |ALU_Final|lpm_add_sub:Add1|result_node[0]                                     ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|datab_node[0]                        ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|datab_node[0]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                    ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                    ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~1                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~1                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; sout             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0              ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1              ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0              ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1              ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|result_node[0]                                     ; |ALU_Final|lpm_add_sub:Add0|result_node[0]                                     ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|result_node[1]                                     ; |ALU_Final|lpm_add_sub:Add0|result_node[1]                                     ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|result_node[2]                                     ; |ALU_Final|lpm_add_sub:Add0|result_node[2]                                     ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~0                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~3                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~2                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~2                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~7                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~9                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~11                                 ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; sout             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; sout             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; sout             ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                           ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+
; Node Name                                                                      ; Output Port Name                                                               ; Output Port Type ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+
; |ALU_Final|next_state~0                                                        ; |ALU_Final|next_state~0                                                        ; out              ;
; |ALU_Final|C~0                                                                 ; |ALU_Final|C~0                                                                 ; out              ;
; |ALU_Final|C~1                                                                 ; |ALU_Final|C~1                                                                 ; out              ;
; |ALU_Final|C~3                                                                 ; |ALU_Final|C~3                                                                 ; out              ;
; |ALU_Final|CF~0                                                                ; |ALU_Final|CF~0                                                                ; out              ;
; |ALU_Final|SF~0                                                                ; |ALU_Final|SF~0                                                                ; out              ;
; |ALU_Final|next_state~3                                                        ; |ALU_Final|next_state~3                                                        ; out              ;
; |ALU_Final|next_state~4                                                        ; |ALU_Final|next_state~4                                                        ; out              ;
; |ALU_Final|next_state~5                                                        ; |ALU_Final|next_state~5                                                        ; out              ;
; |ALU_Final|C~4                                                                 ; |ALU_Final|C~4                                                                 ; out              ;
; |ALU_Final|C~5                                                                 ; |ALU_Final|C~5                                                                 ; out              ;
; |ALU_Final|C~6                                                                 ; |ALU_Final|C~6                                                                 ; out              ;
; |ALU_Final|C~7                                                                 ; |ALU_Final|C~7                                                                 ; out              ;
; |ALU_Final|ZF~1                                                                ; |ALU_Final|ZF~1                                                                ; out              ;
; |ALU_Final|CF~1                                                                ; |ALU_Final|CF~1                                                                ; out              ;
; |ALU_Final|SF~1                                                                ; |ALU_Final|SF~1                                                                ; out              ;
; |ALU_Final|next_state~6                                                        ; |ALU_Final|next_state~6                                                        ; out              ;
; |ALU_Final|next_state~7                                                        ; |ALU_Final|next_state~7                                                        ; out              ;
; |ALU_Final|next_state~8                                                        ; |ALU_Final|next_state~8                                                        ; out              ;
; |ALU_Final|C~8                                                                 ; |ALU_Final|C~8                                                                 ; out              ;
; |ALU_Final|C~9                                                                 ; |ALU_Final|C~9                                                                 ; out              ;
; |ALU_Final|C~10                                                                ; |ALU_Final|C~10                                                                ; out              ;
; |ALU_Final|C~11                                                                ; |ALU_Final|C~11                                                                ; out              ;
; |ALU_Final|ZF~2                                                                ; |ALU_Final|ZF~2                                                                ; out              ;
; |ALU_Final|CF~2                                                                ; |ALU_Final|CF~2                                                                ; out              ;
; |ALU_Final|SF~2                                                                ; |ALU_Final|SF~2                                                                ; out              ;
; |ALU_Final|next_state~9                                                        ; |ALU_Final|next_state~9                                                        ; out              ;
; |ALU_Final|next_state~10                                                       ; |ALU_Final|next_state~10                                                       ; out              ;
; |ALU_Final|next_state~11                                                       ; |ALU_Final|next_state~11                                                       ; out              ;
; |ALU_Final|C~12                                                                ; |ALU_Final|C~12                                                                ; out              ;
; |ALU_Final|C~13                                                                ; |ALU_Final|C~13                                                                ; out              ;
; |ALU_Final|C~14                                                                ; |ALU_Final|C~14                                                                ; out              ;
; |ALU_Final|C~15                                                                ; |ALU_Final|C~15                                                                ; out              ;
; |ALU_Final|ZF~3                                                                ; |ALU_Final|ZF~3                                                                ; out              ;
; |ALU_Final|CF~3                                                                ; |ALU_Final|CF~3                                                                ; out              ;
; |ALU_Final|SF~3                                                                ; |ALU_Final|SF~3                                                                ; out              ;
; |ALU_Final|concat~0                                                            ; |ALU_Final|concat~0                                                            ; out              ;
; |ALU_Final|concat~1                                                            ; |ALU_Final|concat~1                                                            ; out              ;
; |ALU_Final|concat~5                                                            ; |ALU_Final|concat~5                                                            ; out              ;
; |ALU_Final|concat~6                                                            ; |ALU_Final|concat~6                                                            ; out              ;
; |ALU_Final|C~21                                                                ; |ALU_Final|C~21                                                                ; out              ;
; |ALU_Final|SF~reg0                                                             ; |ALU_Final|SF~reg0                                                             ; regout           ;
; |ALU_Final|SF~6                                                                ; |ALU_Final|SF~6                                                                ; out              ;
; |ALU_Final|SF~7                                                                ; |ALU_Final|SF~7                                                                ; out              ;
; |ALU_Final|C~26                                                                ; |ALU_Final|C~26                                                                ; out              ;
; |ALU_Final|C~29                                                                ; |ALU_Final|C~29                                                                ; out              ;
; |ALU_Final|SF~8                                                                ; |ALU_Final|SF~8                                                                ; out              ;
; |ALU_Final|SF~9                                                                ; |ALU_Final|SF~9                                                                ; out              ;
; |ALU_Final|F~1                                                                 ; |ALU_Final|F~1                                                                 ; out0             ;
; |ALU_Final|CF~5                                                                ; |ALU_Final|CF~5                                                                ; out              ;
; |ALU_Final|F~3                                                                 ; |ALU_Final|F~3                                                                 ; out              ;
; |ALU_Final|C_t~0                                                               ; |ALU_Final|C_t~0                                                               ; out              ;
; |ALU_Final|C_t~1                                                               ; |ALU_Final|C_t~1                                                               ; out              ;
; |ALU_Final|C_t~2                                                               ; |ALU_Final|C_t~2                                                               ; out              ;
; |ALU_Final|C_t~3                                                               ; |ALU_Final|C_t~3                                                               ; out              ;
; |ALU_Final|C_t~4                                                               ; |ALU_Final|C_t~4                                                               ; out              ;
; |ALU_Final|next_state~12                                                       ; |ALU_Final|next_state~12                                                       ; out              ;
; |ALU_Final|current_state~0                                                     ; |ALU_Final|current_state~0                                                     ; out              ;
; |ALU_Final|next_state~15                                                       ; |ALU_Final|next_state~15                                                       ; out              ;
; |ALU_Final|C_t[1]                                                              ; |ALU_Final|C_t[1]                                                              ; regout           ;
; |ALU_Final|C_t[4]                                                              ; |ALU_Final|C_t[4]                                                              ; regout           ;
; |ALU_Final|C_t[0]                                                              ; |ALU_Final|C_t[0]                                                              ; regout           ;
; |ALU_Final|C_t[3]                                                              ; |ALU_Final|C_t[3]                                                              ; regout           ;
; |ALU_Final|C_t[2]                                                              ; |ALU_Final|C_t[2]                                                              ; regout           ;
; |ALU_Final|CF~reg0                                                             ; |ALU_Final|CF~reg0                                                             ; regout           ;
; |ALU_Final|F                                                                   ; |ALU_Final|F                                                                   ; regout           ;
; |ALU_Final|C[0]~reg0                                                           ; |ALU_Final|C[0]~reg0                                                           ; regout           ;
; |ALU_Final|C[2]~reg0                                                           ; |ALU_Final|C[2]~reg0                                                           ; regout           ;
; |ALU_Final|C[3]~reg0                                                           ; |ALU_Final|C[3]~reg0                                                           ; regout           ;
; |ALU_Final|i[2]                                                                ; |ALU_Final|i[2]                                                                ; regout           ;
; |ALU_Final|next_state[2]~reg0                                                  ; |ALU_Final|next_state[2]~reg0                                                  ; regout           ;
; |ALU_Final|current_state[2]~reg0                                               ; |ALU_Final|current_state[2]~reg0                                               ; regout           ;
; |ALU_Final|A[0]                                                                ; |ALU_Final|A[0]                                                                ; out              ;
; |ALU_Final|A[1]                                                                ; |ALU_Final|A[1]                                                                ; out              ;
; |ALU_Final|A[2]                                                                ; |ALU_Final|A[2]                                                                ; out              ;
; |ALU_Final|A[3]                                                                ; |ALU_Final|A[3]                                                                ; out              ;
; |ALU_Final|B[0]                                                                ; |ALU_Final|B[0]                                                                ; out              ;
; |ALU_Final|B[1]                                                                ; |ALU_Final|B[1]                                                                ; out              ;
; |ALU_Final|B[2]                                                                ; |ALU_Final|B[2]                                                                ; out              ;
; |ALU_Final|B[3]                                                                ; |ALU_Final|B[3]                                                                ; out              ;
; |ALU_Final|C[0]                                                                ; |ALU_Final|C[0]                                                                ; pin_out          ;
; |ALU_Final|C[2]                                                                ; |ALU_Final|C[2]                                                                ; pin_out          ;
; |ALU_Final|C[3]                                                                ; |ALU_Final|C[3]                                                                ; pin_out          ;
; |ALU_Final|opcode[0]                                                           ; |ALU_Final|opcode[0]                                                           ; out              ;
; |ALU_Final|opcode[1]                                                           ; |ALU_Final|opcode[1]                                                           ; out              ;
; |ALU_Final|opcode[2]                                                           ; |ALU_Final|opcode[2]                                                           ; out              ;
; |ALU_Final|SF                                                                  ; |ALU_Final|SF                                                                  ; pin_out          ;
; |ALU_Final|CF                                                                  ; |ALU_Final|CF                                                                  ; pin_out          ;
; |ALU_Final|current_state[2]                                                    ; |ALU_Final|current_state[2]                                                    ; pin_out          ;
; |ALU_Final|next_state[2]                                                       ; |ALU_Final|next_state[2]                                                       ; pin_out          ;
; |ALU_Final|Decoder1~12                                                         ; |ALU_Final|Decoder1~12                                                         ; out0             ;
; |ALU_Final|Decoder3~9                                                          ; |ALU_Final|Decoder3~9                                                          ; out0             ;
; |ALU_Final|Decoder3~10                                                         ; |ALU_Final|Decoder3~10                                                         ; out0             ;
; |ALU_Final|Equal0~4                                                            ; |ALU_Final|Equal0~4                                                            ; out0             ;
; |ALU_Final|Equal1~33                                                           ; |ALU_Final|Equal1~33                                                           ; out0             ;
; |ALU_Final|Equal2~33                                                           ; |ALU_Final|Equal2~33                                                           ; out0             ;
; |ALU_Final|Equal3~33                                                           ; |ALU_Final|Equal3~33                                                           ; out0             ;
; |ALU_Final|Equal4~33                                                           ; |ALU_Final|Equal4~33                                                           ; out0             ;
; |ALU_Final|Equal5~33                                                           ; |ALU_Final|Equal5~33                                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux16|sel_node[2]                                           ; |ALU_Final|lpm_mux:Mux16|sel_node[2]                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00016|_~0                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00016|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00016|result_node~1             ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00016|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~8                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|sel_node[2]                                           ; |ALU_Final|lpm_mux:Mux15|sel_node[2]                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|_~0                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|result_node~0             ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|result_node~1             ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|result_node               ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~1                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~4                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~5                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~8                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|result_node               ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~1                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~4                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~8                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|result_node               ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux14|sel_node[2]                                           ; |ALU_Final|lpm_mux:Mux14|sel_node[2]                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00016|_~0                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00016|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00016|result_node~1             ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00016|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~4                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~8                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~4                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~8                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|sel_node[2]                                           ; |ALU_Final|lpm_mux:Mux13|sel_node[2]                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|_~0                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|result_node~0             ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|result_node~1             ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|result_node               ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~1                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~4                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~5                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~8                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|result_node               ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~1                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~4                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~5                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~8                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|result_node               ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux12|sel_node[2]                                           ; |ALU_Final|lpm_mux:Mux12|sel_node[2]                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00016|_~0                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00016|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00016|result_node~1             ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00016|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~4                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|result_node~1             ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~8                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|sel_node[2]                                           ; |ALU_Final|lpm_mux:Mux11|sel_node[2]                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00016|_~0                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00016|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00016|result_node~1             ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00016|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~4                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~8                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~4                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~8                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|sel_node[2]                                           ; |ALU_Final|lpm_mux:Mux10|sel_node[2]                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00016|_~0                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00016|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00016|result_node~1             ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00016|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~1                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~4                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~5                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~8                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|result_node               ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~4                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~8                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux9|sel_node[2]                                            ; |ALU_Final|lpm_mux:Mux9|sel_node[2]                                            ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|_~0                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|result_node~0              ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|result_node~1              ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|result_node                ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~1                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~4                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~5                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~8                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|result_node                ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~1                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~4                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~8                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|result_node                ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux8|sel_node[2]                                            ; |ALU_Final|lpm_mux:Mux8|sel_node[2]                                            ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00016|_~0                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00016|result_node~1              ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~8                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|sel_node[2]                                            ; |ALU_Final|lpm_mux:Mux7|sel_node[2]                                            ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00016|_~0                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00016|result_node~1              ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~1                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~4                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~5                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~8                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|result_node                ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~4                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~8                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|sel_node[2]                                            ; |ALU_Final|lpm_mux:Mux6|sel_node[2]                                            ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~0                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~0              ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1              ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node                ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~1                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~4                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~5                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node                ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~1                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~4                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~8                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node                ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|result_node                              ; |ALU_Final|lpm_mux:Mux4|muxlut:$00009|result_node                              ; out0             ;
; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~1                                      ; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~1                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~4                                      ; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~4                                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|result_node[1]                                     ; |ALU_Final|lpm_add_sub:Add3|result_node[1]                                     ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|result_node[2]                                     ; |ALU_Final|lpm_add_sub:Add3|result_node[2]                                     ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|result_node[3]                                     ; |ALU_Final|lpm_add_sub:Add3|result_node[3]                                     ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|result_node[4]                                     ; |ALU_Final|lpm_add_sub:Add3|result_node[4]                                     ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                      ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[0]                        ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[0]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]~0                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]~0                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]                    ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]                    ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~0                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~0                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~1                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~1                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~2                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~2                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~3                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~3                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[4]~1                      ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[4]~1                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[4]                        ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[4]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[3]                        ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[3]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[2]                        ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[2]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[1]                        ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[1]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[4]~1                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[4]~1                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]~2                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]~2                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]~3                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]~3                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[4]                    ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[4]                    ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]                    ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]                    ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]                    ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]                    ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]                    ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]                    ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~4                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~4                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~5                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~5                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~6                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~6                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~7                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~7                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~8                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~8                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~9                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~9                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~10                                 ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~10                                 ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; sout             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; sout             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; sout             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; sout             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~1                                      ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~1                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~4                                      ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~4                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~5                                      ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~5                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux1|sel_node[2]                                            ; |ALU_Final|lpm_mux:Mux1|sel_node[2]                                            ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                      ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~2                                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~2                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|datab_node[1]~1                      ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|datab_node[1]~1                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|datab_node[1]                        ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|datab_node[1]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]~1                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]~1                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~4                                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~4                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~5                                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~5                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~6                                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~6                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~7                                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~7                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|result_node[1]                                     ; |ALU_Final|lpm_add_sub:Add1|result_node[1]                                     ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                      ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~0                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~0                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~2                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~2                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~3                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~3                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|datab_node[1]~1                      ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|datab_node[1]~1                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|datab_node[1]                        ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|datab_node[1]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~1                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~1                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                    ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                    ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~4                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~4                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~5                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~5                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~6                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~6                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~7                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~7                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; sout             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |ALU_Final|lpm_mux:Mux0|sel_node[2]                                            ; |ALU_Final|lpm_mux:Mux0|sel_node[2]                                            ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~1                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~2                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[2]~1                      ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[2]~1                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~1                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~1                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~4                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~5                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~6                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~8                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~10                                 ; out0             ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                           ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+
; Node Name                                                                      ; Output Port Name                                                               ; Output Port Type ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+
; |ALU_Final|next_state~0                                                        ; |ALU_Final|next_state~0                                                        ; out              ;
; |ALU_Final|C~0                                                                 ; |ALU_Final|C~0                                                                 ; out              ;
; |ALU_Final|C~1                                                                 ; |ALU_Final|C~1                                                                 ; out              ;
; |ALU_Final|C~3                                                                 ; |ALU_Final|C~3                                                                 ; out              ;
; |ALU_Final|CF~0                                                                ; |ALU_Final|CF~0                                                                ; out              ;
; |ALU_Final|SF~0                                                                ; |ALU_Final|SF~0                                                                ; out              ;
; |ALU_Final|next_state~3                                                        ; |ALU_Final|next_state~3                                                        ; out              ;
; |ALU_Final|next_state~4                                                        ; |ALU_Final|next_state~4                                                        ; out              ;
; |ALU_Final|next_state~5                                                        ; |ALU_Final|next_state~5                                                        ; out              ;
; |ALU_Final|C~4                                                                 ; |ALU_Final|C~4                                                                 ; out              ;
; |ALU_Final|C~5                                                                 ; |ALU_Final|C~5                                                                 ; out              ;
; |ALU_Final|C~6                                                                 ; |ALU_Final|C~6                                                                 ; out              ;
; |ALU_Final|C~7                                                                 ; |ALU_Final|C~7                                                                 ; out              ;
; |ALU_Final|ZF~1                                                                ; |ALU_Final|ZF~1                                                                ; out              ;
; |ALU_Final|CF~1                                                                ; |ALU_Final|CF~1                                                                ; out              ;
; |ALU_Final|SF~1                                                                ; |ALU_Final|SF~1                                                                ; out              ;
; |ALU_Final|next_state~6                                                        ; |ALU_Final|next_state~6                                                        ; out              ;
; |ALU_Final|next_state~7                                                        ; |ALU_Final|next_state~7                                                        ; out              ;
; |ALU_Final|next_state~8                                                        ; |ALU_Final|next_state~8                                                        ; out              ;
; |ALU_Final|C~8                                                                 ; |ALU_Final|C~8                                                                 ; out              ;
; |ALU_Final|C~9                                                                 ; |ALU_Final|C~9                                                                 ; out              ;
; |ALU_Final|C~10                                                                ; |ALU_Final|C~10                                                                ; out              ;
; |ALU_Final|C~11                                                                ; |ALU_Final|C~11                                                                ; out              ;
; |ALU_Final|ZF~2                                                                ; |ALU_Final|ZF~2                                                                ; out              ;
; |ALU_Final|CF~2                                                                ; |ALU_Final|CF~2                                                                ; out              ;
; |ALU_Final|SF~2                                                                ; |ALU_Final|SF~2                                                                ; out              ;
; |ALU_Final|next_state~9                                                        ; |ALU_Final|next_state~9                                                        ; out              ;
; |ALU_Final|next_state~10                                                       ; |ALU_Final|next_state~10                                                       ; out              ;
; |ALU_Final|next_state~11                                                       ; |ALU_Final|next_state~11                                                       ; out              ;
; |ALU_Final|C~12                                                                ; |ALU_Final|C~12                                                                ; out              ;
; |ALU_Final|C~13                                                                ; |ALU_Final|C~13                                                                ; out              ;
; |ALU_Final|C~14                                                                ; |ALU_Final|C~14                                                                ; out              ;
; |ALU_Final|C~15                                                                ; |ALU_Final|C~15                                                                ; out              ;
; |ALU_Final|ZF~3                                                                ; |ALU_Final|ZF~3                                                                ; out              ;
; |ALU_Final|CF~3                                                                ; |ALU_Final|CF~3                                                                ; out              ;
; |ALU_Final|SF~3                                                                ; |ALU_Final|SF~3                                                                ; out              ;
; |ALU_Final|concat~0                                                            ; |ALU_Final|concat~0                                                            ; out              ;
; |ALU_Final|concat~1                                                            ; |ALU_Final|concat~1                                                            ; out              ;
; |ALU_Final|concat~5                                                            ; |ALU_Final|concat~5                                                            ; out              ;
; |ALU_Final|concat~6                                                            ; |ALU_Final|concat~6                                                            ; out              ;
; |ALU_Final|C~21                                                                ; |ALU_Final|C~21                                                                ; out              ;
; |ALU_Final|SF~reg0                                                             ; |ALU_Final|SF~reg0                                                             ; regout           ;
; |ALU_Final|SF~6                                                                ; |ALU_Final|SF~6                                                                ; out              ;
; |ALU_Final|SF~7                                                                ; |ALU_Final|SF~7                                                                ; out              ;
; |ALU_Final|C~26                                                                ; |ALU_Final|C~26                                                                ; out              ;
; |ALU_Final|C~29                                                                ; |ALU_Final|C~29                                                                ; out              ;
; |ALU_Final|SF~8                                                                ; |ALU_Final|SF~8                                                                ; out              ;
; |ALU_Final|SF~9                                                                ; |ALU_Final|SF~9                                                                ; out              ;
; |ALU_Final|CF~5                                                                ; |ALU_Final|CF~5                                                                ; out              ;
; |ALU_Final|F~3                                                                 ; |ALU_Final|F~3                                                                 ; out              ;
; |ALU_Final|C_t~0                                                               ; |ALU_Final|C_t~0                                                               ; out              ;
; |ALU_Final|C_t~1                                                               ; |ALU_Final|C_t~1                                                               ; out              ;
; |ALU_Final|C_t~2                                                               ; |ALU_Final|C_t~2                                                               ; out              ;
; |ALU_Final|C_t~3                                                               ; |ALU_Final|C_t~3                                                               ; out              ;
; |ALU_Final|C_t~4                                                               ; |ALU_Final|C_t~4                                                               ; out              ;
; |ALU_Final|next_state~12                                                       ; |ALU_Final|next_state~12                                                       ; out              ;
; |ALU_Final|current_state~0                                                     ; |ALU_Final|current_state~0                                                     ; out              ;
; |ALU_Final|next_state~15                                                       ; |ALU_Final|next_state~15                                                       ; out              ;
; |ALU_Final|C_t[1]                                                              ; |ALU_Final|C_t[1]                                                              ; regout           ;
; |ALU_Final|C_t[4]                                                              ; |ALU_Final|C_t[4]                                                              ; regout           ;
; |ALU_Final|C_t[0]                                                              ; |ALU_Final|C_t[0]                                                              ; regout           ;
; |ALU_Final|C_t[3]                                                              ; |ALU_Final|C_t[3]                                                              ; regout           ;
; |ALU_Final|C_t[2]                                                              ; |ALU_Final|C_t[2]                                                              ; regout           ;
; |ALU_Final|CF~reg0                                                             ; |ALU_Final|CF~reg0                                                             ; regout           ;
; |ALU_Final|F                                                                   ; |ALU_Final|F                                                                   ; regout           ;
; |ALU_Final|C[0]~reg0                                                           ; |ALU_Final|C[0]~reg0                                                           ; regout           ;
; |ALU_Final|C[2]~reg0                                                           ; |ALU_Final|C[2]~reg0                                                           ; regout           ;
; |ALU_Final|C[3]~reg0                                                           ; |ALU_Final|C[3]~reg0                                                           ; regout           ;
; |ALU_Final|i[2]                                                                ; |ALU_Final|i[2]                                                                ; regout           ;
; |ALU_Final|next_state[2]~reg0                                                  ; |ALU_Final|next_state[2]~reg0                                                  ; regout           ;
; |ALU_Final|current_state[2]~reg0                                               ; |ALU_Final|current_state[2]~reg0                                               ; regout           ;
; |ALU_Final|A[2]                                                                ; |ALU_Final|A[2]                                                                ; out              ;
; |ALU_Final|A[3]                                                                ; |ALU_Final|A[3]                                                                ; out              ;
; |ALU_Final|B[1]                                                                ; |ALU_Final|B[1]                                                                ; out              ;
; |ALU_Final|B[2]                                                                ; |ALU_Final|B[2]                                                                ; out              ;
; |ALU_Final|B[3]                                                                ; |ALU_Final|B[3]                                                                ; out              ;
; |ALU_Final|C[0]                                                                ; |ALU_Final|C[0]                                                                ; pin_out          ;
; |ALU_Final|C[2]                                                                ; |ALU_Final|C[2]                                                                ; pin_out          ;
; |ALU_Final|C[3]                                                                ; |ALU_Final|C[3]                                                                ; pin_out          ;
; |ALU_Final|opcode[0]                                                           ; |ALU_Final|opcode[0]                                                           ; out              ;
; |ALU_Final|opcode[1]                                                           ; |ALU_Final|opcode[1]                                                           ; out              ;
; |ALU_Final|opcode[2]                                                           ; |ALU_Final|opcode[2]                                                           ; out              ;
; |ALU_Final|SF                                                                  ; |ALU_Final|SF                                                                  ; pin_out          ;
; |ALU_Final|CF                                                                  ; |ALU_Final|CF                                                                  ; pin_out          ;
; |ALU_Final|current_state[2]                                                    ; |ALU_Final|current_state[2]                                                    ; pin_out          ;
; |ALU_Final|next_state[2]                                                       ; |ALU_Final|next_state[2]                                                       ; pin_out          ;
; |ALU_Final|Decoder1~12                                                         ; |ALU_Final|Decoder1~12                                                         ; out0             ;
; |ALU_Final|Decoder3~9                                                          ; |ALU_Final|Decoder3~9                                                          ; out0             ;
; |ALU_Final|Decoder3~10                                                         ; |ALU_Final|Decoder3~10                                                         ; out0             ;
; |ALU_Final|Equal0~4                                                            ; |ALU_Final|Equal0~4                                                            ; out0             ;
; |ALU_Final|Equal1~33                                                           ; |ALU_Final|Equal1~33                                                           ; out0             ;
; |ALU_Final|Equal2~33                                                           ; |ALU_Final|Equal2~33                                                           ; out0             ;
; |ALU_Final|Equal3~33                                                           ; |ALU_Final|Equal3~33                                                           ; out0             ;
; |ALU_Final|Equal4~33                                                           ; |ALU_Final|Equal4~33                                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux16|sel_node[2]                                           ; |ALU_Final|lpm_mux:Mux16|sel_node[2]                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00016|_~0                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00016|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00016|result_node~1             ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00016|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~8                       ; |ALU_Final|lpm_mux:Mux16|muxlut:$00010|muxlut:$00012|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|sel_node[2]                                           ; |ALU_Final|lpm_mux:Mux15|sel_node[2]                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|_~0                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|result_node~0             ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|result_node~1             ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|result_node               ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00016|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~1                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~4                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~5                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~8                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|result_node               ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00014|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~1                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~4                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~8                       ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|result_node               ; |ALU_Final|lpm_mux:Mux15|muxlut:$00010|muxlut:$00012|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux14|sel_node[2]                                           ; |ALU_Final|lpm_mux:Mux14|sel_node[2]                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00016|_~0                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00016|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00016|result_node~1             ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00016|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~4                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~8                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00014|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~4                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~8                       ; |ALU_Final|lpm_mux:Mux14|muxlut:$00010|muxlut:$00012|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|sel_node[2]                                           ; |ALU_Final|lpm_mux:Mux13|sel_node[2]                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|_~0                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|result_node~0             ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|result_node~0             ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|result_node~1             ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|result_node               ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00016|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~1                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~4                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~5                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~8                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|result_node               ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00014|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~1                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~5                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~8                       ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|result_node               ; |ALU_Final|lpm_mux:Mux13|muxlut:$00010|muxlut:$00012|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux12|sel_node[2]                                           ; |ALU_Final|lpm_mux:Mux12|sel_node[2]                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00016|_~0                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00016|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00016|result_node~1             ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00016|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~4                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|result_node~1             ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00014|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~8                       ; |ALU_Final|lpm_mux:Mux12|muxlut:$00010|muxlut:$00012|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|sel_node[2]                                           ; |ALU_Final|lpm_mux:Mux11|sel_node[2]                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00016|_~0                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00016|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00016|result_node~1             ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00016|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~4                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~8                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00014|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~4                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~8                       ; |ALU_Final|lpm_mux:Mux11|muxlut:$00010|muxlut:$00012|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|sel_node[2]                                           ; |ALU_Final|lpm_mux:Mux10|sel_node[2]                                           ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00016|_~0                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00016|_~0                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00016|result_node~1             ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00016|result_node~1             ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~1                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~1                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~4                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~5                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~5                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~8                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|result_node               ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00014|result_node               ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~4                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~4                       ; out0             ;
; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~8                       ; |ALU_Final|lpm_mux:Mux10|muxlut:$00010|muxlut:$00012|_~8                       ; out0             ;
; |ALU_Final|lpm_mux:Mux9|sel_node[2]                                            ; |ALU_Final|lpm_mux:Mux9|sel_node[2]                                            ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|_~0                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|result_node~0              ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|result_node~1              ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|result_node                ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~1                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~4                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~5                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~8                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|result_node                ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~1                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~4                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~8                        ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|result_node                ; |ALU_Final|lpm_mux:Mux9|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux8|sel_node[2]                                            ; |ALU_Final|lpm_mux:Mux8|sel_node[2]                                            ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00016|_~0                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00016|result_node~1              ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~8                        ; |ALU_Final|lpm_mux:Mux8|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|sel_node[2]                                            ; |ALU_Final|lpm_mux:Mux7|sel_node[2]                                            ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00016|_~0                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00016|result_node~1              ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~1                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~4                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~5                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~8                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|result_node                ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~4                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~8                        ; |ALU_Final|lpm_mux:Mux7|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|sel_node[2]                                            ; |ALU_Final|lpm_mux:Mux6|sel_node[2]                                            ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~0                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~0              ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1              ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node                ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~1                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~4                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~5                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node                ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~1                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~4                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~8                        ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node                ; |ALU_Final|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~1                                      ; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~1                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~4                                      ; |ALU_Final|lpm_mux:Mux3|muxlut:$00009|_~4                                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                      ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[0]                        ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[0]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]~0                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]~0                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]                    ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]                    ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~0                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~0                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~1                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~1                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~2                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~2                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~3                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~3                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[4]~1                      ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[4]~1                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[4]                        ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[4]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[3]                        ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[3]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[2]                        ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[2]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[1]                        ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|datab_node[1]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[4]~1                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[4]~1                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]~2                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]~2                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]~3                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]~3                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]~4                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]~4                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~4                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~4                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~5                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~5                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~6                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~6                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~7                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~7                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~8                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~8                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~9                                  ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~9                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~10                                 ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~10                                 ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~11                                 ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~11                                 ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~12                                 ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~12                                 ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~13                                 ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~13                                 ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~14                                 ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~14                                 ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~15                                 ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~15                                 ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~16                                 ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~16                                 ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~17                                 ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~17                                 ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~18                                 ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~18                                 ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~19                                 ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|_~19                                 ; out0             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[2]      ; cout             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |ALU_Final|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~1                                      ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~1                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~4                                      ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~4                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~5                                      ; |ALU_Final|lpm_mux:Mux2|muxlut:$00009|_~5                                      ; out0             ;
; |ALU_Final|lpm_mux:Mux1|sel_node[2]                                            ; |ALU_Final|lpm_mux:Mux1|sel_node[2]                                            ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; |ALU_Final|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                      ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~2                                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~2                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|datab_node[1]~1                      ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|datab_node[1]~1                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|datab_node[1]                        ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|datab_node[1]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]~1                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]~1                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~4                                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~4                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~5                                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~5                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~6                                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~6                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~7                                  ; |ALU_Final|lpm_add_sub:Add2|addcore:adder|_~7                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|result_node[1]                                     ; |ALU_Final|lpm_add_sub:Add1|result_node[1]                                     ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                      ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~0                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~0                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~2                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~2                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~3                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~3                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|datab_node[1]~1                      ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|datab_node[1]~1                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|datab_node[1]                        ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|datab_node[1]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~1                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~1                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                    ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                    ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~4                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~4                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~5                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~5                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~6                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~6                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~7                                  ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|_~7                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; sout             ;
; |ALU_Final|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |ALU_Final|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |ALU_Final|lpm_mux:Mux0|sel_node[2]                                            ; |ALU_Final|lpm_mux:Mux0|sel_node[2]                                            ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; |ALU_Final|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~1                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~2                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[2]~1                      ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[2]~1                      ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~1                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~1                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~4                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~5                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~6                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~8                                  ; out0             ;
; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |ALU_Final|lpm_add_sub:Add0|addcore:adder|_~10                                 ; out0             ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu Dec 22 13:33:48 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ALU_Final -c ALU_Final
Info: Using vector source file "J:/CSE460/Lab/CSE460_final/ALU_Final.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      56.87 %
Info: Number of transitions in simulation is 16455
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Thu Dec 22 13:33:49 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


