[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PreprocFunc/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 372
LIB: work
FILE: ${SURELOG_DIR}/tests/PreprocFunc/dut.sv
INCL f<108>: ${SURELOG_DIR}/tests/PreprocFunc/inc.h
n<> u<371> t<Top_level_rule> c<1> l<5:1> el<46:1>
  n<> u<1> t<Null_rule> p<371> s<370> l<5:1> el<5:1>
  n<> u<370> t<Source_text> p<371> c<369> l<5:1> el<45:10>
    n<> u<369> t<Description> p<370> c<368> l<5:1> el<45:10>
      n<> u<368> t<Module_declaration> p<369> c<6> l<5:1> el<45:10>
        n<> u<6> t<Module_nonansi_header> p<368> c<2> s<23> l<5:1> el<5:20>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<5:1> el<5:7>
          n<asym_ram> u<3> t<STRING_CONST> p<6> s<4> l<5:8> el<5:16>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<5:17> el<5:17>
          n<> u<5> t<Port_list> p<6> l<5:17> el<5:19>
        n<> u<23> t<Module_item> p<368> c<22> s<40> l<6:1> el<6:22>
          n<> u<22> t<Non_port_module_item> p<23> c<21> l<6:1> el<6:22>
            n<> u<21> t<Module_or_generate_item> p<22> c<20> l<6:1> el<6:22>
              n<> u<20> t<Module_common_item> p<21> c<19> l<6:1> el<6:22>
                n<> u<19> t<Module_or_generate_item_declaration> p<20> c<18> l<6:1> el<6:22>
                  n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<6:1> el<6:22>
                    n<> u<17> t<Parameter_declaration> p<18> c<7> l<6:1> el<6:21>
                      n<> u<7> t<Data_type_or_implicit> p<17> s<16> l<6:11> el<6:11>
                      n<> u<16> t<Param_assignment_list> p<17> c<15> l<6:11> el<6:21>
                        n<> u<15> t<Param_assignment> p<16> c<8> l<6:11> el<6:21>
                          n<WIDTHB> u<8> t<STRING_CONST> p<15> s<14> l<6:11> el<6:17>
                          n<> u<14> t<Constant_param_expression> p<15> c<13> l<6:20> el<6:21>
                            n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<6:20> el<6:21>
                              n<> u<12> t<Constant_expression> p<13> c<11> l<6:20> el<6:21>
                                n<> u<11> t<Constant_primary> p<12> c<10> l<6:20> el<6:21>
                                  n<> u<10> t<Primary_literal> p<11> c<9> l<6:20> el<6:21>
                                    n<4> u<9> t<INT_CONST> p<10> l<6:20> el<6:21>
        n<> u<40> t<Module_item> p<368> c<39> s<235> l<7:1> el<7:22>
          n<> u<39> t<Non_port_module_item> p<40> c<38> l<7:1> el<7:22>
            n<> u<38> t<Module_or_generate_item> p<39> c<37> l<7:1> el<7:22>
              n<> u<37> t<Module_common_item> p<38> c<36> l<7:1> el<7:22>
                n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<7:1> el<7:22>
                  n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<7:1> el<7:22>
                    n<> u<34> t<Parameter_declaration> p<35> c<24> l<7:1> el<7:21>
                      n<> u<24> t<Data_type_or_implicit> p<34> s<33> l<7:11> el<7:11>
                      n<> u<33> t<Param_assignment_list> p<34> c<32> l<7:11> el<7:21>
                        n<> u<32> t<Param_assignment> p<33> c<25> l<7:11> el<7:21>
                          n<WIDTHA> u<25> t<STRING_CONST> p<32> s<31> l<7:11> el<7:17>
                          n<> u<31> t<Constant_param_expression> p<32> c<30> l<7:20> el<7:21>
                            n<> u<30> t<Constant_mintypmax_expression> p<31> c<29> l<7:20> el<7:21>
                              n<> u<29> t<Constant_expression> p<30> c<28> l<7:20> el<7:21>
                                n<> u<28> t<Constant_primary> p<29> c<27> l<7:20> el<7:21>
                                  n<> u<27> t<Primary_literal> p<28> c<26> l<7:20> el<7:21>
                                    n<4> u<26> t<INT_CONST> p<27> l<7:20> el<7:21>
        n<> u<235> t<Module_item> p<368> c<234> s<278> l<13:1> el<28:12>
          n<> u<234> t<Non_port_module_item> p<235> c<233> l<13:1> el<28:12>
            n<> u<233> t<Module_or_generate_item> p<234> c<232> l<13:1> el<28:12>
              n<> u<232> t<Module_common_item> p<233> c<231> l<13:1> el<28:12>
                n<> u<231> t<Module_or_generate_item_declaration> p<232> c<230> l<13:1> el<28:12>
                  n<> u<230> t<Package_or_generate_item_declaration> p<231> c<229> l<13:1> el<28:12>
                    n<> u<229> t<Function_declaration> p<230> c<228> l<13:1> el<28:12>
                      n<> u<228> t<Function_body_declaration> p<229> c<44> l<13:10> el<28:12>
                        n<> u<44> t<Function_data_type_or_implicit> p<228> c<43> s<45> l<13:10> el<13:17>
                          n<> u<43> t<Function_data_type> p<44> c<42> l<13:10> el<13:17>
                            n<> u<42> t<Data_type> p<43> c<41> l<13:10> el<13:17>
                              n<> u<41> t<IntegerAtomType_Integer> p<42> l<13:10> el<13:17>
                        n<log2> u<45> t<STRING_CONST> p<228> s<82> l<13:18> el<13:22>
                        n<> u<82> t<Tf_item_declaration_list> p<228> c<53> s<226> l<14:1> el<16:13>
                          n<> u<53> t<Tf_item_declaration> p<82> c<52> s<72> l<14:1> el<14:21>
                            n<> u<52> t<Tf_port_declaration> p<53> c<46> l<14:1> el<14:21>
                              n<> u<46> t<TfPortDir_Inp> p<52> s<49> l<14:1> el<14:6>
                              n<> u<49> t<Data_type_or_implicit> p<52> c<48> s<51> l<14:7> el<14:14>
                                n<> u<48> t<Data_type> p<49> c<47> l<14:7> el<14:14>
                                  n<> u<47> t<IntegerAtomType_Integer> p<48> l<14:7> el<14:14>
                              n<> u<51> t<Tf_variable_identifier_list> p<52> c<50> l<14:15> el<14:20>
                                n<value> u<50> t<STRING_CONST> p<51> l<14:15> el<14:20>
                          n<> u<72> t<Tf_item_declaration> p<82> c<71> s<81> l<15:1> el<15:20>
                            n<> u<71> t<Block_item_declaration> p<72> c<70> l<15:1> el<15:20>
                              n<> u<70> t<Data_declaration> p<71> c<69> l<15:1> el<15:20>
                                n<> u<69> t<Variable_declaration> p<70> c<65> l<15:1> el<15:20>
                                  n<> u<65> t<Data_type> p<69> c<54> s<68> l<15:1> el<15:11>
                                    n<> u<54> t<IntVec_TypeReg> p<65> s<64> l<15:1> el<15:4>
                                    n<> u<64> t<Packed_dimension> p<65> c<63> l<15:5> el<15:11>
                                      n<> u<63> t<Constant_range> p<64> c<58> l<15:6> el<15:10>
                                        n<> u<58> t<Constant_expression> p<63> c<57> s<62> l<15:6> el<15:8>
                                          n<> u<57> t<Constant_primary> p<58> c<56> l<15:6> el<15:8>
                                            n<> u<56> t<Primary_literal> p<57> c<55> l<15:6> el<15:8>
                                              n<31> u<55> t<INT_CONST> p<56> l<15:6> el<15:8>
                                        n<> u<62> t<Constant_expression> p<63> c<61> l<15:9> el<15:10>
                                          n<> u<61> t<Constant_primary> p<62> c<60> l<15:9> el<15:10>
                                            n<> u<60> t<Primary_literal> p<61> c<59> l<15:9> el<15:10>
                                              n<0> u<59> t<INT_CONST> p<60> l<15:9> el<15:10>
                                  n<> u<68> t<Variable_decl_assignment_list> p<69> c<67> l<15:12> el<15:19>
                                    n<> u<67> t<Variable_decl_assignment> p<68> c<66> l<15:12> el<15:19>
                                      n<shifted> u<66> t<STRING_CONST> p<67> l<15:12> el<15:19>
                          n<> u<81> t<Tf_item_declaration> p<82> c<80> l<16:1> el<16:13>
                            n<> u<80> t<Block_item_declaration> p<81> c<79> l<16:1> el<16:13>
                              n<> u<79> t<Data_declaration> p<80> c<78> l<16:1> el<16:13>
                                n<> u<78> t<Variable_declaration> p<79> c<74> l<16:1> el<16:13>
                                  n<> u<74> t<Data_type> p<78> c<73> s<77> l<16:1> el<16:8>
                                    n<> u<73> t<IntegerAtomType_Integer> p<74> l<16:1> el<16:8>
                                  n<> u<77> t<Variable_decl_assignment_list> p<78> c<76> l<16:9> el<16:12>
                                    n<> u<76> t<Variable_decl_assignment> p<77> c<75> l<16:9> el<16:12>
                                      n<res> u<75> t<STRING_CONST> p<76> l<16:9> el<16:12>
                        n<> u<226> t<Function_statement_or_null> p<228> c<225> s<227> l<17:1> el<27:4>
                          n<> u<225> t<Statement> p<226> c<224> l<17:1> el<27:4>
                            n<> u<224> t<Statement_item> p<225> c<223> l<17:1> el<27:4>
                              n<> u<223> t<Seq_block> p<224> c<221> l<17:1> el<27:4>
                                n<> u<221> t<Statement_or_null> p<223> c<220> s<222> l<18:2> el<26:5>
                                  n<> u<220> t<Statement> p<221> c<219> l<18:2> el<26:5>
                                    n<> u<219> t<Statement_item> p<220> c<218> l<18:2> el<26:5>
                                      n<> u<218> t<Conditional_statement> p<219> c<94> l<18:2> el<26:5>
                                        n<> u<94> t<Cond_predicate> p<218> c<93> s<109> l<18:6> el<18:15>
                                          n<> u<93> t<Expression_or_cond_pattern> p<94> c<92> l<18:6> el<18:15>
                                            n<> u<92> t<Expression> p<93> c<86> l<18:6> el<18:15>
                                              n<> u<86> t<Expression> p<92> c<85> s<91> l<18:6> el<18:11>
                                                n<> u<85> t<Primary> p<86> c<84> l<18:6> el<18:11>
                                                  n<> u<84> t<Primary_literal> p<85> c<83> l<18:6> el<18:11>
                                                    n<value> u<83> t<STRING_CONST> p<84> l<18:6> el<18:11>
                                              n<> u<91> t<BinOp_Less> p<92> s<90> l<18:12> el<18:13>
                                              n<> u<90> t<Expression> p<92> c<89> l<18:14> el<18:15>
                                                n<> u<89> t<Primary> p<90> c<88> l<18:14> el<18:15>
                                                  n<> u<88> t<Primary_literal> p<89> c<87> l<18:14> el<18:15>
                                                    n<2> u<87> t<INT_CONST> p<88> l<18:14> el<18:15>
                                        n<> u<109> t<Statement_or_null> p<218> c<108> s<217> l<19:3> el<19:16>
                                          n<> u<108> t<Statement> p<109> c<107> l<19:3> el<19:16>
                                            n<> u<107> t<Statement_item> p<108> c<106> l<19:3> el<19:16>
                                              n<> u<106> t<Blocking_assignment> p<107> c<105> l<19:3> el<19:15>
                                                n<> u<105> t<Operator_assignment> p<106> c<99> l<19:3> el<19:15>
                                                  n<> u<99> t<Variable_lvalue> p<105> c<96> s<100> l<19:3> el<19:7>
                                                    n<> u<96> t<Ps_or_hierarchical_identifier> p<99> c<95> s<98> l<19:3> el<19:7>
                                                      n<log2> u<95> t<STRING_CONST> p<96> l<19:3> el<19:7>
                                                    n<> u<98> t<Select> p<99> c<97> l<19:8> el<19:8>
                                                      n<> u<97> t<Bit_select> p<98> l<19:8> el<19:8>
                                                  n<> u<100> t<AssignOp_Assign> p<105> s<104> l<19:8> el<19:9>
                                                  n<> u<104> t<Expression> p<105> c<103> l<19:10> el<19:15>
                                                    n<> u<103> t<Primary> p<104> c<102> l<19:10> el<19:15>
                                                      n<> u<102> t<Primary_literal> p<103> c<101> l<19:10> el<19:15>
                                                        n<value> u<101> t<STRING_CONST> p<102> l<19:10> el<19:15>
                                        n<> u<217> t<Statement_or_null> p<218> c<216> l<21:2> el<26:5>
                                          n<> u<216> t<Statement> p<217> c<215> l<21:2> el<26:5>
                                            n<> u<215> t<Statement_item> p<216> c<214> l<21:2> el<26:5>
                                              n<> u<214> t<Seq_block> p<215> c<130> l<21:2> el<26:5>
                                                n<> u<130> t<Statement_or_null> p<214> c<129> s<197> l<22:3> el<22:21>
                                                  n<> u<129> t<Statement> p<130> c<128> l<22:3> el<22:21>
                                                    n<> u<128> t<Statement_item> p<129> c<127> l<22:3> el<22:21>
                                                      n<> u<127> t<Blocking_assignment> p<128> c<126> l<22:3> el<22:20>
                                                        n<> u<126> t<Operator_assignment> p<127> c<114> l<22:3> el<22:20>
                                                          n<> u<114> t<Variable_lvalue> p<126> c<111> s<115> l<22:3> el<22:10>
                                                            n<> u<111> t<Ps_or_hierarchical_identifier> p<114> c<110> s<113> l<22:3> el<22:10>
                                                              n<shifted> u<110> t<STRING_CONST> p<111> l<22:3> el<22:10>
                                                            n<> u<113> t<Select> p<114> c<112> l<22:11> el<22:11>
                                                              n<> u<112> t<Bit_select> p<113> l<22:11> el<22:11>
                                                          n<> u<115> t<AssignOp_Assign> p<126> s<125> l<22:11> el<22:12>
                                                          n<> u<125> t<Expression> p<126> c<119> l<22:13> el<22:20>
                                                            n<> u<119> t<Expression> p<125> c<118> s<124> l<22:13> el<22:18>
                                                              n<> u<118> t<Primary> p<119> c<117> l<22:13> el<22:18>
                                                                n<> u<117> t<Primary_literal> p<118> c<116> l<22:13> el<22:18>
                                                                  n<value> u<116> t<STRING_CONST> p<117> l<22:13> el<22:18>
                                                            n<> u<124> t<BinOp_Minus> p<125> s<123> l<22:18> el<22:19>
                                                            n<> u<123> t<Expression> p<125> c<122> l<22:19> el<22:20>
                                                              n<> u<122> t<Primary> p<123> c<121> l<22:19> el<22:20>
                                                                n<> u<121> t<Primary_literal> p<122> c<120> l<22:19> el<22:20>
                                                                  n<1> u<120> t<INT_CONST> p<121> l<22:19> el<22:20>
                                                n<> u<197> t<Statement_or_null> p<214> c<196> s<212> l<23:3> el<24:25>
                                                  n<> u<196> t<Statement> p<197> c<195> l<23:3> el<24:25>
                                                    n<> u<195> t<Statement_item> p<196> c<194> l<23:3> el<24:25>
                                                      n<> u<194> t<Loop_statement> p<195> c<193> l<23:3> el<24:25>
                                                        n<> u<193> t<FOR> p<194> s<142> l<23:3> el<23:6>
                                                        n<> u<142> t<For_initialization> p<194> c<141> s<152> l<23:8> el<23:13>
                                                          n<> u<141> t<Variable_assignment_list> p<142> c<140> l<23:8> el<23:13>
                                                            n<> u<140> t<Variable_assignment> p<141> c<135> l<23:8> el<23:13>
                                                              n<> u<135> t<Variable_lvalue> p<140> c<132> s<139> l<23:8> el<23:11>
                                                                n<> u<132> t<Ps_or_hierarchical_identifier> p<135> c<131> s<134> l<23:8> el<23:11>
                                                                  n<res> u<131> t<STRING_CONST> p<132> l<23:8> el<23:11>
                                                                n<> u<134> t<Select> p<135> c<133> l<23:11> el<23:11>
                                                                  n<> u<133> t<Bit_select> p<134> l<23:11> el<23:11>
                                                              n<> u<139> t<Expression> p<140> c<138> l<23:12> el<23:13>
                                                                n<> u<138> t<Primary> p<139> c<137> l<23:12> el<23:13>
                                                                  n<> u<137> t<Primary_literal> p<138> c<136> l<23:12> el<23:13>
                                                                    n<0> u<136> t<INT_CONST> p<137> l<23:12> el<23:13>
                                                        n<> u<152> t<Expression> p<194> c<146> s<171> l<23:15> el<23:24>
                                                          n<> u<146> t<Expression> p<152> c<145> s<151> l<23:15> el<23:22>
                                                            n<> u<145> t<Primary> p<146> c<144> l<23:15> el<23:22>
                                                              n<> u<144> t<Primary_literal> p<145> c<143> l<23:15> el<23:22>
                                                                n<shifted> u<143> t<STRING_CONST> p<144> l<23:15> el<23:22>
                                                          n<> u<151> t<BinOp_Great> p<152> s<150> l<23:22> el<23:23>
                                                          n<> u<150> t<Expression> p<152> c<149> l<23:23> el<23:24>
                                                            n<> u<149> t<Primary> p<150> c<148> l<23:23> el<23:24>
                                                              n<> u<148> t<Primary_literal> p<149> c<147> l<23:23> el<23:24>
                                                                n<0> u<147> t<INT_CONST> p<148> l<23:23> el<23:24>
                                                        n<> u<171> t<For_step> p<194> c<170> s<192> l<23:26> el<23:35>
                                                          n<> u<170> t<For_step_assignment> p<171> c<169> l<23:26> el<23:35>
                                                            n<> u<169> t<Operator_assignment> p<170> c<157> l<23:26> el<23:35>
                                                              n<> u<157> t<Variable_lvalue> p<169> c<154> s<158> l<23:26> el<23:29>
                                                                n<> u<154> t<Ps_or_hierarchical_identifier> p<157> c<153> s<156> l<23:26> el<23:29>
                                                                  n<res> u<153> t<STRING_CONST> p<154> l<23:26> el<23:29>
                                                                n<> u<156> t<Select> p<157> c<155> l<23:29> el<23:29>
                                                                  n<> u<155> t<Bit_select> p<156> l<23:29> el<23:29>
                                                              n<> u<158> t<AssignOp_Assign> p<169> s<168> l<23:29> el<23:30>
                                                              n<> u<168> t<Expression> p<169> c<162> l<23:30> el<23:35>
                                                                n<> u<162> t<Expression> p<168> c<161> s<167> l<23:30> el<23:33>
                                                                  n<> u<161> t<Primary> p<162> c<160> l<23:30> el<23:33>
                                                                    n<> u<160> t<Primary_literal> p<161> c<159> l<23:30> el<23:33>
                                                                      n<res> u<159> t<STRING_CONST> p<160> l<23:30> el<23:33>
                                                                n<> u<167> t<BinOp_Plus> p<168> s<166> l<23:33> el<23:34>
                                                                n<> u<166> t<Expression> p<168> c<165> l<23:34> el<23:35>
                                                                  n<> u<165> t<Primary> p<166> c<164> l<23:34> el<23:35>
                                                                    n<> u<164> t<Primary_literal> p<165> c<163> l<23:34> el<23:35>
                                                                      n<1> u<163> t<INT_CONST> p<164> l<23:34> el<23:35>
                                                        n<> u<192> t<Statement_or_null> p<194> c<191> l<24:4> el<24:25>
                                                          n<> u<191> t<Statement> p<192> c<190> l<24:4> el<24:25>
                                                            n<> u<190> t<Statement_item> p<191> c<189> l<24:4> el<24:25>
                                                              n<> u<189> t<Blocking_assignment> p<190> c<188> l<24:4> el<24:24>
                                                                n<> u<188> t<Operator_assignment> p<189> c<176> l<24:4> el<24:24>
                                                                  n<> u<176> t<Variable_lvalue> p<188> c<173> s<177> l<24:4> el<24:11>
                                                                    n<> u<173> t<Ps_or_hierarchical_identifier> p<176> c<172> s<175> l<24:4> el<24:11>
                                                                      n<shifted> u<172> t<STRING_CONST> p<173> l<24:4> el<24:11>
                                                                    n<> u<175> t<Select> p<176> c<174> l<24:12> el<24:12>
                                                                      n<> u<174> t<Bit_select> p<175> l<24:12> el<24:12>
                                                                  n<> u<177> t<AssignOp_Assign> p<188> s<187> l<24:12> el<24:13>
                                                                  n<> u<187> t<Expression> p<188> c<181> l<24:14> el<24:24>
                                                                    n<> u<181> t<Expression> p<187> c<180> s<186> l<24:14> el<24:21>
                                                                      n<> u<180> t<Primary> p<181> c<179> l<24:14> el<24:21>
                                                                        n<> u<179> t<Primary_literal> p<180> c<178> l<24:14> el<24:21>
                                                                          n<shifted> u<178> t<STRING_CONST> p<179> l<24:14> el<24:21>
                                                                    n<> u<186> t<BinOp_ShiftRight> p<187> s<185> l<24:21> el<24:23>
                                                                    n<> u<185> t<Expression> p<187> c<184> l<24:23> el<24:24>
                                                                      n<> u<184> t<Primary> p<185> c<183> l<24:23> el<24:24>
                                                                        n<> u<183> t<Primary_literal> p<184> c<182> l<24:23> el<24:24>
                                                                          n<1> u<182> t<INT_CONST> p<183> l<24:23> el<24:24>
                                                n<> u<212> t<Statement_or_null> p<214> c<211> s<213> l<25:3> el<25:14>
                                                  n<> u<211> t<Statement> p<212> c<210> l<25:3> el<25:14>
                                                    n<> u<210> t<Statement_item> p<211> c<209> l<25:3> el<25:14>
                                                      n<> u<209> t<Blocking_assignment> p<210> c<208> l<25:3> el<25:13>
                                                        n<> u<208> t<Operator_assignment> p<209> c<202> l<25:3> el<25:13>
                                                          n<> u<202> t<Variable_lvalue> p<208> c<199> s<203> l<25:3> el<25:7>
                                                            n<> u<199> t<Ps_or_hierarchical_identifier> p<202> c<198> s<201> l<25:3> el<25:7>
                                                              n<log2> u<198> t<STRING_CONST> p<199> l<25:3> el<25:7>
                                                            n<> u<201> t<Select> p<202> c<200> l<25:8> el<25:8>
                                                              n<> u<200> t<Bit_select> p<201> l<25:8> el<25:8>
                                                          n<> u<203> t<AssignOp_Assign> p<208> s<207> l<25:8> el<25:9>
                                                          n<> u<207> t<Expression> p<208> c<206> l<25:10> el<25:13>
                                                            n<> u<206> t<Primary> p<207> c<205> l<25:10> el<25:13>
                                                              n<> u<205> t<Primary_literal> p<206> c<204> l<25:10> el<25:13>
                                                                n<res> u<204> t<STRING_CONST> p<205> l<25:10> el<25:13>
                                                n<> u<213> t<END> p<214> l<26:2> el<26:5>
                                n<> u<222> t<END> p<223> l<27:1> el<27:4>
                        n<> u<227> t<ENDFUNCTION> p<228> l<28:1> el<28:12>
        n<> u<278> t<Module_item> p<368> c<277> s<321> l<30:1> el<30:44>
          n<> u<277> t<Non_port_module_item> p<278> c<276> l<30:1> el<30:44>
            n<> u<276> t<Module_or_generate_item> p<277> c<275> l<30:1> el<30:44>
              n<> u<275> t<Module_common_item> p<276> c<274> l<30:1> el<30:44>
                n<> u<274> t<Module_or_generate_item_declaration> p<275> c<273> l<30:1> el<30:44>
                  n<> u<273> t<Package_or_generate_item_declaration> p<274> c<272> l<30:1> el<30:44>
                    n<> u<272> t<Local_parameter_declaration> p<273> c<236> l<30:1> el<30:43>
                      n<> u<236> t<Data_type_or_implicit> p<272> s<271> l<30:12> el<30:12>
                      n<> u<271> t<Param_assignment_list> p<272> c<270> l<30:12> el<30:43>
                        n<> u<270> t<Param_assignment> p<271> c<237> l<30:12> el<30:43>
                          n<maxWIDTH> u<237> t<STRING_CONST> p<270> s<269> l<30:12> el<30:20>
                          n<> u<269> t<Constant_param_expression> p<270> c<268> l<9:18> el<9:61>
                            n<> u<268> t<Constant_mintypmax_expression> p<269> c<267> l<9:18> el<9:61>
                              n<> u<267> t<Constant_expression> p<268> c<266> l<9:18> el<9:61>
                                n<> u<266> t<Constant_primary> p<267> c<265> l<9:18> el<9:61>
                                  n<> u<265> t<Constant_concatenation> p<266> c<264> l<9:18> el<9:61>
                                    n<> u<264> t<Constant_expression> p<265> c<251> l<9:19> el<9:60>
                                      n<> u<251> t<Constant_expression> p<264> c<243> s<252> l<9:19> el<9:38>
                                        n<> u<243> t<Constant_expression> p<251> c<242> s<250> l<9:19> el<9:27>
                                          n<> u<242> t<Constant_primary> p<243> c<241> l<9:19> el<9:27>
                                            n<> u<241> t<Constant_expression> p<242> c<240> l<9:20> el<9:26>
                                              n<> u<240> t<Constant_primary> p<241> c<239> l<9:20> el<9:26>
                                                n<> u<239> t<Primary_literal> p<240> c<238> l<9:20> el<9:26>
                                                  n<WIDTHA> u<238> t<STRING_CONST> p<239> l<9:20> el<9:26>
                                        n<> u<250> t<BinOp_Great> p<251> s<249> l<9:28> el<9:29>
                                        n<> u<249> t<Constant_expression> p<251> c<248> l<9:30> el<9:38>
                                          n<> u<248> t<Constant_primary> p<249> c<247> l<9:30> el<9:38>
                                            n<> u<247> t<Constant_expression> p<248> c<246> l<9:31> el<9:37>
                                              n<> u<246> t<Constant_primary> p<247> c<245> l<9:31> el<9:37>
                                                n<> u<245> t<Primary_literal> p<246> c<244> l<9:31> el<9:37>
                                                  n<WIDTHB> u<244> t<STRING_CONST> p<245> l<9:31> el<9:37>
                                      n<> u<252> t<Conditional_operator> p<264> s<257> l<9:39> el<9:40>
                                      n<> u<257> t<Expression> p<264> c<256> s<263> l<9:41> el<9:49>
                                        n<> u<256> t<Expression> p<257> c<255> l<9:42> el<9:48>
                                          n<> u<255> t<Primary> p<256> c<254> l<9:42> el<9:48>
                                            n<> u<254> t<Primary_literal> p<255> c<253> l<9:42> el<9:48>
                                              n<WIDTHA> u<253> t<STRING_CONST> p<254> l<9:42> el<9:48>
                                      n<> u<263> t<Constant_expression> p<264> c<262> l<9:52> el<9:60>
                                        n<> u<262> t<Constant_primary> p<263> c<261> l<9:52> el<9:60>
                                          n<> u<261> t<Constant_expression> p<262> c<260> l<9:53> el<9:59>
                                            n<> u<260> t<Constant_primary> p<261> c<259> l<9:53> el<9:59>
                                              n<> u<259> t<Primary_literal> p<260> c<258> l<9:53> el<9:59>
                                                n<WIDTHB> u<258> t<STRING_CONST> p<259> l<9:53> el<9:59>
        n<> u<321> t<Module_item> p<368> c<320> s<344> l<35:1> el<35:44>
          n<> u<320> t<Non_port_module_item> p<321> c<319> l<35:1> el<35:44>
            n<> u<319> t<Module_or_generate_item> p<320> c<318> l<35:1> el<35:44>
              n<> u<318> t<Module_common_item> p<319> c<317> l<35:1> el<35:44>
                n<> u<317> t<Module_or_generate_item_declaration> p<318> c<316> l<35:1> el<35:44>
                  n<> u<316> t<Package_or_generate_item_declaration> p<317> c<315> l<35:1> el<35:44>
                    n<> u<315> t<Local_parameter_declaration> p<316> c<279> l<35:1> el<35:43>
                      n<> u<279> t<Data_type_or_implicit> p<315> s<314> l<35:12> el<35:12>
                      n<> u<314> t<Param_assignment_list> p<315> c<313> l<35:12> el<35:43>
                        n<> u<313> t<Param_assignment> p<314> c<280> l<35:12> el<35:43>
                          n<minWIDTH> u<280> t<STRING_CONST> p<313> s<312> l<35:12> el<35:20>
                          n<> u<312> t<Constant_param_expression> p<313> c<311> f<108> l<2:18> el<2:61>
                            n<> u<311> t<Constant_mintypmax_expression> p<312> c<310> f<108> l<2:18> el<2:61>
                              n<> u<310> t<Constant_expression> p<311> c<309> f<108> l<2:18> el<2:61>
                                n<> u<309> t<Constant_primary> p<310> c<308> f<108> l<2:18> el<2:61>
                                  n<> u<308> t<Constant_concatenation> p<309> c<307> f<108> l<2:18> el<2:61>
                                    n<> u<307> t<Constant_expression> p<308> c<294> f<108> l<2:19> el<2:60>
                                      n<> u<294> t<Constant_expression> p<307> c<286> s<295> f<108> l<2:19> el<2:38>
                                        n<> u<286> t<Constant_expression> p<294> c<285> s<293> f<108> l<2:19> el<2:27>
                                          n<> u<285> t<Constant_primary> p<286> c<284> f<108> l<2:19> el<2:27>
                                            n<> u<284> t<Constant_expression> p<285> c<283> f<108> l<2:20> el<2:26>
                                              n<> u<283> t<Constant_primary> p<284> c<282> f<108> l<2:20> el<2:26>
                                                n<> u<282> t<Primary_literal> p<283> c<281> f<108> l<2:20> el<2:26>
                                                  n<WIDTHA> u<281> t<STRING_CONST> p<282> f<108> l<2:20> el<2:26>
                                        n<> u<293> t<BinOp_Less> p<294> s<292> f<108> l<2:28> el<2:29>
                                        n<> u<292> t<Constant_expression> p<294> c<291> f<108> l<2:30> el<2:38>
                                          n<> u<291> t<Constant_primary> p<292> c<290> f<108> l<2:30> el<2:38>
                                            n<> u<290> t<Constant_expression> p<291> c<289> f<108> l<2:31> el<2:37>
                                              n<> u<289> t<Constant_primary> p<290> c<288> f<108> l<2:31> el<2:37>
                                                n<> u<288> t<Primary_literal> p<289> c<287> f<108> l<2:31> el<2:37>
                                                  n<WIDTHB> u<287> t<STRING_CONST> p<288> f<108> l<2:31> el<2:37>
                                      n<> u<295> t<Conditional_operator> p<307> s<300> f<108> l<2:39> el<2:40>
                                      n<> u<300> t<Expression> p<307> c<299> s<306> f<108> l<2:41> el<2:49>
                                        n<> u<299> t<Expression> p<300> c<298> f<108> l<2:42> el<2:48>
                                          n<> u<298> t<Primary> p<299> c<297> f<108> l<2:42> el<2:48>
                                            n<> u<297> t<Primary_literal> p<298> c<296> f<108> l<2:42> el<2:48>
                                              n<WIDTHA> u<296> t<STRING_CONST> p<297> f<108> l<2:42> el<2:48>
                                      n<> u<306> t<Constant_expression> p<307> c<305> f<108> l<2:52> el<2:60>
                                        n<> u<305> t<Constant_primary> p<306> c<304> f<108> l<2:52> el<2:60>
                                          n<> u<304> t<Constant_expression> p<305> c<303> f<108> l<2:53> el<2:59>
                                            n<> u<303> t<Constant_primary> p<304> c<302> f<108> l<2:53> el<2:59>
                                              n<> u<302> t<Primary_literal> p<303> c<301> f<108> l<2:53> el<2:59>
                                                n<WIDTHB> u<301> t<STRING_CONST> p<302> f<108> l<2:53> el<2:59>
        n<> u<344> t<Module_item> p<368> c<343> s<366> l<39:1> el<39:40>
          n<> u<343> t<Non_port_module_item> p<344> c<342> l<39:1> el<39:40>
            n<> u<342> t<Module_or_generate_item> p<343> c<341> l<39:1> el<39:40>
              n<> u<341> t<Module_common_item> p<342> c<340> l<39:1> el<39:40>
                n<> u<340> t<Module_or_generate_item_declaration> p<341> c<339> l<39:1> el<39:40>
                  n<> u<339> t<Package_or_generate_item_declaration> p<340> c<338> l<39:1> el<39:40>
                    n<> u<338> t<Local_parameter_declaration> p<339> c<322> l<39:1> el<39:39>
                      n<> u<322> t<Data_type_or_implicit> p<338> s<337> l<39:12> el<39:12>
                      n<> u<337> t<Param_assignment_list> p<338> c<336> l<39:12> el<39:39>
                        n<> u<336> t<Param_assignment> p<337> c<323> l<39:12> el<39:39>
                          n<RATIO> u<323> t<STRING_CONST> p<336> s<335> l<39:12> el<39:17>
                          n<> u<335> t<Constant_param_expression> p<336> c<334> l<39:20> el<39:39>
                            n<> u<334> t<Constant_mintypmax_expression> p<335> c<333> l<39:20> el<39:39>
                              n<> u<333> t<Constant_expression> p<334> c<327> l<39:20> el<39:39>
                                n<> u<327> t<Constant_expression> p<333> c<326> s<332> l<39:20> el<39:28>
                                  n<> u<326> t<Constant_primary> p<327> c<325> l<39:20> el<39:28>
                                    n<> u<325> t<Primary_literal> p<326> c<324> l<39:20> el<39:28>
                                      n<maxWIDTH> u<324> t<STRING_CONST> p<325> l<39:20> el<39:28>
                                n<> u<332> t<BinOp_Div> p<333> s<331> l<39:29> el<39:30>
                                n<> u<331> t<Constant_expression> p<333> c<330> l<39:31> el<39:39>
                                  n<> u<330> t<Constant_primary> p<331> c<329> l<39:31> el<39:39>
                                    n<> u<329> t<Primary_literal> p<330> c<328> l<39:31> el<39:39>
                                      n<minWIDTH> u<328> t<STRING_CONST> p<329> l<39:31> el<39:39>
        n<> u<366> t<Module_item> p<368> c<365> s<367> l<42:1> el<42:36>
          n<> u<365> t<Non_port_module_item> p<366> c<364> l<42:1> el<42:36>
            n<> u<364> t<Module_or_generate_item> p<365> c<363> l<42:1> el<42:36>
              n<> u<363> t<Module_common_item> p<364> c<362> l<42:1> el<42:36>
                n<> u<362> t<Module_or_generate_item_declaration> p<363> c<361> l<42:1> el<42:36>
                  n<> u<361> t<Package_or_generate_item_declaration> p<362> c<360> l<42:1> el<42:36>
                    n<> u<360> t<Local_parameter_declaration> p<361> c<345> l<42:1> el<42:35>
                      n<> u<345> t<Data_type_or_implicit> p<360> s<359> l<42:12> el<42:12>
                      n<> u<359> t<Param_assignment_list> p<360> c<358> l<42:12> el<42:35>
                        n<> u<358> t<Param_assignment> p<359> c<346> l<42:12> el<42:35>
                          n<log2RATIO> u<346> t<STRING_CONST> p<358> s<357> l<42:12> el<42:21>
                          n<> u<357> t<Constant_param_expression> p<358> c<356> l<42:24> el<42:35>
                            n<> u<356> t<Constant_mintypmax_expression> p<357> c<355> l<42:24> el<42:35>
                              n<> u<355> t<Constant_expression> p<356> c<354> l<42:24> el<42:35>
                                n<> u<354> t<Constant_primary> p<355> c<353> l<42:24> el<42:35>
                                  n<> u<353> t<Subroutine_call> p<354> c<347> l<42:24> el<42:35>
                                    n<log2> u<347> t<STRING_CONST> p<353> s<352> l<42:24> el<42:28>
                                    n<> u<352> t<Argument_list> p<353> c<351> l<42:29> el<42:34>
                                      n<> u<351> t<Expression> p<352> c<350> l<42:29> el<42:34>
                                        n<> u<350> t<Primary> p<351> c<349> l<42:29> el<42:34>
                                          n<> u<349> t<Primary_literal> p<350> c<348> l<42:29> el<42:34>
                                            n<RATIO> u<348> t<STRING_CONST> p<349> l<42:29> el<42:34>
        n<> u<367> t<ENDMODULE> p<368> l<45:1> el<45:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PreprocFunc/dut.sv:5:1: No timescale set for "asym_ram".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PreprocFunc/dut.sv:5:1: Compile module "work@asym_ram".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             6
Begin                                                  2
ClassDefn                                              8
ClassTypespec                                          8
Constant                                              17
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
ForStmt                                                1
FuncCall                                               1
Function                                              10
IODecl                                                12
Identifier                                            31
IfElse                                                 1
IntTypespec                                            9
IntegerNet                                             1
IntegerTypespec                                        4
LogicNet                                               1
LogicTypespec                                          3
Module                                                 1
ModuleTypespec                                         1
Operation                                             12
Package                                                1
ParamAssign                                            6
Parameter                                              6
PreprocMacroDefinition                                 2
PreprocMacroInstance                                   2
Range                                                  2
RefObj                                                24
RefTypespec                                           17
SourceFile                                             2
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PreprocFunc/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
  |vpiIncludes:
  \_SourceFile: (inc.h), file:${SURELOG_DIR}/tests/PreprocFunc/inc.h, line:2:1, endln:2:17
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv
    |vpiName:inc.h
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (min), line:2:1, endln:2:41
      |vpiParent:
      \_SourceFile: (inc.h), file:${SURELOG_DIR}/tests/PreprocFunc/inc.h, line:2:1, endln:2:17
      |vpiName:min
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:18
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (max), line:9:1, endln:9:41
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv
    |vpiName:max
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:18
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (max), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:30:23, endln:30:43
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv
    |vpiName:max
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (max), line:9:1, endln:9:41
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:18
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:61
    |vpiSourceStartLine:33
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:33
    |vpiSourceEndColumn:66
    |vpiObject:
    \_Operation: , line:9:18, endln:9:61
      |vpiParent:
      \_ParamAssign: , line:30:12, endln:30:43
      |vpiOpType:33
      |vpiOperand:
      \_Operation: , line:9:19, endln:9:60
        |vpiParent:
        \_Operation: , line:9:18, endln:9:61
        |vpiOpType:32
        |vpiOperand:
        \_Operation: , line:9:19, endln:9:38
          |vpiParent:
          \_Operation: , line:9:19, endln:9:60
          |vpiOpType:18
          |vpiOperand:
          \_RefObj: (work@asym_ram.WIDTHA), line:9:20, endln:9:26
            |vpiParent:
            \_Operation: , line:9:19, endln:9:38
            |vpiName:WIDTHA
            |vpiFullName:work@asym_ram.WIDTHA
            |vpiActual:
            \_Parameter: (work@asym_ram.WIDTHA), line:7:11, endln:7:21
          |vpiOperand:
          \_RefObj: (work@asym_ram.WIDTHB), line:9:31, endln:9:37
            |vpiParent:
            \_Operation: , line:9:19, endln:9:38
            |vpiName:WIDTHB
            |vpiFullName:work@asym_ram.WIDTHB
            |vpiActual:
            \_Parameter: (work@asym_ram.WIDTHB), line:6:11, endln:6:21
        |vpiOperand:
        \_RefObj: (work@asym_ram.WIDTHA), line:9:42, endln:9:48
          |vpiParent:
          \_Operation: , line:9:19, endln:9:60
          |vpiName:WIDTHA
          |vpiFullName:work@asym_ram.WIDTHA
          |vpiActual:
          \_Parameter: (work@asym_ram.WIDTHA), line:7:11, endln:7:21
        |vpiOperand:
        \_RefObj: (work@asym_ram.WIDTHB), line:9:53, endln:9:59
          |vpiParent:
          \_Operation: , line:9:19, endln:9:60
          |vpiName:WIDTHB
          |vpiFullName:work@asym_ram.WIDTHB
          |vpiActual:
          \_Parameter: (work@asym_ram.WIDTHB), line:6:11, endln:6:21
    |vpiObject:
    \_RefObj: (work@asym_ram.WIDTHA), line:9:20, endln:9:26
    |vpiObject:
    \_Operation: , line:9:19, endln:9:38
    |vpiObject:
    \_RefObj: (work@asym_ram.WIDTHB), line:9:31, endln:9:37
    |vpiObject:
    \_Operation: , line:9:19, endln:9:60
    |vpiObject:
    \_RefObj: (work@asym_ram.WIDTHA), line:9:42, endln:9:48
    |vpiObject:
    \_RefObj: (work@asym_ram.WIDTHB), line:9:53, endln:9:59
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (min), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:35:23, endln:35:43
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv
    |vpiName:min
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (min), line:2:1, endln:2:41
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:18
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:61
    |vpiSourceStartLine:38
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:38
    |vpiSourceEndColumn:66
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (builtin)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (array)
      |vpiParent:
      \_ClassDefn: (builtin::array)
      |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (queue)
      |vpiParent:
      \_ClassDefn: (builtin::queue)
      |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (string)
      |vpiParent:
      \_ClassDefn: (builtin::string)
      |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (system)
      |vpiParent:
      \_ClassDefn: (builtin::system)
      |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (any_sverilog_class)
      |vpiParent:
      \_ClassDefn: (builtin::any_sverilog_class)
      |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (mailbox)
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:1:3, endln:27:11
      |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: , line:3:19, endln:3:22
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: , line:3:19, endln:3:22
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (peek)
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (process)
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:30:3, endln:52:11
      |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (kill)
        |vpiParent:
        \_Task: (builtin::process::kill), line:40:5, endln:41:12
        |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (await)
        |vpiParent:
        \_Task: (builtin::process::await), line:43:5, endln:44:12
        |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (suspend)
        |vpiParent:
        \_Task: (builtin::process::suspend), line:46:5, endln:47:12
        |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (resume)
        |vpiParent:
        \_Task: (builtin::process::resume), line:49:5, endln:50:12
        |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (state)
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (semaphore)
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:55:3, endln:69:11
      |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: , line:57:18, endln:57:21
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: , line:57:18, endln:57:21
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:14, endln:66:17
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiTypedef:
  \_ClassTypespec: (array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiClassDefn:
    \_ClassDefn: (builtin::array)
  |vpiTypedef:
  \_ClassTypespec: (queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiClassDefn:
    \_ClassDefn: (builtin::queue)
  |vpiTypedef:
  \_ClassTypespec: (string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiClassDefn:
    \_ClassDefn: (builtin::string)
  |vpiTypedef:
  \_ClassTypespec: (system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiClassDefn:
    \_ClassDefn: (builtin::system)
  |vpiTypedef:
  \_ClassTypespec: (any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiClassDefn:
    \_ClassDefn: (builtin::any_sverilog_class)
  |vpiTypedef:
  \_ClassTypespec: (mailbox)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiClassDefn:
    \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:1:3, endln:27:11
  |vpiTypedef:
  \_ClassTypespec: (process)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiClassDefn:
    \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:30:3, endln:52:11
  |vpiTypedef:
  \_ClassTypespec: (semaphore)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiClassDefn:
    \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassTypespec: (array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassTypespec: (queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassTypespec: (string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassTypespec: (system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassTypespec: (any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassTypespec: (mailbox)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassTypespec: (process)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassTypespec: (semaphore)
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocFunc/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@asym_ram)
    |vpiParent:
    \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
    |vpiName:work@asym_ram
  |vpiParameter:
  \_Parameter: (work@asym_ram.WIDTHB), line:6:11, endln:6:21
    |vpiParent:
    \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
    |UINT:4
    |vpiName:WIDTHB
    |vpiFullName:work@asym_ram.WIDTHB
  |vpiParameter:
  \_Parameter: (work@asym_ram.WIDTHA), line:7:11, endln:7:21
    |vpiParent:
    \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
    |UINT:4
    |vpiName:WIDTHA
    |vpiFullName:work@asym_ram.WIDTHA
  |vpiParameter:
  \_Parameter: (work@asym_ram.maxWIDTH), line:30:12, endln:30:43
    |vpiParent:
    \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
    |vpiLocalParam:1
    |vpiName:maxWIDTH
    |vpiFullName:work@asym_ram.maxWIDTH
  |vpiParameter:
  \_Parameter: (work@asym_ram.minWIDTH), line:35:12, endln:35:43
    |vpiParent:
    \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
    |vpiLocalParam:1
    |vpiName:minWIDTH
    |vpiFullName:work@asym_ram.minWIDTH
  |vpiParameter:
  \_Parameter: (work@asym_ram.RATIO), line:39:12, endln:39:39
    |vpiParent:
    \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
    |vpiLocalParam:1
    |vpiName:RATIO
    |vpiFullName:work@asym_ram.RATIO
  |vpiParameter:
  \_Parameter: (work@asym_ram.log2RATIO), line:42:12, endln:42:35
    |vpiParent:
    \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
    |vpiLocalParam:1
    |vpiName:log2RATIO
    |vpiFullName:work@asym_ram.log2RATIO
  |vpiParamAssign:
  \_ParamAssign: , line:6:11, endln:6:21
    |vpiParent:
    \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
    |vpiRhs:
    \_Constant: , line:6:20, endln:6:21
      |vpiParent:
      \_ParamAssign: , line:6:11, endln:6:21
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@asym_ram.WIDTHB), line:6:11, endln:6:21
  |vpiParamAssign:
  \_ParamAssign: , line:7:11, endln:7:21
    |vpiParent:
    \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
    |vpiRhs:
    \_Constant: , line:7:20, endln:7:21
      |vpiParent:
      \_ParamAssign: , line:7:11, endln:7:21
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@asym_ram.WIDTHA), line:7:11, endln:7:21
  |vpiParamAssign:
  \_ParamAssign: , line:30:12, endln:30:43
    |vpiParent:
    \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
    |vpiRhs:
    \_Operation: , line:9:18, endln:9:61
    |vpiLhs:
    \_Parameter: (work@asym_ram.maxWIDTH), line:30:12, endln:30:43
  |vpiParamAssign:
  \_ParamAssign: , line:35:12, endln:35:43
    |vpiParent:
    \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
    |vpiRhs:
    \_Operation: , line:2:18, endln:2:61
      |vpiParent:
      \_ParamAssign: , line:35:12, endln:35:43
      |vpiOpType:33
      |vpiOperand:
      \_Operation: , line:2:19, endln:2:60
        |vpiParent:
        \_Operation: , line:2:18, endln:2:61
        |vpiOpType:32
        |vpiOperand:
        \_Operation: , line:2:19, endln:2:38
          |vpiParent:
          \_Operation: , line:2:19, endln:2:60
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@asym_ram.WIDTHA), line:2:20, endln:2:26
            |vpiParent:
            \_Operation: , line:2:19, endln:2:38
            |vpiName:WIDTHA
            |vpiFullName:work@asym_ram.WIDTHA
            |vpiActual:
            \_Parameter: (work@asym_ram.WIDTHA), line:7:11, endln:7:21
          |vpiOperand:
          \_RefObj: (work@asym_ram.WIDTHB), line:2:31, endln:2:37
            |vpiParent:
            \_Operation: , line:2:19, endln:2:38
            |vpiName:WIDTHB
            |vpiFullName:work@asym_ram.WIDTHB
            |vpiActual:
            \_Parameter: (work@asym_ram.WIDTHB), line:6:11, endln:6:21
        |vpiOperand:
        \_RefObj: (work@asym_ram.WIDTHA), line:2:42, endln:2:48
          |vpiParent:
          \_Operation: , line:2:19, endln:2:60
          |vpiName:WIDTHA
          |vpiFullName:work@asym_ram.WIDTHA
          |vpiActual:
          \_Parameter: (work@asym_ram.WIDTHA), line:7:11, endln:7:21
        |vpiOperand:
        \_RefObj: (work@asym_ram.WIDTHB), line:2:53, endln:2:59
          |vpiParent:
          \_Operation: , line:2:19, endln:2:60
          |vpiName:WIDTHB
          |vpiFullName:work@asym_ram.WIDTHB
          |vpiActual:
          \_Parameter: (work@asym_ram.WIDTHB), line:6:11, endln:6:21
    |vpiLhs:
    \_Parameter: (work@asym_ram.minWIDTH), line:35:12, endln:35:43
  |vpiParamAssign:
  \_ParamAssign: , line:39:12, endln:39:39
    |vpiParent:
    \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
    |vpiRhs:
    \_Operation: , line:39:20, endln:39:39
      |vpiParent:
      \_ParamAssign: , line:39:12, endln:39:39
      |vpiOpType:12
      |vpiOperand:
      \_RefObj: (work@asym_ram.maxWIDTH), line:39:20, endln:39:28
        |vpiParent:
        \_Operation: , line:39:20, endln:39:39
        |vpiName:maxWIDTH
        |vpiFullName:work@asym_ram.maxWIDTH
        |vpiActual:
        \_Parameter: (work@asym_ram.maxWIDTH), line:30:12, endln:30:43
      |vpiOperand:
      \_RefObj: (work@asym_ram.minWIDTH), line:39:31, endln:39:39
        |vpiParent:
        \_Operation: , line:39:20, endln:39:39
        |vpiName:minWIDTH
        |vpiFullName:work@asym_ram.minWIDTH
        |vpiActual:
        \_Parameter: (work@asym_ram.minWIDTH), line:35:12, endln:35:43
    |vpiLhs:
    \_Parameter: (work@asym_ram.RATIO), line:39:12, endln:39:39
  |vpiParamAssign:
  \_ParamAssign: , line:42:12, endln:42:35
    |vpiParent:
    \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
    |vpiRhs:
    \_FuncCall: (log2), line:42:24, endln:42:34
      |vpiParent:
      \_ParamAssign: , line:42:12, endln:42:35
      |vpiArgument:
      \_RefObj: (work@asym_ram.RATIO), line:42:29, endln:42:34
        |vpiParent:
        \_FuncCall: (log2), line:42:24, endln:42:34
        |vpiName:RATIO
        |vpiFullName:work@asym_ram.RATIO
        |vpiActual:
        \_Parameter: (work@asym_ram.RATIO), line:39:12, endln:39:39
      |vpiName:
      \_Identifier: (log2)
        |vpiParent:
        \_FuncCall: (log2), line:42:24, endln:42:34
        |vpiName:log2
      |vpiFunction:
      \_Function: (work@asym_ram.log2), line:13:1, endln:28:12
    |vpiLhs:
    \_Parameter: (work@asym_ram.log2RATIO), line:42:12, endln:42:35
  |vpiInternalScope:
  \_Function: (work@asym_ram.log2), line:13:1, endln:28:12
    |vpiParent:
    \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
    |vpiName:
    \_Identifier: (log2)
      |vpiParent:
      \_Function: (work@asym_ram.log2), line:13:1, endln:28:12
      |vpiName:log2
    |vpiFullName:work@asym_ram.log2
    |vpiInternalScope:
    \_Begin: (work@asym_ram.log2), line:17:1, endln:27:4
      |vpiParent:
      \_Function: (work@asym_ram.log2), line:13:1, endln:28:12
      |vpiFullName:work@asym_ram.log2
      |vpiStmt:
      \_IfElse: , line:18:2, endln:26:5
        |vpiParent:
        \_Begin: (work@asym_ram.log2), line:17:1, endln:27:4
        |vpiCondition:
        \_Operation: , line:18:6, endln:18:15
          |vpiParent:
          \_IfElse: , line:18:2, endln:26:5
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@asym_ram.log2.value), line:18:6, endln:18:11
            |vpiParent:
            \_Operation: , line:18:6, endln:18:15
            |vpiName:value
            |vpiFullName:work@asym_ram.log2.value
            |vpiActual:
            \_IODecl: (value), line:14:15, endln:14:20
          |vpiOperand:
          \_Constant: , line:18:14, endln:18:15
            |vpiParent:
            \_Operation: , line:18:6, endln:18:15
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiStmt:
        \_Assignment: , line:19:3, endln:19:15
          |vpiParent:
          \_IfElse: , line:18:2, endln:26:5
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_RefObj: (work@asym_ram.log2.value), line:19:10, endln:19:15
            |vpiParent:
            \_Assignment: , line:19:3, endln:19:15
            |vpiName:value
            |vpiFullName:work@asym_ram.log2.value
            |vpiActual:
            \_IODecl: (value), line:14:15, endln:14:20
          |vpiLhs:
          \_RefObj: (work@asym_ram.log2.log2), line:19:3, endln:19:7
            |vpiParent:
            \_Assignment: , line:19:3, endln:19:15
            |vpiName:log2
            |vpiFullName:work@asym_ram.log2.log2
            |vpiActual:
            \_Function: (work@asym_ram.log2), line:13:1, endln:28:12
        |vpiElseStmt:
        \_Begin: (work@asym_ram.log2), line:21:2, endln:26:5
          |vpiParent:
          \_IfElse: , line:18:2, endln:26:5
          |vpiFullName:work@asym_ram.log2
          |vpiInternalScope:
          \_ForStmt: (work@asym_ram.log2), line:23:3, endln:24:25
            |vpiParent:
            \_Begin: (work@asym_ram.log2), line:21:2, endln:26:5
            |vpiFullName:work@asym_ram.log2
            |vpiForInitStmt:
            \_Assignment: , line:23:8, endln:23:13
              |vpiParent:
              \_ForStmt: (work@asym_ram.log2), line:23:3, endln:24:25
              |vpiRhs:
              \_Constant: , line:23:12, endln:23:13
                |vpiParent:
                \_Assignment: , line:23:8, endln:23:13
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@asym_ram.log2.res), line:23:8, endln:23:11
                |vpiParent:
                \_Assignment: , line:23:8, endln:23:13
                |vpiName:res
                |vpiFullName:work@asym_ram.log2.res
                |vpiActual:
                \_IntegerNet: (work@asym_ram.log2.res), line:16:9, endln:16:12
            |vpiForIncStmt:
            \_Assignment: , line:23:26, endln:23:35
              |vpiParent:
              \_ForStmt: (work@asym_ram.log2), line:23:3, endln:24:25
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:23:30, endln:23:35
                |vpiParent:
                \_Assignment: , line:23:26, endln:23:35
                |vpiOpType:24
                |vpiOperand:
                \_RefObj: (work@asym_ram.log2.res), line:23:30, endln:23:33
                  |vpiParent:
                  \_Operation: , line:23:30, endln:23:35
                  |vpiName:res
                  |vpiFullName:work@asym_ram.log2.res
                  |vpiActual:
                  \_IntegerNet: (work@asym_ram.log2.res), line:16:9, endln:16:12
                |vpiOperand:
                \_Constant: , line:23:34, endln:23:35
                  |vpiParent:
                  \_Operation: , line:23:30, endln:23:35
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@asym_ram.log2.res), line:23:26, endln:23:29
                |vpiParent:
                \_Assignment: , line:23:26, endln:23:35
                |vpiName:res
                |vpiFullName:work@asym_ram.log2.res
                |vpiActual:
                \_IntegerNet: (work@asym_ram.log2.res), line:16:9, endln:16:12
            |vpiCondition:
            \_Operation: , line:23:15, endln:23:24
              |vpiParent:
              \_ForStmt: (work@asym_ram.log2), line:23:3, endln:24:25
              |vpiOpType:18
              |vpiOperand:
              \_RefObj: (work@asym_ram.log2.shifted), line:23:15, endln:23:22
                |vpiParent:
                \_Operation: , line:23:15, endln:23:24
                |vpiName:shifted
                |vpiFullName:work@asym_ram.log2.shifted
                |vpiActual:
                \_LogicNet: (work@asym_ram.log2.shifted), line:15:12, endln:15:19
              |vpiOperand:
              \_Constant: , line:23:23, endln:23:24
                |vpiParent:
                \_Operation: , line:23:15, endln:23:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiStmt:
            \_Assignment: , line:24:4, endln:24:24
              |vpiParent:
              \_ForStmt: (work@asym_ram.log2), line:23:3, endln:24:25
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:24:14, endln:24:24
                |vpiParent:
                \_Assignment: , line:24:4, endln:24:24
                |vpiOpType:23
                |vpiOperand:
                \_RefObj: (work@asym_ram.log2.shifted), line:24:14, endln:24:21
                  |vpiParent:
                  \_Operation: , line:24:14, endln:24:24
                  |vpiName:shifted
                  |vpiFullName:work@asym_ram.log2.shifted
                  |vpiActual:
                  \_LogicNet: (work@asym_ram.log2.shifted), line:15:12, endln:15:19
                |vpiOperand:
                \_Constant: , line:24:23, endln:24:24
                  |vpiParent:
                  \_Operation: , line:24:14, endln:24:24
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@asym_ram.log2.shifted), line:24:4, endln:24:11
                |vpiParent:
                \_Assignment: , line:24:4, endln:24:24
                |vpiName:shifted
                |vpiFullName:work@asym_ram.log2.shifted
                |vpiActual:
                \_LogicNet: (work@asym_ram.log2.shifted), line:15:12, endln:15:19
          |vpiStmt:
          \_Assignment: , line:22:3, endln:22:20
            |vpiParent:
            \_Begin: (work@asym_ram.log2), line:21:2, endln:26:5
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Operation: , line:22:13, endln:22:20
              |vpiParent:
              \_Assignment: , line:22:3, endln:22:20
              |vpiOpType:11
              |vpiOperand:
              \_RefObj: (work@asym_ram.log2.value), line:22:13, endln:22:18
                |vpiParent:
                \_Operation: , line:22:13, endln:22:20
                |vpiName:value
                |vpiFullName:work@asym_ram.log2.value
                |vpiActual:
                \_IODecl: (value), line:14:15, endln:14:20
              |vpiOperand:
              \_Constant: , line:22:19, endln:22:20
                |vpiParent:
                \_Operation: , line:22:13, endln:22:20
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiLhs:
            \_RefObj: (work@asym_ram.log2.shifted), line:22:3, endln:22:10
              |vpiParent:
              \_Assignment: , line:22:3, endln:22:20
              |vpiName:shifted
              |vpiFullName:work@asym_ram.log2.shifted
              |vpiActual:
              \_LogicNet: (work@asym_ram.log2.shifted), line:15:12, endln:15:19
          |vpiStmt:
          \_ForStmt: (work@asym_ram.log2), line:23:3, endln:24:25
          |vpiStmt:
          \_Assignment: , line:25:3, endln:25:13
            |vpiParent:
            \_Begin: (work@asym_ram.log2), line:21:2, endln:26:5
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_RefObj: (work@asym_ram.log2.res), line:25:10, endln:25:13
              |vpiParent:
              \_Assignment: , line:25:3, endln:25:13
              |vpiName:res
              |vpiFullName:work@asym_ram.log2.res
              |vpiActual:
              \_IntegerNet: (work@asym_ram.log2.res), line:16:9, endln:16:12
            |vpiLhs:
            \_RefObj: (work@asym_ram.log2.log2), line:25:3, endln:25:7
              |vpiParent:
              \_Assignment: , line:25:3, endln:25:13
              |vpiName:log2
              |vpiFullName:work@asym_ram.log2.log2
              |vpiActual:
              \_Function: (work@asym_ram.log2), line:13:1, endln:28:12
    |vpiTypedef:
    \_IntegerTypespec: , line:13:10, endln:13:17
      |vpiParent:
      \_Function: (work@asym_ram.log2), line:13:1, endln:28:12
      |vpiSigned:1
    |vpiTypedef:
    \_LogicTypespec: , line:15:1, endln:15:4
      |vpiParent:
      \_Function: (work@asym_ram.log2), line:13:1, endln:28:12
      |vpiRange:
      \_Range: , line:15:5, endln:15:11
        |vpiParent:
        \_LogicTypespec: , line:15:1, endln:15:4
        |vpiLeftRange:
        \_Constant: , line:15:6, endln:15:8
          |vpiParent:
          \_Range: , line:15:5, endln:15:11
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:15:9, endln:15:10
          |vpiParent:
          \_Range: , line:15:5, endln:15:11
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_IntegerTypespec: , line:13:10, endln:13:17
    |vpiImportTypespec:
    \_LogicTypespec: , line:15:1, endln:15:4
    |vpiImportTypespec:
    \_LogicNet: (work@asym_ram.log2.shifted), line:15:12, endln:15:19
      |vpiParent:
      \_Function: (work@asym_ram.log2), line:13:1, endln:28:12
      |vpiTypespec:
      \_RefTypespec: (work@asym_ram.log2.shifted), line:15:1, endln:15:11
        |vpiParent:
        \_LogicNet: (work@asym_ram.log2.shifted), line:15:12, endln:15:19
        |vpiFullName:work@asym_ram.log2.shifted
        |vpiActual:
        \_LogicTypespec: , line:15:1, endln:15:4
      |vpiName:shifted
      |vpiFullName:work@asym_ram.log2.shifted
      |vpiSigned:1
    |vpiImportTypespec:
    \_IntegerNet: (work@asym_ram.log2.res), line:16:9, endln:16:12
      |vpiParent:
      \_Function: (work@asym_ram.log2), line:13:1, endln:28:12
      |vpiTypespec:
      \_RefTypespec: (work@asym_ram.log2.res), line:16:1, endln:16:8
        |vpiParent:
        \_IntegerNet: (work@asym_ram.log2.res), line:16:9, endln:16:12
        |vpiFullName:work@asym_ram.log2.res
        |vpiActual:
        \_IntegerTypespec: , line:13:10, endln:13:17
      |vpiName:res
      |vpiFullName:work@asym_ram.log2.res
      |vpiSigned:1
    |vpiVisibility:1
    |vpiReturn:
    \_RefTypespec: (work@asym_ram.log2), line:13:10, endln:13:17
      |vpiParent:
      \_Function: (work@asym_ram.log2), line:13:1, endln:28:12
      |vpiFullName:work@asym_ram.log2
      |vpiActual:
      \_IntegerTypespec: , line:13:10, endln:13:17
    |vpiIODecl:
    \_IODecl: (value), line:14:15, endln:14:20
      |vpiParent:
      \_Function: (work@asym_ram.log2), line:13:1, endln:28:12
      |vpiDirection:1
      |vpiName:value
      |vpiTypedef:
      \_RefTypespec: (work@asym_ram.log2.value), line:14:7, endln:14:14
        |vpiParent:
        \_IODecl: (value), line:14:15, endln:14:20
        |vpiFullName:work@asym_ram.log2.value
        |vpiActual:
        \_IntegerTypespec: , line:13:10, endln:13:17
    |vpiStmt:
    \_Begin: (work@asym_ram.log2), line:17:1, endln:27:4
  |vpiImportTypespec:
  \_Function: (work@asym_ram.log2), line:13:1, endln:28:12
  |vpiDefName:work@asym_ram
  |vpiTaskFunc:
  \_Function: (work@asym_ram.log2), line:13:1, endln:28:12
|vpiTypedef:
\_ModuleTypespec: (asym_ram)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:asym_ram
  |vpiModule:
  \_Module: work@asym_ram (work@asym_ram), file:${SURELOG_DIR}/tests/PreprocFunc/dut.sv, line:5:1, endln:45:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
