.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011001000000000000010000010000010
000000000000000000000000001011000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000001100000000011100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100011100001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000010010000001111000000000000000000
000000000000000011100000000111000001000000001000000000
000000000000001001000010010000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 2 3
000000000010000000000000000101000000000000001000000000
000000000000000000000010000000100000000000000000001000
000000000000001101000000000000000001000000001000000000
000000000000001011000000000000001101000000000000000000
000000000000000000000000010001100000000000001000000000
000010000000000000000011110000000000000000000000000000
000000000000001000000000000011100000000000001000000000
000000000000001011000000000000100000000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000001011000000000000001001000000000000000000
000000000000000000000010000001100000000000001000000000
000000000000000000000111100000001111000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000111000011100000001000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000100000000000000000000000000000000
001010010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001111100000000000000001000000001000000000
000000000000000111000010010000001000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000001000000111000001100000000000001000000000
000000000000000011000100000000101101000000000000000000
000000000000000111000000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000010010001100000000000001000000000
000000000000000000000111010000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000100000000000000000000001000000001000000000
000000000000000111000011110000001111000000000000001000
000000000000000011100000000101000001000000001000000000
000000000000000000100000000000101000000000000000000000
000001000000000000000011100001101001001100111000000000
000000000000010000000000000000001010110011000000000001
000000000000000111000000000001001000001100111000000000
000000000000000000100000000000001101110011000000000000
000000000000000000000010100001101000001100111000000010
000000000000000000000000000000001001110011000000000000
000000000000000000000000010011101001001100111000000000
000000000000000000000011000000101000110011000000000100
000000000000001000000000010111001000001100111000000000
000000000000000101000010100000101000110011000000000000
000000000000000000000010000001001000001100111000000000
000000000000000000000100000000001110110011000000000000

.logic_tile 7 3
000000000000000000000000000101011100001011000100000000
000000000000000000000000001101000000000011000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000001000000010000000011010000010100100000000
000000000000000001000000001101001101010010100000000000
000000000000001000000110110000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000011111111010000110000000000000
000000000000000000000010001001010000000010000000000000
000000000000000001100000000101111001000110000000000000
000000000000000000000000000000111110000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 8 3
000000000000000001100010100101111000111011110000000000
000000000000000000000110111111101011111001010000100000
111000000000000101000000000001111100010001100000000000
000000000000001101100000001101001111010010110000000000
110010000000000000000110000011001110000000000000000000
010000000000000000000010110000110000001000000000000000
000000000000001000000000000000011100010010000000000000
000000000000000001000010111001011000000110000000000000
000000000000000000000011111000000000000010000100000110
000000000000000000000110000011000000000000000000000111
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000110110111011011011111110000000000
000000000000000000000011001001101000101010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011011010101010010000000000
000000000000000000000000001111101101010111100000000000
000000000001011000000000000111111100010000000000000000
000000000000000101000000000000101111100001010000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000011001111011011010000000000
000000000000000000000000001011111010000100010000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001100000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000001000000000
001000000000001101000000000000100000000000000000000000
000000000000000111100000000111100000000000001000000000
001000000000000001100010100000100000000000000000000000
000000000000000000000111100000000001000000001000000000
001000000000000000000110000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000010010000001101000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000010000000001111000000000000000000

.logic_tile 2 4
010000000000000111100000000101000001000000001000000000
001000000110000000000010110000001010000000000000010000
000000000000000111000000010000000000000000001000000000
000000000000000000100011010000001011000000000000000000
000000000000101000000000010001000000000000001000000000
001000000000000111000011100000000000000000000000000000
000000001100000111000000000001000000000000001000000000
001000000000000000100011100000100000000000000000000000
000000000000110000000000000101100001000000001000000000
001000000000000000000011100000101010000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001110000000000000000000
000000000100000000000000000001100001000000001000000000
001010000000000000000000000000001001000000000000000000
000000001100000000000000000011000000000000001000000000
001000000000001101000000000000100000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001000000000000000010000
000000000000001000000000010001100000000000001000000000
000000000000001111000011110000100000000000000000000000
000000000000001000000000000101000000000000001000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001111000000000000000000
000000000000000001000010000000000001000000001000000000
001000000000000000000000000000001101000000000000000000
000000000000000001000000000011100000000000001000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000010000111000000000000001000000000
001000000000000001000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000100000001101000000000111101000001100111000000000
001001000000011001100011110000101001110011000000010000
111000000000000011100000010011001001001100111000000000
000000000000000000000010000000101000110011000000000000
010000000001011000000000010001001000001100111000000000
001000000000000001000010010000001001110011000000000000
000000000000000101000000000101101001001100111000000000
001000000000000000100010110000001000110011000000000000
000010000000000000000000010101101000001100111000000000
001000000000000000000010100000101001110011000000000000
000000000000001000000000010011101001001100110000000000
001000000000000101000011010000001000110011000000000000
000000000000000000000000001101001111101000010100000000
001000000000001111000000001001001101110100010000000000
000000000000000000000000011001001100000010000000000001
001000000000000000000010001111011011000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001010000000000000000010110000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100110000001100001000010110100000000
001000000000001111000000001011001101000010100000000000
000000000000000101100000000101011101000110000100000000
001000000000000000000000000000111111101001000000000000
000000000100000000000000011011111111111001010100000000
001000000000000000000010000101101101110000000000000000
000000000000000000000111000101001000000010000000000000
001000000000000000000110010101010000000011000000000000
000000000000000000000110000101000000000010000000000000
001000000000000000000100001111001001000011000000000000
000000000000001000000000010000000000000000000000000000
001000000000000001000010000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000010000000000000000001000000000
001000000000000000000011110000001010000000000000001000
111001000000000000000000010001100000000000001000000000
000010100000000101000010000000000000000000000000000000
010000000000000101000000000111001000001100111100000000
011000000000000000100000000000100000110011000000000101
000000000000000000000000000000001000001100111100000000
001000000000000000000000000000001101110011000000000001
000000000000000000000110000000001001001100111100000001
001000000000000000000000000000001100110011000000000000
000000000001001001100000000000001001001100111100000100
001000000000100001000000000000001100110011000000000001
000000000000000000000000010000001001001100110100000110
001000000000000000000010000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000001011110000000100000000000
000000000000000000000000000000111100000000000000000001
000000000000000000000110110011011110010101100000000000
001000000000000000000010001101001001101110100000000000
000000000000001101100000000101011011100000000000000000
001000000000000101000000001101101010111100000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000110001000001011010100000000000000
001000000000001001000000000101011110010100100000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000101001001011100000010000000
001000001000000000000000000101001101111100000000010001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000101000000000000000000000000000000000000
001000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000000101100000000010000000000001
001000000000000000000000000000000000000000000010000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000011100000001000111100001000000010
001000000000000000000000000000000000111100000000010000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000000000000000000000001000010000010000000
001000000000000000000000000000001011000000000000000100
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000001100000000010000010000001
001000000000000000000000000000100000000000000010100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000001
001000000000000000000000001001000000000000000000100010

.ramb_tile 3 5
010000000001000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000111111001001000011100000000000011
001000000000000111000111111001101000111100000000010001
000000000000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000010000010100001
001000000000000000000000000000001111000000000001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000010000000000001
001000000010000000000000000000010000000000000000100000

.logic_tile 5 5
010010000001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000001100110000000001111000010100000000000
001000000000000000000110101101011011000010000000000000
111000000000001001100000000101011100001011000100000000
000000000000001001000000000001000000000011000000000000
010000000000001101000010110111001000000010000000000000
001000000000000001100011001011011111000000000000000000
000000000000000000000010100101011010111001010100100000
001000000000000101000100001011011011110000000000000000
000000000000000000000110010000001111000010100000000000
001000000000000000000011001001011011000010000000000000
000000000000001000000000010000001011010110100100000000
001000000000100001000010000101001000010000000000000000
000000000000101000000110011111111010101000010100000000
001000000000000011000010101101101010110100010000000000
000000000000000000000000011001111100000010000000000000
001000000000000000000010000001011000000000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000011101000000000000000000
000000000000000000000000000101001011000000100000000000
000000000000000000000110001000011110000000000000100000
001000000000000001000100000011000000000100000000000000
000000000000000001100000010000000000000000000000000000
001000000000000000100010010000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001101100000000000001010000000000000000000
001000000000000011000000000011011010000000100000000000
000000000000000000000000001011111001001001100000000000
001000000000000000000000000111001010101001010000000000
000000000000000101000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000010100000001001000000100000000000
001000000000000111000010100000011000000000000000000001
111000000000000000000000000101000000001100110100100000
000000000000000101000000001111000000110011000000000111
110000000000001001100110000000000000000000000000000000
111000000000000011000100000000000000000000000000000000
000000000000000101000000000001001011000000000000000000
001000000000001101000000000101101100000000110000000000
000000000000000101100110000111101100110110100000000000
001000000000000000000000001101111110110100010000000100
000000000000001101100010100001011011000010000000000000
001000000000000101000000000011001101000001010000000000
000000000000000101100111101011011011101011010000000000
001000000000000000000010000011101010001011100000000000
000000000000000000000000010000011000000000100000000100
001000000000000000000010100000001001000000000000000001

.logic_tile 9 5
010000000000001101100110000001001110000000100000000000
001000000000000101000000000000011010000001000000000000
000000001100000000000110101000000000000010000000000000
000000000000000000000000000111001011000000000000000000
000000000000000111000000010001001110111011000000000000
001000000000000000000010001111011010010100010000000000
000000000000000001100010101011001010001000010000000000
001000000000000000000100001001101000000000000000000000
000000000000001000000000011001111110000010100000000000
001000000000000001000010011101111100000000010000000000
000000000000000001100000000000001111010000000000000100
001000000000000000100000000000011110000000000000000000
000000000000001000000110011111001001000001000000000000
001000000000000001000110011111011010000010100000000000
000000000000001000000110001001001100010110100000000000
001000000000001001000010000011011000000001000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000100000000000001111111101000000100000000000
000000000000000000000011111001101000000000000000000000
111000000000001101000110001011101111000000100000000000
000000000000000001100011111011011001000000000000000000
010000000000000000000010100000000001000010000000000001
100000000000000000000100000000001011000000000010000010
000000000000001000000110000000011100000010000001000001
000000000000000001000010110000010000000000000000000010
000000000000000000000000000000000000000000000100000000
000010000000000000000000001101001001000010000000000001
000000000000001001000010011000000000000010000000000000
000000000000001111100110000101000000000000000010000010
000000000000000000000010000000011000000100000100000000
000000000000000000000100000000001001000000000000000011
000000000000000000000000011001000000000000000100000000
000000000000000000000010001101100000000010000000000011

.logic_tile 2 6
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001011000000000000001000
000000000000000111100000000000000000000000001000000000
000000000000000101100000000000001111000000000000000000
000000000000000000000110100011100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101100010100000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001011000000000000000000
000000000000000011100000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000010000000001000000001000000000
000000000110001011000010110000001000000000000000000000
000001000000000011100000000111100000000000001000000000
000010100000000000000000000000001110000000000000000000

.ramt_tile 3 6
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000010000000001000000001000000000
000000000000000000000011000000001011000000000000001000
000010000000000011000111100000000001000000001000000000
000001000000000000100000000000001001000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111100000000101000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000011100000000111100001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000111100111100001000000001000000000
000000000000000000000100000000001100000000000000000000

.logic_tile 5 6
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001111000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000001111000000000000101100000000000000000000
000000001000000000000010010000000000000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000000000000000000001000000000000001000000000
000000000100000000000011010000101011000000000000000000
000010000000000001000000000111000000000000001000000000
000001000000000000100011110000101001000000000000000000
000000000000100000000000000001000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000001000000000000000010011000001000000001000000000
000000001100000000000010010000001000000000000000000000
000000000000000001000110000111100000000000001000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 6 6
000000000010001000000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000001000000010100111000000000000000000000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000010000011111000010000000000000
000000000000000001000010000000011010000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000101011001100000000010000000
000000000000000000000000001001111011000000000000000000
000000000000000000000110000111011101010111100000000000
000000000000000001000000000101001101000111010000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001011000000000000000000101
000000000000000000000011000000000000000001000000100010

.logic_tile 7 6
000000000000000101000011101001001011110000010000000000
000000000000000000000100001001011010100000010000000100
000000000000000011100000011101101010101000000000000000
000000000000000000100010011101001011101000010000000000
000000000001000101000000010001111110000010000000000000
000010000000100000000010000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000111100010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000001111101100101000010000000000
000000000000000000000000000011111111001000000000000000
000000000000000000000000001101101000000010100000000000
000000000110000000000010000111011010000001000000000000
000000000000000001100110000101100000000000000000000000
000000000000000001000000000000001011000000010000000000

.logic_tile 8 6
000000000000000101000000000101111100000110100000000000
000000000000000101000000000101101000000000000000000000
000000000000001001100110000111101010100110110000000000
000000000000001011100000000111111011101001110000000000
000000000000000001100110001001011010010000100000000000
000000000000000000100011100101001000010000000000000000
000000000000001011100110001001111110000011010000000000
000000000000001011000010111011001101000011110000000000
000000000000001000000110100101101110010000110000000000
000000000000000101000100000001011100100000010000000000
000000000000000101100010001000000001000000000000000000
000000000000000000000000000001001001000000100000000000
000000000000001000000000011001111100110000110000000000
000000000000000001000010101101001100110000100000000000
000000000000000001100110100101100000000000000000000000
000000000000000000000000000000001000000001000000000000

.logic_tile 9 6
000000000000000000000000000111111000001001000000000000
000000000000000000000000000101111011001110000000000000
000000000000000101000111001101111010011001100000000000
000000000000000000000100000101011100000010100000000000
000000000000000011100011100000011010000000100000000000
000000000000000000000000000000001110000000000000000000
000000000000001011100111000000000000000000000000000000
000000000000000011100100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000000000000000000000000000101101110000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000001100000000000011011010000100000000000
000000000000000000100000000111001010000000100000000000
000000000000000001100000011000011110000000000000000000
000000000000000000000010000001000000000100000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000000000101001000001100111000000000
000000000000001001000010010000000000110011000000000001
000000000000000000000010100000001001001100111000000000
000000000000000101000010010000001010110011000000000000
000000100000000000000000000111101000001100111000000000
000001000000000000000000000000000000110011000000000001
000000000000000000000000000001101000001100111000000000
000000000000000000000010010000100000110011000000000000
000000000100000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000001011000000000000001011110011000000000001

.logic_tile 2 7
000000000000000011100111100001100000000000001000000000
000000000000000111000000000000000000000000000000010000
000000000000000101000000000001000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000000111100010110000001000000000000000000000
000000100001001000000000000001000000000000001000000000
000001000000101011000000000000001101000000000000000000
000000000000000000000111000001000000000000001000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000101000000000000001000000000000001000000000
000000000000001001000000000000100000000000000000000000
000010000000000000000111001101001000000011100000000010
000000000110000000000011101111001110000011110000100000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000111100000000001000001000000001000000000
000000000000000001100010010000001000000000000000010000
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001011000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000001000000000000100000000000000000000000

.logic_tile 5 7
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000001001011100000010111100000000000001000000000
000000000000000011000011000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000011100000000111100000000000001000000000
000000000000000000100000000000001100000000000000000000
000010000000000001000010010000000001000000001000000000
000000000000000001000011110000001111000000000000000000

.logic_tile 6 7
000000000000001000000110001101111100111110110100100000
000000000000000111000010010101011001101001010000000010
111000000000000101000010100001011000111110100100100000
000000000000001101100000001101001010111001010000000000
010000000000000001100000010001101110010111100000000000
000000000000000001000010000111101010000111010000000000
000000000000000101000010101111111101111101010100000001
000000000000001101000100000011111010111101110000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000110001001111010100000010000000000
000000000000000000000000000001011001110000100000000000

.logic_tile 7 7
000010100000100001100000000000011110000110000000000000
000000000000000000000011111001001010000010000000000000
111000000000000011100010100111111101000000000000000001
000000000000000000100010100000101000001000000000000010
010000000000001101000110010101001010000011000100000000
000000000100000001000010001101100000001011000000000000
000000000000001000000010010111100000000010000000000000
000000000000000001000011100001000000000000000000000000
000000000000000101100000001011100000000010100000000000
000000000000000000000000000011101111000010000000000000
000000000000000001100110111000001011000110000100000000
000000000000001101000010100011011010000110100000000000
000000000000000000000011101011011001101100000000000000
000010000000000000000000001011011011100100000000000000
000000000000000101000010101001101010000111000100000000
000000000000001101100100001101110000000110000010000000

.logic_tile 8 7
000000000000001011100000010011111100101001010000000000
000000000000000011100011010111011010000000100000000000
000000000000001000000000000101101110101110100000000000
000000000000001111000011101111111100000110100000000000
000000000000000101000000010011100001000001010000000000
000000000000000001000010010111001010000010000000000000
000000000000000111000111000001011000000001000000000000
000000000000000000000010100001001011000011010000000000
000000000000001001000010000011001010101001010000000000
000000000000001101000000001001001100100001000000000000
000000000000000001100110100001101100101001010000000000
000000000000000000000100000001001101101011010000000000
000000000000000011100110100101001011000000000000000000
000000000000000000100010000000101001100000000000000000
000000000000001101100110001111111111000000010000000000
000000000000000001000100001101101110000001010000000000

.logic_tile 9 7
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000111000001101011110000010000000000
000000000000000011000100001101001011010000100000000000
000001000000000000000011110001101011010010000000000000
000010100000000000000011000101111000000101100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101101100000001010000000000
000000000000000000000000001101111000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011100
001100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000011010000000000
000000111000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000001101000001100111000000000
000000000000001101000000000000000000110011000000010000
000000000000000101000000000001001000001100111000000000
000000000000001101100000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010110000001000110011000000000000
000000000000000000000010100101101000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000001011000000000000001100110011000000000001
000000000000001000000000000000001000001100111000000000
000000000000001011000000000000001011110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000000011000000000000000000110011000000000001
000000000000000000000000000011001000001100110000000001
000000000000000000000000000000000000110011000000000000

.logic_tile 2 8
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010111011111001100000000000000000
000000000000001101000110001101001101000000000000000000
000000000000000000000010100000011110000010000010100000
000000000000101101000100000000000000000000000000000010
000000000000000000000010101011111001000000000000000001
000000000000000000000110111101111000010000000000000000
000000000000000000000000000011100000000010000000000000
000000000000000000000000000000000000000000000010100011
000000100000000101000010100000000000000010000000000000
000001000000001101100110110111000000000000000010100011
000000000000000000000000000001011000000010000000000000
000000000000001101000000001101010000000000000000000000
000000000000000000000000000101011010010000000000000000
000000000000001101000000000101111000000000000000000010

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000111101001001000001000000010000000
000000001000001001000000000011101000000000000010010000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000001000111100001000000000
000000000000010000000011110000000000111100000000010000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000010000100000101
000000000000000000000000000000100000000000000000000010

.logic_tile 6 8
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000010110000000000000000000000000000
000000000000001101000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001111000010001001111001111001110100100000
000000000001010001100000001001101010111001010000000000
000000000000010000000110001000000000000000000000000001
000000000000100000000011100101001101000000100000000010
000000000000000000000010000000001110000000000000000000
000000000000000000000100001111000000000100000010000000
000000000000000001000000001011000001000000010000000000
000001001100000000100010111101101110000010000000000000
000010000000000101100000001000000000000000100000000001
000001000000000000000000001011001001000000000000000000

.logic_tile 7 8
000010100000001101000111110000011011001100110000000000
000000000000001011100010010000001110110011000000000000
111000000000001000000111010001111000101100000000000000
000000000000000101000010000011101101001100000000000000
010000001110001001100000011111101010001101000100000000
000000000000001001000010010001011111011110100000000000
000000000000001101000000010001001110011110100000000000
000000000000001111000010110011101111001110000000000000
000000000000001101000111001111011011010000100000000000
000000000000000001100000000101111111010000010000000000
000000000000000000000000001011011000111001010100000000
000000000000000000000000001001001000110000000000000100
000000000000000111000110010101011110101001010100000000
000000000000010000000010000101011110111111100000000000
000000000000001001100010110001011000010010100000000000
000000000000001011000010000000001001000000000000000000

.logic_tile 8 8
000000000000000001100000000000000001000000000000000000
000000000000000000000000001101001000000000100000000000
111000001000000000000010110111011010000011000100000000
000000000000000111000110100001110000000111000000000000
010000000000001111100010101101001110101101010100000000
000000000000000001100000001111011111111111110000000000
000000000000000000000110110111001011100100010000000000
000000000000000000000011101111001011110100110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110001111001101000111000000000000
000000000000000000000100001011011001000001000000000000
000000000000000101100110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010100001101111101000110000000000
000000000000000000000100000001101001011000110010000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110000000000001000000100101000000
000000000000000000000000000000001001000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100111000000000000000010000000000110
000000000000000000000000000000000000000000000011100100
000000000000000000000000000000001110000010000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000101000000000001000000000000000100000000
000000000000000101100000000101000000000010000000000000
111000000000000000000000000000011000000010000000000000
000000000000000000000010110000010000000000000010000010
010000000000000101000010100001000001000000100100100000
100000000000001101000010100000001010000000000000000000
000000000000000101000000000000000000000010000000000000
000000000000000000000000000000001010000000000010000010
000000000000000000000000000001001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000001000000001000000000000
000000000000000001000000000001000000000000000100000000
000000000000000000000000000111000000000010000000100000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000101000000001000000000010

.logic_tile 2 9
000000000000000001100000010001101100000000000100100100
000000000000000000000011010000000000000001000000000010
111000000000000011100000000101100000000000000100100000
000000000000000000100000000011100000000001000000000000
010000000000001111100000000011000000001100110000000000
100000000000000101100000000101100000110011000000000000
000000000000000101100011100000001100000100000100100000
000000000000000000000010100000011100000000000000000010
000000000000001101000110011011001011000001000000000000
000000000000000001100010000101101111000000000000000000
000000000000000000000000001000001100000000000000000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000110000111100000000000100100000000
000000000000000000000000000011101101000001000000100000

.ramb_tile 3 9
000000000000100000000000000000000000000000
000000010001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000001000000000010000011000000110000000000000
000000000000001001000011011101011000000010000000000000
000000000000001011100111100000001110010000000000000000
000000000000001111100000000000011011000000000000000000
000000000000001000000111110000011010000100000000000000
000000000000001111000110001001010000000000000000000000
000000000000000001100010010111011000000100000000000000
000000000000001101000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001100000000000000000111111010110110110000000000
000000000000000000000010000111011010111011110000000000
000000000000001001000110101000000001000000100000000000
000000000000000011000000001111001101000000000000000000
000000000000000001000010001011011011010000000000000000
000000000000000000100000000001101010110000000000000000

.logic_tile 5 9
000011100000010001000000000000000000000000000000000000
000001000000101111100000000000000000000000000000000000
000000000000000000000010110011011010000100000000000000
000000000000000000000010100000110000000000000000000000
000000000000000000000000000000001110010000000010000001
000000000000000000000000000000001110000000000000000000
000000000110000000000110011011100000000000000000000000
000000000000000000000010101001001000000001000000000000
000000000000001000000110010111111101010000000000000000
000000001010000101000010100000001001100000010000000000
000000000000000101000010001001001111101000000000000000
000000000000000101000000000111011011101000010000000100
000000000000000111000110100001000000000000000000000100
000000000000001001000000000000001100000000010000000000
000000000000001000000000000000000001000010000000000000
000000000000000101000000001011001101000000000000000000

.logic_tile 6 9
000000000000000101000010100011011010000100000000000000
000000000000001101100110000000000000000000000000000100
000000000000000000000010100000001110000000100000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000010100001011000001101000000000000
000000000000001101000010111001011000001100000000000000
000000000001000000000110110001011010110100000000000000
000000000000100101000010001101111000101000000000000000
000000000000000001100000001000000001000000000000000000
000010000000000101000000001011001100000000100000000010
000000000000001000000000010011111100001110000000000000
000000000000000101000010101101101010001001000000000000
000000000000000001000000001001011110001001000000000000
000000000000000000100010000111110000001000000000000000
000000000000000101100000011101001100010100000000000000
000000000000000000000010101101101100001000000000000000

.logic_tile 7 9
000000000100000111000010100001100001000000000000000000
000000000000000000100100000111001111000000010000000000
000000000000000101000000000011001010111111110000000000
000000000000000000000010110101011011111011110000000000
000000000000000101000110010101101100000000000000000000
000000000000001101100010001111110000000100000000000000
000000000000000001100000000101011010000111010000000000
000000000000000000000010110011001111010111110000000000
000000000000001101000010100101100000000000000000000000
000000000000000001100100000101100000000010000000000000
000000000000001000000000000000011000000000000000000000
000000000000001001000000000001011001010000000000000000
000000000000000111000011110001000000000000000000000000
000000000000000000000011001111000000000001000000000000
000000000000000000000110000011100000000000000000000000
000000000000000000000100000001000000000001000000000000

.logic_tile 8 9
000000000000000001100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000001000000010111011111010010000100000000000
000000000000000001000110000101001001100010110000000000
110000000000000000000000000000011000000100000000000000
110000000000000000000000000000010000000000000000000000
000000000000001101000110010101111000000010000000000000
000000000000000001000010010001100000000000000000000000
000000000000000000000110101000000000000010000100000000
000000000000000000000000001001000000000000000000000000
000000000000001000000000000001111010001000000000000000
000000000000001001000000000001010000000000000000000000
000010000000000000000011010011011010001100110000000000
000001000000000000000010100000110000110011000000000000
000000000000000000000000000000000000000010000100000000
000000000000000000000000001111000000000000000000000000

.logic_tile 9 9
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000100001000000010100001100001000000001000000000
000000000000000101000010100000101001000000000000000000
010000000000000101000111001101101000001100110000000000
110000000000000000100100001011100000110011000000000000
000000000000000000000110100001100000000010000000000000
000000001010000000000010100000000000000000000000000000
000000000000000000000110000000000000000010000100000100
000000000000000000000000000101000000000000000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001000000000000001000000000000010000000000000
000000000000100000000000001101000000000000000000000000
000000000000000000000000000001100001000000000000000000
000000000000001101000000000000001110000000010000100000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000110001000000000000000000100100000
000000000000000000000010100111001010000010000000000000
111000000000000000000010100111100000000001000000100000
000000000000000101000000001011100000000000000000000000
010000000000000001100000001101011001000010000000000000
100000000000000101000000000101011000000000000000000000
000000000000000101000010000001011101000010000000000000
000000000000000000000000000111101111000000000000000000
000000000000000000000010110000000001000000100100000000
000000000000000000000010000101001011000000000000100000
000000000000001000000000001001011100000000000000000000
000000000000000001000000001111101110000000100000000010
000000000000001001000000000000000000000000000100000000
000000000000000001000000000111001010000010000000100000
000000000000000001000010110000001100000000000000000000
000000000000000000000010001001010000000100000010100000

.logic_tile 2 10
000000000000100101000110100101111110110100010000000000
000000000000000111000000001111001010110100000010000000
000010100000000101100110010011111111000100000000000000
000001000000000111000011010111001101000000000000000000
000000000000000111100000000001011111000000000000000000
000000000000000000000000000001011001010000000000000000
000010100000001101000011101101101110100000000010000000
000001000000001111000000001001001001000000000000000000
000000000000000001100000011000000001000000000000000000
000000000000000000000010001011001000000000100000000000
000000000000011001100110001000001100000000000000000000
000000001110101001000110010001011100010000000000000001
000000000000001001100011101000011101010000100000000000
000000000000001001000000000101001111000000100010000000
000000000000000001100110110001111011001000000000000000
000000000000001001100110010001111111000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000001101000010110101001010010110110000000000
000000000000001111000010011011101011100010110000000000
000000000000000000000111010111011001000000000000000000
000000000000000000000110000111111101001000000000000000
000000000000000000000110001001001000000000000000000000
000000000000000101000110100101011000000010000000000000
000000000000000101000010111011101000000011000000000000
000000000000000000100011101001011101000001000000000000
000000000000000000000110110011001110000110000000000000
000000000000000000000011010111110000001010000000000000
000000000000001000000110010001111010000000000000000000
000000000000000111000010101101111001001000000000000000
000010100000000101000110001111111011010111100000000000
000001000000001111000011111111111101001011100000000000
000000000000000000000110110011000000000000000010000000
000000000000000000000111000000101010000001000000000000

.logic_tile 5 10
000000000000001101100010100101000000000000100000000000
000010000000001001000010110000001001000000000000000000
111000000000010001100011100001011100111111110100000000
000000000000100101000100001101001111111111010010000111
110010100000001101000010110011101010000110100000000000
010000000000001011000110101111101001001111110001000000
000000000000000001100000000000001010000000000000000000
000000000000000000100010000111010000000100000000000000
000000000001001000000000011001011011100000000000000000
000000000000000101000011100111111010010010000000000000
000000000000001011100111111011101110000000010000000000
000000000000000001100011001001101000000000000000000000
000000000000011001100110010001111101111110100100000000
000000000010101011100010000101001000110110100001100011
000000000000000011100000000011011011111101010000000000
000010000000000000100000001001001011110110010000000000

.logic_tile 6 10
000000000001010000000000001111100001000000010010000000
000000000000000000000010111101001010000000000000000000
000000000000000001100010101011111111010100000000000000
000000000000000000000110111101101001101110000000000010
000000000000000001100010101111101101101001010000000000
000000000000000000000100000111101001101000010000000000
000000000000000101000111000101011000000000000000000000
000000000000001101100010110000011100000001000000000000
000010000000001101000000000101100000000001000000000000
000000000000000001000000001001001011000000000000000000
000000000000000001000000011000011001000000000000000000
000000000000010000100011011001011100010000000000100000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000001100000000000000000000
000000000000001101000000010111111000000010000000000000
000000000000000001000010000011010000000000000000100000

.logic_tile 7 10
000000000000000011100010100011101100001011100000000000
000000000000000000000100001101101101101011110000000000
000000000000000000000010011000000000000000000000000000
000000000000001101000110001101001001000000100000000000
000000000000000000000110100000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000000000010100011111010010100100000100000
000000000000000000000110110000111011100000010000000000
000000000000000001100000000000001010010000000000000000
000000000000001111000010110000011100000000000000000000
000000000000000000000110000011100000000000000000000000
000000000000001101000010110001001001000010000000100000
000000000000000000000000001101001001011111100000000000
000000000000000000000000000001011111011101000000100000
000000000000001000000010101000011001010110100000000000
000000000000001011000100000111011001010010000000000000

.logic_tile 8 10
000000000000001000000010101111000001000000010000000000
000000000000000001000010101101101000000000000000000000
111000000000001000000000000000011000000010000000000000
000000000000001001000000000000000000000000000000000000
010000000000000101000000000101111010001000000100000001
010000000000000000000000000101011100011100000000000000
000000000000001101000010111000001110010000100000000000
000000000000000101000111010101011001010100000001000000
000000000000001000000000010101111010000100000000000010
000000000000001011000011010000010000000000000000000000
000000000000000000000000001001011011111110110000000000
000000000000000000000000001101001010101101010001000000
000000000000000000000010110101111010000000000000000010
000000000000000000000010100000010000001000000000000001
000000000000000000000000000000001101010100100000000000
000000000000000000000000000000011011000000000000000000

.logic_tile 9 10
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000001000000000000101011000001100110000000000
000000000000000011000000000000000000110011000000000000
010000000000000101100000001000000000000000000100000000
010000000000000000000000000101000000000010000000000100
000000000000000101000000010000000000000000000000000000
000000000000000101100010100000000000000000000000000000
000000000000000000000000000101111010000000000000000000
000000000000000000000000000000010000001000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000011000000010000000000000
000000000000000000000000000000000000000000000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000001100011101000011000000100000010000000
000000000000011101000011110101000000000000000001000000
111000000000000111100000000011011000000000000000000000
000000000000000101100010100000010000001000000000000000
010000000000000101000011110111100000000001010000000000
010000000000000000100011111101001010000001110000000001
000000000000001111000111110101011001000011000000000000
000000000000000001100011111001001100000010000000000000
000000000100001001000000001101111110001001010000000000
000000000000000001100011100111111110000001010000000000
000000000000010011100000000001111010000110000001000000
000000000000100000100000000011010000000010000000000000
000000000000000001100000000101011010000110100100000001
000000000000000001000000000000101101101001010010000110
000000000000000001100000010001011010000010000000000000
000000000000000001000010000111011000001001000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000001011000000010100001101111111111010100100001
000000000000101001000100000001101000011111100001000001
111000000000001011100110010001101111111110110100000000
000000000000000001100110110111111001111110100010000000
110000000000000000000000000000001101000100000000000000
010000000000000101000000000000001111000000000000000000
000000000000000101000010110000000001000000000000000000
000000000000000000000010001011001110000000100000000000
000000000000001101100010000000011011000000100000000000
000000000000001111000111110011011010000000000000000000
000000000000000000000110111101101110000010000000000000
000000000000000001000010001011111001000000000000000000
000000000000000000000110000011011110000000000000000000
000000000000001001000000000000100000000001000000000000
000000000000001000000011100011111101000001000000000000
000000000000001101000100000101011000000000000001000000

.logic_tile 5 11
000000000000000101000000010111000000000010000000000000
000000000000000000000011100011100000000000000000000000
111000000000000000000010100101011000000001000000000000
000000000000011111000110100101000000000000000000000000
010000000110001101000010100000001100010000000010000000
010000000000000101100000000000011010000000000000000000
000000000000000000000111100001100000000000000000000000
000000000000000000000000000101000000000001000000000010
000000000000001000000110010111011110110110100100000001
000000000000000011000011111011001011010110100000000000
000000000010100000000000000101000000000011000000000000
000000000001010000000000000111100000000001000010000000
000000000000101000000000001001011001000010000000000000
000000000001000001000010111101011001000000000000000110
000000000000001000000000011011011000000000000000000000
000000000000000001000010001111101010000000100000000000

.logic_tile 6 11
000000000000100000000110000011100000000000001000000000
000000000001010000000011110000000000000000000000001000
111000000000000000000000010001100000000000001000000000
000000000000000111000011110000100000000000000000000000
010000000000000000000110100000001000001100111100000000
010000000000000000000010110000001101110011000000000000
000000000000000000000000010000001000001100111100000000
000000000000011101000010100000001001110011000000000000
000000000000000000000000011000001000001100110100000000
000000000000000000000010000011000000110011000000000000
000000000000001001100000001001100000001100110100000001
000000000000000001000000000011000000110011000000100000
000000000000000000000000001101111010111100010000000000
000000000000000000000000000011101011011100000000000000
000000000000000000000000000011001011010110100000000000
000000000000000000000000001101111011011001010000000000

.logic_tile 7 11
000000000000000000000000001101111111010001110000000000
000000000000000000000000001111111110101001110000000000
000000000000000000000110101101111110010010000000100000
000000000000000000000000001101101010101000000000000000
000000000000000000000000000101111001000000000000100000
000000000000001101000000000000111111000000010000000000
000000000000000000000110111111111111110001000000000000
000000000000000000000010101111101001111010000000000000
000000000000000000000000000101100001000000100000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000001111111111011101010000000000
000000000000000000000000001001101111100010000000000000
000000000000000000000000001111111001101001010000000000
000000000000000000000000000111111111000110100000000000
000000000000000101000010101111111111000010110000000000
000000000000000000100110111111101001001010000000000000

.logic_tile 8 11
000000000000000101000010100001000000000000001000000000
000000000000000000000100000000000000000000000000001000
111000000000000001100000000111100000000000001000000000
000000000000000000000000000000001100000000000000000000
110010100000000000000000010011001001001100111000000000
110001000000000000000010000000001100110011000000000000
000000000000000000000000010000001000001100110000000000
000000000000000000000010000011001001110011000000000000
000000000000000001000110000000011010000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000000000000000000010000100000000
000000000000000001000000001011000000000000000000000000
000000000000000000000011000101000000000010000100000000
000000000000000000000000000000100000000000000000000000
000000000000000101100000001000000001000000000000000000
000000000000000000000000000001001011000000100000000000

.logic_tile 9 11
000000000000101001100000010000000000000000100100000000
000000000001010001000010000000001010000000000000000000
111000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000001011101010010101000000000000
100000000000000000100010100101111000111110000000000000
000000000000001101100000011101101110000010000000000000
000000000000000001000010101101001011000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000001000000010001011011100111010000000000
000000000000000000000011011001001010010010100000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100010000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000010111001000001000010000000000000
001000000000000011000111100101101000000000000000000000
111000000010000000000000010101001000000000000000000000
000000000000001101000011100000110000001000000000000000
110000000000000101000010010011001010000010000000000000
011000000000000000100011110000011000000000000000000000
000000000000000001100111101001001110111001010100000000
001000000000001111000110100011011100111001110000100000
000000000000000001100111011111001110111111110000000000
001000000000000000000010011001011010110111110000100000
000000000000000101100000000111101011000000000001000001
001000000000000000100000000000011011100000000000000000
000000000000001000000110010111111010000100000010000101
001000000000000001000010000000000000001001000000000000
000000000000001111000000000101101001010000000000000000
001000000000000001000000001011111010110000000000000000

.ramt_tile 3 12
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000001101101011000000000000000000
001000000000000101000000000011111110000010000000000010
000000000000000111100000011001000000000010000000000000
000000000000000000000010010001000000000000000001000000
000000000000000101000000001000000000000000000011000000
001000000000000101000010101001001110000000100010000000
000000000000000000000000010011011101100000000000100000
001000000000000000000010110101111000000000000001000001
000000000110001000000000001111111000000111000000000000
001000000000000101000010001001101100000011000000000000
000000000000001000000110111000001110000000000000000000
001000000000000001000010000111000000000100000001100000
000000000000000001100000000000011100000010000010000000
001000000000000000000000000101010000000000000000000000
000000000000001101100000000101000001000000000000000000
001000000000000101000010000000001101000001000000000010

.logic_tile 5 12
010000000000000000000010110000001000000000000000000000
001000000000000000000111111101010000000100000000000000
111000000000000000000110010111111000000000000000000000
000000000000000000000010100000011101001000000001000000
010000000000000001100010100000011010010000000000000000
011000000000000000000000000000011100000000000000000110
000000000000000101000000000011001010100010110000100000
001000000000000000100010101001001110101001110000000000
000000000000000000000010000001101101010000000000000000
001000000000001111000000000111111110000000000000100000
000000000000001000000000000011101100000000000000000000
001000000000000001000000000000001110000000010000000000
000000000000001001100000000000000000000000000000000000
001000000000001001100000000000000000000000000000000000
000000000100000001000000000000011010000100000100000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000010100000000001000000001000000000
001000000000000111000000000000001010000000000000001000
000000000000000101000000000101000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000011100010100101001000001100111000000000
001000000000000111100010100000101010110011000000000000
000000000000000101000000000101001000001100111000000000
001000000000000101000000000000001001110011000000000000
000000000000000000000110000101101000001100110000000000
001000000000000000000100000101000000110011000000000000
000000000000000000000000011111001010010110110000000000
001000000000000000000010011111111101000110100000000000
000000000000000000000110000111101101101110010000000000
001000000000000000000000000001111010010001100000000010
000000000000000000000000010011111011000111010000000000
001000000000000000000010011011101000001111000000100000

.logic_tile 7 12
010000000000000000000000001001100000000000000000000000
001000000000000000000000001001100000000001000000000000
000000000000000101100110111001111111110000010000000000
000000000000000000000010101001111111100000100000000000
000000000000000000000000000111111011010100100000100000
001000000000000000000000000000111011000000000000000000
000000000000000101100110001111111001010001110000100000
001000000000000000000010101111111100110110110000000010
000000000000000000000000001001111100000011000000000000
001000000000000000000000001001110000000000000000000000
000000000000000001100110001001111111000110110000000000
001000000000000000000100000001111001111110100000000000
000000000000000001100000000111111111010010100000000000
001000000000000000000000000111101010101001010000100000
000000000000001000000110010001111011000010100000000000
001000000000000001000110010000101101000000010000000000

.logic_tile 8 12
010000000000000000000000001000000000000000000100000000
001000000000001101000000001111000000000010000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010100101111000010110000000000000
101000000000000000000100001101101000000010000000000000
000000000000000001000000001000000000000010000000000000
001000000000000000000010100001000000000000000000000000
000000000000000000000000011111111100100001010000000000
001000000000000000000010000101111101111011110000100000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000010100000000000000000000000000000

.logic_tile 9 12
010000000000000000000000001011011010010110000000000000
001000000000001101000000000001001101010111010000000000
111000000000001101000011100101011111101100010000000000
000000000000000001100000000101101010101100100000000000
110000000000001000000110000000011110000100000100000000
101000000000000101000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
001000000000001011000010100000001110000000000000000000
000000000000001001100000010000011000000100000100000000
001000000000000001000010000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101111110001001000000000000
001000000000000000000000000011110000000101000000000000
000000000000001001100000011001011111111110110000000000
001000000000001101100010011111001000101001110000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100010010
000011110100010000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000010010000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000010000000000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000001
001000000000000001000000000111000000000010000000000010

.logic_tile 2 13
010000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000000000000011001011010000001000000000000
000000000000000000000011011101101110000000000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010001111000000010001011011000000000010100000
001000000000000011000010000111101011001000000000000000
000000000000000000000000001101101110000000100000000000
001000000000000000000000000101101001000000000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000011011000010000000000000
001000000000001011000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000011100000000000000000100000
001000000000000000000000001111001010000000100000100000
111000000000000000000111000101100000000000000110000001
000000000000000000000100000000000000000001000000100000
110000000000000011100000000000000000000000000000000000
011000000000000101100000000000000000000000000000000000
000000000000000101000000001000001101000000000000000000
001000000000000000000000001001001111000000100000000000
000000000000000000000000010000000000000000000000000000
001000000000000001000010100000000000000000000000000000
000000000010000111000000000000000000000000000000000000
001000000000000000100000000000000000000000000010000000
000000000000010000000110010000000000000000000000000000
001000000000100000000010010000000000000000000000000000
000000000000000000000000010000011010010100100000000000
001000000000000000000010010101001111010110100000000000

.logic_tile 6 13
010000000000000111100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000000000000
001000000000000000000000001101000000000010000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010001100110000000000
001000000000000000000000000001010000110011000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000001111010000100000000000
001000000000000000000000000101011111010100000000000000
111000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
110000000000000001000000000011100000000000000100000000
101000000000000000000000000000100000000001000000000000
000000000000000000000000010111001011000000100000000000
001000000000000001000010000000001011101000010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000001100000010000011010000100000100000000
001000000000000000000010000000000000000000000000000000
000000000000000000000110001000000000000000000100000000
001000000000000000000000000101000000000010000000000000

.logic_tile 9 13
010000000000000000000110000001000001000000010000000000
001000000000000000000000000101101001000001110000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000100000000000000000000001110000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001111000000000010000000000000
000000000000000000000000000111101011000000100000000000
001000000000000000000000000000101110101000010000000000
000000000000000000000110100000000000000000000100000000
001000001100000000000100001111000000000010000000000000
000000000000001000000110000000001110000100000100000000
001000000000000001000000000000010000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 2 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187_$glb_ce
.sym 4 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100091_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 8 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321_$glb_ce
.sym 221 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 405 $abc$101169$auto$rtlil.cc:1863:Or$31368_new_inv_
.sym 409 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 458 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 465 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 519 $abc$101169$new_n339_
.sym 520 $abc$101169$new_n340_
.sym 521 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 522 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 523 delay[3]
.sym 524 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 525 delay[5]
.sym 526 delay[6]
.sym 551 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 594 $abc$101169$auto$rtlil.cc:1863:Or$31368_new_inv_
.sym 600 DC$SB_IO_OUT
.sym 635 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[2]
.sym 636 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[3]
.sym 637 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[4]
.sym 638 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[5]
.sym 639 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[6]
.sym 640 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[7]
.sym 646 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 692 delay[1]
.sym 746 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[8]
.sym 747 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[9]
.sym 748 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[10]
.sym 749 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[11]
.sym 750 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[12]
.sym 751 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[13]
.sym 752 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[14]
.sym 753 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[15]
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 856 CLK$SB_IO_IN
.sym 857 DC$SB_IO_OUT
.sym 860 delay[9]
.sym 861 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 862 delay[13]
.sym 863 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 864 delay[10]
.sym 865 delay[8]
.sym 866 delay[4]
.sym 867 delay[11]
.sym 926 CLK$SB_IO_IN
.sym 940 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100091
.sym 944 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100091
.sym 970 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100091
.sym 974 delay[14]
.sym 975 $abc$101169$new_n395_
.sym 976 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98154[1]_new_
.sym 977 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98154[0]_new_
.sym 978 delay[15]
.sym 979 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96576[0]_new_
.sym 980 delay[12]
.sym 981 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98159[0]_new_
.sym 1051 DC$SB_IO_OUT
.sym 1090 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100031
.sym 1093 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 1143 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98159[0]_new_
.sym 1280 $abc$101169$procmux$31079.B_AND_S[3]_new_
.sym 1320 SCL$SB_IO_OUT
.sym 1323 $0\scl[0:0]
.sym 1342 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 1366 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100091
.sym 1382 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1418 RST$SB_IO_OUT
.sym 1426 SCL$SB_IO_OUT
.sym 1483 RST$SB_IO_OUT
.sym 2068 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 2117 $PACKER_VCC_NET
.sym 2127 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 2135 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 2260 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 2267 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 2268 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 2292 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 2302 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 2303 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 2307 $PACKER_VCC_NET
.sym 2309 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 2311 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 2312 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 2313 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 2317 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 2319 $nextpnr_ICESTORM_LC_5$O
.sym 2322 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 2325 $auto$alumacc.cc:474:replace_alu$31360.C[2]
.sym 2327 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 2331 $auto$alumacc.cc:474:replace_alu$31360.C[3]
.sym 2333 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 2337 $auto$alumacc.cc:474:replace_alu$31360.C[4]
.sym 2339 $PACKER_VCC_NET
.sym 2340 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 2343 $auto$alumacc.cc:474:replace_alu$31360.C[5]
.sym 2346 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 2349 $auto$alumacc.cc:474:replace_alu$31360.C[6]
.sym 2352 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 2355 $auto$alumacc.cc:474:replace_alu$31360.C[7]
.sym 2357 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 2358 $PACKER_VCC_NET
.sym 2361 $auto$alumacc.cc:474:replace_alu$31360.C[8]
.sym 2363 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 2390 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 2395 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 2397 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 2399 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 2400 delay[1]
.sym 2403 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 2404 delay[11]
.sym 2412 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98159[0]_new_
.sym 2417 $auto$alumacc.cc:474:replace_alu$31360.C[8]
.sym 2434 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 2438 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 2439 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 2440 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 2444 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 2445 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 2448 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 2452 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 2454 $auto$alumacc.cc:474:replace_alu$31360.C[9]
.sym 2457 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 2460 $auto$alumacc.cc:474:replace_alu$31360.C[10]
.sym 2463 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 2466 $auto$alumacc.cc:474:replace_alu$31360.C[11]
.sym 2468 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 2472 $auto$alumacc.cc:474:replace_alu$31360.C[12]
.sym 2474 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 2478 $auto$alumacc.cc:474:replace_alu$31360.C[13]
.sym 2480 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 2484 $auto$alumacc.cc:474:replace_alu$31360.C[14]
.sym 2487 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 2490 $auto$alumacc.cc:474:replace_alu$31360.C[15]
.sym 2493 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 2496 $abc$101169$auto$alumacc.cc:491:replace_alu$31362[15]
.sym 2499 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 2504 $abc$101169$auto$alumacc.cc:491:replace_alu$31351[15]
.sym 2506 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 2508 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 2511 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 2528 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 2529 delay[5]
.sym 2531 delay[6]
.sym 2534 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 2536 $abc$101169$auto$rtlil.cc:1863:Or$31368_new_inv_
.sym 2537 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 2539 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 2552 $abc$101169$auto$alumacc.cc:491:replace_alu$31362[15]
.sym 2565 $abc$101169$new_n339_
.sym 2566 $abc$101169$new_n340_
.sym 2569 delay[13]
.sym 2579 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98159[0]_new_
.sym 2590 $abc$101169$new_n340_
.sym 2591 $abc$101169$new_n339_
.sym 2592 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98159[0]_new_
.sym 2593 $abc$101169$auto$alumacc.cc:491:replace_alu$31362[15]
.sym 2615 delay[13]
.sym 2652 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 2657 delay[13]
.sym 2661 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 2662 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 2663 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 2665 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31418_new_inv_
.sym 2667 $PACKER_VCC_NET
.sym 2668 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 2672 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 2674 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 2680 delay[13]
.sym 2694 $abc$101169$new_n395_
.sym 2696 delay[3]
.sym 2697 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[5]
.sym 2698 delay[4]
.sym 2699 delay[6]
.sym 2703 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[3]
.sym 2704 delay[3]
.sym 2706 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[6]
.sym 2707 delay[6]
.sym 2712 delay[1]
.sym 2713 delay[2]
.sym 2714 delay[5]
.sym 2715 delay[7]
.sym 2719 delay[0]
.sym 2722 delay[5]
.sym 2725 delay[4]
.sym 2726 delay[5]
.sym 2727 delay[3]
.sym 2728 delay[2]
.sym 2731 delay[7]
.sym 2732 delay[1]
.sym 2733 delay[6]
.sym 2734 delay[0]
.sym 2739 delay[6]
.sym 2746 delay[5]
.sym 2749 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[3]
.sym 2751 $abc$101169$new_n395_
.sym 2755 delay[3]
.sym 2763 $abc$101169$new_n395_
.sym 2764 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[5]
.sym 2767 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[6]
.sym 2768 $abc$101169$new_n395_
.sym 2771 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100091_$glb_ce
.sym 2772 CLK$SB_IO_IN_$glb_clk
.sym 2781 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31418_new_inv_
.sym 2788 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 2790 $abc$101169$new_n395_
.sym 2792 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 2794 delay[4]
.sym 2796 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 2799 delay[2]
.sym 2800 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 2801 delay[7]
.sym 2803 delay[3]
.sym 2804 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 2805 delay[0]
.sym 2807 delay[5]
.sym 2809 delay[6]
.sym 2810 delay[4]
.sym 2811 delay[14]
.sym 2813 $abc$101169$new_n395_
.sym 2819 delay[15]
.sym 2833 delay[5]
.sym 2835 delay[2]
.sym 2837 delay[7]
.sym 2839 delay[3]
.sym 2841 delay[0]
.sym 2842 delay[6]
.sym 2849 delay[1]
.sym 2855 delay[4]
.sym 2859 $nextpnr_ICESTORM_LC_11$O
.sym 2861 delay[0]
.sym 2865 $auto$alumacc.cc:474:replace_alu$31419.C[2]
.sym 2867 delay[1]
.sym 2871 $auto$alumacc.cc:474:replace_alu$31419.C[3]
.sym 2873 delay[2]
.sym 2875 $auto$alumacc.cc:474:replace_alu$31419.C[2]
.sym 2877 $auto$alumacc.cc:474:replace_alu$31419.C[4]
.sym 2880 delay[3]
.sym 2881 $auto$alumacc.cc:474:replace_alu$31419.C[3]
.sym 2883 $auto$alumacc.cc:474:replace_alu$31419.C[5]
.sym 2885 delay[4]
.sym 2887 $auto$alumacc.cc:474:replace_alu$31419.C[4]
.sym 2889 $auto$alumacc.cc:474:replace_alu$31419.C[6]
.sym 2891 delay[5]
.sym 2893 $auto$alumacc.cc:474:replace_alu$31419.C[5]
.sym 2895 $auto$alumacc.cc:474:replace_alu$31419.C[7]
.sym 2898 delay[6]
.sym 2899 $auto$alumacc.cc:474:replace_alu$31419.C[6]
.sym 2901 $auto$alumacc.cc:474:replace_alu$31419.C[8]
.sym 2904 delay[7]
.sym 2905 $auto$alumacc.cc:474:replace_alu$31419.C[7]
.sym 2910 $abc$101169$new_n344_
.sym 2911 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 2912 $abc$101169$new_n325_
.sym 2913 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 2914 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 2915 $abc$101169$new_n326_
.sym 2916 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98128[3]_new_
.sym 2923 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 2934 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[2]
.sym 2935 delay[1]
.sym 2936 delay[11]
.sym 2938 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[4]
.sym 2939 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[15]
.sym 2943 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96576[0]_new_
.sym 2944 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[7]
.sym 2945 delay[12]
.sym 2947 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98159[0]_new_
.sym 2956 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 2957 $auto$alumacc.cc:474:replace_alu$31419.C[8]
.sym 2962 delay[9]
.sym 2966 delay[10]
.sym 2967 delay[8]
.sym 2972 delay[13]
.sym 2977 delay[11]
.sym 2978 delay[15]
.sym 2982 delay[12]
.sym 2986 delay[14]
.sym 2994 $auto$alumacc.cc:474:replace_alu$31419.C[9]
.sym 2996 delay[8]
.sym 2998 $auto$alumacc.cc:474:replace_alu$31419.C[8]
.sym 3000 $auto$alumacc.cc:474:replace_alu$31419.C[10]
.sym 3002 delay[9]
.sym 3004 $auto$alumacc.cc:474:replace_alu$31419.C[9]
.sym 3006 $auto$alumacc.cc:474:replace_alu$31419.C[11]
.sym 3009 delay[10]
.sym 3010 $auto$alumacc.cc:474:replace_alu$31419.C[10]
.sym 3012 $auto$alumacc.cc:474:replace_alu$31419.C[12]
.sym 3014 delay[11]
.sym 3016 $auto$alumacc.cc:474:replace_alu$31419.C[11]
.sym 3018 $auto$alumacc.cc:474:replace_alu$31419.C[13]
.sym 3021 delay[12]
.sym 3022 $auto$alumacc.cc:474:replace_alu$31419.C[12]
.sym 3024 $auto$alumacc.cc:474:replace_alu$31419.C[14]
.sym 3027 delay[13]
.sym 3028 $auto$alumacc.cc:474:replace_alu$31419.C[13]
.sym 3030 $auto$alumacc.cc:474:replace_alu$31419.C[15]
.sym 3032 delay[14]
.sym 3034 $auto$alumacc.cc:474:replace_alu$31419.C[14]
.sym 3038 delay[15]
.sym 3040 $auto$alumacc.cc:474:replace_alu$31419.C[15]
.sym 3044 delay[2]
.sym 3045 delay[7]
.sym 3046 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[0]
.sym 3047 delay[0]
.sym 3048 $abc$101169$new_n345_
.sym 3049 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[3]_new_
.sym 3050 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96567[4]_new_
.sym 3051 delay[1]
.sym 3067 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 3070 delay[5]
.sym 3072 delay[6]
.sym 3073 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[12]
.sym 3076 $abc$101169$auto$rtlil.cc:1863:Or$31368_new_inv_
.sym 3077 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[14]
.sym 3078 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 3079 delay[6]
.sym 3097 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[8]
.sym 3098 $abc$101169$new_n395_
.sym 3103 delay[12]
.sym 3105 delay[14]
.sym 3106 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[9]
.sym 3107 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[10]
.sym 3108 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[11]
.sym 3110 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[13]
.sym 3122 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[4]
.sym 3130 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[9]
.sym 3131 $abc$101169$new_n395_
.sym 3139 delay[12]
.sym 3143 $abc$101169$new_n395_
.sym 3144 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[13]
.sym 3150 delay[14]
.sym 3155 $abc$101169$new_n395_
.sym 3157 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[10]
.sym 3161 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[8]
.sym 3162 $abc$101169$new_n395_
.sym 3166 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[4]
.sym 3167 $abc$101169$new_n395_
.sym 3173 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[11]
.sym 3174 $abc$101169$new_n395_
.sym 3176 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100091_$glb_ce
.sym 3177 CLK$SB_IO_IN_$glb_clk
.sym 3179 $abc$101169$new_n366_
.sym 3180 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[1]_new_
.sym 3181 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[2]_new_
.sym 3182 $abc$101169$auto$rtlil.cc:1835:ReduceAnd$31375_new_
.sym 3183 $abc$101169$procmux$31079.B_AND_S[22]_new_
.sym 3184 $abc$101169$new_n330_
.sym 3185 $abc$101169$auto$rtlil.cc:1863:Or$31357_new_inv_
.sym 3186 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98459[2]_new_
.sym 3195 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 3197 $PACKER_VCC_NET
.sym 3199 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 3210 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31418_new_inv_
.sym 3212 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100091
.sym 3234 delay[13]
.sym 3235 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98154[0]_new_
.sym 3236 delay[10]
.sym 3239 delay[11]
.sym 3240 delay[9]
.sym 3241 $abc$101169$new_n395_
.sym 3245 delay[8]
.sym 3247 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[15]
.sym 3250 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98154[1]_new_
.sym 3251 $abc$101169$new_n396_
.sym 3252 delay[15]
.sym 3256 delay[14]
.sym 3257 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[12]
.sym 3261 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[14]
.sym 3262 delay[12]
.sym 3263 $abc$101169$new_n397_
.sym 3265 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[14]
.sym 3267 $abc$101169$new_n395_
.sym 3271 $abc$101169$new_n396_
.sym 3272 $abc$101169$new_n397_
.sym 3277 delay[8]
.sym 3278 delay[9]
.sym 3279 delay[10]
.sym 3280 delay[11]
.sym 3283 delay[14]
.sym 3284 delay[13]
.sym 3285 delay[12]
.sym 3286 delay[15]
.sym 3289 $abc$101169$new_n395_
.sym 3291 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[15]
.sym 3295 delay[12]
.sym 3296 delay[13]
.sym 3297 delay[14]
.sym 3298 delay[15]
.sym 3301 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[12]
.sym 3303 $abc$101169$new_n395_
.sym 3307 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98154[0]_new_
.sym 3310 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98154[1]_new_
.sym 3311 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100091_$glb_ce
.sym 3312 CLK$SB_IO_IN_$glb_clk
.sym 3314 $abc$101169$procmux$31079.B_AND_S[3]_new_
.sym 3315 $abc$101169$procmux$31079.B_AND_S[2]_new_
.sym 3316 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[4]_new_
.sym 3317 $abc$101169$new_n396_
.sym 3318 $abc$101169$new_n371_
.sym 3319 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98897[1]_new_inv_
.sym 3320 state[2]
.sym 3321 $abc$101169$new_n397_
.sym 3327 $abc$101169$auto$rtlil.cc:1863:Or$31357_new_inv_
.sym 3329 $abc$101169$auto$rtlil.cc:1835:ReduceAnd$31375_new_
.sym 3337 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 3343 state[2]
.sym 3345 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 3348 RST$SB_IO_OUT
.sym 3371 delay[15]
.sym 3390 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100031
.sym 3413 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100031
.sym 3433 delay[15]
.sym 3449 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31309_new_inv_
.sym 3450 $abc$101169$procmux$31079.B_AND_S[97]_new_
.sym 3451 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99037[1]_new_inv_
.sym 3452 RST$SB_IO_OUT
.sym 3453 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100091
.sym 3454 $abc$101169$procmux$31079.B_AND_S[80]_new_
.sym 3455 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 3456 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100031
.sym 3458 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98897[1]_new_inv_
.sym 3462 state[2]
.sym 3464 $abc$101169$new_n372_
.sym 3465 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 3468 $abc$101169$procmux$31079.B_AND_S[3]_new_
.sym 3470 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98851[3]_new_
.sym 3471 $abc$101169$new_n277_
.sym 3474 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[7]_new_
.sym 3475 state[1]
.sym 3476 $0\scl[0:0]
.sym 3479 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[2]_new_inv_
.sym 3482 state[0]
.sym 3585 $abc$101169$procmux$31058_CMP_new_
.sym 3587 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 3588 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 3590 $abc$101169$new_n268_
.sym 3593 $abc$101169$procmux$31079.B_AND_S[80]_new_
.sym 3598 state[0]
.sym 3601 $abc$101169$new_n277_
.sym 3605 $abc$101169$procmux$31070_CMP_new_
.sym 3614 $0\scl[0:0]
.sym 3616 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 3617 state[3]
.sym 3644 $0\scl[0:0]
.sym 3665 SCL$SB_IO_OUT
.sym 3697 $0\scl[0:0]
.sym 3712 SCL$SB_IO_OUT
.sym 3717 CLK$SB_IO_IN_$glb_clk
.sym 3734 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 3740 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97785[2]_new_inv_
.sym 4250 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 4253 delay[2]
.sym 4376 $abc$101169$auto$alumacc.cc:491:replace_alu$31351[15]
.sym 4465 delay[2]
.sym 4505 delay[2]
.sym 4534 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31418_new_inv_
.sym 4538 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 4551 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 4567 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 4569 $PACKER_VCC_NET
.sym 4570 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 4575 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 4577 $PACKER_VCC_NET
.sym 4581 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 4587 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 4588 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 4589 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 4591 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 4597 $nextpnr_ICESTORM_LC_0$O
.sym 4599 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 4603 $auto$alumacc.cc:474:replace_alu$31349.C[2]
.sym 4606 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 4609 $auto$alumacc.cc:474:replace_alu$31349.C[3]
.sym 4611 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 4615 $auto$alumacc.cc:474:replace_alu$31349.C[4]
.sym 4617 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 4621 $auto$alumacc.cc:474:replace_alu$31349.C[5]
.sym 4623 $PACKER_VCC_NET
.sym 4624 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 4627 $auto$alumacc.cc:474:replace_alu$31349.C[6]
.sym 4629 $PACKER_VCC_NET
.sym 4630 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 4633 $auto$alumacc.cc:474:replace_alu$31349.C[7]
.sym 4635 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 4636 $PACKER_VCC_NET
.sym 4639 $auto$alumacc.cc:474:replace_alu$31349.C[8]
.sym 4641 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 4660 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 4664 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 4674 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 4683 $auto$alumacc.cc:474:replace_alu$31349.C[8]
.sym 4689 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 4690 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 4693 $PACKER_VCC_NET
.sym 4694 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 4696 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 4698 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 4701 $PACKER_VCC_NET
.sym 4702 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 4706 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 4716 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 4720 $auto$alumacc.cc:474:replace_alu$31349.C[9]
.sym 4722 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 4723 $PACKER_VCC_NET
.sym 4726 $auto$alumacc.cc:474:replace_alu$31349.C[10]
.sym 4729 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 4732 $auto$alumacc.cc:474:replace_alu$31349.C[11]
.sym 4734 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 4738 $auto$alumacc.cc:474:replace_alu$31349.C[12]
.sym 4740 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 4744 $auto$alumacc.cc:474:replace_alu$31349.C[13]
.sym 4746 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 4747 $PACKER_VCC_NET
.sym 4750 $auto$alumacc.cc:474:replace_alu$31349.C[14]
.sym 4753 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 4756 $auto$alumacc.cc:474:replace_alu$31349.C[15]
.sym 4758 $PACKER_VCC_NET
.sym 4759 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 4762 $nextpnr_ICESTORM_LC_1$I3
.sym 4764 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 4784 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 4789 $PACKER_VCC_NET
.sym 4792 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 4793 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 4794 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 4800 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 4806 $nextpnr_ICESTORM_LC_1$I3
.sym 4814 delay[1]
.sym 4818 delay[7]
.sym 4826 delay[11]
.sym 4847 $nextpnr_ICESTORM_LC_1$I3
.sym 4858 delay[11]
.sym 4869 delay[7]
.sym 4886 delay[1]
.sym 4914 delay[7]
.sym 4915 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 4921 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 4925 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 4927 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 4936 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 4938 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 4939 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 4945 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 4947 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 4949 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 4955 $PACKER_VCC_NET
.sym 4958 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 4960 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 4963 $PACKER_VCC_NET
.sym 4966 $nextpnr_ICESTORM_LC_14$O
.sym 4969 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 4972 $auto$alumacc.cc:474:replace_alu$31406.C[3]
.sym 4975 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 4978 $auto$alumacc.cc:474:replace_alu$31406.C[4]
.sym 4980 $PACKER_VCC_NET
.sym 4981 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 4984 $auto$alumacc.cc:474:replace_alu$31406.C[5]
.sym 4987 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 4990 $auto$alumacc.cc:474:replace_alu$31406.C[6]
.sym 4993 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 4996 $auto$alumacc.cc:474:replace_alu$31406.C[7]
.sym 4998 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 5002 $auto$alumacc.cc:474:replace_alu$31406.C[8]
.sym 5005 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 5008 $auto$alumacc.cc:474:replace_alu$31406.C[9]
.sym 5010 $PACKER_VCC_NET
.sym 5011 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 5040 delay[2]
.sym 5043 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98128[3]_new_
.sym 5046 delay[0]
.sym 5051 $abc$101169$new_n325_
.sym 5052 $auto$alumacc.cc:474:replace_alu$31406.C[9]
.sym 5057 $PACKER_VCC_NET
.sym 5058 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 5060 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 5062 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 5065 $PACKER_VCC_NET
.sym 5066 $abc$101169$new_n344_
.sym 5067 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 5069 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 5076 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 5081 $abc$101169$new_n339_
.sym 5087 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96576[0]_new_
.sym 5088 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 5089 $auto$alumacc.cc:474:replace_alu$31406.C[10]
.sym 5091 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 5095 $auto$alumacc.cc:474:replace_alu$31406.C[11]
.sym 5097 $PACKER_VCC_NET
.sym 5098 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 5101 $auto$alumacc.cc:474:replace_alu$31406.C[12]
.sym 5103 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 5104 $PACKER_VCC_NET
.sym 5107 $auto$alumacc.cc:474:replace_alu$31406.C[13]
.sym 5109 $PACKER_VCC_NET
.sym 5110 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 5113 $auto$alumacc.cc:474:replace_alu$31406.C[14]
.sym 5115 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 5119 $auto$alumacc.cc:474:replace_alu$31406.C[15]
.sym 5121 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 5122 $PACKER_VCC_NET
.sym 5125 $abc$101169$auto$alumacc.cc:491:replace_alu$31408[15]
.sym 5127 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 5132 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96576[0]_new_
.sym 5133 $abc$101169$new_n344_
.sym 5134 $abc$101169$new_n339_
.sym 5135 $abc$101169$auto$alumacc.cc:491:replace_alu$31408[15]
.sym 5154 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 5181 delay[3]
.sym 5184 $abc$101169$new_n345_
.sym 5185 delay[5]
.sym 5186 $abc$101169$new_n326_
.sym 5187 delay[1]
.sym 5188 delay[2]
.sym 5191 delay[0]
.sym 5194 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96567[4]_new_
.sym 5195 delay[1]
.sym 5200 delay[10]
.sym 5201 delay[8]
.sym 5202 delay[4]
.sym 5203 delay[11]
.sym 5204 delay[9]
.sym 5208 delay[10]
.sym 5219 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96567[4]_new_
.sym 5220 delay[10]
.sym 5221 delay[11]
.sym 5222 $abc$101169$new_n345_
.sym 5228 delay[10]
.sym 5231 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96567[4]_new_
.sym 5232 delay[4]
.sym 5233 delay[5]
.sym 5234 $abc$101169$new_n326_
.sym 5238 delay[8]
.sym 5243 delay[9]
.sym 5249 delay[0]
.sym 5250 delay[3]
.sym 5252 delay[1]
.sym 5255 delay[2]
.sym 5256 delay[0]
.sym 5257 delay[3]
.sym 5258 delay[1]
.sym 5276 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 5281 $PACKER_VCC_NET
.sym 5284 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 5291 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 5293 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 5304 delay[7]
.sym 5305 delay[6]
.sym 5308 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[2]
.sym 5311 delay[9]
.sym 5312 $PACKER_VCC_NET
.sym 5316 delay[8]
.sym 5317 $abc$101169$new_n326_
.sym 5318 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[7]
.sym 5319 delay[2]
.sym 5320 $abc$101169$new_n395_
.sym 5321 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[0]
.sym 5322 delay[0]
.sym 5334 delay[1]
.sym 5337 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[2]
.sym 5339 $abc$101169$new_n395_
.sym 5342 $abc$101169$new_n395_
.sym 5343 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[7]
.sym 5348 $PACKER_VCC_NET
.sym 5349 delay[0]
.sym 5356 $abc$101169$new_n395_
.sym 5357 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[0]
.sym 5360 delay[8]
.sym 5361 delay[0]
.sym 5362 delay[1]
.sym 5363 delay[9]
.sym 5366 $abc$101169$new_n326_
.sym 5369 delay[2]
.sym 5373 delay[7]
.sym 5374 delay[6]
.sym 5378 $abc$101169$new_n395_
.sym 5379 delay[1]
.sym 5380 delay[0]
.sym 5382 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100091_$glb_ce
.sym 5383 CLK$SB_IO_IN_$glb_clk
.sym 5410 state[2]
.sym 5411 $abc$101169$new_n232_
.sym 5413 $abc$101169$procmux$31079.B_AND_S[74]_new_
.sym 5417 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 5426 delay[6]
.sym 5427 delay[7]
.sym 5429 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98154[0]_new_
.sym 5430 $abc$101169$auto$rtlil.cc:1863:Or$31368_new_inv_
.sym 5431 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96576[0]_new_
.sym 5432 delay[5]
.sym 5433 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98459[2]_new_
.sym 5435 state[1]
.sym 5438 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 5439 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[3]_new_
.sym 5441 delay[6]
.sym 5443 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[1]_new_
.sym 5444 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[2]_new_
.sym 5446 delay[10]
.sym 5447 $abc$101169$new_n330_
.sym 5448 $abc$101169$procmux$31058_CMP_new_
.sym 5449 delay[11]
.sym 5450 delay[9]
.sym 5451 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[1]_new_
.sym 5453 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 5454 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 5455 delay[8]
.sym 5456 delay[4]
.sym 5457 $abc$101169$auto$alumacc.cc:491:replace_alu$31351[15]
.sym 5459 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 5460 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 5461 state[1]
.sym 5462 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 5465 delay[9]
.sym 5466 delay[10]
.sym 5467 delay[11]
.sym 5468 delay[8]
.sym 5471 delay[6]
.sym 5472 delay[7]
.sym 5473 delay[5]
.sym 5474 delay[4]
.sym 5477 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98459[2]_new_
.sym 5478 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[3]_new_
.sym 5479 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98154[0]_new_
.sym 5480 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[1]_new_
.sym 5483 $abc$101169$procmux$31058_CMP_new_
.sym 5485 $abc$101169$auto$rtlil.cc:1863:Or$31368_new_inv_
.sym 5489 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96576[0]_new_
.sym 5491 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[1]_new_
.sym 5492 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[2]_new_
.sym 5495 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[3]_new_
.sym 5497 $abc$101169$auto$alumacc.cc:491:replace_alu$31351[15]
.sym 5498 $abc$101169$new_n330_
.sym 5501 delay[7]
.sym 5502 delay[5]
.sym 5503 delay[4]
.sym 5504 delay[6]
.sym 5520 $abc$101169$new_n366_
.sym 5521 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[2]_new_inv_
.sym 5524 $0\scl[0:0]
.sym 5528 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[7]_new_
.sym 5530 state[0]
.sym 5531 state[1]
.sym 5534 $abc$101169$procmux$31058_CMP_new_
.sym 5536 state[2]
.sym 5539 $abc$101169$new_n330_
.sym 5540 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 5549 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31309_new_inv_
.sym 5550 $abc$101169$procmux$31079.B_AND_S[2]_new_
.sym 5551 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 5552 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31418_new_inv_
.sym 5553 $abc$101169$procmux$31079.B_AND_S[22]_new_
.sym 5554 $abc$101169$new_n277_
.sym 5555 $abc$101169$auto$rtlil.cc:1863:Or$31357_new_inv_
.sym 5558 $abc$101169$procmux$31079.B_AND_S[97]_new_
.sym 5559 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98851[3]_new_
.sym 5560 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31418_new_inv_
.sym 5561 $abc$101169$new_n371_
.sym 5562 state[1]
.sym 5563 $abc$101169$new_n372_
.sym 5564 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 5565 $abc$101169$procmux$31079.B_AND_S[3]_new_
.sym 5566 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 5567 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[2]_new_inv_
.sym 5570 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[7]_new_
.sym 5573 $abc$101169$procmux$31079.B_AND_S[74]_new_
.sym 5574 $abc$101169$procmux$31079.B_AND_S[2]_new_
.sym 5577 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 5578 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98897[1]_new_inv_
.sym 5579 state[2]
.sym 5582 state[1]
.sym 5585 $abc$101169$new_n277_
.sym 5589 $abc$101169$procmux$31079.B_AND_S[3]_new_
.sym 5591 $abc$101169$auto$rtlil.cc:1863:Or$31357_new_inv_
.sym 5594 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31418_new_inv_
.sym 5595 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 5596 $abc$101169$procmux$31079.B_AND_S[97]_new_
.sym 5600 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31418_new_inv_
.sym 5601 $abc$101169$procmux$31079.B_AND_S[97]_new_
.sym 5602 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[7]_new_
.sym 5603 $abc$101169$procmux$31079.B_AND_S[22]_new_
.sym 5606 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98897[1]_new_inv_
.sym 5607 $abc$101169$new_n372_
.sym 5608 $abc$101169$procmux$31079.B_AND_S[2]_new_
.sym 5609 state[2]
.sym 5612 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 5613 $abc$101169$procmux$31079.B_AND_S[22]_new_
.sym 5615 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 5619 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98851[3]_new_
.sym 5620 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[2]_new_inv_
.sym 5621 $abc$101169$new_n371_
.sym 5624 $abc$101169$procmux$31079.B_AND_S[74]_new_
.sym 5625 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31309_new_inv_
.sym 5626 $abc$101169$procmux$31079.B_AND_S[2]_new_
.sym 5627 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 5628 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 5629 CLK$SB_IO_IN_$glb_clk
.sym 5647 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 5650 state[1]
.sym 5652 $0\scl[0:0]
.sym 5653 state[3]
.sym 5656 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[4]_new_
.sym 5657 $abc$101169$procmux$31079.B_AND_S[80]_new_
.sym 5659 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 5672 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 5674 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97870[1]_new_inv_
.sym 5675 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 5676 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 5678 $abc$101169$new_n277_
.sym 5681 $abc$101169$procmux$31058_CMP_new_
.sym 5682 $abc$101169$procmux$31070_CMP_new_
.sym 5683 $abc$101169$new_n232_
.sym 5684 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 5685 $abc$101169$procmux$31079.B_AND_S[80]_new_
.sym 5686 state[2]
.sym 5687 state[0]
.sym 5689 $abc$101169$procmux$31079.B_AND_S[97]_new_
.sym 5690 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100031
.sym 5691 state[1]
.sym 5693 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31418_new_inv_
.sym 5696 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31309_new_inv_
.sym 5698 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99037[1]_new_inv_
.sym 5699 RST$SB_IO_OUT
.sym 5700 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100091
.sym 5701 state[3]
.sym 5705 $abc$101169$procmux$31079.B_AND_S[80]_new_
.sym 5706 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 5707 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 5712 $abc$101169$new_n232_
.sym 5714 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97870[1]_new_inv_
.sym 5718 $abc$101169$procmux$31079.B_AND_S[97]_new_
.sym 5719 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 5720 $abc$101169$procmux$31070_CMP_new_
.sym 5723 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31418_new_inv_
.sym 5724 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 5725 $abc$101169$procmux$31079.B_AND_S[97]_new_
.sym 5726 RST$SB_IO_OUT
.sym 5729 $abc$101169$new_n277_
.sym 5730 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31309_new_inv_
.sym 5731 $abc$101169$procmux$31058_CMP_new_
.sym 5732 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99037[1]_new_inv_
.sym 5736 state[3]
.sym 5737 state[2]
.sym 5738 $abc$101169$new_n232_
.sym 5742 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100091
.sym 5744 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 5747 state[1]
.sym 5748 state[0]
.sym 5749 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 5750 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97870[1]_new_inv_
.sym 5751 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100031
.sym 5752 CLK$SB_IO_IN_$glb_clk
.sym 5768 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97870[1]_new_inv_
.sym 5772 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 5797 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97785[2]_new_inv_
.sym 5801 state[1]
.sym 5807 state[2]
.sym 5808 state[0]
.sym 5809 $abc$101169$new_n268_
.sym 5819 state[3]
.sym 5834 $abc$101169$new_n268_
.sym 5835 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97785[2]_new_inv_
.sym 5836 state[3]
.sym 5837 state[0]
.sym 5846 state[3]
.sym 5847 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97785[2]_new_inv_
.sym 5848 $abc$101169$new_n268_
.sym 5849 state[0]
.sym 5852 state[0]
.sym 5853 $abc$101169$new_n268_
.sym 5854 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97785[2]_new_inv_
.sym 5855 state[3]
.sym 5866 state[1]
.sym 5867 state[2]
.sym 6619 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 6704 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 6705 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 6718 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 6719 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 6720 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98159[0]_new_
.sym 6764 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 6766 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 6771 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 6809 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 6813 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 6817 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 6913 $abc$101169$new_n325_
.sym 6916 delay[2]
.sym 6917 delay[0]
.sym 6919 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 6920 $PACKER_VCC_NET
.sym 7014 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 7023 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 7033 $abc$101169$auto$rtlil.cc:1863:Or$31368_new_inv_
.sym 7070 $abc$101169$procmux$31079.B_AND_S[74]_new_
.sym 7115 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 7118 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 7125 $abc$101169$auto$wreduce.cc:455:run$31316[3]_new_
.sym 7132 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98159[0]_new_
.sym 7172 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31405_new_inv_
.sym 7173 $abc$101169$procmux$31079.B_AND_S[19]_new_
.sym 7174 $abc$101169$procmux$31079.B_AND_S[21]_new_
.sym 7175 $abc$101169$procmux$31079.B_AND_S[15]_new_
.sym 7177 $abc$101169$new_n285_
.sym 7178 $abc$101169$new_n353_
.sym 7179 $abc$101169$new_n390_
.sym 7221 $abc$101169$procmux$31079.B_AND_S[74]_new_
.sym 7227 state[3]
.sym 7229 $abc$101169$procmux$31079.B_AND_S[3]_new_
.sym 7274 $abc$101169$new_n377_
.sym 7275 $abc$101169$new_n599_
.sym 7276 $abc$101169$new_n318_
.sym 7277 $abc$101169$new_n598_
.sym 7278 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98874[4]_new_inv_
.sym 7279 $abc$101169$new_n389_
.sym 7280 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98884[3]_new_inv_
.sym 7281 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[7]_new_
.sym 7320 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98128[3]_new_
.sym 7321 $abc$101169$procmux$31058_CMP_new_
.sym 7323 state[2]
.sym 7324 $abc$101169$new_n330_
.sym 7327 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 7329 $abc$101169$procmux$31079.B_AND_S[74]_new_
.sym 7335 $abc$101169$new_n277_
.sym 7339 $abc$101169$procmux$31070_CMP_new_
.sym 7376 state[3]
.sym 7377 state[4]
.sym 7378 $abc$101169$procmux$31079.B_AND_S[50]_new_
.sym 7379 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98897[0]_new_
.sym 7380 $abc$101169$new_n388_
.sym 7381 $abc$101169$new_n319_
.sym 7382 $abc$101169$procmux$31079.B_AND_S[9]_new_
.sym 7383 $abc$101169$new_n372_
.sym 7420 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 7423 $abc$101169$procmux$31079.B_AND_S[80]_new_
.sym 7425 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[4]_new_
.sym 7436 DC$SB_IO_OUT
.sym 7478 $abc$101169$new_n373_
.sym 7479 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97870[1]_new_inv_
.sym 7480 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 7481 $abc$101169$new_n277_
.sym 7482 $abc$101169$new_n376_
.sym 7483 $abc$101169$procmux$31070_CMP_new_
.sym 7484 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 7485 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97785[2]_new_inv_
.sym 7622 state[2]
.sym 7624 $abc$101169$new_n232_
.sym 7633 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 7731 state[2]
.sym 8257 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 8430 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 8432 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 8436 $PACKER_VCC_NET
.sym 8437 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 8440 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 8450 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 8451 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 8452 $PACKER_VCC_NET
.sym 8465 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 8466 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 8469 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 8471 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 8476 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 8477 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 8478 $nextpnr_ICESTORM_LC_6$O
.sym 8480 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 8484 $auto$alumacc.cc:474:replace_alu$31382.C[2]
.sym 8487 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 8490 $auto$alumacc.cc:474:replace_alu$31382.C[3]
.sym 8492 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 8493 $PACKER_VCC_NET
.sym 8496 $auto$alumacc.cc:474:replace_alu$31382.C[4]
.sym 8498 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 8502 $auto$alumacc.cc:474:replace_alu$31382.C[5]
.sym 8505 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 8508 $auto$alumacc.cc:474:replace_alu$31382.C[6]
.sym 8510 $PACKER_VCC_NET
.sym 8511 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 8514 $auto$alumacc.cc:474:replace_alu$31382.C[7]
.sym 8517 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 8520 $auto$alumacc.cc:474:replace_alu$31382.C[8]
.sym 8522 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 8557 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 8559 delay[4]
.sym 8561 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 8563 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 8564 $auto$alumacc.cc:474:replace_alu$31382.C[8]
.sym 8573 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 8575 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 8577 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 8590 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 8592 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 8594 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 8597 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 8600 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 8601 $auto$alumacc.cc:474:replace_alu$31382.C[9]
.sym 8604 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 8607 $auto$alumacc.cc:474:replace_alu$31382.C[10]
.sym 8609 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 8613 $auto$alumacc.cc:474:replace_alu$31382.C[11]
.sym 8615 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 8619 $auto$alumacc.cc:474:replace_alu$31382.C[12]
.sym 8622 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 8625 $auto$alumacc.cc:474:replace_alu$31382.C[13]
.sym 8628 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 8631 $auto$alumacc.cc:474:replace_alu$31382.C[14]
.sym 8634 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 8637 $auto$alumacc.cc:474:replace_alu$31382.C[15]
.sym 8639 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 8643 $abc$101169$auto$alumacc.cc:491:replace_alu$31384[15]
.sym 8645 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 8663 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 8680 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 8681 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 8683 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 8684 $PACKER_VCC_NET
.sym 8687 $abc$101169$auto$alumacc.cc:491:replace_alu$31384[15]
.sym 8692 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98159[0]_new_
.sym 8694 delay[0]
.sym 8695 delay[2]
.sym 8698 $abc$101169$new_n325_
.sym 8719 delay[4]
.sym 8725 $abc$101169$new_n325_
.sym 8726 delay[2]
.sym 8727 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98159[0]_new_
.sym 8728 $abc$101169$auto$alumacc.cc:491:replace_alu$31384[15]
.sym 8739 delay[4]
.sym 8770 delay[0]
.sym 8806 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 8817 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 8820 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 8822 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 8825 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 8830 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 8832 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 8836 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 8844 $PACKER_VCC_NET
.sym 8846 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 8847 $nextpnr_ICESTORM_LC_4$O
.sym 8850 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 8853 $auto$alumacc.cc:474:replace_alu$31371.C[2]
.sym 8856 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 8859 $auto$alumacc.cc:474:replace_alu$31371.C[3]
.sym 8862 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 8865 $auto$alumacc.cc:474:replace_alu$31371.C[4]
.sym 8867 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 8871 $auto$alumacc.cc:474:replace_alu$31371.C[5]
.sym 8873 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 8877 $auto$alumacc.cc:474:replace_alu$31371.C[6]
.sym 8879 $PACKER_VCC_NET
.sym 8880 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 8883 $auto$alumacc.cc:474:replace_alu$31371.C[7]
.sym 8885 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 8886 $PACKER_VCC_NET
.sym 8889 $auto$alumacc.cc:474:replace_alu$31371.C[8]
.sym 8891 $PACKER_VCC_NET
.sym 8892 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 8909 $abc$101169$auto$wreduce.cc:455:run$31316[3]_new_
.sym 8921 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 8922 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 8924 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 8927 $abc$101169$new_n228_
.sym 8929 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 8933 $auto$alumacc.cc:474:replace_alu$31371.C[8]
.sym 8938 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 8939 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 8940 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 8942 $PACKER_VCC_NET
.sym 8947 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 8948 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 8952 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 8965 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 8966 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 8970 $auto$alumacc.cc:474:replace_alu$31371.C[9]
.sym 8972 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 8973 $PACKER_VCC_NET
.sym 8976 $auto$alumacc.cc:474:replace_alu$31371.C[10]
.sym 8979 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 8982 $auto$alumacc.cc:474:replace_alu$31371.C[11]
.sym 8984 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 8988 $auto$alumacc.cc:474:replace_alu$31371.C[12]
.sym 8990 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 8994 $auto$alumacc.cc:474:replace_alu$31371.C[13]
.sym 8996 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 9000 $auto$alumacc.cc:474:replace_alu$31371.C[14]
.sym 9002 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 9006 $auto$alumacc.cc:474:replace_alu$31371.C[15]
.sym 9009 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 9012 $abc$101169$auto$alumacc.cc:491:replace_alu$31373[15]
.sym 9014 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 9020 $abc$101169$auto$alumacc.cc:491:replace_alu$31395[15]
.sym 9027 cmd_counter[1]
.sym 9046 DC$SB_IO_OUT
.sym 9049 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 9053 $abc$101169$procmux$31176_Y[3]_new_inv_
.sym 9054 $abc$101169$auto$rtlil.cc:1835:ReduceAnd$31375_new_
.sym 9055 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 9056 $abc$101169$auto$alumacc.cc:491:replace_alu$31373[15]
.sym 9061 $abc$101169$auto$rtlil.cc:1835:ReduceAnd$31375_new_
.sym 9064 $abc$101169$new_n277_
.sym 9081 state[1]
.sym 9094 state[1]
.sym 9095 $abc$101169$new_n277_
.sym 9096 $abc$101169$auto$rtlil.cc:1835:ReduceAnd$31375_new_
.sym 9097 $abc$101169$auto$alumacc.cc:491:replace_alu$31373[15]
.sym 9144 $abc$101169$new_n347_
.sym 9145 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 9146 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 9147 $abc$101169$new_n351_
.sym 9148 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98851[3]_new_
.sym 9149 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100746
.sym 9150 $abc$101169$new_n350_
.sym 9152 $0\bit_counter[2:0][1]
.sym 9155 $abc$101169$procmux$31079.B_AND_S[74]_new_
.sym 9156 $PACKER_VCC_NET
.sym 9158 $abc$101169$new_n277_
.sym 9167 state[1]
.sym 9170 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98851[3]_new_
.sym 9175 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 9177 cmd_counter[1]
.sym 9184 $abc$101169$auto$alumacc.cc:491:replace_alu$31395[15]
.sym 9186 $abc$101169$auto$rtlil.cc:1863:Or$31368_new_inv_
.sym 9188 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 9189 $abc$101169$auto$wreduce.cc:455:run$31316[3]_new_
.sym 9191 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98128[3]_new_
.sym 9192 state[2]
.sym 9194 $abc$101169$procmux$31079.B_AND_S[21]_new_
.sym 9195 $abc$101169$new_n330_
.sym 9196 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98874[4]_new_inv_
.sym 9197 $abc$101169$new_n285_
.sym 9198 $abc$101169$procmux$31058_CMP_new_
.sym 9199 $abc$101169$new_n228_
.sym 9202 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 9206 DC$SB_IO_OUT
.sym 9208 state[3]
.sym 9209 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 9211 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 9213 $abc$101169$new_n275_
.sym 9215 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 9217 $abc$101169$new_n330_
.sym 9219 $abc$101169$auto$alumacc.cc:491:replace_alu$31395[15]
.sym 9220 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98128[3]_new_
.sym 9225 $abc$101169$procmux$31079.B_AND_S[21]_new_
.sym 9226 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 9229 $abc$101169$auto$rtlil.cc:1863:Or$31368_new_inv_
.sym 9232 $abc$101169$procmux$31058_CMP_new_
.sym 9236 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 9238 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 9247 state[3]
.sym 9248 $abc$101169$new_n275_
.sym 9249 state[2]
.sym 9250 $abc$101169$new_n228_
.sym 9253 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 9255 DC$SB_IO_OUT
.sym 9259 $abc$101169$auto$wreduce.cc:455:run$31316[3]_new_
.sym 9260 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 9261 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98874[4]_new_inv_
.sym 9262 $abc$101169$new_n285_
.sym 9266 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98874[5]_new_
.sym 9267 state[0]
.sym 9268 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[2]_new_inv_
.sym 9269 $abc$101169$procmux$31079.B_AND_S[55]_new_
.sym 9270 $abc$101169$procmux$31079.B_AND_S[36]_new_
.sym 9271 $abc$101169$new_n600_
.sym 9272 state[1]
.sym 9273 $abc$101169$procmux$31148_Y[4]_new_
.sym 9289 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 9290 $abc$101169$new_n373_
.sym 9295 state[3]
.sym 9297 $abc$101169$new_n597_
.sym 9298 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100746
.sym 9299 $abc$101169$new_n275_
.sym 9301 state[0]
.sym 9307 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[4]_new_
.sym 9308 $abc$101169$procmux$31079.B_AND_S[19]_new_
.sym 9309 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 9310 $abc$101169$procmux$31079.B_AND_S[15]_new_
.sym 9313 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98884[3]_new_inv_
.sym 9314 $abc$101169$procmux$31079.B_AND_S[3]_new_
.sym 9315 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31405_new_inv_
.sym 9317 $abc$101169$procmux$31079.B_AND_S[21]_new_
.sym 9318 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 9320 $abc$101169$new_n319_
.sym 9321 $abc$101169$procmux$31079.B_AND_S[80]_new_
.sym 9322 $abc$101169$new_n390_
.sym 9325 $abc$101169$procmux$31070_CMP_new_
.sym 9326 $abc$101169$procmux$31079.B_AND_S[55]_new_
.sym 9327 $abc$101169$auto$rtlil.cc:1863:Or$31357_new_inv_
.sym 9329 state[1]
.sym 9330 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[7]_new_
.sym 9331 $abc$101169$new_n366_
.sym 9332 $abc$101169$procmux$31079.B_AND_S[49]_new_
.sym 9333 $0\scl[0:0]
.sym 9334 $abc$101169$new_n598_
.sym 9337 $abc$101169$new_n277_
.sym 9338 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 9340 $abc$101169$procmux$31070_CMP_new_
.sym 9341 $abc$101169$procmux$31079.B_AND_S[21]_new_
.sym 9342 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 9343 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31405_new_inv_
.sym 9346 $abc$101169$new_n366_
.sym 9347 $abc$101169$new_n598_
.sym 9348 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[7]_new_
.sym 9349 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98884[3]_new_inv_
.sym 9352 $abc$101169$new_n319_
.sym 9353 $abc$101169$procmux$31079.B_AND_S[19]_new_
.sym 9354 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[4]_new_
.sym 9355 $abc$101169$procmux$31079.B_AND_S[15]_new_
.sym 9358 $abc$101169$procmux$31079.B_AND_S[3]_new_
.sym 9359 $abc$101169$auto$rtlil.cc:1863:Or$31357_new_inv_
.sym 9360 $abc$101169$procmux$31079.B_AND_S[55]_new_
.sym 9361 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 9364 $abc$101169$procmux$31079.B_AND_S[49]_new_
.sym 9365 $abc$101169$procmux$31079.B_AND_S[55]_new_
.sym 9367 $0\scl[0:0]
.sym 9370 $abc$101169$procmux$31079.B_AND_S[21]_new_
.sym 9371 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98884[3]_new_inv_
.sym 9372 $abc$101169$procmux$31079.B_AND_S[15]_new_
.sym 9373 $abc$101169$new_n390_
.sym 9376 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 9377 $abc$101169$new_n277_
.sym 9378 state[1]
.sym 9379 $abc$101169$procmux$31079.B_AND_S[80]_new_
.sym 9383 $abc$101169$procmux$31070_CMP_new_
.sym 9384 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31405_new_inv_
.sym 9389 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31305_new_inv_
.sym 9390 $abc$101169$procmux$31079.B_AND_S[49]_new_
.sym 9391 $abc$101169$procmux$30976_CMP_new_
.sym 9392 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 9393 CS$SB_IO_OUT
.sym 9394 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100049
.sym 9395 $abc$101169$new_n228_
.sym 9396 $abc$101169$procmux$31079.B_AND_S[42]_new_
.sym 9414 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 9416 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97785[2]_new_inv_
.sym 9418 $abc$101169$new_n228_
.sym 9421 state[3]
.sym 9423 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 9430 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98874[5]_new_
.sym 9433 $abc$101169$new_n277_
.sym 9434 $abc$101169$new_n388_
.sym 9435 $abc$101169$procmux$31079.B_AND_S[74]_new_
.sym 9436 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98897[1]_new_inv_
.sym 9437 $abc$101169$procmux$31148_Y[4]_new_
.sym 9438 $abc$101169$new_n377_
.sym 9443 $abc$101169$new_n389_
.sym 9444 $abc$101169$procmux$31079.B_AND_S[9]_new_
.sym 9445 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[7]_new_
.sym 9446 $abc$101169$procmux$31079.B_AND_S[3]_new_
.sym 9447 $abc$101169$procmux$31079.B_AND_S[49]_new_
.sym 9448 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 9449 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 9450 $abc$101169$new_n373_
.sym 9452 $abc$101169$procmux$31079.B_AND_S[9]_new_
.sym 9453 $abc$101169$procmux$31079.B_AND_S[42]_new_
.sym 9454 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 9457 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98897[0]_new_
.sym 9458 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 9461 $0\scl[0:0]
.sym 9463 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98874[5]_new_
.sym 9464 $abc$101169$procmux$31148_Y[4]_new_
.sym 9465 $abc$101169$new_n388_
.sym 9466 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 9469 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 9470 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98897[1]_new_inv_
.sym 9471 $abc$101169$procmux$31148_Y[4]_new_
.sym 9472 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98897[0]_new_
.sym 9477 $0\scl[0:0]
.sym 9478 $abc$101169$procmux$31079.B_AND_S[49]_new_
.sym 9481 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 9483 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 9487 $abc$101169$procmux$31079.B_AND_S[3]_new_
.sym 9489 $abc$101169$new_n389_
.sym 9490 $abc$101169$procmux$31079.B_AND_S[9]_new_
.sym 9493 $abc$101169$procmux$31079.B_AND_S[42]_new_
.sym 9494 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[7]_new_
.sym 9495 $abc$101169$new_n277_
.sym 9496 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98897[0]_new_
.sym 9500 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 9502 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 9505 $abc$101169$new_n377_
.sym 9506 $abc$101169$new_n373_
.sym 9507 $abc$101169$procmux$31079.B_AND_S[74]_new_
.sym 9508 $abc$101169$procmux$31079.B_AND_S[9]_new_
.sym 9509 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 9510 CLK$SB_IO_IN_$glb_clk
.sym 9512 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98354_new_inv_
.sym 9513 $abc$101169$new_n232_
.sym 9514 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187
.sym 9515 $abc$101169$new_n597_
.sym 9516 $abc$101169$new_n275_
.sym 9517 $0\dc[0:0]
.sym 9519 state[5]
.sym 9528 state[4]
.sym 9535 $abc$101169$procmux$30976_CMP_new_
.sym 9539 state[0]
.sym 9540 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 9542 DC$SB_IO_OUT
.sym 9553 state[3]
.sym 9558 state[2]
.sym 9559 $abc$101169$new_n228_
.sym 9561 state[3]
.sym 9562 state[4]
.sym 9563 $abc$101169$procmux$31079.B_AND_S[50]_new_
.sym 9567 $abc$101169$procmux$31079.B_AND_S[80]_new_
.sym 9569 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98354_new_inv_
.sym 9571 state[0]
.sym 9573 $abc$101169$new_n376_
.sym 9575 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 9576 state[5]
.sym 9578 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97870[1]_new_inv_
.sym 9581 $abc$101169$new_n275_
.sym 9582 $0\dc[0:0]
.sym 9583 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 9586 $abc$101169$new_n376_
.sym 9587 $abc$101169$procmux$31079.B_AND_S[80]_new_
.sym 9588 $0\dc[0:0]
.sym 9589 $abc$101169$procmux$31079.B_AND_S[50]_new_
.sym 9592 state[2]
.sym 9593 state[3]
.sym 9598 $abc$101169$new_n228_
.sym 9600 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97870[1]_new_inv_
.sym 9604 state[3]
.sym 9605 state[0]
.sym 9606 state[2]
.sym 9607 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 9610 $abc$101169$new_n228_
.sym 9611 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 9612 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98354_new_inv_
.sym 9613 state[2]
.sym 9616 $abc$101169$new_n275_
.sym 9619 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97870[1]_new_inv_
.sym 9622 state[4]
.sym 9625 state[5]
.sym 9629 state[4]
.sym 9630 state[5]
.sym 9635 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 9636 DC$SB_IO_OUT
.sym 9638 $abc$101169$new_n283_
.sym 9640 $PACKER_GND_NET
.sym 9642 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100037
.sym 9653 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 9656 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 9659 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187
.sym 9662 $abc$101169$new_n277_
.sym 9779 DC$SB_IO_OUT
.sym 10147 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187
.sym 10409 $PACKER_VCC_NET
.sym 10413 $PACKER_VCC_NET
.sym 10416 params_left[1]
.sym 10515 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[2]
.sym 10516 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[3]
.sym 10517 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[4]
.sym 10518 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[5]
.sym 10519 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[6]
.sym 10520 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[7]
.sym 10540 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[5]
.sym 10544 params_left[5]
.sym 10636 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[8]
.sym 10637 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[9]
.sym 10638 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[10]
.sym 10639 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[11]
.sym 10640 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[12]
.sym 10641 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[13]
.sym 10642 params_left[8]
.sym 10643 $abc$101169$new_n260_
.sym 10662 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 10759 $abc$101169$new_n533_
.sym 10760 params_left[10]
.sym 10761 $abc$101169$new_n258_
.sym 10762 params_left[5]
.sym 10763 $abc$101169$new_n531_
.sym 10764 params_left[11]
.sym 10765 params_left[12]
.sym 10766 $abc$101169$new_n259_
.sym 10784 params_left[2]
.sym 10785 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 10786 params_left[4]
.sym 10883 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 10884 $abc$101169$auto$simplemap.cc:168:logic_reduce$96919[0]_new_inv_
.sym 10886 $abc$101169$auto$wreduce.cc:455:run$31316[3]_new_
.sym 10887 $abc$101169$new_n515_
.sym 10889 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 10895 $PACKER_VCC_NET
.sym 10913 params_left[1]
.sym 10914 $PACKER_VCC_NET
.sym 10915 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 10917 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 10925 $PACKER_VCC_NET
.sym 10927 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 10933 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 10934 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 10937 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 10940 $PACKER_VCC_NET
.sym 10941 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 10949 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 10952 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 10954 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 10955 $nextpnr_ICESTORM_LC_2$O
.sym 10958 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 10961 $auto$alumacc.cc:474:replace_alu$31393.C[2]
.sym 10963 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 10964 $PACKER_VCC_NET
.sym 10967 $auto$alumacc.cc:474:replace_alu$31393.C[3]
.sym 10970 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 10973 $auto$alumacc.cc:474:replace_alu$31393.C[4]
.sym 10975 $PACKER_VCC_NET
.sym 10976 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 10979 $auto$alumacc.cc:474:replace_alu$31393.C[5]
.sym 10981 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 10982 $PACKER_VCC_NET
.sym 10985 $auto$alumacc.cc:474:replace_alu$31393.C[6]
.sym 10987 $PACKER_VCC_NET
.sym 10988 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 10991 $auto$alumacc.cc:474:replace_alu$31393.C[7]
.sym 10993 $PACKER_VCC_NET
.sym 10994 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 10997 $auto$alumacc.cc:474:replace_alu$31393.C[8]
.sym 10999 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 11005 params_left[2]
.sym 11006 params_left[4]
.sym 11007 $abc$101169$new_n618_
.sym 11008 data[7]
.sym 11012 $abc$101169$new_n492_
.sym 11019 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 11023 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 11032 cmd_counter[1]
.sym 11038 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 11039 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 11041 $auto$alumacc.cc:474:replace_alu$31393.C[8]
.sym 11058 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 11062 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 11063 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 11064 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 11071 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 11074 $PACKER_VCC_NET
.sym 11075 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 11076 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 11077 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 11078 $auto$alumacc.cc:474:replace_alu$31393.C[9]
.sym 11080 $PACKER_VCC_NET
.sym 11081 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 11084 $auto$alumacc.cc:474:replace_alu$31393.C[10]
.sym 11086 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 11090 $auto$alumacc.cc:474:replace_alu$31393.C[11]
.sym 11092 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 11096 $auto$alumacc.cc:474:replace_alu$31393.C[12]
.sym 11098 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 11102 $auto$alumacc.cc:474:replace_alu$31393.C[13]
.sym 11104 $PACKER_VCC_NET
.sym 11105 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 11108 $auto$alumacc.cc:474:replace_alu$31393.C[14]
.sym 11111 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 11114 $auto$alumacc.cc:474:replace_alu$31393.C[15]
.sym 11116 $PACKER_VCC_NET
.sym 11117 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 11120 $nextpnr_ICESTORM_LC_3$I3
.sym 11123 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 11131 params_left[1]
.sym 11132 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 11133 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321
.sym 11134 $abc$101169$procmux$30896.B_AND_S[1]_new_
.sym 11135 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97373[2]_new_inv_
.sym 11145 $PACKER_VCC_NET
.sym 11154 state[0]
.sym 11155 DC$SB_IO_OUT
.sym 11158 cmd_counter[1]
.sym 11159 DC$SB_IO_OUT
.sym 11161 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 11163 $abc$101169$auto$wreduce.cc:455:run$31317[3]_new_inv_
.sym 11164 $nextpnr_ICESTORM_LC_3$I3
.sym 11171 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100746
.sym 11184 cmd_counter[1]
.sym 11205 $nextpnr_ICESTORM_LC_3$I3
.sym 11245 cmd_counter[1]
.sym 11248 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100746
.sym 11249 CLK$SB_IO_IN_$glb_clk
.sym 11251 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100715
.sym 11252 $abc$101169$auto$simplemap.cc:168:logic_reduce$96501[1]_new_inv_
.sym 11253 $abc$101169$procmux$31143_Y[1]_new_inv_
.sym 11254 $abc$101169$new_n370_
.sym 11255 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99427[1]_new_
.sym 11256 $abc$101169$procmux$31143_Y[3]_new_inv_
.sym 11257 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31301_new_
.sym 11258 $abc$101169$new_n511_
.sym 11267 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100746
.sym 11276 state[1]
.sym 11277 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31299_new_
.sym 11281 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 11284 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100715
.sym 11286 cmd_counter[0]
.sym 11292 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 11293 cmd_counter[0]
.sym 11298 $abc$101169$new_n353_
.sym 11299 cmd_counter[1]
.sym 11306 $abc$101169$new_n353_
.sym 11307 $abc$101169$new_n350_
.sym 11308 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100715
.sym 11310 $abc$101169$procmux$31143_Y[1]_new_inv_
.sym 11311 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 11312 $abc$101169$new_n312_
.sym 11313 $abc$101169$auto$wreduce.cc:455:run$31317[3]_new_inv_
.sym 11315 DC$SB_IO_OUT
.sym 11316 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187
.sym 11317 state[3]
.sym 11319 $abc$101169$new_n370_
.sym 11320 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99427[1]_new_
.sym 11332 $abc$101169$procmux$31143_Y[1]_new_inv_
.sym 11334 $abc$101169$new_n350_
.sym 11339 state[3]
.sym 11340 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187
.sym 11343 cmd_counter[1]
.sym 11344 $abc$101169$new_n312_
.sym 11345 cmd_counter[0]
.sym 11350 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99427[1]_new_
.sym 11351 $abc$101169$new_n353_
.sym 11352 $abc$101169$auto$wreduce.cc:455:run$31317[3]_new_inv_
.sym 11355 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99427[1]_new_
.sym 11356 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 11357 $abc$101169$new_n353_
.sym 11358 $abc$101169$new_n370_
.sym 11362 cmd_counter[0]
.sym 11363 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100715
.sym 11367 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 11369 DC$SB_IO_OUT
.sym 11374 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 11375 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 11376 $abc$101169$new_n308_
.sym 11377 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97378[1]_new_inv_
.sym 11378 $abc$101169$new_n312_
.sym 11379 $abc$101169$auto$wreduce.cc:455:run$31317[3]_new_inv_
.sym 11380 $abc$101169$new_n310_
.sym 11381 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31299_new_
.sym 11386 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 11387 $PACKER_VCC_NET
.sym 11399 $abc$101169$new_n228_
.sym 11402 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187
.sym 11406 $PACKER_VCC_NET
.sym 11408 state[0]
.sym 11415 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100715
.sym 11416 $abc$101169$new_n599_
.sym 11417 $abc$101169$procmux$30976_CMP_new_
.sym 11418 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 11419 $abc$101169$new_n351_
.sym 11420 $abc$101169$new_n600_
.sym 11422 $abc$101169$procmux$31079.B_AND_S[61]_new_inv_
.sym 11423 $abc$101169$procmux$31176_Y[3]_new_inv_
.sym 11424 $abc$101169$new_n347_
.sym 11425 $abc$101169$new_n318_
.sym 11426 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 11428 $abc$101169$procmux$31143_Y[3]_new_inv_
.sym 11429 DC$SB_IO_OUT
.sym 11431 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 11433 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 11435 $abc$101169$procmux$31079.B_AND_S[36]_new_
.sym 11436 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 11437 $abc$101169$new_n597_
.sym 11438 $0\scl[0:0]
.sym 11439 $abc$101169$new_n275_
.sym 11440 $abc$101169$procmux$31079.B_AND_S[19]_new_
.sym 11441 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[2]_new_inv_
.sym 11442 $abc$101169$procmux$31079.B_AND_S[55]_new_
.sym 11444 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 11449 $abc$101169$procmux$31176_Y[3]_new_inv_
.sym 11450 $abc$101169$procmux$30976_CMP_new_
.sym 11454 $abc$101169$new_n318_
.sym 11455 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100715
.sym 11456 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[2]_new_inv_
.sym 11457 $abc$101169$procmux$31079.B_AND_S[36]_new_
.sym 11460 $abc$101169$procmux$31079.B_AND_S[55]_new_
.sym 11461 $0\scl[0:0]
.sym 11462 $abc$101169$procmux$30976_CMP_new_
.sym 11463 $abc$101169$procmux$31176_Y[3]_new_inv_
.sym 11466 $abc$101169$new_n275_
.sym 11469 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 11472 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 11473 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 11474 $abc$101169$procmux$31143_Y[3]_new_inv_
.sym 11475 DC$SB_IO_OUT
.sym 11478 $abc$101169$procmux$31079.B_AND_S[61]_new_inv_
.sym 11479 $abc$101169$new_n597_
.sym 11480 $abc$101169$new_n599_
.sym 11481 $abc$101169$procmux$31079.B_AND_S[19]_new_
.sym 11484 $abc$101169$new_n347_
.sym 11485 $abc$101169$new_n600_
.sym 11486 $abc$101169$new_n351_
.sym 11487 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 11490 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 11491 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 11492 DC$SB_IO_OUT
.sym 11493 $abc$101169$procmux$31143_Y[3]_new_inv_
.sym 11494 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 11495 CLK$SB_IO_IN_$glb_clk
.sym 11499 cmd_counter[2]
.sym 11500 cmd_counter[3]
.sym 11501 cmd_counter[4]
.sym 11502 cmd_counter[0]
.sym 11503 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 11504 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 11509 DC$SB_IO_OUT
.sym 11513 state[0]
.sym 11514 $abc$101169$procmux$31176_Y[3]_new_inv_
.sym 11516 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 11518 $abc$101169$procmux$31079.B_AND_S[61]_new_inv_
.sym 11521 CS$SB_IO_OUT
.sym 11523 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 11525 cmd_counter[1]
.sym 11530 state[1]
.sym 11539 state[0]
.sym 11540 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100049
.sym 11542 state[2]
.sym 11544 state[1]
.sym 11545 state[5]
.sym 11546 state[3]
.sym 11547 $abc$101169$new_n232_
.sym 11549 $abc$101169$procmux$31079.B_AND_S[55]_new_
.sym 11553 state[4]
.sym 11554 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 11556 $0\scl[0:0]
.sym 11557 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 11562 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31305_new_inv_
.sym 11564 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 11566 CS$SB_IO_OUT
.sym 11568 $abc$101169$new_n228_
.sym 11571 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 11572 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 11577 state[3]
.sym 11578 $abc$101169$new_n232_
.sym 11580 state[2]
.sym 11585 $abc$101169$new_n232_
.sym 11586 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 11589 state[3]
.sym 11590 state[2]
.sym 11595 $0\scl[0:0]
.sym 11596 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31305_new_inv_
.sym 11597 $abc$101169$procmux$31079.B_AND_S[55]_new_
.sym 11598 CS$SB_IO_OUT
.sym 11601 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31305_new_inv_
.sym 11602 $abc$101169$procmux$31079.B_AND_S[55]_new_
.sym 11607 state[4]
.sym 11608 state[0]
.sym 11609 state[1]
.sym 11610 state[5]
.sym 11613 $abc$101169$new_n228_
.sym 11614 $0\scl[0:0]
.sym 11615 state[3]
.sym 11616 state[2]
.sym 11617 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100049
.sym 11618 CLK$SB_IO_IN_$glb_clk
.sym 11622 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[2]
.sym 11623 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[3]
.sym 11624 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[4]
.sym 11625 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 11626 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 11627 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 11634 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100049
.sym 11635 cmd_counter[1]
.sym 11638 state[2]
.sym 11651 DC$SB_IO_OUT
.sym 11663 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 11664 $abc$101169$new_n283_
.sym 11667 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 11668 state[5]
.sym 11670 $abc$101169$new_n232_
.sym 11672 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 11674 $PACKER_GND_NET
.sym 11675 $abc$101169$new_n228_
.sym 11677 state[2]
.sym 11680 state[0]
.sym 11681 $abc$101169$new_n275_
.sym 11685 state[3]
.sym 11686 state[4]
.sym 11690 state[1]
.sym 11694 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 11697 $abc$101169$new_n283_
.sym 11701 state[1]
.sym 11702 state[0]
.sym 11703 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 11708 state[2]
.sym 11709 $abc$101169$new_n228_
.sym 11712 $abc$101169$new_n283_
.sym 11713 state[2]
.sym 11714 state[3]
.sym 11715 $abc$101169$new_n232_
.sym 11718 state[4]
.sym 11719 state[5]
.sym 11720 state[1]
.sym 11721 state[0]
.sym 11725 $abc$101169$new_n275_
.sym 11726 state[3]
.sym 11727 state[2]
.sym 11739 $PACKER_GND_NET
.sym 11740 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100055
.sym 11741 CLK$SB_IO_IN_$glb_clk
.sym 11745 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100037
.sym 11748 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[0]
.sym 11791 state[0]
.sym 11792 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98354_new_inv_
.sym 11793 state[3]
.sym 11797 $0\dc[0:0]
.sym 11800 state[1]
.sym 11802 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100037
.sym 11805 state[2]
.sym 11810 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 11811 $abc$101169$new_n283_
.sym 11814 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 11817 $abc$101169$new_n283_
.sym 11818 state[2]
.sym 11819 state[3]
.sym 11824 $0\dc[0:0]
.sym 11835 state[0]
.sym 11837 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 11838 state[1]
.sym 11859 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98354_new_inv_
.sym 11861 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 11862 $0\dc[0:0]
.sym 11863 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100037
.sym 11864 CLK$SB_IO_IN_$glb_clk
.sym 11880 $PACKER_GND_NET
.sym 11884 $PACKER_VCC_NET
.sym 12305 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187
.sym 12347 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[4]
.sym 12622 params_left[7]
.sym 12624 params_left[6]
.sym 12626 $abc$101169$new_n524_
.sym 12627 $abc$101169$new_n526_
.sym 12651 $abc$101169$new_n518_
.sym 12663 $PACKER_VCC_NET
.sym 12665 params_left[4]
.sym 12668 $PACKER_VCC_NET
.sym 12674 params_left[1]
.sym 12676 params_left[2]
.sym 12682 params_left[3]
.sym 12685 params_left[5]
.sym 12687 params_left[7]
.sym 12689 params_left[6]
.sym 12694 params_left[0]
.sym 12695 $nextpnr_ICESTORM_LC_13$O
.sym 12698 params_left[0]
.sym 12701 $auto$alumacc.cc:474:replace_alu$31437.C[2]
.sym 12703 params_left[1]
.sym 12704 $PACKER_VCC_NET
.sym 12707 $auto$alumacc.cc:474:replace_alu$31437.C[3]
.sym 12709 $PACKER_VCC_NET
.sym 12710 params_left[2]
.sym 12711 $auto$alumacc.cc:474:replace_alu$31437.C[2]
.sym 12713 $auto$alumacc.cc:474:replace_alu$31437.C[4]
.sym 12715 $PACKER_VCC_NET
.sym 12716 params_left[3]
.sym 12717 $auto$alumacc.cc:474:replace_alu$31437.C[3]
.sym 12719 $auto$alumacc.cc:474:replace_alu$31437.C[5]
.sym 12721 $PACKER_VCC_NET
.sym 12722 params_left[4]
.sym 12723 $auto$alumacc.cc:474:replace_alu$31437.C[4]
.sym 12725 $auto$alumacc.cc:474:replace_alu$31437.C[6]
.sym 12727 params_left[5]
.sym 12728 $PACKER_VCC_NET
.sym 12729 $auto$alumacc.cc:474:replace_alu$31437.C[5]
.sym 12731 $auto$alumacc.cc:474:replace_alu$31437.C[7]
.sym 12733 params_left[6]
.sym 12734 $PACKER_VCC_NET
.sym 12735 $auto$alumacc.cc:474:replace_alu$31437.C[6]
.sym 12737 $auto$alumacc.cc:474:replace_alu$31437.C[8]
.sym 12739 $PACKER_VCC_NET
.sym 12740 params_left[7]
.sym 12741 $auto$alumacc.cc:474:replace_alu$31437.C[7]
.sym 12747 params_left[9]
.sym 12748 params_left[3]
.sym 12749 params_left[13]
.sym 12750 $abc$101169$new_n529_
.sym 12751 $abc$101169$new_n517_
.sym 12761 params_left[4]
.sym 12762 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 12764 params_left[2]
.sym 12770 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[2]
.sym 12773 params_left[0]
.sym 12775 $abc$101169$new_n260_
.sym 12780 params_left[0]
.sym 12781 $auto$alumacc.cc:474:replace_alu$31437.C[8]
.sym 12786 params_left[7]
.sym 12787 params_left[10]
.sym 12788 $PACKER_VCC_NET
.sym 12791 $PACKER_VCC_NET
.sym 12792 params_left[8]
.sym 12794 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[8]
.sym 12796 params_left[6]
.sym 12799 params_left[11]
.sym 12800 params_left[12]
.sym 12804 params_left[9]
.sym 12806 params_left[13]
.sym 12808 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 12810 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 12816 params_left[8]
.sym 12818 $auto$alumacc.cc:474:replace_alu$31437.C[9]
.sym 12820 params_left[8]
.sym 12821 $PACKER_VCC_NET
.sym 12822 $auto$alumacc.cc:474:replace_alu$31437.C[8]
.sym 12824 $auto$alumacc.cc:474:replace_alu$31437.C[10]
.sym 12826 params_left[9]
.sym 12827 $PACKER_VCC_NET
.sym 12828 $auto$alumacc.cc:474:replace_alu$31437.C[9]
.sym 12830 $auto$alumacc.cc:474:replace_alu$31437.C[11]
.sym 12832 params_left[10]
.sym 12833 $PACKER_VCC_NET
.sym 12834 $auto$alumacc.cc:474:replace_alu$31437.C[10]
.sym 12836 $auto$alumacc.cc:474:replace_alu$31437.C[12]
.sym 12838 params_left[11]
.sym 12839 $PACKER_VCC_NET
.sym 12840 $auto$alumacc.cc:474:replace_alu$31437.C[11]
.sym 12842 $auto$alumacc.cc:474:replace_alu$31437.C[13]
.sym 12844 params_left[12]
.sym 12845 $PACKER_VCC_NET
.sym 12846 $auto$alumacc.cc:474:replace_alu$31437.C[12]
.sym 12850 params_left[13]
.sym 12851 $PACKER_VCC_NET
.sym 12852 $auto$alumacc.cc:474:replace_alu$31437.C[13]
.sym 12855 params_left[8]
.sym 12856 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[8]
.sym 12857 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 12858 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 12861 params_left[8]
.sym 12862 params_left[7]
.sym 12863 params_left[6]
.sym 12864 params_left[9]
.sym 12865 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187_$glb_ce
.sym 12866 CLK$SB_IO_IN_$glb_clk
.sym 12869 $abc$101169$new_n448_
.sym 12870 $abc$101169$new_n518_
.sym 12873 $abc$101169$memory\params$rdmux[0][2][1]$a$31734[4]_new_
.sym 12874 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[4]_new_inv_
.sym 12884 $PACKER_VCC_NET
.sym 12892 params_left[2]
.sym 12893 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 12895 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 12897 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 12910 params_left[10]
.sym 12911 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[10]
.sym 12912 params_left[3]
.sym 12913 params_left[13]
.sym 12914 params_left[11]
.sym 12917 $abc$101169$new_n533_
.sym 12918 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 12919 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[5]
.sym 12920 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[11]
.sym 12921 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[12]
.sym 12924 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 12927 params_left[4]
.sym 12928 params_left[5]
.sym 12929 $abc$101169$new_n531_
.sym 12931 params_left[12]
.sym 12933 params_left[2]
.sym 12935 $abc$101169$new_n518_
.sym 12936 params_left[5]
.sym 12939 params_left[12]
.sym 12942 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[11]
.sym 12944 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 12945 $abc$101169$new_n518_
.sym 12948 params_left[10]
.sym 12949 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 12951 $abc$101169$new_n531_
.sym 12954 params_left[4]
.sym 12955 params_left[2]
.sym 12956 params_left[5]
.sym 12957 params_left[3]
.sym 12960 params_left[5]
.sym 12961 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 12962 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[5]
.sym 12963 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 12966 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[10]
.sym 12968 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 12969 $abc$101169$new_n518_
.sym 12972 $abc$101169$new_n533_
.sym 12974 params_left[11]
.sym 12975 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 12978 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 12979 params_left[12]
.sym 12980 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 12981 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[12]
.sym 12984 params_left[11]
.sym 12985 params_left[13]
.sym 12986 params_left[10]
.sym 12987 params_left[12]
.sym 12988 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187_$glb_ce
.sym 12989 CLK$SB_IO_IN_$glb_clk
.sym 12991 $abc$101169$new_n433_
.sym 12992 $abc$101169$new_n473_
.sym 12993 $abc$101169$new_n434_
.sym 12996 $abc$101169$new_n488_
.sym 12997 $abc$101169$new_n487_
.sym 12998 $abc$101169$new_n452_
.sym 13006 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 13016 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 13021 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 13023 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 13024 $abc$101169$new_n433_
.sym 13026 data[7]
.sym 13032 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 13034 $abc$101169$new_n258_
.sym 13036 $abc$101169$auto$wreduce.cc:455:run$31316[3]_new_
.sym 13039 $abc$101169$new_n259_
.sym 13040 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[2]
.sym 13042 $abc$101169$auto$simplemap.cc:168:logic_reduce$96919[0]_new_inv_
.sym 13045 params_left[0]
.sym 13047 $abc$101169$new_n260_
.sym 13052 params_left[2]
.sym 13055 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 13057 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 13062 params_left[1]
.sym 13072 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 13079 params_left[0]
.sym 13080 params_left[1]
.sym 13089 $abc$101169$new_n258_
.sym 13090 $abc$101169$auto$simplemap.cc:168:logic_reduce$96919[0]_new_inv_
.sym 13091 $abc$101169$new_n260_
.sym 13092 $abc$101169$new_n259_
.sym 13095 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[2]
.sym 13096 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 13097 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 13098 params_left[2]
.sym 13108 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 13110 $abc$101169$auto$wreduce.cc:455:run$31316[3]_new_
.sym 13114 $abc$101169$new_n472_
.sym 13115 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 13116 data[4]
.sym 13117 $abc$101169$new_n430_
.sym 13118 $abc$101169$new_n450_
.sym 13119 data[2]
.sym 13120 $abc$101169$new_n614_
.sym 13121 data[6]
.sym 13127 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 13136 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 13146 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99427[1]_new_
.sym 13155 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31299_new_
.sym 13157 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99427[1]_new_
.sym 13158 data[7]
.sym 13159 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 13160 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321
.sym 13162 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 13163 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 13164 params_left[4]
.sym 13165 $abc$101169$new_n618_
.sym 13167 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 13168 $abc$101169$new_n515_
.sym 13170 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97373[2]_new_inv_
.sym 13176 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 13177 $abc$101169$new_n614_
.sym 13178 $abc$101169$auto$wreduce.cc:455:run$31317[3]_new_inv_
.sym 13179 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[4]
.sym 13180 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 13186 $abc$101169$new_n492_
.sym 13188 $abc$101169$new_n515_
.sym 13189 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 13190 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99427[1]_new_
.sym 13191 $abc$101169$auto$wreduce.cc:455:run$31317[3]_new_inv_
.sym 13194 $abc$101169$new_n618_
.sym 13195 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31299_new_
.sym 13196 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 13197 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 13200 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 13201 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 13202 params_left[4]
.sym 13203 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[4]
.sym 13206 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 13207 $abc$101169$new_n492_
.sym 13208 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 13209 $abc$101169$new_n614_
.sym 13230 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321
.sym 13231 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 13232 data[7]
.sym 13233 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97373[2]_new_inv_
.sym 13234 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187_$glb_ce
.sym 13235 CLK$SB_IO_IN_$glb_clk
.sym 13237 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[0]
.sym 13238 $abc$101169$procmux$31020.B_AND_S[13]_new_
.sym 13239 data[0]
.sym 13240 $abc$101169$new_n631_
.sym 13241 $abc$101169$new_n561_
.sym 13242 params_left[0]
.sym 13243 data[5]
.sym 13244 $abc$101169$new_n432_
.sym 13254 data[6]
.sym 13259 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31299_new_
.sym 13261 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 13263 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 13264 params_left[0]
.sym 13267 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97373[2]_new_inv_
.sym 13268 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96895[2]_new_inv_
.sym 13272 $abc$101169$new_n490_
.sym 13281 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 13282 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99427[1]_new_
.sym 13284 $abc$101169$procmux$30896.B_AND_S[1]_new_
.sym 13285 $abc$101169$new_n511_
.sym 13290 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 13291 $abc$101169$new_n228_
.sym 13293 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 13296 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 13297 params_left[1]
.sym 13301 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 13303 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 13304 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 13307 params_left[0]
.sym 13329 $abc$101169$new_n511_
.sym 13330 $abc$101169$procmux$30896.B_AND_S[1]_new_
.sym 13331 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 13332 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99427[1]_new_
.sym 13335 $abc$101169$new_n228_
.sym 13337 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 13341 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 13344 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 13347 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 13348 params_left[1]
.sym 13349 params_left[0]
.sym 13353 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 13355 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 13357 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187_$glb_ce
.sym 13358 CLK$SB_IO_IN_$glb_clk
.sym 13360 $abc$101169$new_n503_
.sym 13361 $abc$101169$new_n616_
.sym 13362 $abc$101169$new_n504_
.sym 13363 $abc$101169$new_n615_
.sym 13364 $abc$101169$new_n301_
.sym 13365 $abc$101169$new_n507_
.sym 13366 $abc$101169$new_n290_
.sym 13367 $abc$101169$new_n470_
.sym 13374 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321
.sym 13379 $abc$101169$new_n228_
.sym 13383 $PACKER_VCC_NET
.sym 13384 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 13387 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 13389 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 13401 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 13402 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 13403 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 13404 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97378[1]_new_inv_
.sym 13408 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31299_new_
.sym 13409 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 13411 $abc$101169$new_n308_
.sym 13412 params_left[1]
.sym 13413 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 13415 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31301_new_
.sym 13416 $abc$101169$new_n350_
.sym 13417 $abc$101169$new_n499_
.sym 13418 $abc$101169$auto$simplemap.cc:168:logic_reduce$96501[1]_new_inv_
.sym 13421 $abc$101169$new_n301_
.sym 13423 $abc$101169$new_n290_
.sym 13426 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 13427 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97373[2]_new_inv_
.sym 13430 $abc$101169$new_n507_
.sym 13431 $abc$101169$new_n290_
.sym 13435 $abc$101169$auto$simplemap.cc:168:logic_reduce$96501[1]_new_inv_
.sym 13437 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 13442 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97373[2]_new_inv_
.sym 13443 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 13446 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 13447 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 13448 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 13449 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31299_new_
.sym 13452 $abc$101169$new_n308_
.sym 13453 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 13454 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 13455 $abc$101169$new_n350_
.sym 13458 $abc$101169$new_n290_
.sym 13460 $abc$101169$new_n301_
.sym 13464 $abc$101169$new_n308_
.sym 13465 $abc$101169$new_n290_
.sym 13466 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 13467 $abc$101169$new_n301_
.sym 13470 $abc$101169$new_n507_
.sym 13471 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97378[1]_new_inv_
.sym 13473 $abc$101169$new_n290_
.sym 13476 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31301_new_
.sym 13477 params_left[1]
.sym 13478 $abc$101169$auto$simplemap.cc:168:logic_reduce$96501[1]_new_inv_
.sym 13479 $abc$101169$new_n499_
.sym 13483 $abc$101169$new_n499_
.sym 13484 $abc$101169$new_n302_
.sym 13486 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96895[2]_new_inv_
.sym 13487 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$100237[0]_new_inv_
.sym 13488 $abc$101169$new_n490_
.sym 13489 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 13490 $abc$101169$new_n500_
.sym 13503 CS$SB_IO_OUT
.sym 13512 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 13514 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 13526 cmd_counter[2]
.sym 13529 $abc$101169$auto$wreduce.cc:455:run$31317[3]_new_inv_
.sym 13530 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 13531 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 13533 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 13535 cmd_counter[3]
.sym 13536 cmd_counter[4]
.sym 13537 cmd_counter[0]
.sym 13538 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 13539 cmd_counter[1]
.sym 13540 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 13541 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 13545 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 13546 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 13552 $abc$101169$new_n312_
.sym 13553 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[5]_new_inv_
.sym 13554 $abc$101169$new_n310_
.sym 13557 cmd_counter[1]
.sym 13558 $abc$101169$new_n312_
.sym 13559 cmd_counter[0]
.sym 13563 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 13564 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 13565 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 13566 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[5]_new_inv_
.sym 13569 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[5]_new_inv_
.sym 13570 $abc$101169$new_n310_
.sym 13571 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 13572 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 13576 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 13577 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 13578 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 13581 cmd_counter[2]
.sym 13582 cmd_counter[4]
.sym 13583 cmd_counter[3]
.sym 13587 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 13589 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 13590 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 13595 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 13596 $abc$101169$auto$wreduce.cc:455:run$31317[3]_new_inv_
.sym 13599 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 13600 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[5]_new_inv_
.sym 13602 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 13606 $abc$101169$new_n305_
.sym 13607 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 13608 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 13609 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[6]_new_inv_
.sym 13610 $abc$101169$new_n307_
.sym 13611 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[5]_new_inv_
.sym 13612 $abc$101169$new_n251_
.sym 13613 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[2]_new_
.sym 13630 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[3]_new_inv_
.sym 13631 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 13632 cmd_counter[0]
.sym 13649 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100715
.sym 13650 cmd_counter[3]
.sym 13651 $PACKER_VCC_NET
.sym 13653 cmd_counter[1]
.sym 13657 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[2]
.sym 13658 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 13659 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[4]
.sym 13661 $abc$101169$new_n228_
.sym 13665 cmd_counter[2]
.sym 13667 cmd_counter[4]
.sym 13668 cmd_counter[0]
.sym 13679 $nextpnr_ICESTORM_LC_12$O
.sym 13681 cmd_counter[0]
.sym 13685 $auto$alumacc.cc:474:replace_alu$31422.C[2]
.sym 13687 cmd_counter[1]
.sym 13691 $auto$alumacc.cc:474:replace_alu$31422.C[3]
.sym 13694 cmd_counter[2]
.sym 13695 $auto$alumacc.cc:474:replace_alu$31422.C[2]
.sym 13697 $auto$alumacc.cc:474:replace_alu$31422.C[4]
.sym 13700 cmd_counter[3]
.sym 13701 $auto$alumacc.cc:474:replace_alu$31422.C[3]
.sym 13704 cmd_counter[4]
.sym 13707 $auto$alumacc.cc:474:replace_alu$31422.C[4]
.sym 13710 cmd_counter[0]
.sym 13711 $PACKER_VCC_NET
.sym 13716 cmd_counter[4]
.sym 13717 $abc$101169$new_n228_
.sym 13718 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 13719 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[4]
.sym 13722 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[2]
.sym 13723 cmd_counter[2]
.sym 13724 $abc$101169$new_n228_
.sym 13725 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 13726 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100715
.sym 13727 CLK$SB_IO_IN_$glb_clk
.sym 13729 $abc$101169$memory\cmd$rdmux[0][2][0]$b$31503[5]_new_
.sym 13730 $abc$101169$new_n292_
.sym 13731 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 13732 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 13733 $abc$101169$memory\cmd$rdmux[0][1][0]$b$31497[3]_new_
.sym 13734 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[1]_new_inv_
.sym 13735 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[3]_new_inv_
.sym 13736 $abc$101169$new_n250_
.sym 13745 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100715
.sym 13770 cmd_counter[1]
.sym 13773 cmd_counter[3]
.sym 13775 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[0]
.sym 13778 cmd_counter[1]
.sym 13779 $PACKER_VCC_NET
.sym 13780 cmd_counter[2]
.sym 13781 cmd_counter[3]
.sym 13782 cmd_counter[4]
.sym 13783 cmd_counter[0]
.sym 13789 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 13792 $abc$101169$new_n228_
.sym 13797 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[3]
.sym 13800 $abc$101169$new_n228_
.sym 13802 $nextpnr_ICESTORM_LC_8$O
.sym 13805 cmd_counter[0]
.sym 13808 $auto$alumacc.cc:474:replace_alu$31428.C[2]
.sym 13810 $PACKER_VCC_NET
.sym 13811 cmd_counter[1]
.sym 13814 $auto$alumacc.cc:474:replace_alu$31428.C[3]
.sym 13816 cmd_counter[2]
.sym 13817 $PACKER_VCC_NET
.sym 13818 $auto$alumacc.cc:474:replace_alu$31428.C[2]
.sym 13820 $auto$alumacc.cc:474:replace_alu$31428.C[4]
.sym 13822 $PACKER_VCC_NET
.sym 13823 cmd_counter[3]
.sym 13824 $auto$alumacc.cc:474:replace_alu$31428.C[3]
.sym 13827 $PACKER_VCC_NET
.sym 13828 cmd_counter[4]
.sym 13830 $auto$alumacc.cc:474:replace_alu$31428.C[4]
.sym 13833 $abc$101169$new_n228_
.sym 13834 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[3]
.sym 13835 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 13836 cmd_counter[3]
.sym 13839 cmd_counter[1]
.sym 13840 $abc$101169$new_n228_
.sym 13841 cmd_counter[0]
.sym 13842 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 13845 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 13846 $abc$101169$new_n228_
.sym 13847 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[0]
.sym 13848 cmd_counter[0]
.sym 13894 $PACKER_VCC_NET
.sym 13904 cmd_counter[0]
.sym 13908 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100037
.sym 13938 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100037
.sym 13956 $PACKER_VCC_NET
.sym 13959 cmd_counter[0]
.sym 14616 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 14631 $abc$101169$new_n629_
.sym 14731 $abc$101169$new_n629_
.sym 14732 $abc$101169$new_n634_
.sym 14733 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100855
.sym 14734 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[0]_new_inv_
.sym 14735 param_counter[1]
.sym 14737 $abc$101169$new_n633_
.sym 14756 param_counter[1]
.sym 14758 param_counter[0]
.sym 14778 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 14780 params_left[7]
.sym 14783 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 14784 $abc$101169$new_n524_
.sym 14786 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[6]
.sym 14787 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[7]
.sym 14790 params_left[6]
.sym 14793 $abc$101169$new_n526_
.sym 14800 $abc$101169$new_n518_
.sym 14805 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 14806 params_left[7]
.sym 14808 $abc$101169$new_n526_
.sym 14817 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 14819 params_left[6]
.sym 14820 $abc$101169$new_n524_
.sym 14829 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 14830 $abc$101169$new_n518_
.sym 14832 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[6]
.sym 14836 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[7]
.sym 14837 $abc$101169$new_n518_
.sym 14838 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 14851 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187_$glb_ce
.sym 14852 CLK$SB_IO_IN_$glb_clk
.sym 14856 param_counter[2]
.sym 14857 param_counter[3]
.sym 14858 param_counter[4]
.sym 14859 param_counter[5]
.sym 14860 param_counter[6]
.sym 14882 param_counter[1]
.sym 14897 $abc$101169$new_n518_
.sym 14900 $abc$101169$new_n529_
.sym 14903 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 14904 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[9]
.sym 14906 params_left[3]
.sym 14908 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[13]
.sym 14913 params_left[9]
.sym 14917 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 14918 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 14922 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[3]
.sym 14923 params_left[13]
.sym 14925 $abc$101169$new_n517_
.sym 14940 params_left[9]
.sym 14941 $abc$101169$new_n529_
.sym 14942 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 14947 params_left[3]
.sym 14948 $abc$101169$new_n517_
.sym 14949 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 14952 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[13]
.sym 14953 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 14954 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 14955 params_left[13]
.sym 14958 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 14959 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[9]
.sym 14961 $abc$101169$new_n518_
.sym 14964 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[3]
.sym 14965 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 14966 $abc$101169$new_n518_
.sym 14974 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187_$glb_ce
.sym 14975 CLK$SB_IO_IN_$glb_clk
.sym 14977 $abc$101169$new_n439_
.sym 14978 param_counter[0]
.sym 14980 $abc$101169$new_n447_
.sym 14981 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[3]_new_
.sym 14982 $abc$101169$new_n475_
.sym 14983 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[1]_new_inv_
.sym 14984 $abc$101169$new_n421_
.sym 14989 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 14998 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 15001 param_counter[2]
.sym 15002 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[3]_new_
.sym 15003 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 15007 param_counter[5]
.sym 15009 param_counter[6]
.sym 15012 param_counter[0]
.sym 15023 $abc$101169$memory\params$rdmux[0][2][1]$a$31734[4]_new_
.sym 15026 param_counter[1]
.sym 15029 param_counter[3]
.sym 15031 param_counter[5]
.sym 15032 param_counter[6]
.sym 15035 param_counter[0]
.sym 15038 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 15039 $abc$101169$new_n475_
.sym 15046 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15047 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[6]_new_
.sym 15057 param_counter[1]
.sym 15059 param_counter[6]
.sym 15060 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 15063 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 15066 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15081 param_counter[0]
.sym 15083 param_counter[1]
.sym 15084 param_counter[3]
.sym 15087 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[6]_new_
.sym 15088 $abc$101169$new_n475_
.sym 15089 param_counter[5]
.sym 15090 $abc$101169$memory\params$rdmux[0][2][1]$a$31734[4]_new_
.sym 15100 $abc$101169$memory\params$rdmux[0][1][0]$a$31725[5]_new_inv_
.sym 15101 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[5]_new_
.sym 15102 $abc$101169$memory\params$rdmux[0][1][0]$a$31725[6]_new_
.sym 15103 $abc$101169$new_n608_
.sym 15104 $abc$101169$new_n436_
.sym 15105 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[6]_new_
.sym 15106 $abc$101169$new_n455_
.sym 15107 $abc$101169$memory\params$rdmux[0][3][3]$b$31753[6]_new_
.sym 15131 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 15133 $abc$101169$new_n629_
.sym 15134 $abc$101169$new_n421_
.sym 15142 $abc$101169$new_n448_
.sym 15144 $abc$101169$new_n490_
.sym 15146 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 15147 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[1]_new_inv_
.sym 15150 $abc$101169$new_n448_
.sym 15151 $abc$101169$new_n434_
.sym 15153 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 15154 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 15155 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[4]_new_inv_
.sym 15159 $abc$101169$memory\params$rdmux[0][1][0]$a$31725[6]_new_
.sym 15162 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[6]_new_
.sym 15167 param_counter[5]
.sym 15169 param_counter[6]
.sym 15170 $abc$101169$new_n488_
.sym 15172 $abc$101169$new_n452_
.sym 15174 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[1]_new_inv_
.sym 15175 $abc$101169$new_n448_
.sym 15176 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 15177 $abc$101169$new_n434_
.sym 15180 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[4]_new_inv_
.sym 15181 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 15182 $abc$101169$new_n434_
.sym 15183 $abc$101169$new_n448_
.sym 15187 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 15189 param_counter[6]
.sym 15204 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[6]_new_
.sym 15205 $abc$101169$new_n452_
.sym 15206 param_counter[5]
.sym 15207 $abc$101169$memory\params$rdmux[0][1][0]$a$31725[6]_new_
.sym 15210 $abc$101169$new_n488_
.sym 15211 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 15212 $abc$101169$new_n448_
.sym 15213 $abc$101169$new_n490_
.sym 15217 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 15218 $abc$101169$new_n434_
.sym 15223 $abc$101169$new_n610_
.sym 15224 $abc$101169$new_n613_
.sym 15225 $abc$101169$new_n630_
.sym 15226 $abc$101169$new_n460_
.sym 15227 $abc$101169$new_n457_
.sym 15228 $abc$101169$new_n417_
.sym 15229 $abc$101169$new_n483_
.sym 15230 $abc$101169$new_n451_
.sym 15240 $abc$101169$new_n490_
.sym 15255 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 15265 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 15266 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 15269 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 15270 $abc$101169$new_n487_
.sym 15271 $abc$101169$new_n452_
.sym 15272 $abc$101169$new_n472_
.sym 15273 $abc$101169$new_n473_
.sym 15274 data[4]
.sym 15275 $abc$101169$new_n430_
.sym 15276 $abc$101169$new_n450_
.sym 15278 data[6]
.sym 15279 param_counter[5]
.sym 15281 $abc$101169$new_n613_
.sym 15284 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15285 data[2]
.sym 15286 $abc$101169$new_n483_
.sym 15287 $abc$101169$new_n451_
.sym 15291 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96895[2]_new_inv_
.sym 15292 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15293 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321
.sym 15295 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97373[2]_new_inv_
.sym 15297 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 15299 $abc$101169$new_n473_
.sym 15300 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15304 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97373[2]_new_inv_
.sym 15305 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 15306 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15309 $abc$101169$new_n430_
.sym 15310 data[4]
.sym 15312 $abc$101169$new_n472_
.sym 15315 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 15316 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321
.sym 15321 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15322 $abc$101169$new_n451_
.sym 15323 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96895[2]_new_inv_
.sym 15327 data[2]
.sym 15329 $abc$101169$new_n450_
.sym 15330 $abc$101169$new_n430_
.sym 15333 $abc$101169$new_n483_
.sym 15334 $abc$101169$new_n613_
.sym 15335 param_counter[5]
.sym 15336 $abc$101169$new_n452_
.sym 15339 data[6]
.sym 15340 $abc$101169$new_n487_
.sym 15342 $abc$101169$new_n430_
.sym 15343 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187_$glb_ce
.sym 15344 CLK$SB_IO_IN_$glb_clk
.sym 15346 $abc$101169$new_n459_
.sym 15347 data[1]
.sym 15348 data[3]
.sym 15349 $abc$101169$techmap$shiftx$PacifikerClaws.v:7980$7717.$4\buffer[7:0][1]_new_
.sym 15351 $abc$101169$new_n562_
.sym 15353 $abc$101169$new_n626_
.sym 15362 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 15369 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 15387 $abc$101169$new_n433_
.sym 15388 $abc$101169$new_n616_
.sym 15389 $abc$101169$new_n630_
.sym 15390 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 15391 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15393 data[5]
.sym 15394 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 15395 $abc$101169$new_n610_
.sym 15396 $abc$101169$procmux$31020.B_AND_S[13]_new_
.sym 15397 $abc$101169$new_n630_
.sym 15399 $PACKER_VCC_NET
.sym 15400 data[2]
.sym 15401 $0\bit_counter[2:0][1]
.sym 15403 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[0]
.sym 15404 $abc$101169$auto$simplemap.cc:168:logic_reduce$96501[1]_new_inv_
.sym 15406 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 15412 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 15413 data[0]
.sym 15414 $abc$101169$new_n631_
.sym 15415 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 15416 params_left[0]
.sym 15417 data[5]
.sym 15418 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 15422 params_left[0]
.sym 15423 $PACKER_VCC_NET
.sym 15426 $abc$101169$auto$simplemap.cc:168:logic_reduce$96501[1]_new_inv_
.sym 15427 data[5]
.sym 15428 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 15429 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15432 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15433 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 15434 $abc$101169$new_n631_
.sym 15435 $abc$101169$new_n630_
.sym 15438 $abc$101169$auto$simplemap.cc:168:logic_reduce$96501[1]_new_inv_
.sym 15439 $abc$101169$new_n630_
.sym 15440 data[0]
.sym 15441 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 15444 data[2]
.sym 15445 data[0]
.sym 15446 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 15447 $0\bit_counter[2:0][1]
.sym 15450 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 15451 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[0]
.sym 15452 $abc$101169$new_n616_
.sym 15453 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15456 $abc$101169$procmux$31020.B_AND_S[13]_new_
.sym 15457 $abc$101169$new_n610_
.sym 15458 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 15459 data[5]
.sym 15463 $abc$101169$new_n433_
.sym 15464 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 15465 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15466 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187_$glb_ce
.sym 15467 CLK$SB_IO_IN_$glb_clk
.sym 15470 $abc$101169$shiftx$PacifikerClaws.v:7980$7717.buffer[0]_new_
.sym 15471 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100043
.sym 15472 $abc$101169$auto$wreduce.cc:455:run$31327[3]_new_inv_
.sym 15473 $abc$101169$auto$ice40_ffinit.cc:141:execute$101147
.sym 15474 $abc$101169$auto$wreduce.cc:455:run$31327[1]_new_inv_
.sym 15475 $0\bit_counter[2:0][0]
.sym 15476 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 15484 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 15486 $abc$101169$new_n626_
.sym 15487 data[7]
.sym 15495 $abc$101169$procmux$30976_CMP_new_
.sym 15511 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[3]_new_inv_
.sym 15513 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96895[2]_new_inv_
.sym 15515 params_left[0]
.sym 15516 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 15518 $abc$101169$new_n499_
.sym 15519 $abc$101169$new_n302_
.sym 15520 $abc$101169$new_n504_
.sym 15521 $abc$101169$new_n615_
.sym 15523 $abc$101169$new_n507_
.sym 15524 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 15526 $abc$101169$new_n503_
.sym 15527 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 15529 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97378[1]_new_inv_
.sym 15530 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15535 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 15536 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 15537 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 15541 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97373[2]_new_inv_
.sym 15543 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 15544 params_left[0]
.sym 15545 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97373[2]_new_inv_
.sym 15549 $abc$101169$new_n499_
.sym 15550 $abc$101169$new_n503_
.sym 15551 $abc$101169$new_n504_
.sym 15552 $abc$101169$new_n615_
.sym 15555 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 15556 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 15558 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97378[1]_new_inv_
.sym 15561 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 15562 $abc$101169$new_n302_
.sym 15563 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 15564 $abc$101169$new_n507_
.sym 15567 $abc$101169$new_n302_
.sym 15568 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 15573 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[3]_new_inv_
.sym 15575 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96895[2]_new_inv_
.sym 15576 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 15579 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 15580 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[3]_new_inv_
.sym 15585 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[3]_new_inv_
.sym 15586 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15592 $abc$101169$auto$wreduce.cc:455:run$31329[1]_new_inv_
.sym 15593 pixel_bit_counter[0]
.sym 15594 MOSI$SB_IO_OUT
.sym 15595 $abc$101169$procmux$31176_Y[3]_new_inv_
.sym 15596 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100250
.sym 15597 $abc$101169$procmux$31079.B_AND_S[61]_new_inv_
.sym 15598 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100625
.sym 15599 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100043
.sym 15605 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[3]_new_inv_
.sym 15622 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 15625 $abc$101169$shiftx$PacifikerClaws.v:7961$7713.buffer[0]_new_inv_
.sym 15627 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 15634 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15636 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[6]_new_inv_
.sym 15637 $abc$101169$new_n307_
.sym 15639 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 15640 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 15641 $abc$101169$new_n305_
.sym 15643 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 15644 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97378[1]_new_inv_
.sym 15647 $abc$101169$new_n251_
.sym 15648 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[2]_new_
.sym 15649 DC$SB_IO_OUT
.sym 15650 $abc$101169$new_n302_
.sym 15651 cmd_counter[2]
.sym 15653 cmd_counter[4]
.sym 15655 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 15656 $abc$101169$new_n500_
.sym 15661 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[3]_new_inv_
.sym 15664 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15666 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97378[1]_new_inv_
.sym 15667 $abc$101169$new_n500_
.sym 15668 cmd_counter[2]
.sym 15669 $abc$101169$new_n302_
.sym 15672 $abc$101169$new_n251_
.sym 15674 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[6]_new_inv_
.sym 15685 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 15686 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 15687 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[2]_new_
.sym 15692 DC$SB_IO_OUT
.sym 15693 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 15696 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 15697 cmd_counter[4]
.sym 15698 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[6]_new_inv_
.sym 15702 $abc$101169$new_n307_
.sym 15703 $abc$101169$new_n305_
.sym 15704 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15705 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[6]_new_inv_
.sym 15708 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[3]_new_inv_
.sym 15710 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 15711 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 15717 $0\pixel_bit_counter[3:0][2]
.sym 15718 $0\pixel_bit_counter[3:0][3]
.sym 15719 pixel_bit_counter[2]
.sym 15720 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 15721 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 15722 $abc$101169$auto$simplemap.cc:168:logic_reduce$96518[1]_new_inv_
.sym 15763 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15764 $abc$101169$memory\cmd$rdmux[0][2][0]$b$31503[5]_new_
.sym 15770 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 15771 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15785 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 15786 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 15787 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 15789 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 15790 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 15791 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 15792 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 15795 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 15796 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15797 $abc$101169$memory\cmd$rdmux[0][2][0]$b$31503[5]_new_
.sym 15798 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 15802 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 15803 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 15804 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15807 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 15808 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 15809 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15810 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 15814 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 15815 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 15819 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15820 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 15821 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 15822 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 15825 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 15826 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 15827 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 15828 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15831 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 15832 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 15833 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15834 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 15838 pixel_data[9]
.sym 15840 $abc$101169$new_n551_
.sym 15841 pixel_bit_counter[3]
.sym 15842 $abc$101169$shiftx$PacifikerClaws.v:7961$7713.buffer[0]_new_inv_
.sym 15884 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 15885 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 15886 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 15892 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 15893 $abc$101169$new_n251_
.sym 15894 $abc$101169$new_n250_
.sym 15900 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[1]_new_inv_
.sym 15902 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15904 $abc$101169$new_n292_
.sym 15907 $abc$101169$memory\cmd$rdmux[0][1][0]$b$31497[3]_new_
.sym 15909 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 15910 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15912 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 15913 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 15918 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 15919 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 15920 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 15921 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15925 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 15926 $abc$101169$new_n250_
.sym 15927 $abc$101169$new_n251_
.sym 15930 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 15931 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15932 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[1]_new_inv_
.sym 15933 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 15936 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 15937 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 15939 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15942 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 15943 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 15944 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 15945 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15948 $abc$101169$new_n292_
.sym 15949 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 15950 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 15951 $abc$101169$memory\cmd$rdmux[0][1][0]$b$31497[3]_new_
.sym 15955 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 15956 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 15957 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 15961 $abc$101169$new_n553_
.sym 15962 pixel_data[4]
.sym 15963 pixel_data[12]
.sym 15964 $abc$101169$new_n552_
.sym 15967 pixel_data[6]
.sym 15968 pixel_data[14]
.sym 16497 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187
.sym 16515 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187
.sym 16565 param_counter[1]
.sym 16572 param_counter[6]
.sym 16732 param_counter[1]
.sym 16842 $abc$101169$memory\params$rdmux[0][2][0]$b$31732[0]_new_
.sym 16843 $abc$101169$memory\params$rdmux[0][1][0]$a$31725[0]_new_
.sym 16847 $abc$101169$memory\params$rdmux[0][2][0]$a$31731[0]_new_
.sym 16851 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100250
.sym 16866 param_counter[0]
.sym 16882 $abc$101169$new_n634_
.sym 16883 param_counter[2]
.sym 16884 param_counter[3]
.sym 16885 param_counter[4]
.sym 16886 param_counter[5]
.sym 16891 param_counter[2]
.sym 16892 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[0]_new_inv_
.sym 16893 param_counter[1]
.sym 16895 param_counter[6]
.sym 16899 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100855
.sym 16900 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 16901 param_counter[1]
.sym 16903 $abc$101169$new_n633_
.sym 16907 param_counter[0]
.sym 16908 $abc$101169$memory\params$rdmux[0][1][0]$a$31725[0]_new_
.sym 16914 $abc$101169$memory\params$rdmux[0][1][0]$a$31725[0]_new_
.sym 16915 param_counter[6]
.sym 16916 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[0]_new_inv_
.sym 16917 param_counter[5]
.sym 16920 param_counter[2]
.sym 16921 param_counter[4]
.sym 16922 param_counter[0]
.sym 16923 param_counter[1]
.sym 16927 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 16929 param_counter[0]
.sym 16932 param_counter[3]
.sym 16934 $abc$101169$new_n634_
.sym 16935 $abc$101169$new_n633_
.sym 16938 param_counter[1]
.sym 16950 param_counter[2]
.sym 16951 param_counter[0]
.sym 16952 param_counter[4]
.sym 16953 param_counter[1]
.sym 16960 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100855
.sym 16961 CLK$SB_IO_IN_$glb_clk
.sym 16964 $abc$101169$new_n444_
.sym 16965 $abc$101169$new_n605_
.sym 16966 $abc$101169$new_n606_
.sym 16970 $abc$101169$new_n445_
.sym 16987 param_counter[4]
.sym 16992 param_counter[1]
.sym 16993 $PACKER_VCC_NET
.sym 17006 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 17008 param_counter[1]
.sym 17010 param_counter[6]
.sym 17013 param_counter[0]
.sym 17023 param_counter[3]
.sym 17024 param_counter[4]
.sym 17025 param_counter[5]
.sym 17030 param_counter[2]
.sym 17036 $nextpnr_ICESTORM_LC_10$O
.sym 17039 param_counter[0]
.sym 17042 $auto$alumacc.cc:474:replace_alu$31425.C[2]
.sym 17044 param_counter[1]
.sym 17048 $auto$alumacc.cc:474:replace_alu$31425.C[3]
.sym 17050 param_counter[2]
.sym 17052 $auto$alumacc.cc:474:replace_alu$31425.C[2]
.sym 17054 $auto$alumacc.cc:474:replace_alu$31425.C[4]
.sym 17057 param_counter[3]
.sym 17058 $auto$alumacc.cc:474:replace_alu$31425.C[3]
.sym 17060 $auto$alumacc.cc:474:replace_alu$31425.C[5]
.sym 17063 param_counter[4]
.sym 17064 $auto$alumacc.cc:474:replace_alu$31425.C[4]
.sym 17066 $auto$alumacc.cc:474:replace_alu$31425.C[6]
.sym 17069 param_counter[5]
.sym 17070 $auto$alumacc.cc:474:replace_alu$31425.C[5]
.sym 17075 param_counter[6]
.sym 17076 $auto$alumacc.cc:474:replace_alu$31425.C[6]
.sym 17083 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 17084 CLK$SB_IO_IN_$glb_clk
.sym 17086 $abc$101169$memory\params$rdmux[0][3][1]$b$31747[3]_new_
.sym 17087 $abc$101169$new_n468_
.sym 17088 $abc$101169$memory\params$rdmux[0][2][0]$a$31731[4]_new_inv_
.sym 17089 $abc$101169$new_n466_
.sym 17090 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[1]_new_inv_
.sym 17091 $abc$101169$new_n443_
.sym 17092 $abc$101169$new_n465_
.sym 17093 $abc$101169$new_n467_
.sym 17097 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100625
.sym 17111 param_counter[2]
.sym 17113 param_counter[3]
.sym 17114 param_counter[1]
.sym 17117 param_counter[5]
.sym 17118 $abc$101169$new_n439_
.sym 17120 param_counter[0]
.sym 17127 param_counter[1]
.sym 17129 param_counter[2]
.sym 17130 param_counter[3]
.sym 17131 param_counter[4]
.sym 17135 param_counter[1]
.sym 17136 param_counter[0]
.sym 17138 $abc$101169$new_n606_
.sym 17139 $abc$101169$new_n436_
.sym 17140 param_counter[5]
.sym 17144 $abc$101169$new_n468_
.sym 17146 $abc$101169$new_n447_
.sym 17147 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[1]_new_inv_
.sym 17148 $abc$101169$new_n443_
.sym 17150 $abc$101169$new_n441_
.sym 17152 $abc$101169$new_n468_
.sym 17153 $PACKER_VCC_NET
.sym 17154 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 17157 $abc$101169$new_n465_
.sym 17162 param_counter[4]
.sym 17163 param_counter[3]
.sym 17166 $PACKER_VCC_NET
.sym 17167 param_counter[0]
.sym 17178 param_counter[1]
.sym 17179 param_counter[2]
.sym 17180 $abc$101169$new_n443_
.sym 17181 param_counter[0]
.sym 17184 $abc$101169$new_n606_
.sym 17185 $abc$101169$new_n465_
.sym 17186 $abc$101169$new_n468_
.sym 17187 $abc$101169$new_n447_
.sym 17190 $abc$101169$new_n468_
.sym 17191 param_counter[1]
.sym 17192 $abc$101169$new_n441_
.sym 17193 param_counter[5]
.sym 17196 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[1]_new_inv_
.sym 17197 $abc$101169$new_n447_
.sym 17198 param_counter[5]
.sym 17199 $abc$101169$new_n436_
.sym 17204 param_counter[3]
.sym 17205 param_counter[4]
.sym 17206 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17209 $abc$101169$new_n437_
.sym 17210 $abc$101169$memory\params$rdmux[0][2][1]$b$31735[2]_new_
.sym 17211 $abc$101169$memory\params$rdmux[0][4][1]$a$31770[0]_new_
.sym 17214 $abc$101169$memory\params$rdmux[0][3][1]$a$31746[5]_new_
.sym 17215 $abc$101169$memory\params$rdmux[0][3][0]$b$31744[2]_new_inv_
.sym 17216 $abc$101169$new_n441_
.sym 17239 $abc$101169$new_n443_
.sym 17244 $abc$101169$new_n421_
.sym 17250 $abc$101169$new_n439_
.sym 17251 param_counter[0]
.sym 17254 param_counter[2]
.sym 17255 $abc$101169$new_n443_
.sym 17257 $abc$101169$memory\params$rdmux[0][3][3]$b$31753[6]_new_
.sym 17259 $abc$101169$new_n468_
.sym 17260 param_counter[5]
.sym 17261 $abc$101169$new_n608_
.sym 17262 param_counter[2]
.sym 17263 param_counter[1]
.sym 17264 $abc$101169$new_n483_
.sym 17265 $abc$101169$memory\params$rdmux[0][3][3]$b$31753[6]_new_
.sym 17266 $abc$101169$new_n437_
.sym 17269 param_counter[1]
.sym 17271 $abc$101169$memory\params$rdmux[0][3][1]$a$31746[5]_new_
.sym 17273 param_counter[3]
.sym 17274 $abc$101169$memory\params$rdmux[0][1][0]$a$31725[5]_new_inv_
.sym 17276 $abc$101169$memory\params$rdmux[0][4][1]$a$31770[0]_new_
.sym 17279 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[6]_new_
.sym 17281 $abc$101169$new_n441_
.sym 17283 $abc$101169$new_n468_
.sym 17284 $abc$101169$new_n483_
.sym 17285 $abc$101169$new_n439_
.sym 17286 $abc$101169$memory\params$rdmux[0][3][1]$a$31746[5]_new_
.sym 17289 $abc$101169$memory\params$rdmux[0][1][0]$a$31725[5]_new_inv_
.sym 17290 $abc$101169$new_n441_
.sym 17291 param_counter[5]
.sym 17292 $abc$101169$new_n608_
.sym 17295 param_counter[1]
.sym 17296 param_counter[0]
.sym 17297 $abc$101169$new_n439_
.sym 17298 param_counter[2]
.sym 17301 param_counter[3]
.sym 17302 param_counter[2]
.sym 17303 param_counter[1]
.sym 17304 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[6]_new_
.sym 17307 $abc$101169$new_n439_
.sym 17308 param_counter[2]
.sym 17309 $abc$101169$new_n437_
.sym 17310 $abc$101169$memory\params$rdmux[0][4][1]$a$31770[0]_new_
.sym 17313 $abc$101169$new_n443_
.sym 17315 $abc$101169$memory\params$rdmux[0][3][3]$b$31753[6]_new_
.sym 17319 $abc$101169$memory\params$rdmux[0][3][3]$b$31753[6]_new_
.sym 17320 $abc$101169$new_n443_
.sym 17321 $abc$101169$new_n437_
.sym 17322 $abc$101169$memory\params$rdmux[0][3][1]$a$31746[5]_new_
.sym 17326 param_counter[1]
.sym 17327 param_counter[0]
.sym 17334 $abc$101169$new_n420_
.sym 17335 $abc$101169$new_n612_
.sym 17337 $abc$101169$new_n453_
.sym 17356 $PACKER_VCC_NET
.sym 17366 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100625
.sym 17373 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[3]_new_
.sym 17374 param_counter[6]
.sym 17375 param_counter[0]
.sym 17377 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 17379 $abc$101169$new_n421_
.sym 17381 param_counter[2]
.sym 17382 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[5]_new_
.sym 17383 $abc$101169$memory\params$rdmux[0][4][1]$a$31770[0]_new_
.sym 17386 $abc$101169$new_n629_
.sym 17387 $abc$101169$new_n455_
.sym 17388 param_counter[5]
.sym 17389 param_counter[1]
.sym 17390 $abc$101169$new_n439_
.sym 17392 param_counter[0]
.sym 17394 $abc$101169$new_n417_
.sym 17396 param_counter[6]
.sym 17398 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 17399 $abc$101169$new_n443_
.sym 17400 $abc$101169$new_n612_
.sym 17401 $abc$101169$new_n457_
.sym 17402 $abc$101169$new_n453_
.sym 17404 $abc$101169$new_n452_
.sym 17406 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 17407 $abc$101169$new_n417_
.sym 17408 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[5]_new_
.sym 17409 param_counter[6]
.sym 17412 $abc$101169$new_n443_
.sym 17413 param_counter[5]
.sym 17414 $abc$101169$new_n439_
.sym 17415 $abc$101169$new_n612_
.sym 17418 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 17419 $abc$101169$new_n417_
.sym 17420 $abc$101169$new_n629_
.sym 17424 param_counter[6]
.sym 17425 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[3]_new_
.sym 17426 $abc$101169$memory\params$rdmux[0][4][1]$a$31770[0]_new_
.sym 17427 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 17430 param_counter[0]
.sym 17431 $abc$101169$new_n439_
.sym 17432 param_counter[1]
.sym 17433 param_counter[2]
.sym 17436 param_counter[6]
.sym 17437 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 17438 param_counter[0]
.sym 17439 param_counter[1]
.sym 17443 $abc$101169$memory\params$rdmux[0][4][1]$a$31770[0]_new_
.sym 17444 $abc$101169$new_n421_
.sym 17445 param_counter[2]
.sym 17448 $abc$101169$new_n455_
.sym 17449 $abc$101169$new_n452_
.sym 17450 $abc$101169$new_n457_
.sym 17451 $abc$101169$new_n453_
.sym 17456 $0\bit_counter[2:0][1]
.sym 17461 $PACKER_VCC_NET
.sym 17462 bit_counter[1]
.sym 17481 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100281
.sym 17484 $PACKER_VCC_NET
.sym 17488 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100656
.sym 17497 data[1]
.sym 17500 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 17502 data[5]
.sym 17503 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 17504 $abc$101169$new_n459_
.sym 17505 data[7]
.sym 17507 $abc$101169$new_n460_
.sym 17510 $abc$101169$new_n626_
.sym 17511 $abc$101169$new_n432_
.sym 17514 data[4]
.sym 17519 data[6]
.sym 17521 $0\bit_counter[2:0][1]
.sym 17522 data[3]
.sym 17523 $abc$101169$new_n430_
.sym 17527 $abc$101169$new_n470_
.sym 17529 $abc$101169$new_n460_
.sym 17531 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 17535 data[1]
.sym 17536 $abc$101169$new_n430_
.sym 17538 $abc$101169$new_n432_
.sym 17541 $abc$101169$new_n470_
.sym 17542 $abc$101169$new_n459_
.sym 17543 $abc$101169$new_n430_
.sym 17544 data[3]
.sym 17547 data[3]
.sym 17548 $0\bit_counter[2:0][1]
.sym 17549 $abc$101169$new_n626_
.sym 17550 data[7]
.sym 17559 data[6]
.sym 17560 $0\bit_counter[2:0][1]
.sym 17561 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 17562 data[4]
.sym 17571 data[1]
.sym 17572 data[5]
.sym 17573 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 17574 $0\bit_counter[2:0][1]
.sym 17575 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187_$glb_ce
.sym 17576 CLK$SB_IO_IN_$glb_clk
.sym 17580 $0\bit_counter[2:0][2]
.sym 17581 bit_counter[0]
.sym 17582 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 17584 bit_counter[2]
.sym 17585 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100281
.sym 17591 $PACKER_VCC_NET
.sym 17610 $PACKER_VCC_NET
.sym 17611 MOSI$SB_IO_OUT
.sym 17620 $0\bit_counter[2:0][1]
.sym 17622 $abc$101169$techmap$shiftx$PacifikerClaws.v:7980$7717.$4\buffer[7:0][1]_new_
.sym 17623 $abc$101169$auto$ice40_ffinit.cc:141:execute$101147
.sym 17625 $0\bit_counter[2:0][0]
.sym 17626 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100043
.sym 17631 $abc$101169$auto$ice40_ffinit.cc:141:execute$101147
.sym 17632 $abc$101169$new_n562_
.sym 17633 $PACKER_VCC_NET
.sym 17634 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 17638 bit_counter[0]
.sym 17639 $abc$101169$new_n561_
.sym 17645 $0\bit_counter[2:0][2]
.sym 17646 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100250
.sym 17658 $abc$101169$auto$ice40_ffinit.cc:141:execute$101147
.sym 17659 $abc$101169$new_n561_
.sym 17660 $abc$101169$techmap$shiftx$PacifikerClaws.v:7980$7717.$4\buffer[7:0][1]_new_
.sym 17661 $abc$101169$new_n562_
.sym 17667 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100043
.sym 17670 $0\bit_counter[2:0][1]
.sym 17671 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 17673 $abc$101169$auto$ice40_ffinit.cc:141:execute$101147
.sym 17676 $0\bit_counter[2:0][0]
.sym 17682 $0\bit_counter[2:0][1]
.sym 17683 $abc$101169$auto$ice40_ffinit.cc:141:execute$101147
.sym 17685 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 17689 bit_counter[0]
.sym 17691 $PACKER_VCC_NET
.sym 17694 $0\bit_counter[2:0][2]
.sym 17698 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100250
.sym 17699 CLK$SB_IO_IN_$glb_clk
.sym 17702 $0\pixel_bit_counter[3:0][0]
.sym 17703 $0\pixel_bit_counter[3:0][1]
.sym 17705 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100656
.sym 17729 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 17742 $abc$101169$auto$wreduce.cc:455:run$31329[1]_new_inv_
.sym 17744 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100043
.sym 17745 $abc$101169$auto$wreduce.cc:455:run$31327[3]_new_inv_
.sym 17746 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 17751 $abc$101169$shiftx$PacifikerClaws.v:7980$7717.buffer[0]_new_
.sym 17754 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$100237[0]_new_inv_
.sym 17755 $abc$101169$auto$wreduce.cc:455:run$31327[1]_new_inv_
.sym 17756 $abc$101169$procmux$30976_CMP_new_
.sym 17757 $abc$101169$auto$simplemap.cc:168:logic_reduce$96518[1]_new_inv_
.sym 17758 $abc$101169$shiftx$PacifikerClaws.v:7961$7713.buffer[0]_new_inv_
.sym 17760 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 17768 $0\pixel_bit_counter[3:0][1]
.sym 17769 $abc$101169$auto$wreduce.cc:455:run$31329[3]_new_inv_
.sym 17775 $abc$101169$auto$simplemap.cc:168:logic_reduce$96518[1]_new_inv_
.sym 17776 $0\pixel_bit_counter[3:0][1]
.sym 17777 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 17784 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 17787 $abc$101169$shiftx$PacifikerClaws.v:7980$7717.buffer[0]_new_
.sym 17788 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$100237[0]_new_inv_
.sym 17789 $abc$101169$shiftx$PacifikerClaws.v:7961$7713.buffer[0]_new_inv_
.sym 17790 $abc$101169$procmux$30976_CMP_new_
.sym 17793 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$100237[0]_new_inv_
.sym 17795 $abc$101169$auto$wreduce.cc:455:run$31327[3]_new_inv_
.sym 17796 $abc$101169$auto$wreduce.cc:455:run$31329[3]_new_inv_
.sym 17800 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$100237[0]_new_inv_
.sym 17802 $abc$101169$procmux$30976_CMP_new_
.sym 17805 $abc$101169$procmux$30976_CMP_new_
.sym 17806 $abc$101169$auto$wreduce.cc:455:run$31329[1]_new_inv_
.sym 17807 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$100237[0]_new_inv_
.sym 17808 $abc$101169$auto$wreduce.cc:455:run$31327[1]_new_inv_
.sym 17812 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$100237[0]_new_inv_
.sym 17814 $abc$101169$procmux$30976_CMP_new_
.sym 17819 $abc$101169$procmux$30976_CMP_new_
.sym 17820 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 17821 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100043
.sym 17822 CLK$SB_IO_IN_$glb_clk
.sym 17824 pixel_data[7]
.sym 17825 pixel_data[15]
.sym 17826 $abc$101169$new_n620_
.sym 17827 $abc$101169$auto$wreduce.cc:455:run$31329[3]_new_inv_
.sym 17828 pixel_data[13]
.sym 17829 pixel_bit_counter[1]
.sym 17830 $abc$101169$new_n638_
.sym 17831 pixel_data[5]
.sym 17848 $0\pixel_bit_counter[3:0][1]
.sym 17853 $PACKER_VCC_NET
.sym 17857 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100625
.sym 17859 $PACKER_GND_NET
.sym 17866 pixel_bit_counter[0]
.sym 17868 pixel_bit_counter[3]
.sym 17870 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 17875 $0\pixel_bit_counter[3:0][2]
.sym 17879 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 17882 $PACKER_VCC_NET
.sym 17884 $0\pixel_bit_counter[3:0][3]
.sym 17885 pixel_bit_counter[2]
.sym 17892 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100625
.sym 17894 pixel_bit_counter[1]
.sym 17897 $nextpnr_ICESTORM_LC_9$O
.sym 17899 pixel_bit_counter[0]
.sym 17903 $auto$alumacc.cc:474:replace_alu$31431.C[2]
.sym 17905 pixel_bit_counter[1]
.sym 17906 $PACKER_VCC_NET
.sym 17909 $auto$alumacc.cc:474:replace_alu$31431.C[3]
.sym 17911 $PACKER_VCC_NET
.sym 17912 pixel_bit_counter[2]
.sym 17913 $auto$alumacc.cc:474:replace_alu$31431.C[2]
.sym 17916 $PACKER_VCC_NET
.sym 17918 pixel_bit_counter[3]
.sym 17919 $auto$alumacc.cc:474:replace_alu$31431.C[3]
.sym 17925 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 17928 $0\pixel_bit_counter[3:0][3]
.sym 17935 $0\pixel_bit_counter[3:0][2]
.sym 17940 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 17942 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 17944 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100625
.sym 17945 CLK$SB_IO_IN_$glb_clk
.sym 17947 $abc$101169$new_n637_
.sym 17948 $abc$101169$new_n636_
.sym 17949 pixel_data[11]
.sym 17950 pixel_data[1]
.sym 17951 pixel_data[3]
.sym 17953 $abc$101169$techmap$shiftx$PacifikerClaws.v:7961$7713.$11\buffer[15:0][0]_new_inv_
.sym 17954 $abc$101169$new_n554_
.sym 17988 $abc$101169$new_n553_
.sym 17993 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 17999 $abc$101169$new_n552_
.sym 18001 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 18002 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 18006 $abc$101169$new_n551_
.sym 18011 $abc$101169$new_n554_
.sym 18018 $abc$101169$techmap$shiftx$PacifikerClaws.v:7961$7713.$11\buffer[15:0][0]_new_inv_
.sym 18019 $PACKER_GND_NET
.sym 18021 $PACKER_GND_NET
.sym 18033 $abc$101169$new_n552_
.sym 18034 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 18035 $abc$101169$new_n553_
.sym 18036 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 18039 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 18045 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 18046 $abc$101169$techmap$shiftx$PacifikerClaws.v:7961$7713.$11\buffer[15:0][0]_new_inv_
.sym 18047 $abc$101169$new_n551_
.sym 18048 $abc$101169$new_n554_
.sym 18067 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321_$glb_ce
.sym 18068 CLK$SB_IO_IN_$glb_clk
.sym 18070 $abc$101169$new_n556_
.sym 18073 pixel_data[2]
.sym 18074 pixel_data[10]
.sym 18075 $abc$101169$new_n555_
.sym 18076 pixel_data[0]
.sym 18077 pixel_data[8]
.sym 18120 $0\pixel_bit_counter[3:0][1]
.sym 18123 $PACKER_VCC_NET
.sym 18125 pixel_data[6]
.sym 18134 $PACKER_GND_NET
.sym 18136 pixel_data[4]
.sym 18137 pixel_data[12]
.sym 18142 pixel_data[14]
.sym 18144 $0\pixel_bit_counter[3:0][1]
.sym 18146 pixel_data[14]
.sym 18147 pixel_data[12]
.sym 18152 $PACKER_VCC_NET
.sym 18157 $PACKER_GND_NET
.sym 18163 pixel_data[4]
.sym 18164 pixel_data[6]
.sym 18165 $0\pixel_bit_counter[3:0][1]
.sym 18183 $PACKER_VCC_NET
.sym 18186 $PACKER_VCC_NET
.sym 18190 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321_$glb_ce
.sym 18191 CLK$SB_IO_IN_$glb_clk
.sym 18959 $PACKER_VCC_NET
.sym 19001 param_counter[1]
.sym 19007 param_counter[2]
.sym 19008 param_counter[3]
.sym 19009 param_counter[4]
.sym 19015 $abc$101169$memory\params$rdmux[0][2][0]$b$31732[0]_new_
.sym 19016 param_counter[0]
.sym 19020 $abc$101169$memory\params$rdmux[0][2][0]$a$31731[0]_new_
.sym 19034 param_counter[0]
.sym 19035 param_counter[3]
.sym 19036 param_counter[2]
.sym 19037 param_counter[1]
.sym 19041 $abc$101169$memory\params$rdmux[0][2][0]$a$31731[0]_new_
.sym 19042 $abc$101169$memory\params$rdmux[0][2][0]$b$31732[0]_new_
.sym 19043 param_counter[4]
.sym 19064 param_counter[3]
.sym 19065 param_counter[2]
.sym 19066 param_counter[1]
.sym 19067 param_counter[0]
.sym 19105 $abc$101169$new_n444_
.sym 19114 param_counter[2]
.sym 19122 $abc$101169$new_n605_
.sym 19123 param_counter[3]
.sym 19124 param_counter[4]
.sym 19125 param_counter[5]
.sym 19129 param_counter[0]
.sym 19140 param_counter[1]
.sym 19143 $abc$101169$new_n445_
.sym 19152 param_counter[2]
.sym 19153 param_counter[0]
.sym 19154 $abc$101169$new_n445_
.sym 19157 param_counter[3]
.sym 19158 param_counter[0]
.sym 19159 param_counter[2]
.sym 19160 param_counter[1]
.sym 19163 $abc$101169$new_n605_
.sym 19164 param_counter[3]
.sym 19165 param_counter[4]
.sym 19166 param_counter[5]
.sym 19187 param_counter[4]
.sym 19189 param_counter[1]
.sym 19190 param_counter[3]
.sym 19235 $abc$101169$new_n439_
.sym 19236 param_counter[0]
.sym 19238 $abc$101169$new_n466_
.sym 19242 $abc$101169$new_n421_
.sym 19244 param_counter[1]
.sym 19245 $abc$101169$memory\params$rdmux[0][2][0]$a$31731[4]_new_inv_
.sym 19248 $abc$101169$new_n443_
.sym 19250 $abc$101169$new_n441_
.sym 19251 $abc$101169$memory\params$rdmux[0][3][1]$b$31747[3]_new_
.sym 19253 param_counter[2]
.sym 19256 param_counter[5]
.sym 19259 $abc$101169$memory\params$rdmux[0][3][1]$b$31747[3]_new_
.sym 19261 param_counter[2]
.sym 19262 param_counter[3]
.sym 19263 param_counter[4]
.sym 19265 $abc$101169$new_n444_
.sym 19266 $abc$101169$new_n467_
.sym 19269 param_counter[0]
.sym 19270 param_counter[1]
.sym 19271 param_counter[2]
.sym 19274 param_counter[4]
.sym 19276 $abc$101169$memory\params$rdmux[0][2][0]$a$31731[4]_new_inv_
.sym 19280 param_counter[3]
.sym 19281 param_counter[0]
.sym 19282 param_counter[1]
.sym 19283 param_counter[2]
.sym 19286 $abc$101169$new_n421_
.sym 19287 param_counter[2]
.sym 19288 param_counter[0]
.sym 19289 param_counter[1]
.sym 19292 $abc$101169$new_n441_
.sym 19293 $abc$101169$new_n421_
.sym 19294 $abc$101169$memory\params$rdmux[0][3][1]$b$31747[3]_new_
.sym 19295 $abc$101169$new_n444_
.sym 19300 param_counter[4]
.sym 19301 param_counter[3]
.sym 19304 $abc$101169$new_n467_
.sym 19305 $abc$101169$memory\params$rdmux[0][3][1]$b$31747[3]_new_
.sym 19306 $abc$101169$new_n443_
.sym 19307 $abc$101169$new_n466_
.sym 19310 param_counter[5]
.sym 19311 $abc$101169$new_n439_
.sym 19312 param_counter[0]
.sym 19313 param_counter[2]
.sym 19363 $abc$101169$new_n443_
.sym 19365 param_counter[3]
.sym 19367 param_counter[4]
.sym 19369 param_counter[5]
.sym 19370 param_counter[1]
.sym 19371 param_counter[2]
.sym 19373 param_counter[3]
.sym 19375 param_counter[0]
.sym 19383 param_counter[0]
.sym 19387 $abc$101169$memory\params$rdmux[0][3][1]$a$31746[5]_new_
.sym 19388 $abc$101169$memory\params$rdmux[0][3][0]$b$31744[2]_new_inv_
.sym 19391 param_counter[4]
.sym 19392 $abc$101169$memory\params$rdmux[0][3][0]$b$31744[2]_new_inv_
.sym 19393 param_counter[5]
.sym 19394 param_counter[3]
.sym 19397 param_counter[1]
.sym 19398 param_counter[2]
.sym 19399 param_counter[0]
.sym 19400 param_counter[3]
.sym 19405 param_counter[0]
.sym 19406 param_counter[1]
.sym 19422 param_counter[2]
.sym 19424 param_counter[0]
.sym 19427 param_counter[0]
.sym 19429 param_counter[2]
.sym 19430 param_counter[1]
.sym 19433 $abc$101169$new_n443_
.sym 19436 $abc$101169$memory\params$rdmux[0][3][1]$a$31746[5]_new_
.sym 19482 $abc$101169$memory\params$rdmux[0][2][1]$b$31735[2]_new_
.sym 19486 param_counter[1]
.sym 19487 param_counter[5]
.sym 19489 param_counter[2]
.sym 19492 param_counter[0]
.sym 19495 param_counter[5]
.sym 19496 $abc$101169$new_n421_
.sym 19499 $abc$101169$new_n420_
.sym 19526 param_counter[0]
.sym 19527 param_counter[1]
.sym 19528 $abc$101169$new_n421_
.sym 19529 param_counter[2]
.sym 19532 param_counter[2]
.sym 19533 param_counter[5]
.sym 19534 param_counter[1]
.sym 19535 param_counter[0]
.sym 19544 param_counter[5]
.sym 19545 $abc$101169$new_n421_
.sym 19546 $abc$101169$memory\params$rdmux[0][2][1]$b$31735[2]_new_
.sym 19547 $abc$101169$new_n420_
.sym 19611 bit_counter[1]
.sym 19629 $0\bit_counter[2:0][1]
.sym 19631 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100281
.sym 19645 bit_counter[1]
.sym 19682 $0\bit_counter[2:0][1]
.sym 19683 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100281
.sym 19684 CLK$SB_IO_IN_$glb_clk
.sym 19731 $abc$101169$auto$ice40_ffinit.cc:141:execute$101147
.sym 19733 $PACKER_VCC_NET
.sym 19734 bit_counter[1]
.sym 19736 $0\pixel_bit_counter[3:0][0]
.sym 19738 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100625
.sym 19741 $PACKER_VCC_NET
.sym 19742 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 19746 bit_counter[0]
.sym 19749 bit_counter[2]
.sym 19755 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100250
.sym 19759 $nextpnr_ICESTORM_LC_7$O
.sym 19761 bit_counter[0]
.sym 19765 $auto$alumacc.cc:474:replace_alu$31434.C[2]
.sym 19767 $PACKER_VCC_NET
.sym 19768 bit_counter[1]
.sym 19772 bit_counter[2]
.sym 19773 $PACKER_VCC_NET
.sym 19775 $auto$alumacc.cc:474:replace_alu$31434.C[2]
.sym 19779 $abc$101169$auto$ice40_ffinit.cc:141:execute$101147
.sym 19784 $0\pixel_bit_counter[3:0][0]
.sym 19796 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 19803 $abc$101169$auto$ice40_ffinit.cc:141:execute$101147
.sym 19804 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100250
.sym 19806 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100625
.sym 19807 CLK$SB_IO_IN_$glb_clk
.sym 19838 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 19852 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100656
.sym 19854 $PACKER_VCC_NET
.sym 19859 pixel_bit_counter[0]
.sym 19862 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 19863 pixel_bit_counter[1]
.sym 19864 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100625
.sym 19890 pixel_bit_counter[0]
.sym 19892 $PACKER_VCC_NET
.sym 19895 pixel_bit_counter[1]
.sym 19908 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 19910 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100625
.sym 19929 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100656
.sym 19930 CLK$SB_IO_IN_$glb_clk
.sym 19948 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100656
.sym 19973 pixel_data[7]
.sym 19974 pixel_data[15]
.sym 19975 $abc$101169$new_n620_
.sym 19982 $PACKER_VCC_NET
.sym 19983 $0\pixel_bit_counter[3:0][1]
.sym 19985 pixel_data[13]
.sym 19986 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 19987 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 19996 pixel_data[5]
.sym 19998 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 19999 $PACKER_GND_NET
.sym 20008 $PACKER_VCC_NET
.sym 20015 $PACKER_VCC_NET
.sym 20018 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 20019 pixel_data[5]
.sym 20020 pixel_data[7]
.sym 20021 $0\pixel_bit_counter[3:0][1]
.sym 20024 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 20025 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 20026 $0\pixel_bit_counter[3:0][1]
.sym 20027 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 20031 $PACKER_GND_NET
.sym 20036 $0\pixel_bit_counter[3:0][1]
.sym 20042 $abc$101169$new_n620_
.sym 20043 pixel_data[15]
.sym 20044 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 20045 pixel_data[13]
.sym 20049 $PACKER_VCC_NET
.sym 20052 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321_$glb_ce
.sym 20053 CLK$SB_IO_IN_$glb_clk
.sym 20071 MOSI$SB_IO_OUT
.sym 20096 $abc$101169$new_n556_
.sym 20100 pixel_data[3]
.sym 20101 $abc$101169$new_n555_
.sym 20103 $PACKER_GND_NET
.sym 20104 pixel_data[9]
.sym 20107 pixel_data[1]
.sym 20108 $0\pixel_bit_counter[3:0][1]
.sym 20110 $abc$101169$new_n638_
.sym 20112 $abc$101169$new_n637_
.sym 20113 $abc$101169$new_n636_
.sym 20114 pixel_data[11]
.sym 20124 $PACKER_VCC_NET
.sym 20125 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 20126 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 20129 pixel_data[3]
.sym 20130 $abc$101169$new_n636_
.sym 20131 pixel_data[11]
.sym 20132 $0\pixel_bit_counter[3:0][1]
.sym 20135 pixel_data[9]
.sym 20136 pixel_data[1]
.sym 20137 $0\pixel_bit_counter[3:0][1]
.sym 20138 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 20144 $PACKER_VCC_NET
.sym 20149 $PACKER_VCC_NET
.sym 20156 $PACKER_GND_NET
.sym 20165 $abc$101169$new_n637_
.sym 20166 $abc$101169$new_n638_
.sym 20168 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 20171 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 20172 $abc$101169$new_n556_
.sym 20173 $abc$101169$new_n555_
.sym 20174 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 20175 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321_$glb_ce
.sym 20176 CLK$SB_IO_IN_$glb_clk
.sym 20222 pixel_data[2]
.sym 20225 pixel_data[0]
.sym 20228 $0\pixel_bit_counter[3:0][1]
.sym 20246 $PACKER_VCC_NET
.sym 20247 pixel_data[10]
.sym 20250 pixel_data[8]
.sym 20252 $0\pixel_bit_counter[3:0][1]
.sym 20253 pixel_data[2]
.sym 20254 pixel_data[0]
.sym 20273 $PACKER_VCC_NET
.sym 20276 $PACKER_VCC_NET
.sym 20283 pixel_data[8]
.sym 20284 pixel_data[10]
.sym 20285 $0\pixel_bit_counter[3:0][1]
.sym 20288 $PACKER_VCC_NET
.sym 20297 $PACKER_VCC_NET
.sym 20298 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321_$glb_ce
.sym 20299 CLK$SB_IO_IN_$glb_clk
.sym 21640 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321
.sym 21748 CS$SB_IO_OUT
.sym 27429 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321
.sym 27449 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321
.sym 27460 CS$SB_IO_OUT
.sym 27475 CS$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27543 MOSI$SB_IO_OUT
.sym 27747 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 27752 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 27756 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 27759 $PACKER_VCC_NET
.sym 27760 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 27764 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 27768 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 27771 $PACKER_VCC_NET
.sym 27772 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 27776 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 27780 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 27784 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 27788 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 27792 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 27796 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 27800 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 27804 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 27808 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 27810 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98159[0]_new_
.sym 27811 $abc$101169$new_n339_
.sym 27812 $abc$101169$new_n340_
.sym 27813 $abc$101169$auto$alumacc.cc:491:replace_alu$31362[15]
.sym 27826 delay[13]
.sym 27842 delay[5]
.sym 27843 delay[2]
.sym 27844 delay[4]
.sym 27845 delay[3]
.sym 27846 delay[1]
.sym 27847 delay[0]
.sym 27848 delay[7]
.sym 27849 delay[6]
.sym 27850 delay[6]
.sym 27854 delay[5]
.sym 27858 $abc$101169$new_n395_
.sym 27859 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[3]
.sym 27862 delay[3]
.sym 27866 $abc$101169$new_n395_
.sym 27867 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[5]
.sym 27870 $abc$101169$new_n395_
.sym 27871 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[6]
.sym 27875 delay[0]
.sym 27880 delay[1]
.sym 27884 delay[2]
.sym 27885 $auto$alumacc.cc:474:replace_alu$31419.C[2]
.sym 27888 delay[3]
.sym 27889 $auto$alumacc.cc:474:replace_alu$31419.C[3]
.sym 27892 delay[4]
.sym 27893 $auto$alumacc.cc:474:replace_alu$31419.C[4]
.sym 27896 delay[5]
.sym 27897 $auto$alumacc.cc:474:replace_alu$31419.C[5]
.sym 27900 delay[6]
.sym 27901 $auto$alumacc.cc:474:replace_alu$31419.C[6]
.sym 27904 delay[7]
.sym 27905 $auto$alumacc.cc:474:replace_alu$31419.C[7]
.sym 27908 delay[8]
.sym 27909 $auto$alumacc.cc:474:replace_alu$31419.C[8]
.sym 27912 delay[9]
.sym 27913 $auto$alumacc.cc:474:replace_alu$31419.C[9]
.sym 27916 delay[10]
.sym 27917 $auto$alumacc.cc:474:replace_alu$31419.C[10]
.sym 27920 delay[11]
.sym 27921 $auto$alumacc.cc:474:replace_alu$31419.C[11]
.sym 27924 delay[12]
.sym 27925 $auto$alumacc.cc:474:replace_alu$31419.C[12]
.sym 27928 delay[13]
.sym 27929 $auto$alumacc.cc:474:replace_alu$31419.C[13]
.sym 27932 delay[14]
.sym 27933 $auto$alumacc.cc:474:replace_alu$31419.C[14]
.sym 27936 delay[15]
.sym 27937 $auto$alumacc.cc:474:replace_alu$31419.C[15]
.sym 27938 $abc$101169$new_n395_
.sym 27939 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[9]
.sym 27942 delay[12]
.sym 27946 $abc$101169$new_n395_
.sym 27947 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[13]
.sym 27950 delay[14]
.sym 27954 $abc$101169$new_n395_
.sym 27955 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[10]
.sym 27958 $abc$101169$new_n395_
.sym 27959 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[8]
.sym 27962 $abc$101169$new_n395_
.sym 27963 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[4]
.sym 27966 $abc$101169$new_n395_
.sym 27967 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[11]
.sym 27970 $abc$101169$new_n395_
.sym 27971 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[14]
.sym 27974 $abc$101169$new_n396_
.sym 27975 $abc$101169$new_n397_
.sym 27978 delay[9]
.sym 27979 delay[11]
.sym 27980 delay[8]
.sym 27981 delay[10]
.sym 27982 delay[12]
.sym 27983 delay[13]
.sym 27984 delay[14]
.sym 27985 delay[15]
.sym 27986 $abc$101169$new_n395_
.sym 27987 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[15]
.sym 27990 delay[13]
.sym 27991 delay[15]
.sym 27992 delay[14]
.sym 27993 delay[12]
.sym 27994 $abc$101169$new_n395_
.sym 27995 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[12]
.sym 27998 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98154[0]_new_
.sym 27999 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98154[1]_new_
.sym 28013 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100031
.sym 28022 delay[15]
.sym 28082 $0\scl[0:0]
.sym 28094 SCL$SB_IO_OUT
.sym 28246 delay[2]
.sym 28259 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 28264 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 28268 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 28272 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 28275 $PACKER_VCC_NET
.sym 28276 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 28279 $PACKER_VCC_NET
.sym 28280 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 28283 $PACKER_VCC_NET
.sym 28284 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 28288 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 28291 $PACKER_VCC_NET
.sym 28292 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 28296 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 28300 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 28304 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 28307 $PACKER_VCC_NET
.sym 28308 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 28312 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 28315 $PACKER_VCC_NET
.sym 28316 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 28320 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 28325 $nextpnr_ICESTORM_LC_1$I3
.sym 28330 delay[11]
.sym 28338 delay[7]
.sym 28350 delay[1]
.sym 28355 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 28360 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 28363 $PACKER_VCC_NET
.sym 28364 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 28368 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 28372 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 28376 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 28380 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 28383 $PACKER_VCC_NET
.sym 28384 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 28388 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 28391 $PACKER_VCC_NET
.sym 28392 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 28395 $PACKER_VCC_NET
.sym 28396 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 28399 $PACKER_VCC_NET
.sym 28400 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 28404 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 28407 $PACKER_VCC_NET
.sym 28408 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 28412 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 28414 $abc$101169$new_n344_
.sym 28415 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96576[0]_new_
.sym 28416 $abc$101169$new_n339_
.sym 28417 $abc$101169$auto$alumacc.cc:491:replace_alu$31408[15]
.sym 28422 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96567[4]_new_
.sym 28423 $abc$101169$new_n345_
.sym 28424 delay[11]
.sym 28425 delay[10]
.sym 28426 delay[10]
.sym 28430 delay[4]
.sym 28431 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96567[4]_new_
.sym 28432 delay[5]
.sym 28433 $abc$101169$new_n326_
.sym 28434 delay[8]
.sym 28438 delay[9]
.sym 28442 delay[1]
.sym 28443 delay[0]
.sym 28444 delay[3]
.sym 28446 delay[0]
.sym 28447 delay[2]
.sym 28448 delay[1]
.sym 28449 delay[3]
.sym 28450 $abc$101169$new_n395_
.sym 28451 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[2]
.sym 28454 $abc$101169$new_n395_
.sym 28455 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[7]
.sym 28459 $PACKER_VCC_NET
.sym 28460 delay[0]
.sym 28462 $abc$101169$new_n395_
.sym 28463 $abc$101169$add$PacifikerClaws.v:7840$7694_Y[0]
.sym 28466 delay[1]
.sym 28467 delay[9]
.sym 28468 delay[0]
.sym 28469 delay[8]
.sym 28470 delay[2]
.sym 28471 $abc$101169$new_n326_
.sym 28474 delay[6]
.sym 28475 delay[7]
.sym 28478 $abc$101169$new_n395_
.sym 28479 delay[1]
.sym 28480 delay[0]
.sym 28482 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 28483 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 28484 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 28485 state[1]
.sym 28486 delay[9]
.sym 28487 delay[11]
.sym 28488 delay[10]
.sym 28489 delay[8]
.sym 28490 delay[7]
.sym 28491 delay[6]
.sym 28492 delay[5]
.sym 28493 delay[4]
.sym 28494 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[3]_new_
.sym 28495 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98154[0]_new_
.sym 28496 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[1]_new_
.sym 28497 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98459[2]_new_
.sym 28498 $abc$101169$auto$rtlil.cc:1863:Or$31368_new_inv_
.sym 28499 $abc$101169$procmux$31058_CMP_new_
.sym 28502 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96576[0]_new_
.sym 28503 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[1]_new_
.sym 28504 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[2]_new_
.sym 28506 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$96813[3]_new_
.sym 28507 $abc$101169$new_n330_
.sym 28508 $abc$101169$auto$alumacc.cc:491:replace_alu$31351[15]
.sym 28510 delay[4]
.sym 28511 delay[6]
.sym 28512 delay[7]
.sym 28513 delay[5]
.sym 28514 state[1]
.sym 28515 $abc$101169$new_n277_
.sym 28518 $abc$101169$procmux$31079.B_AND_S[3]_new_
.sym 28519 $abc$101169$auto$rtlil.cc:1863:Or$31357_new_inv_
.sym 28522 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31418_new_inv_
.sym 28523 $abc$101169$procmux$31079.B_AND_S[97]_new_
.sym 28524 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 28526 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31418_new_inv_
.sym 28527 $abc$101169$procmux$31079.B_AND_S[97]_new_
.sym 28528 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[7]_new_
.sym 28529 $abc$101169$procmux$31079.B_AND_S[22]_new_
.sym 28530 $abc$101169$procmux$31079.B_AND_S[2]_new_
.sym 28531 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98897[1]_new_inv_
.sym 28532 state[2]
.sym 28533 $abc$101169$new_n372_
.sym 28534 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 28535 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 28536 $abc$101169$procmux$31079.B_AND_S[22]_new_
.sym 28538 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98851[3]_new_
.sym 28539 $abc$101169$new_n371_
.sym 28540 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[2]_new_inv_
.sym 28542 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 28543 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31309_new_inv_
.sym 28544 $abc$101169$procmux$31079.B_AND_S[74]_new_
.sym 28545 $abc$101169$procmux$31079.B_AND_S[2]_new_
.sym 28546 $abc$101169$procmux$31079.B_AND_S[80]_new_
.sym 28547 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 28548 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 28550 $abc$101169$new_n232_
.sym 28551 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97870[1]_new_inv_
.sym 28554 $abc$101169$procmux$31079.B_AND_S[97]_new_
.sym 28555 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 28556 $abc$101169$procmux$31070_CMP_new_
.sym 28558 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31418_new_inv_
.sym 28559 RST$SB_IO_OUT
.sym 28560 $abc$101169$procmux$31079.B_AND_S[97]_new_
.sym 28561 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 28562 $abc$101169$procmux$31058_CMP_new_
.sym 28563 $abc$101169$new_n277_
.sym 28564 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31309_new_inv_
.sym 28565 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99037[1]_new_inv_
.sym 28566 $abc$101169$new_n232_
.sym 28567 state[2]
.sym 28568 state[3]
.sym 28570 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100091
.sym 28571 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 28574 state[1]
.sym 28575 state[0]
.sym 28576 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 28577 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97870[1]_new_inv_
.sym 28582 state[0]
.sym 28583 state[3]
.sym 28584 $abc$101169$new_n268_
.sym 28585 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97785[2]_new_inv_
.sym 28590 $abc$101169$new_n268_
.sym 28591 state[3]
.sym 28592 state[0]
.sym 28593 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97785[2]_new_inv_
.sym 28594 $abc$101169$new_n268_
.sym 28595 state[0]
.sym 28596 state[3]
.sym 28597 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97785[2]_new_inv_
.sym 28602 state[1]
.sym 28603 state[2]
.sym 28771 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 28776 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 28779 $PACKER_VCC_NET
.sym 28780 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 28784 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 28788 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 28791 $PACKER_VCC_NET
.sym 28792 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 28796 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 28800 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 28804 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 28808 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 28812 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 28816 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 28820 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 28824 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 28828 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 28832 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 28834 delay[2]
.sym 28835 $abc$101169$new_n325_
.sym 28836 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98159[0]_new_
.sym 28837 $abc$101169$auto$alumacc.cc:491:replace_alu$31384[15]
.sym 28842 delay[4]
.sym 28862 delay[0]
.sym 28867 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 28872 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 28876 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 28880 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 28884 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 28887 $PACKER_VCC_NET
.sym 28888 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 28891 $PACKER_VCC_NET
.sym 28892 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 28895 $PACKER_VCC_NET
.sym 28896 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 28899 $PACKER_VCC_NET
.sym 28900 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 28904 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 28908 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 28912 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 28916 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 28920 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 28924 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 28928 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 28930 $abc$101169$auto$rtlil.cc:1835:ReduceAnd$31375_new_
.sym 28931 $abc$101169$new_n277_
.sym 28932 state[1]
.sym 28933 $abc$101169$auto$alumacc.cc:491:replace_alu$31373[15]
.sym 28962 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98128[3]_new_
.sym 28963 $abc$101169$new_n330_
.sym 28964 $abc$101169$auto$alumacc.cc:491:replace_alu$31395[15]
.sym 28966 $abc$101169$procmux$31079.B_AND_S[21]_new_
.sym 28967 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 28970 $abc$101169$auto$rtlil.cc:1863:Or$31368_new_inv_
.sym 28971 $abc$101169$procmux$31058_CMP_new_
.sym 28974 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 28975 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31313_new_
.sym 28982 $abc$101169$new_n275_
.sym 28983 $abc$101169$new_n228_
.sym 28984 state[2]
.sym 28985 state[3]
.sym 28986 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 28987 DC$SB_IO_OUT
.sym 28990 $abc$101169$auto$wreduce.cc:455:run$31316[3]_new_
.sym 28991 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 28992 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98874[4]_new_inv_
.sym 28993 $abc$101169$new_n285_
.sym 28994 $abc$101169$procmux$31070_CMP_new_
.sym 28995 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31405_new_inv_
.sym 28996 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 28997 $abc$101169$procmux$31079.B_AND_S[21]_new_
.sym 28998 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[7]_new_
.sym 28999 $abc$101169$new_n366_
.sym 29000 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98884[3]_new_inv_
.sym 29001 $abc$101169$new_n598_
.sym 29002 $abc$101169$procmux$31079.B_AND_S[19]_new_
.sym 29003 $abc$101169$procmux$31079.B_AND_S[15]_new_
.sym 29004 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[4]_new_
.sym 29005 $abc$101169$new_n319_
.sym 29006 $abc$101169$auto$rtlil.cc:1863:Or$31357_new_inv_
.sym 29007 $abc$101169$procmux$31079.B_AND_S[3]_new_
.sym 29008 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 29009 $abc$101169$procmux$31079.B_AND_S[55]_new_
.sym 29010 $abc$101169$procmux$31079.B_AND_S[55]_new_
.sym 29011 $abc$101169$procmux$31079.B_AND_S[49]_new_
.sym 29012 $0\scl[0:0]
.sym 29014 $abc$101169$procmux$31079.B_AND_S[15]_new_
.sym 29015 $abc$101169$procmux$31079.B_AND_S[21]_new_
.sym 29016 $abc$101169$new_n390_
.sym 29017 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98884[3]_new_inv_
.sym 29018 $abc$101169$new_n277_
.sym 29019 state[1]
.sym 29020 $abc$101169$procmux$31079.B_AND_S[80]_new_
.sym 29021 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 29022 $abc$101169$auto$rtlil.cc:1836:ReduceOr$31405_new_inv_
.sym 29023 $abc$101169$procmux$31070_CMP_new_
.sym 29026 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 29027 $abc$101169$procmux$31148_Y[4]_new_
.sym 29028 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98874[5]_new_
.sym 29029 $abc$101169$new_n388_
.sym 29030 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 29031 $abc$101169$procmux$31148_Y[4]_new_
.sym 29032 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98897[0]_new_
.sym 29033 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98897[1]_new_inv_
.sym 29034 $0\scl[0:0]
.sym 29035 $abc$101169$procmux$31079.B_AND_S[49]_new_
.sym 29038 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 29039 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 29042 $abc$101169$procmux$31079.B_AND_S[9]_new_
.sym 29043 $abc$101169$procmux$31079.B_AND_S[3]_new_
.sym 29044 $abc$101169$new_n389_
.sym 29046 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98897[0]_new_
.sym 29047 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[7]_new_
.sym 29048 $abc$101169$new_n277_
.sym 29049 $abc$101169$procmux$31079.B_AND_S[42]_new_
.sym 29050 $abc$101169$auto$rtlil.cc:1863:Or$31390_new_inv_
.sym 29051 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 29054 $abc$101169$procmux$31079.B_AND_S[9]_new_
.sym 29055 $abc$101169$procmux$31079.B_AND_S[74]_new_
.sym 29056 $abc$101169$new_n373_
.sym 29057 $abc$101169$new_n377_
.sym 29058 $abc$101169$procmux$31079.B_AND_S[50]_new_
.sym 29059 $abc$101169$procmux$31079.B_AND_S[80]_new_
.sym 29060 $0\dc[0:0]
.sym 29061 $abc$101169$new_n376_
.sym 29062 state[2]
.sym 29063 state[3]
.sym 29066 $abc$101169$new_n228_
.sym 29067 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97870[1]_new_inv_
.sym 29070 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 29071 state[0]
.sym 29072 state[2]
.sym 29073 state[3]
.sym 29074 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31311_new_
.sym 29075 $abc$101169$new_n228_
.sym 29076 state[2]
.sym 29077 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98354_new_inv_
.sym 29078 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97870[1]_new_inv_
.sym 29079 $abc$101169$new_n275_
.sym 29082 state[5]
.sym 29083 state[4]
.sym 29086 state[5]
.sym 29087 state[4]
.sym 29379 $auto$alumacc.cc:474:replace_alu$31349.C[1]
.sym 29383 $PACKER_VCC_NET
.sym 29384 $auto$alumacc.cc:474:replace_alu$31406.C[2]
.sym 29388 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[2]
.sym 29391 $PACKER_VCC_NET
.sym 29392 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[3]
.sym 29395 $PACKER_VCC_NET
.sym 29396 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[4]
.sym 29399 $PACKER_VCC_NET
.sym 29400 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[5]
.sym 29403 $PACKER_VCC_NET
.sym 29404 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[6]
.sym 29408 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[7]
.sym 29411 $PACKER_VCC_NET
.sym 29412 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[8]
.sym 29416 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[9]
.sym 29420 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[10]
.sym 29424 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[11]
.sym 29427 $PACKER_VCC_NET
.sym 29428 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[12]
.sym 29432 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[13]
.sym 29435 $PACKER_VCC_NET
.sym 29436 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[14]
.sym 29440 $abc$101169$auto$alumacc.cc:474:replace_alu$31349.BB[15]
.sym 29445 $nextpnr_ICESTORM_LC_3$I3
.sym 29470 cmd_counter[1]
.sym 29478 $abc$101169$procmux$31143_Y[1]_new_inv_
.sym 29479 $abc$101169$new_n350_
.sym 29482 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100187
.sym 29483 state[3]
.sym 29486 cmd_counter[0]
.sym 29487 cmd_counter[1]
.sym 29488 $abc$101169$new_n312_
.sym 29490 $abc$101169$auto$wreduce.cc:455:run$31317[3]_new_inv_
.sym 29491 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99427[1]_new_
.sym 29492 $abc$101169$new_n353_
.sym 29494 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99427[1]_new_
.sym 29495 $abc$101169$new_n353_
.sym 29496 $abc$101169$new_n370_
.sym 29497 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 29498 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100715
.sym 29499 cmd_counter[0]
.sym 29502 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 29503 DC$SB_IO_OUT
.sym 29506 $abc$101169$procmux$31176_Y[3]_new_inv_
.sym 29507 $abc$101169$procmux$30976_CMP_new_
.sym 29510 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100715
.sym 29511 $abc$101169$procmux$31079.B_AND_S[36]_new_
.sym 29512 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98815[2]_new_inv_
.sym 29513 $abc$101169$new_n318_
.sym 29514 $abc$101169$procmux$31079.B_AND_S[55]_new_
.sym 29515 $0\scl[0:0]
.sym 29516 $abc$101169$procmux$31176_Y[3]_new_inv_
.sym 29517 $abc$101169$procmux$30976_CMP_new_
.sym 29518 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 29519 $abc$101169$new_n275_
.sym 29522 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 29523 $abc$101169$procmux$31143_Y[3]_new_inv_
.sym 29524 DC$SB_IO_OUT
.sym 29525 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 29526 $abc$101169$procmux$31079.B_AND_S[19]_new_
.sym 29527 $abc$101169$new_n599_
.sym 29528 $abc$101169$new_n597_
.sym 29529 $abc$101169$procmux$31079.B_AND_S[61]_new_inv_
.sym 29530 $abc$101169$new_n351_
.sym 29531 $abc$101169$new_n347_
.sym 29532 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 29533 $abc$101169$new_n600_
.sym 29534 $abc$101169$auto$wreduce.cc:455:run$31315[1]_new_
.sym 29535 $abc$101169$procmux$31143_Y[3]_new_inv_
.sym 29536 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 29537 DC$SB_IO_OUT
.sym 29538 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98244_new_inv_
.sym 29539 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 29542 state[2]
.sym 29543 $abc$101169$new_n232_
.sym 29544 state[3]
.sym 29546 $abc$101169$new_n232_
.sym 29547 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 29550 state[3]
.sym 29551 state[2]
.sym 29554 CS$SB_IO_OUT
.sym 29555 $abc$101169$procmux$31079.B_AND_S[55]_new_
.sym 29556 $0\scl[0:0]
.sym 29557 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31305_new_inv_
.sym 29558 $abc$101169$procmux$31079.B_AND_S[55]_new_
.sym 29559 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31305_new_inv_
.sym 29562 state[5]
.sym 29563 state[0]
.sym 29564 state[1]
.sym 29565 state[4]
.sym 29566 $0\scl[0:0]
.sym 29567 state[2]
.sym 29568 $abc$101169$new_n228_
.sym 29569 state[3]
.sym 29570 $abc$101169$new_n283_
.sym 29571 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 29574 state[0]
.sym 29575 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 29576 state[1]
.sym 29578 $abc$101169$new_n228_
.sym 29579 state[2]
.sym 29582 state[3]
.sym 29583 $abc$101169$new_n283_
.sym 29584 state[2]
.sym 29585 $abc$101169$new_n232_
.sym 29586 state[5]
.sym 29587 state[4]
.sym 29588 state[1]
.sym 29589 state[0]
.sym 29590 state[2]
.sym 29591 $abc$101169$new_n275_
.sym 29592 state[3]
.sym 29598 $PACKER_GND_NET
.sym 29602 state[2]
.sym 29603 $abc$101169$new_n283_
.sym 29604 state[3]
.sym 29606 $0\dc[0:0]
.sym 29614 state[1]
.sym 29615 state[0]
.sym 29616 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97201[2]_new_inv_
.sym 29630 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$98354_new_inv_
.sym 29631 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 29632 $0\dc[0:0]
.sym 29795 params_left[0]
.sym 29799 params_left[1]
.sym 29800 $PACKER_VCC_NET
.sym 29803 params_left[2]
.sym 29804 $PACKER_VCC_NET
.sym 29805 $auto$alumacc.cc:474:replace_alu$31437.C[2]
.sym 29807 params_left[3]
.sym 29808 $PACKER_VCC_NET
.sym 29809 $auto$alumacc.cc:474:replace_alu$31437.C[3]
.sym 29811 params_left[4]
.sym 29812 $PACKER_VCC_NET
.sym 29813 $auto$alumacc.cc:474:replace_alu$31437.C[4]
.sym 29815 params_left[5]
.sym 29816 $PACKER_VCC_NET
.sym 29817 $auto$alumacc.cc:474:replace_alu$31437.C[5]
.sym 29819 params_left[6]
.sym 29820 $PACKER_VCC_NET
.sym 29821 $auto$alumacc.cc:474:replace_alu$31437.C[6]
.sym 29823 params_left[7]
.sym 29824 $PACKER_VCC_NET
.sym 29825 $auto$alumacc.cc:474:replace_alu$31437.C[7]
.sym 29827 params_left[8]
.sym 29828 $PACKER_VCC_NET
.sym 29829 $auto$alumacc.cc:474:replace_alu$31437.C[8]
.sym 29831 params_left[9]
.sym 29832 $PACKER_VCC_NET
.sym 29833 $auto$alumacc.cc:474:replace_alu$31437.C[9]
.sym 29835 params_left[10]
.sym 29836 $PACKER_VCC_NET
.sym 29837 $auto$alumacc.cc:474:replace_alu$31437.C[10]
.sym 29839 params_left[11]
.sym 29840 $PACKER_VCC_NET
.sym 29841 $auto$alumacc.cc:474:replace_alu$31437.C[11]
.sym 29843 params_left[12]
.sym 29844 $PACKER_VCC_NET
.sym 29845 $auto$alumacc.cc:474:replace_alu$31437.C[12]
.sym 29847 params_left[13]
.sym 29848 $PACKER_VCC_NET
.sym 29849 $auto$alumacc.cc:474:replace_alu$31437.C[13]
.sym 29850 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 29851 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[8]
.sym 29852 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 29853 params_left[8]
.sym 29854 params_left[6]
.sym 29855 params_left[7]
.sym 29856 params_left[8]
.sym 29857 params_left[9]
.sym 29858 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[11]
.sym 29859 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 29860 $abc$101169$new_n518_
.sym 29862 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 29863 params_left[10]
.sym 29864 $abc$101169$new_n531_
.sym 29866 params_left[2]
.sym 29867 params_left[3]
.sym 29868 params_left[4]
.sym 29869 params_left[5]
.sym 29870 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 29871 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[5]
.sym 29872 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 29873 params_left[5]
.sym 29874 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[10]
.sym 29875 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 29876 $abc$101169$new_n518_
.sym 29878 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 29879 params_left[11]
.sym 29880 $abc$101169$new_n533_
.sym 29882 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 29883 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[12]
.sym 29884 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 29885 params_left[12]
.sym 29886 params_left[10]
.sym 29887 params_left[11]
.sym 29888 params_left[12]
.sym 29889 params_left[13]
.sym 29897 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 29898 params_left[0]
.sym 29899 params_left[1]
.sym 29906 $abc$101169$auto$simplemap.cc:168:logic_reduce$96919[0]_new_inv_
.sym 29907 $abc$101169$new_n258_
.sym 29908 $abc$101169$new_n259_
.sym 29909 $abc$101169$new_n260_
.sym 29910 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 29911 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[2]
.sym 29912 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 29913 params_left[2]
.sym 29918 $abc$101169$auto$wreduce.cc:455:run$31316[3]_new_
.sym 29919 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 29922 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99427[1]_new_
.sym 29923 $abc$101169$auto$wreduce.cc:455:run$31317[3]_new_inv_
.sym 29924 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 29925 $abc$101169$new_n515_
.sym 29926 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 29927 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31299_new_
.sym 29928 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 29929 $abc$101169$new_n618_
.sym 29930 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 29931 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[4]
.sym 29932 params_left[4]
.sym 29933 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 29934 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 29935 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 29936 $abc$101169$new_n492_
.sym 29937 $abc$101169$new_n614_
.sym 29950 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97373[2]_new_inv_
.sym 29951 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 29952 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321
.sym 29953 data[7]
.sym 29966 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$99427[1]_new_
.sym 29967 $abc$101169$new_n511_
.sym 29968 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 29969 $abc$101169$procmux$30896.B_AND_S[1]_new_
.sym 29970 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 29971 $abc$101169$new_n228_
.sym 29974 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 29975 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 29978 params_left[0]
.sym 29979 params_left[1]
.sym 29980 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 29982 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 29983 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 29986 $abc$101169$auto$simplemap.cc:168:logic_reduce$96501[1]_new_inv_
.sym 29987 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 29990 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 29991 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97373[2]_new_inv_
.sym 29994 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 29995 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 29996 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31299_new_
.sym 29997 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 29998 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 29999 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 30000 $abc$101169$new_n308_
.sym 30001 $abc$101169$new_n350_
.sym 30002 $abc$101169$new_n290_
.sym 30003 $abc$101169$new_n301_
.sym 30006 $abc$101169$new_n301_
.sym 30007 $abc$101169$new_n290_
.sym 30008 $abc$101169$new_n308_
.sym 30009 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 30010 $abc$101169$new_n507_
.sym 30011 $abc$101169$new_n290_
.sym 30012 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97378[1]_new_inv_
.sym 30014 params_left[1]
.sym 30015 $abc$101169$auto$simplemap.cc:168:logic_reduce$96501[1]_new_inv_
.sym 30016 $abc$101169$auto$opt_reduce.cc:132:opt_mux$31301_new_
.sym 30017 $abc$101169$new_n499_
.sym 30018 $abc$101169$new_n312_
.sym 30019 cmd_counter[0]
.sym 30020 cmd_counter[1]
.sym 30022 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 30023 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 30024 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[5]_new_inv_
.sym 30025 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 30026 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 30027 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 30028 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[5]_new_inv_
.sym 30029 $abc$101169$new_n310_
.sym 30030 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 30031 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 30032 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 30034 cmd_counter[3]
.sym 30035 cmd_counter[2]
.sym 30036 cmd_counter[4]
.sym 30038 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 30039 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 30040 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 30042 $abc$101169$auto$wreduce.cc:455:run$31317[3]_new_inv_
.sym 30043 $abc$101169$auto$simplemap.cc:256:simplemap_eqne$96673_new_inv_
.sym 30046 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 30047 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[5]_new_inv_
.sym 30048 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 30051 cmd_counter[0]
.sym 30056 cmd_counter[1]
.sym 30060 cmd_counter[2]
.sym 30061 $auto$alumacc.cc:474:replace_alu$31422.C[2]
.sym 30064 cmd_counter[3]
.sym 30065 $auto$alumacc.cc:474:replace_alu$31422.C[3]
.sym 30068 cmd_counter[4]
.sym 30069 $auto$alumacc.cc:474:replace_alu$31422.C[4]
.sym 30071 $PACKER_VCC_NET
.sym 30072 cmd_counter[0]
.sym 30074 cmd_counter[4]
.sym 30075 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[4]
.sym 30076 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 30077 $abc$101169$new_n228_
.sym 30078 cmd_counter[2]
.sym 30079 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[2]
.sym 30080 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 30081 $abc$101169$new_n228_
.sym 30083 cmd_counter[0]
.sym 30087 cmd_counter[1]
.sym 30088 $PACKER_VCC_NET
.sym 30091 cmd_counter[2]
.sym 30092 $PACKER_VCC_NET
.sym 30093 $auto$alumacc.cc:474:replace_alu$31428.C[2]
.sym 30095 cmd_counter[3]
.sym 30096 $PACKER_VCC_NET
.sym 30097 $auto$alumacc.cc:474:replace_alu$31428.C[3]
.sym 30099 cmd_counter[4]
.sym 30100 $PACKER_VCC_NET
.sym 30101 $auto$alumacc.cc:474:replace_alu$31428.C[4]
.sym 30102 cmd_counter[3]
.sym 30103 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[3]
.sym 30104 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 30105 $abc$101169$new_n228_
.sym 30106 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 30107 $abc$101169$new_n228_
.sym 30108 cmd_counter[0]
.sym 30109 cmd_counter[1]
.sym 30110 cmd_counter[0]
.sym 30111 $abc$101169$sub$PacifikerClaws.v:7945$7708_Y[0]
.sym 30112 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97601[1]_new_inv_
.sym 30113 $abc$101169$new_n228_
.sym 30125 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100037
.sym 30135 cmd_counter[0]
.sym 30137 $PACKER_VCC_NET
.sym 30306 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 30307 params_left[7]
.sym 30308 $abc$101169$new_n526_
.sym 30314 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 30315 params_left[6]
.sym 30316 $abc$101169$new_n524_
.sym 30322 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[6]
.sym 30323 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 30324 $abc$101169$new_n518_
.sym 30326 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[7]
.sym 30327 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 30328 $abc$101169$new_n518_
.sym 30346 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 30347 params_left[9]
.sym 30348 $abc$101169$new_n529_
.sym 30350 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 30351 params_left[3]
.sym 30352 $abc$101169$new_n517_
.sym 30354 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 30355 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[13]
.sym 30356 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 30357 params_left[13]
.sym 30358 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[9]
.sym 30359 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 30360 $abc$101169$new_n518_
.sym 30362 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[3]
.sym 30363 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 30364 $abc$101169$new_n518_
.sym 30374 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 30375 param_counter[1]
.sym 30376 param_counter[6]
.sym 30378 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 30379 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 30390 param_counter[3]
.sym 30391 param_counter[1]
.sym 30392 param_counter[0]
.sym 30394 $abc$101169$memory\params$rdmux[0][2][1]$a$31734[4]_new_
.sym 30395 $abc$101169$new_n475_
.sym 30396 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[6]_new_
.sym 30397 param_counter[5]
.sym 30402 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[1]_new_inv_
.sym 30403 $abc$101169$new_n434_
.sym 30404 $abc$101169$new_n448_
.sym 30405 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 30406 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[4]_new_inv_
.sym 30407 $abc$101169$new_n434_
.sym 30408 $abc$101169$new_n448_
.sym 30409 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 30410 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 30411 param_counter[6]
.sym 30422 $abc$101169$memory\params$rdmux[0][1][0]$a$31725[6]_new_
.sym 30423 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[6]_new_
.sym 30424 param_counter[5]
.sym 30425 $abc$101169$new_n452_
.sym 30426 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 30427 $abc$101169$new_n448_
.sym 30428 $abc$101169$new_n490_
.sym 30429 $abc$101169$new_n488_
.sym 30430 $abc$101169$new_n434_
.sym 30431 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 30434 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 30435 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 30436 $abc$101169$new_n473_
.sym 30438 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 30439 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97373[2]_new_inv_
.sym 30440 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 30442 $abc$101169$new_n430_
.sym 30443 data[4]
.sym 30444 $abc$101169$new_n472_
.sym 30446 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100700_new_inv_
.sym 30447 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100321
.sym 30450 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 30451 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96895[2]_new_inv_
.sym 30452 $abc$101169$new_n451_
.sym 30454 $abc$101169$new_n430_
.sym 30455 data[2]
.sym 30456 $abc$101169$new_n450_
.sym 30458 $abc$101169$new_n483_
.sym 30459 $abc$101169$new_n613_
.sym 30460 param_counter[5]
.sym 30461 $abc$101169$new_n452_
.sym 30462 $abc$101169$new_n430_
.sym 30463 data[6]
.sym 30464 $abc$101169$new_n487_
.sym 30467 params_left[0]
.sym 30469 $PACKER_VCC_NET
.sym 30470 $abc$101169$auto$simplemap.cc:168:logic_reduce$96501[1]_new_inv_
.sym 30471 data[5]
.sym 30472 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 30473 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 30474 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 30475 $abc$101169$new_n630_
.sym 30476 $abc$101169$new_n631_
.sym 30477 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 30478 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 30479 $abc$101169$auto$simplemap.cc:168:logic_reduce$96501[1]_new_inv_
.sym 30480 $abc$101169$new_n630_
.sym 30481 data[0]
.sym 30482 data[2]
.sym 30483 data[0]
.sym 30484 $0\bit_counter[2:0][1]
.sym 30485 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 30486 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 30487 $abc$101169$new_n616_
.sym 30488 $abc$101169$sub$PacifikerClaws.v:8129$7773_Y[0]
.sym 30489 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 30490 data[5]
.sym 30491 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 30492 $abc$101169$new_n610_
.sym 30493 $abc$101169$procmux$31020.B_AND_S[13]_new_
.sym 30494 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 30495 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 30496 $abc$101169$new_n433_
.sym 30498 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[7]_new_inv_
.sym 30499 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97373[2]_new_inv_
.sym 30500 params_left[0]
.sym 30502 $abc$101169$new_n503_
.sym 30503 $abc$101169$new_n504_
.sym 30504 $abc$101169$new_n615_
.sym 30505 $abc$101169$new_n499_
.sym 30506 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 30507 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97378[1]_new_inv_
.sym 30508 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 30510 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[5]_new_
.sym 30511 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96642[4]_new_
.sym 30512 $abc$101169$new_n507_
.sym 30513 $abc$101169$new_n302_
.sym 30514 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 30515 $abc$101169$new_n302_
.sym 30518 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[3]_new_inv_
.sym 30519 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96895[2]_new_inv_
.sym 30520 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 30522 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 30523 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[3]_new_inv_
.sym 30526 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[3]_new_inv_
.sym 30527 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 30530 cmd_counter[2]
.sym 30531 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$97378[1]_new_inv_
.sym 30532 $abc$101169$new_n302_
.sym 30533 $abc$101169$new_n500_
.sym 30534 $abc$101169$new_n251_
.sym 30535 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[6]_new_inv_
.sym 30542 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 30543 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[2]_new_
.sym 30544 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 30546 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 30547 DC$SB_IO_OUT
.sym 30550 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[6]_new_inv_
.sym 30551 cmd_counter[4]
.sym 30552 $abc$101169$auto$share.cc:976:make_cell_activation_logic$31331_new_
.sym 30554 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[6]_new_inv_
.sym 30555 $abc$101169$new_n307_
.sym 30556 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 30557 $abc$101169$new_n305_
.sym 30558 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[1]_new_inv_
.sym 30559 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96708[0]_new_inv_
.sym 30560 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$96684[3]_new_inv_
.sym 30562 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 30563 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 30564 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 30565 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 30566 $abc$101169$memory\cmd$rdmux[0][2][0]$b$31503[5]_new_
.sym 30567 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 30568 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 30569 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 30570 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 30571 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 30572 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 30574 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 30575 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 30576 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 30577 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 30578 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 30579 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 30582 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 30583 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 30584 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 30585 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 30586 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 30587 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 30588 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 30589 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 30590 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 30591 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 30592 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 30593 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 30594 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 30595 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 30598 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 30599 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 30600 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 30601 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 30602 $abc$101169$new_n251_
.sym 30603 $abc$101169$new_n250_
.sym 30604 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 30606 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 30607 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 30608 $abc$101169$memory\cmd$rdmux[0][0][0]$a$31493[1]_new_inv_
.sym 30609 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 30610 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 30611 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 30612 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 30614 $abc$101169$memory\cmd$rdmux[0][2][1]$a$31505[0]_new_
.sym 30615 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 30616 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 30617 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 30618 $abc$101169$auto$rtlil.cc:1906:Mux$31335[4]_new_
.sym 30619 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 30620 $abc$101169$memory\cmd$rdmux[0][1][0]$b$31497[3]_new_
.sym 30621 $abc$101169$new_n292_
.sym 30622 $abc$101169$memory\cmd$rdmux[0][2][1]$b$31506[7]_new_inv_
.sym 30623 $abc$101169$auto$rtlil.cc:1906:Mux$31335[2]_new_inv_
.sym 30624 $abc$101169$auto$rtlil.cc:1906:Mux$31335[3]_new_inv_
.sym 30818 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[0]_new_inv_
.sym 30819 $abc$101169$memory\params$rdmux[0][1][0]$a$31725[0]_new_
.sym 30820 param_counter[6]
.sym 30821 param_counter[5]
.sym 30822 param_counter[4]
.sym 30823 param_counter[1]
.sym 30824 param_counter[2]
.sym 30825 param_counter[0]
.sym 30826 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100824
.sym 30827 param_counter[0]
.sym 30830 param_counter[3]
.sym 30831 $abc$101169$new_n633_
.sym 30832 $abc$101169$new_n634_
.sym 30834 param_counter[1]
.sym 30842 param_counter[4]
.sym 30843 param_counter[0]
.sym 30844 param_counter[1]
.sym 30845 param_counter[2]
.sym 30851 param_counter[0]
.sym 30856 param_counter[1]
.sym 30860 param_counter[2]
.sym 30861 $auto$alumacc.cc:474:replace_alu$31425.C[2]
.sym 30864 param_counter[3]
.sym 30865 $auto$alumacc.cc:474:replace_alu$31425.C[3]
.sym 30868 param_counter[4]
.sym 30869 $auto$alumacc.cc:474:replace_alu$31425.C[4]
.sym 30872 param_counter[5]
.sym 30873 $auto$alumacc.cc:474:replace_alu$31425.C[5]
.sym 30876 param_counter[6]
.sym 30877 $auto$alumacc.cc:474:replace_alu$31425.C[6]
.sym 30882 param_counter[3]
.sym 30883 param_counter[4]
.sym 30887 $PACKER_VCC_NET
.sym 30888 param_counter[0]
.sym 30894 param_counter[0]
.sym 30895 param_counter[1]
.sym 30896 param_counter[2]
.sym 30897 $abc$101169$new_n443_
.sym 30898 $abc$101169$new_n468_
.sym 30899 $abc$101169$new_n465_
.sym 30900 $abc$101169$new_n447_
.sym 30901 $abc$101169$new_n606_
.sym 30902 param_counter[1]
.sym 30903 $abc$101169$new_n441_
.sym 30904 $abc$101169$new_n468_
.sym 30905 param_counter[5]
.sym 30906 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[1]_new_inv_
.sym 30907 param_counter[5]
.sym 30908 $abc$101169$new_n447_
.sym 30909 $abc$101169$new_n436_
.sym 30910 param_counter[4]
.sym 30911 param_counter[3]
.sym 30914 $abc$101169$new_n439_
.sym 30915 $abc$101169$memory\params$rdmux[0][3][1]$a$31746[5]_new_
.sym 30916 $abc$101169$new_n468_
.sym 30917 $abc$101169$new_n483_
.sym 30918 $abc$101169$new_n441_
.sym 30919 $abc$101169$new_n608_
.sym 30920 $abc$101169$memory\params$rdmux[0][1][0]$a$31725[5]_new_inv_
.sym 30921 param_counter[5]
.sym 30922 param_counter[2]
.sym 30923 param_counter[1]
.sym 30924 param_counter[0]
.sym 30925 $abc$101169$new_n439_
.sym 30926 param_counter[2]
.sym 30927 param_counter[3]
.sym 30928 param_counter[1]
.sym 30929 $abc$101169$memory\params$rdmux[0][1][0]$b$31726[6]_new_
.sym 30930 $abc$101169$memory\params$rdmux[0][4][1]$a$31770[0]_new_
.sym 30931 param_counter[2]
.sym 30932 $abc$101169$new_n439_
.sym 30933 $abc$101169$new_n437_
.sym 30934 $abc$101169$memory\params$rdmux[0][3][3]$b$31753[6]_new_
.sym 30935 $abc$101169$new_n443_
.sym 30938 $abc$101169$memory\params$rdmux[0][3][3]$b$31753[6]_new_
.sym 30939 $abc$101169$memory\params$rdmux[0][3][1]$a$31746[5]_new_
.sym 30940 $abc$101169$new_n443_
.sym 30941 $abc$101169$new_n437_
.sym 30942 param_counter[0]
.sym 30943 param_counter[1]
.sym 30946 param_counter[6]
.sym 30947 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[5]_new_
.sym 30948 $abc$101169$new_n417_
.sym 30949 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 30950 $abc$101169$new_n443_
.sym 30951 $abc$101169$new_n439_
.sym 30952 $abc$101169$new_n612_
.sym 30953 param_counter[5]
.sym 30954 $abc$101169$new_n417_
.sym 30955 $abc$101169$new_n629_
.sym 30956 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 30958 $abc$101169$memory\params$rdmux[0][4][1]$a$31770[0]_new_
.sym 30959 $abc$101169$memory\params$rdmux[0][0][0]$a$31722[3]_new_
.sym 30960 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 30961 param_counter[6]
.sym 30962 param_counter[0]
.sym 30963 param_counter[1]
.sym 30964 param_counter[2]
.sym 30965 $abc$101169$new_n439_
.sym 30966 param_counter[0]
.sym 30967 param_counter[1]
.sym 30968 param_counter[6]
.sym 30969 $abc$101169$auto$wreduce.cc:455:run$31314[11]_new_
.sym 30970 $abc$101169$memory\params$rdmux[0][4][1]$a$31770[0]_new_
.sym 30971 $abc$101169$new_n421_
.sym 30972 param_counter[2]
.sym 30974 $abc$101169$new_n457_
.sym 30975 $abc$101169$new_n455_
.sym 30976 $abc$101169$new_n453_
.sym 30977 $abc$101169$new_n452_
.sym 30978 $abc$101169$new_n460_
.sym 30979 $abc$101169$auto$simplemap.cc:127:simplemap_reduce$98828[2]_new_
.sym 30982 $abc$101169$new_n430_
.sym 30983 data[1]
.sym 30984 $abc$101169$new_n432_
.sym 30986 data[3]
.sym 30987 $abc$101169$new_n430_
.sym 30988 $abc$101169$new_n470_
.sym 30989 $abc$101169$new_n459_
.sym 30990 data[7]
.sym 30991 data[3]
.sym 30992 $0\bit_counter[2:0][1]
.sym 30993 $abc$101169$new_n626_
.sym 30998 data[6]
.sym 30999 data[4]
.sym 31000 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 31001 $0\bit_counter[2:0][1]
.sym 31006 data[5]
.sym 31007 data[1]
.sym 31008 $0\bit_counter[2:0][1]
.sym 31009 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 31014 $abc$101169$new_n561_
.sym 31015 $abc$101169$new_n562_
.sym 31016 $abc$101169$techmap$shiftx$PacifikerClaws.v:7980$7717.$4\buffer[7:0][1]_new_
.sym 31017 $abc$101169$auto$ice40_ffinit.cc:141:execute$101147
.sym 31021 $abc$101169$auto$dff2dffe.cc:158:make_patterns_logic$100043
.sym 31022 $0\bit_counter[2:0][1]
.sym 31023 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 31024 $abc$101169$auto$ice40_ffinit.cc:141:execute$101147
.sym 31026 $0\bit_counter[2:0][0]
.sym 31030 $0\bit_counter[2:0][1]
.sym 31031 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 31032 $abc$101169$auto$ice40_ffinit.cc:141:execute$101147
.sym 31035 bit_counter[0]
.sym 31037 $PACKER_VCC_NET
.sym 31038 $0\bit_counter[2:0][2]
.sym 31042 $abc$101169$auto$simplemap.cc:168:logic_reduce$96518[1]_new_inv_
.sym 31043 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 31044 $0\pixel_bit_counter[3:0][1]
.sym 31046 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 31050 $abc$101169$shiftx$PacifikerClaws.v:7980$7717.buffer[0]_new_
.sym 31051 $abc$101169$shiftx$PacifikerClaws.v:7961$7713.buffer[0]_new_inv_
.sym 31052 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$100237[0]_new_inv_
.sym 31053 $abc$101169$procmux$30976_CMP_new_
.sym 31054 $abc$101169$auto$wreduce.cc:455:run$31327[3]_new_inv_
.sym 31055 $abc$101169$auto$wreduce.cc:455:run$31329[3]_new_inv_
.sym 31056 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$100237[0]_new_inv_
.sym 31058 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$100237[0]_new_inv_
.sym 31059 $abc$101169$procmux$30976_CMP_new_
.sym 31062 $abc$101169$auto$wreduce.cc:455:run$31327[1]_new_inv_
.sym 31063 $abc$101169$auto$wreduce.cc:455:run$31329[1]_new_inv_
.sym 31064 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$100237[0]_new_inv_
.sym 31065 $abc$101169$procmux$30976_CMP_new_
.sym 31066 $abc$101169$auto$simplemap.cc:250:simplemap_eqne$100237[0]_new_inv_
.sym 31067 $abc$101169$procmux$30976_CMP_new_
.sym 31070 $abc$101169$procmux$30976_CMP_new_
.sym 31071 $abc$101169$auto$simplemap.cc:168:logic_reduce$98070_new_inv_
.sym 31075 pixel_bit_counter[0]
.sym 31079 pixel_bit_counter[1]
.sym 31080 $PACKER_VCC_NET
.sym 31083 pixel_bit_counter[2]
.sym 31084 $PACKER_VCC_NET
.sym 31085 $auto$alumacc.cc:474:replace_alu$31431.C[2]
.sym 31087 pixel_bit_counter[3]
.sym 31088 $PACKER_VCC_NET
.sym 31089 $auto$alumacc.cc:474:replace_alu$31431.C[3]
.sym 31090 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 31094 $0\pixel_bit_counter[3:0][3]
.sym 31098 $0\pixel_bit_counter[3:0][2]
.sym 31102 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 31103 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 31106 $PACKER_GND_NET
.sym 31114 $abc$101169$new_n553_
.sym 31115 $abc$101169$new_n552_
.sym 31116 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 31117 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 31118 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 31122 $abc$101169$new_n551_
.sym 31123 $abc$101169$new_n554_
.sym 31124 $abc$101169$techmap$shiftx$PacifikerClaws.v:7961$7713.$11\buffer[15:0][0]_new_inv_
.sym 31125 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 31138 pixel_data[14]
.sym 31139 pixel_data[12]
.sym 31140 $0\pixel_bit_counter[3:0][1]
.sym 31142 $PACKER_VCC_NET
.sym 31146 $PACKER_GND_NET
.sym 31150 pixel_data[6]
.sym 31151 pixel_data[4]
.sym 31152 $0\pixel_bit_counter[3:0][1]
.sym 31162 $PACKER_VCC_NET
.sym 31166 $PACKER_VCC_NET
.sym 31338 param_counter[3]
.sym 31339 param_counter[1]
.sym 31340 param_counter[2]
.sym 31341 param_counter[0]
.sym 31342 $abc$101169$memory\params$rdmux[0][2][0]$a$31731[0]_new_
.sym 31343 $abc$101169$memory\params$rdmux[0][2][0]$b$31732[0]_new_
.sym 31344 param_counter[4]
.sym 31358 param_counter[3]
.sym 31359 param_counter[2]
.sym 31360 param_counter[0]
.sym 31361 param_counter[1]
.sym 31366 $abc$101169$new_n445_
.sym 31367 param_counter[2]
.sym 31368 param_counter[0]
.sym 31370 param_counter[0]
.sym 31371 param_counter[1]
.sym 31372 param_counter[2]
.sym 31373 param_counter[3]
.sym 31374 param_counter[4]
.sym 31375 $abc$101169$new_n605_
.sym 31376 param_counter[3]
.sym 31377 param_counter[5]
.sym 31390 param_counter[1]
.sym 31391 param_counter[4]
.sym 31392 param_counter[3]
.sym 31394 param_counter[2]
.sym 31395 param_counter[0]
.sym 31396 param_counter[1]
.sym 31398 $abc$101169$memory\params$rdmux[0][2][0]$a$31731[4]_new_inv_
.sym 31399 param_counter[4]
.sym 31402 param_counter[3]
.sym 31403 param_counter[2]
.sym 31404 param_counter[0]
.sym 31405 param_counter[1]
.sym 31406 param_counter[0]
.sym 31407 param_counter[1]
.sym 31408 $abc$101169$new_n421_
.sym 31409 param_counter[2]
.sym 31410 $abc$101169$memory\params$rdmux[0][3][1]$b$31747[3]_new_
.sym 31411 $abc$101169$new_n421_
.sym 31412 $abc$101169$new_n441_
.sym 31413 $abc$101169$new_n444_
.sym 31414 param_counter[3]
.sym 31415 param_counter[4]
.sym 31418 $abc$101169$memory\params$rdmux[0][3][1]$b$31747[3]_new_
.sym 31419 $abc$101169$new_n443_
.sym 31420 $abc$101169$new_n466_
.sym 31421 $abc$101169$new_n467_
.sym 31422 param_counter[0]
.sym 31423 param_counter[2]
.sym 31424 $abc$101169$new_n439_
.sym 31425 param_counter[5]
.sym 31426 param_counter[3]
.sym 31427 $abc$101169$memory\params$rdmux[0][3][0]$b$31744[2]_new_inv_
.sym 31428 param_counter[4]
.sym 31429 param_counter[5]
.sym 31430 param_counter[3]
.sym 31431 param_counter[0]
.sym 31432 param_counter[2]
.sym 31433 param_counter[1]
.sym 31434 param_counter[1]
.sym 31435 param_counter[0]
.sym 31446 param_counter[0]
.sym 31447 param_counter[2]
.sym 31450 param_counter[1]
.sym 31451 param_counter[0]
.sym 31452 param_counter[2]
.sym 31454 $abc$101169$memory\params$rdmux[0][3][1]$a$31746[5]_new_
.sym 31455 $abc$101169$new_n443_
.sym 31466 param_counter[1]
.sym 31467 param_counter[2]
.sym 31468 param_counter[0]
.sym 31469 $abc$101169$new_n421_
.sym 31470 param_counter[5]
.sym 31471 param_counter[0]
.sym 31472 param_counter[1]
.sym 31473 param_counter[2]
.sym 31478 $abc$101169$memory\params$rdmux[0][2][1]$b$31735[2]_new_
.sym 31479 $abc$101169$new_n421_
.sym 31480 $abc$101169$new_n420_
.sym 31481 param_counter[5]
.sym 31494 bit_counter[1]
.sym 31518 $0\bit_counter[2:0][1]
.sym 31523 bit_counter[0]
.sym 31527 bit_counter[1]
.sym 31528 $PACKER_VCC_NET
.sym 31531 bit_counter[2]
.sym 31532 $PACKER_VCC_NET
.sym 31533 $auto$alumacc.cc:474:replace_alu$31434.C[2]
.sym 31534 $abc$101169$auto$ice40_ffinit.cc:141:execute$101147
.sym 31538 $0\pixel_bit_counter[3:0][0]
.sym 31546 $abc$101169$auto$ice40_ffinit.cc:141:execute$101143
.sym 31550 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100250
.sym 31551 $abc$101169$auto$ice40_ffinit.cc:141:execute$101147
.sym 31559 pixel_bit_counter[0]
.sym 31561 $PACKER_VCC_NET
.sym 31562 pixel_bit_counter[1]
.sym 31570 $abc$101169$auto$dff2dffe.cc:175:make_patterns_logic$100625
.sym 31571 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 31586 $PACKER_VCC_NET
.sym 31590 $PACKER_VCC_NET
.sym 31594 pixel_data[7]
.sym 31595 pixel_data[5]
.sym 31596 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 31597 $0\pixel_bit_counter[3:0][1]
.sym 31598 $abc$101169$auto$ice40_ffinit.cc:141:execute$101151
.sym 31599 $0\pixel_bit_counter[3:0][1]
.sym 31600 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 31601 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 31602 $PACKER_GND_NET
.sym 31606 $0\pixel_bit_counter[3:0][1]
.sym 31610 pixel_data[15]
.sym 31611 pixel_data[13]
.sym 31612 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 31613 $abc$101169$new_n620_
.sym 31614 $PACKER_VCC_NET
.sym 31618 pixel_data[3]
.sym 31619 pixel_data[11]
.sym 31620 $0\pixel_bit_counter[3:0][1]
.sym 31621 $abc$101169$new_n636_
.sym 31622 pixel_data[9]
.sym 31623 pixel_data[1]
.sym 31624 $0\pixel_bit_counter[3:0][1]
.sym 31625 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 31626 $PACKER_VCC_NET
.sym 31630 $PACKER_VCC_NET
.sym 31634 $PACKER_GND_NET
.sym 31642 $abc$101169$new_n638_
.sym 31643 $abc$101169$new_n637_
.sym 31644 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 31646 $abc$101169$new_n556_
.sym 31647 $abc$101169$new_n555_
.sym 31648 $abc$101169$auto$ice40_ffinit.cc:141:execute$101163
.sym 31649 $abc$101169$auto$ice40_ffinit.cc:141:execute$101159
.sym 31650 pixel_data[2]
.sym 31651 pixel_data[0]
.sym 31652 $0\pixel_bit_counter[3:0][1]
.sym 31662 $PACKER_VCC_NET
.sym 31666 $PACKER_VCC_NET
.sym 31670 pixel_data[10]
.sym 31671 pixel_data[8]
.sym 31672 $0\pixel_bit_counter[3:0][1]
.sym 31674 $PACKER_VCC_NET
.sym 31678 $PACKER_VCC_NET
