#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Sep 16 13:10:37 2020
# Process ID: 15664
# Current directory: C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.runs/synth_1
# Command line: vivado.exe -log rtsh_rs422_test_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rtsh_rs422_test_top.tcl
# Log file: C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.runs/synth_1/rtsh_rs422_test_top.vds
# Journal file: C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rtsh_rs422_test_top.tcl -notrace
Command: synth_design -top rtsh_rs422_test_top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15216
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rtsh_rs422_test_top' [C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.srcs/sources_1/new/rtsh_rs422_test_top.v:23]
	Parameter PROGRAM_ID bound to: 16'b0000001000000000 
	Parameter VERSION_LARGE bound to: 12'b000000000000 
	Parameter VERSION_SMALL bound to: 4'b0000 
	Parameter PERIOD1 bound to: 20000 - type: integer 
	Parameter DELAY1 bound to: 1000 - type: integer 
	Parameter PULSE_WIDTH1 bound to: 2500 - type: integer 
	Parameter PULSE_WIDTH2 bound to: 4000 - type: integer 
	Parameter PULSE_WIDTH3 bound to: 7000 - type: integer 
	Parameter PULSE_WIDTH4 bound to: 12000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PulseTrainGenerator' [C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.srcs/sources_1/new/PulseTrainGenerator.v:23]
	Parameter MAX_CLOCK_COUNT bound to: -1 - type: integer 
	Parameter INIT_DELAY bound to: 16'b0000000000110010 
INFO: [Synth 8-6155] done synthesizing module 'PulseTrainGenerator' (1#1) [C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.srcs/sources_1/new/PulseTrainGenerator.v:23]
WARNING: [Synth 8-7071] port 'polarity' of module 'PulseTrainGenerator' is unconnected for instance 'FMPulseTrainGen' [C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.srcs/sources_1/new/rtsh_rs422_test_top.v:60]
WARNING: [Synth 8-7023] instance 'FMPulseTrainGen' of module 'PulseTrainGenerator' has 8 connections declared, but only 7 given [C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.srcs/sources_1/new/rtsh_rs422_test_top.v:60]
WARNING: [Synth 8-7071] port 'polarity' of module 'PulseTrainGenerator' is unconnected for instance 'ZTCPulseTrainGen' [C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.srcs/sources_1/new/rtsh_rs422_test_top.v:71]
WARNING: [Synth 8-7023] instance 'ZTCPulseTrainGen' of module 'PulseTrainGenerator' has 8 connections declared, but only 7 given [C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.srcs/sources_1/new/rtsh_rs422_test_top.v:71]
WARNING: [Synth 8-7071] port 'polarity' of module 'PulseTrainGenerator' is unconnected for instance 'IRIGPulseTrainGen' [C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.srcs/sources_1/new/rtsh_rs422_test_top.v:92]
WARNING: [Synth 8-7023] instance 'IRIGPulseTrainGen' of module 'PulseTrainGenerator' has 8 connections declared, but only 7 given [C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.srcs/sources_1/new/rtsh_rs422_test_top.v:92]
INFO: [Synth 8-6155] done synthesizing module 'rtsh_rs422_test_top' (2#1) [C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.srcs/sources_1/new/rtsh_rs422_test_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1016.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rtsh_rs422_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rtsh_rs422_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     9|
|5     |LUT3   |     3|
|6     |LUT4   |     6|
|7     |LUT5   |     2|
|8     |LUT6   |    25|
|9     |FDRE   |    36|
|10    |IBUF   |     5|
|11    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.672 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1016.672 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.672 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1016.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1016.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/devin/Workspaces/VivadoWorkspace/rtsh_rs422_test/rtsh_rs422_test.runs/synth_1/rtsh_rs422_test_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rtsh_rs422_test_top_utilization_synth.rpt -pb rtsh_rs422_test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 13:11:09 2020...
