 LW  	 R1, 128(R0)
 LW  	 R2, 160(R0)
 SW  	 R1, 132(R0)
 LW  	 R3, 192(R0)
 SW  	 R1, 164(R0)
 LW  	 R4, 196(R0)
 BLTZ	 R4, #-12
 BREAK

--------------------
cycle: 11
Pre-Issue Buffer: 
		Entry 0: 	
		Entry 1: 	
		Entry 2: 	
		Entry 3: 	
Pre-ALU Queue: 
		Entry 0: 	
		Entry 1: 	
Post-ALU Queue: 
		Entry 0: 	
Pre-MEM Queue: 
		Entry 0: 	
		Entry 1: 	
Post-MEM Queue: 
		Entry 0: 	
Registers
r00:	0	3	4	-2	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	3	3	0	0	0	0	0	0	
160:	4	3	0	0	0	0	0	0	
192:	-2	0	
--------------------
cycle: 11
Pre-Issue Buffer: 
		Entry 0: 	
		Entry 1: 	
		Entry 2: 	
		Entry 3: 	
Pre-ALU Queue: 
		Entry 0: 	
		Entry 1: 	
Post-ALU Queue: 
		Entry 0: 	
Pre-MEM Queue: 
		Entry 0: 	
		Entry 1: 	
Post-MEM Queue: 
		Entry 0: 	
Registers
r00:	0	3	4	-2	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	3	3	0	0	0	0	0	0	
160:	4	3	0	0	0	0	0	0	
192:	-2	0	
--------------------
cycle: 11
Pre-Issue Buffer: 
		Entry 0: 	
		Entry 1: 	
		Entry 2: 	
		Entry 3: 	
Pre-ALU Queue: 
		Entry 0: 	
		Entry 1: 	
Post-ALU Queue: 
		Entry 0: 	
Pre-MEM Queue: 
		Entry 0: 	
		Entry 1: 	
Post-MEM Queue: 
		Entry 0: 	
Registers
r00:	0	3	4	-2	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	3	3	0	0	0	0	0	0	
160:	4	3	0	0	0	0	0	0	
192:	-2	0	
--------------------
cycle: 11
Pre-Issue Buffer: 
		Entry 0: 	
		Entry 1: 	
		Entry 2: 	
		Entry 3: 	
Pre-ALU Queue: 
		Entry 0: 	
		Entry 1: 	
Post-ALU Queue: 
		Entry 0: 	
Pre-MEM Queue: 
		Entry 0: 	
		Entry 1: 	
Post-MEM Queue: 
		Entry 0: 	
Registers
r00:	0	3	4	-2	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	3	3	0	0	0	0	0	0	
160:	4	3	0	0	0	0	0	0	
192:	-2	0	
--------------------
cycle: 11
Pre-Issue Buffer: 
		Entry 0: 	
		Entry 1: 	
		Entry 2: 	
		Entry 3: 	
Pre-ALU Queue: 
		Entry 0: 	
		Entry 1: 	
Post-ALU Queue: 
		Entry 0: 	
Pre-MEM Queue: 
		Entry 0: 	
		Entry 1: 	
Post-MEM Queue: 
		Entry 0: 	
Registers
r00:	0	3	4	-2	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	3	3	0	0	0	0	0	0	
160:	4	3	0	0	0	0	0	0	
192:	-2	0	
--------------------
cycle: 11
Pre-Issue Buffer: 
		Entry 0: 	
		Entry 1: 	
		Entry 2: 	
		Entry 3: 	
Pre-ALU Queue: 
		Entry 0: 	
		Entry 1: 	
Post-ALU Queue: 
		Entry 0: 	
Pre-MEM Queue: 
		Entry 0: 	
		Entry 1: 	
Post-MEM Queue: 
		Entry 0: 	
Registers
r00:	0	3	4	-2	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	3	3	0	0	0	0	0	0	
160:	4	3	0	0	0	0	0	0	
192:	-2	0	
--------------------
cycle: 11
Pre-Issue Buffer: 
		Entry 0: 	
		Entry 1: 	
		Entry 2: 	
		Entry 3: 	
Pre-ALU Queue: 
		Entry 0: 	
		Entry 1: 	
Post-ALU Queue: 
		Entry 0: 	
Pre-MEM Queue: 
		Entry 0: 	
		Entry 1: 	
Post-MEM Queue: 
		Entry 0: 	
Registers
r00:	0	3	4	-2	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	3	3	0	0	0	0	0	0	
160:	4	3	0	0	0	0	0	0	
192:	-2	0	
--------------------
cycle: 11
Pre-Issue Buffer: 
		Entry 0: 	
		Entry 1: 	
		Entry 2: 	
		Entry 3: 	
Pre-ALU Queue: 
		Entry 0: 	
		Entry 1: 	
Post-ALU Queue: 
		Entry 0: 	
Pre-MEM Queue: 
		Entry 0: 	
		Entry 1: 	
Post-MEM Queue: 
		Entry 0: 	
Registers
r00:	0	3	4	-2	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	3	3	0	0	0	0	0	0	
160:	4	3	0	0	0	0	0	0	
192:	-2	0	
--------------------
cycle: 11
Pre-Issue Buffer: 
		Entry 0: 	
		Entry 1: 	
		Entry 2: 	
		Entry 3: 	
Pre-ALU Queue: 
		Entry 0: 	
		Entry 1: 	
Post-ALU Queue: 
		Entry 0: 	
Pre-MEM Queue: 
		Entry 0: 	
		Entry 1: 	
Post-MEM Queue: 
		Entry 0: 	
Registers
r00:	0	3	4	-2	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	3	3	0	0	0	0	0	0	
160:	4	3	0	0	0	0	0	0	
192:	-2	0	
--------------------
cycle: 11
Pre-Issue Buffer: 
		Entry 0: 	
		Entry 1: 	
		Entry 2: 	
		Entry 3: 	
Pre-ALU Queue: 
		Entry 0: 	
		Entry 1: 	
Post-ALU Queue: 
		Entry 0: 	
Pre-MEM Queue: 
		Entry 0: 	
		Entry 1: 	
Post-MEM Queue: 
		Entry 0: 	
Registers
r00:	0	3	4	-2	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	3	3	0	0	0	0	0	0	
160:	4	3	0	0	0	0	0	0	
192:	-2	0	