##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyBUS_CLK(routed)
		4.4::Critical Path Report for cydff_1/q
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. cydff_1/q:R)
		5.2::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK(routed):R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
		5.5::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
		5.6::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.8::Critical Path Report for (cydff_1/q:R vs. Clock_1:R)
		5.9::Critical Path Report for (cydff_1/q:R vs. cydff_1/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_Channel1_theACLK                  | N/A                    | Target: 1.60 MHz   | 
Clock: ADC_Channel1_theACLK(fixed-function)  | N/A                    | Target: 1.60 MHz   | 
Clock: Clock_1                               | Frequency: 105.26 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                             | Frequency: 36.98 MHz   | Target: 48.00 MHz  | 
Clock: CyBUS_CLK(routed)                     | Frequency: 331.84 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                                 | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                                 | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                          | N/A                    | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                             | N/A                    | Target: 48.00 MHz  | 
Clock: cydff_1/q                             | Frequency: 124.90 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            83333.3          73833       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          20833.3          -1114       10416.7          -3104       20833.3          13051       10416.7          -248        
CyBUS_CLK          CyBUS_CLK(routed)  N/A              N/A         N/A              N/A         N/A              N/A         10416.7          13046       
CyBUS_CLK(routed)  cydff_1/q          20833.3          17820       N/A              N/A         N/A              N/A         N/A              N/A         
cydff_1/q          Clock_1            41666.7          12222       N/A              N/A         N/A              N/A         N/A              N/A         
cydff_1/q          cydff_1/q          41666.7          33660       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase     
------------  ------------  -------------------  
Pin_2(0)_PAD  38165         CyBUS_CLK(routed):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 105.26 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 73833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell16   1250   1250  73833  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_2  macrocell21   4740   5990  73833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell21         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 36.98 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -3104p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10010
-------------------------------------   ----- 
End-of-path arrival time (ps)           10010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell4   2410   2410  -3104  RISE       1
Net_686/main_0                                macrocell8      7600  10010  -3104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK(routed)
***********************************************
Clock: CyBUS_CLK(routed)
Frequency: 331.84 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : Net_2100_1/main_0
Capture Clock  : Net_2100_1/clock_0
Path slack     : 17820p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         18017
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             35340

Launch Clock Arrival Time                       0
+ Clock path delay                      12455
+ Data path delay                        5065
-------------------------------------   ----- 
End-of-path arrival time (ps)           17520
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell3       6788   6788  RISE       1
Net_853/q                                               macrocell3       3350  10138  RISE       1
cydff_2/clock_0                                         macrocell11      2317  12455  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
cydff_2/q          macrocell11   1250  13705  17820  RISE       1
Net_2100_1/main_0  macrocell15   3815  17520  17820  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1


===================================================================== 
4.4::Critical Path Report for cydff_1/q
***************************************
Clock: cydff_1/q
Frequency: 124.90 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : Net_2100_1/main_1
Capture Clock  : Net_2100_1/clock_0
Path slack     : 33660p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18017
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     56173

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        4497
-------------------------------------   ----- 
End-of-path arrival time (ps)           22513
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q       macrocell15   1250  19267  33660  RISE       1
Net_2100_1/main_1  macrocell15   3247  22513  33660  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. cydff_1/q:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : Net_2100_1/main_0
Capture Clock  : Net_2100_1/clock_0
Path slack     : 17820p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         18017
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             35340

Launch Clock Arrival Time                       0
+ Clock path delay                      12455
+ Data path delay                        5065
-------------------------------------   ----- 
End-of-path arrival time (ps)           17520
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell3       6788   6788  RISE       1
Net_853/q                                               macrocell3       3350  10138  RISE       1
cydff_2/clock_0                                         macrocell11      2317  12455  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
cydff_2/q          macrocell11   1250  13705  17820  RISE       1
Net_2100_1/main_0  macrocell15   3815  17520  17820  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK(routed):R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_2/main_0
Capture Clock  : cydff_2/clock_0
Path slack     : 13046p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         12455
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK(routed):R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             29778

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        6315
-------------------------------------   ----- 
End-of-path arrival time (ps)           16732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell8    1250  11667  13046  RISE       1
cydff_2/main_0  macrocell11   5065  16732  13046  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell3       6788   6788  RISE       1
Net_853/q                                               macrocell3       3350  10138  RISE       1
cydff_2/clock_0                                         macrocell11      2317  12455  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : -1114p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15937
-------------------------------------   ----- 
End-of-path arrival time (ps)           15937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_917/q                                       macrocell13      1250   1250  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/main_1                macrocell2       2302   3552  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell2       3350   6902  -1114  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell11   9035  15937  -1114  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -3104p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10010
-------------------------------------   ----- 
End-of-path arrival time (ps)           10010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell4   2410   2410  -3104  RISE       1
Net_686/main_0                                macrocell8      7600  10010  -3104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1


5.5::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : 13051p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     27740

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        4273
-------------------------------------   ----- 
End-of-path arrival time (ps)           14689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell8    1250  11667  13051  RISE       1
Net_686/main_2  macrocell8    3023  14689  13051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1


5.6::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Count7_1:Counter7\/tc
Path End       : Net_703/clk_en
Capture Clock  : Net_703/clock_0
Path slack     : -248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        8565
-------------------------------------   ----- 
End-of-path arrival time (ps)           18981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
\Count7_1:Counter7\/extclk_n                                count7cell          0  10417  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\Count7_1:Counter7\/tc  count7cell    4050  14467   -248  RISE       1
Net_703/clk_en          macrocell12   4515  18981   -248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell12         0      0  RISE       1


5.7::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 73833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell16   1250   1250  73833  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_2  macrocell21   4740   5990  73833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell21         0      0  RISE       1


5.8::Critical Path Report for (cydff_1/q:R vs. Clock_1:R)
*********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 12222p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        7918
-------------------------------------   ----- 
End-of-path arrival time (ps)           25935
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q                       macrocell15   1250  19267  12222  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_1  macrocell19   6668  25935  12222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell19         0      0  RISE       1


5.9::Critical Path Report for (cydff_1/q:R vs. cydff_1/q:R)
***********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : Net_2100_1/main_1
Capture Clock  : Net_2100_1/clock_0
Path slack     : 33660p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18017
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     56173

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        4497
-------------------------------------   ----- 
End-of-path arrival time (ps)           22513
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q       macrocell15   1250  19267  33660  RISE       1
Net_2100_1/main_1  macrocell15   3247  22513  33660  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -3104p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10010
-------------------------------------   ----- 
End-of-path arrival time (ps)           10010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell4   2410   2410  -3104  RISE       1
Net_686/main_0                                macrocell8      7600  10010  -3104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_697/main_0
Capture Clock  : Net_697/clock_0
Path slack     : -3104p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10010
-------------------------------------   ----- 
End-of-path arrival time (ps)           10010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell4   2410   2410  -3104  RISE       1
Net_697/main_0                                macrocell9      7600  10010  -3104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell9          0  10417  FALL       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_1
Capture Clock  : Net_686/clock_0
Path slack     : -1435p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8342
-------------------------------------   ---- 
End-of-path arrival time (ps)           8342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell10   2410   2410  -1435  RISE       1
Net_686/main_1                                macrocell8       5932   8342  -1435  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_697/main_1
Capture Clock  : Net_697/clock_0
Path slack     : -1435p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8342
-------------------------------------   ---- 
End-of-path arrival time (ps)           8342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell10   2410   2410  -1435  RISE       1
Net_697/main_1                                macrocell9       5932   8342  -1435  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell9          0  10417  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : -1114p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15937
-------------------------------------   ----- 
End-of-path arrival time (ps)           15937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_917/q                                       macrocell13      1250   1250  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/main_1                macrocell2       2302   3552  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell2       3350   6902  -1114  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell11   9035  15937  -1114  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : -1113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15937
-------------------------------------   ----- 
End-of-path arrival time (ps)           15937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_917/q                                       macrocell13      1250   1250  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/main_1                macrocell2       2302   3552  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell2       3350   6902  -1114  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell10   9035  15937  -1113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Count7_1:Counter7\/tc
Path End       : Net_703/clk_en
Capture Clock  : Net_703/clock_0
Path slack     : -248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        8565
-------------------------------------   ----- 
End-of-path arrival time (ps)           18981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
\Count7_1:Counter7\/extclk_n                                count7cell          0  10417  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\Count7_1:Counter7\/tc  count7cell    4050  14467   -248  RISE       1
Net_703/clk_en          macrocell12   4515  18981   -248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Count7_1:Counter7\/tc
Path End       : Net_917/clk_en
Capture Clock  : Net_917/clock_0
Path slack     : -248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        8565
-------------------------------------   ----- 
End-of-path arrival time (ps)           18981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
\Count7_1:Counter7\/extclk_n                                count7cell          0  10417  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\Count7_1:Counter7\/tc  count7cell    4050  14467   -248  RISE       1
Net_917/clk_en          macrocell13   4515  18981   -248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : -61p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14884
-------------------------------------   ----- 
End-of-path arrival time (ps)           14884
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_917/q                                       macrocell13      1250   1250  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/main_1                macrocell2       2302   3552  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell2       3350   6902  -1114  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell12   7982  14884    -61  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14220
-------------------------------------   ----- 
End-of-path arrival time (ps)           14220
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_917/q                                       macrocell13     1250   1250  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/main_1                macrocell2      2302   3552  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell2      3350   6902  -1114  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell9   7319  14220    603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13921
-------------------------------------   ----- 
End-of-path arrival time (ps)           13921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell6      1250   1250    903  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell1      2915   4165    903  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell1      3350   7515    903  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell6   6406  13921    903  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 904p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13919
-------------------------------------   ----- 
End-of-path arrival time (ps)           13919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell6      1250   1250    903  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell1      2915   4165    903  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell1      3350   7515    903  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell5   6404  13919    904  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 1993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12831
-------------------------------------   ----- 
End-of-path arrival time (ps)           12831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell6      1250   1250    903  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell1      2915   4165    903  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell1      3350   7515    903  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell3   5316  12831   1993  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 1994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12829
-------------------------------------   ----- 
End-of-path arrival time (ps)           12829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell6      1250   1250    903  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell1      2915   4165    903  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell1      3350   7515    903  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell4   5314  12829   1994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12500
-------------------------------------   ----- 
End-of-path arrival time (ps)           12500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_917/q                                       macrocell13     1250   1250  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/main_1                macrocell2      2302   3552  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell2      3350   6902  -1114  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell7   5598  12500   2323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12473
-------------------------------------   ----- 
End-of-path arrival time (ps)           12473
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_917/q                                       macrocell13     1250   1250  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/main_1                macrocell2      2302   3552  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell2      3350   6902  -1114  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell8   5572  12473   2350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_697/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 3142p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        3805
-------------------------------------   ----- 
End-of-path arrival time (ps)           14221
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell9          0  10417  FALL       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_697/q                                      macrocell9      1250  11667   3142  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell9   2555  14221   3142  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4207p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10616
-------------------------------------   ----- 
End-of-path arrival time (ps)           10616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell6      1250   1250    903  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell1      2915   4165    903  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell1      3350   7515    903  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell2   3101  10616   4207  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell6      1250   1250    903  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell1      2915   4165    903  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell1      3350   7515    903  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell1   3100  10615   4209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_6:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_6:bSR:StsReg\/clock
Path slack     : 5212p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15121
-------------------------------------   ----- 
End-of-path arrival time (ps)           15121
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q       macrocell6     1250   1250    903  RISE       1
\ShiftReg_5:bSR:status_0\/main_0  macrocell1     2915   4165    903  RISE       1
\ShiftReg_5:bSR:status_0\/q       macrocell1     3350   7515    903  RISE       1
\ShiftReg_6:bSR:StsReg\/status_0  statusicell2   7606  15121   5212  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:StsReg\/clock                               statusicell2        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_8:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_8:bSR:StsReg\/clock
Path slack     : 5432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14901
-------------------------------------   ----- 
End-of-path arrival time (ps)           14901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Net_917/q                         macrocell13    1250   1250  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/main_1  macrocell2     2302   3552  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/q       macrocell2     3350   6902  -1114  RISE       1
\ShiftReg_8:bSR:StsReg\/status_0  statusicell4   7999  14901   5432  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:StsReg\/clock                               statusicell4        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_7:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_7:bSR:StsReg\/clock
Path slack     : 5574p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14760
-------------------------------------   ----- 
End-of-path arrival time (ps)           14760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Net_917/q                         macrocell13    1250   1250  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/main_1  macrocell2     2302   3552  -1114  RISE       1
\ShiftReg_7:bSR:status_0\/q       macrocell2     3350   6902  -1114  RISE       1
\ShiftReg_7:bSR:StsReg\/status_0  statusicell3   7858  14760   5574  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:StsReg\/clock                               statusicell3        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_5:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_5:bSR:StsReg\/clock
Path slack     : 6134p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14199
-------------------------------------   ----- 
End-of-path arrival time (ps)           14199
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q       macrocell6     1250   1250    903  RISE       1
\ShiftReg_5:bSR:status_0\/main_0  macrocell1     2915   4165    903  RISE       1
\ShiftReg_5:bSR:status_0\/q       macrocell1     3350   7515    903  RISE       1
\ShiftReg_5:bSR:StsReg\/status_0  statusicell1   6684  14199   6134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:StsReg\/clock                               statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 8387p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8976
-------------------------------------   ---- 
End-of-path arrival time (ps)           8976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/so_comb   datapathcell7    2410   2410   8387  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell12   6566   8976   8387  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 8971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5852
-------------------------------------   ---- 
End-of-path arrival time (ps)           5852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   8971  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell7   4642   5852   8971  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 9517p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   8971  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell8   4096   5306   9517  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 10010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210  10010  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell12   3603   4813  10010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 10070p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210  10070  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell4   3544   4754  10070  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 10118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  10118  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell3   3496   4706  10118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 10778p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb   datapathcell4   2410   2410  10778  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell3   4175   6585  10778  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 10913p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3910
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210  10010  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell11   2700   3910  10913  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 10937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210  10010  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell10   2676   3886  10937  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 10951p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6413
-------------------------------------   ---- 
End-of-path arrival time (ps)           6413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/so_comb   datapathcell1   2410   2410  10951  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell6   4003   6413  10951  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 10982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210  10070  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell6   2631   3841  10982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 10986p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210  10070  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell5   2627   3837  10986  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 11010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           3813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  10118  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell1   2603   3813  11010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 11013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  10118  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell2   2600   3810  11013  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 11359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3464
-------------------------------------   ---- 
End-of-path arrival time (ps)           3464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   8971  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell9   2254   3464  11359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 12222p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        7918
-------------------------------------   ----- 
End-of-path arrival time (ps)           25935
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q                       macrocell15   1250  19267  12222  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_1  macrocell19   6668  25935  12222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 12766p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        7374
-------------------------------------   ----- 
End-of-path arrival time (ps)           25390
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q                       macrocell15   1250  19267  12222  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_1  macrocell21   6124  25390  12766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell21         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_703/q
Path End       : \ShiftReg_5:bSR:load_reg\/main_0
Capture Clock  : \ShiftReg_5:bSR:load_reg\/clock_0
Path slack     : 12861p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_703/q                         macrocell12   1250   1250   1518  RISE       1
\ShiftReg_5:bSR:load_reg\/main_0  macrocell6    3212   4462  12861  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_917/main_0
Capture Clock  : Net_917/clock_0
Path slack     : 12964p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell5   2050   2050  12964  RISE       1
Net_917/main_0                           macrocell13    2310   4360  12964  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : Net_703/main_0
Capture Clock  : Net_703/clock_0
Path slack     : 12968p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  12968  RISE       1
Net_703/main_0                           macrocell12    2305   4355  12968  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_2/main_0
Capture Clock  : cydff_2/clock_0
Path slack     : 13046p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         12455
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK(routed):R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             29778

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        6315
-------------------------------------   ----- 
End-of-path arrival time (ps)           16732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell8    1250  11667  13046  RISE       1
cydff_2/main_0  macrocell11   5065  16732  13046  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell3       6788   6788  RISE       1
Net_853/q                                               macrocell3       3350  10138  RISE       1
cydff_2/clock_0                                         macrocell11      2317  12455  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : 13051p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     27740

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        4273
-------------------------------------   ----- 
End-of-path arrival time (ps)           14689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell8    1250  11667  13051  RISE       1
Net_686/main_2  macrocell8    3023  14689  13051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_697/main_2
Capture Clock  : Net_697/clock_0
Path slack     : 13051p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     27740

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        4273
-------------------------------------   ----- 
End-of-path arrival time (ps)           14689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell8          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell8    1250  11667  13051  RISE       1
Net_697/main_2  macrocell9    3023  14689  13051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell9          0  10417  FALL       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 13144p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        6996
-------------------------------------   ----- 
End-of-path arrival time (ps)           25012
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q                       macrocell15   1250  19267  12222  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_1  macrocell18   5746  25012  13144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell18         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_7:bSR:load_reg\/main_0
Capture Clock  : \ShiftReg_7:bSR:load_reg\/clock_0
Path slack     : 13771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_917/q                         macrocell13   1250   1250  -1114  RISE       1
\ShiftReg_7:bSR:load_reg\/main_0  macrocell7    2302   3552  13771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 14078p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        6062
-------------------------------------   ----- 
End-of-path arrival time (ps)           24079
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q                       macrocell15   1250  19267  12222  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_1  macrocell20   4812  24079  14078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell20         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 14426p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        5714
-------------------------------------   ----- 
End-of-path arrival time (ps)           23730
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_0/clock_0                                      macrocell17      3419  18017  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q                       macrocell17   1250  19267  14426  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_3  macrocell21   4464  23730  14426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell21         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 14436p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        5704
-------------------------------------   ----- 
End-of-path arrival time (ps)           23721
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_0/clock_0                                      macrocell17      3419  18017  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q                       macrocell17   1250  19267  14426  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_3  macrocell19   4454  23721  14436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell19         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : AMuxHw_1_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_1/clock_0
Path slack     : 14738p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        5402
-------------------------------------   ----- 
End-of-path arrival time (ps)           23418
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q                      macrocell15   1250  19267  12222  RISE       1
AMuxHw_1_Decoder_old_id_1/main_0  macrocell14   4152  23418  14738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell14         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 14767p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        5373
-------------------------------------   ----- 
End-of-path arrival time (ps)           23390
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_0/clock_0                                      macrocell17      3419  18017  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q                       macrocell17   1250  19267  14426  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_3  macrocell18   4123  23390  14767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell18         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_697/q
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 14991p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         13348
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK(routed):R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             30671

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        5263
-------------------------------------   ----- 
End-of-path arrival time (ps)           15680
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell9          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_697/q       macrocell9    1250  11667  14991  RISE       1
cydff_1/main_0  macrocell10   4013  15680  14991  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell3   2480   2480  15153  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell2      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell6   2480   2480  15153  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell5      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell9   2480   2480  15153  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell8      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell12   2480   2480  15153  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell11      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : AMuxHw_1_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_0/clock_0
Path slack     : 15500p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        4640
-------------------------------------   ----- 
End-of-path arrival time (ps)           22657
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_0/clock_0                                      macrocell17      3419  18017  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q                      macrocell17   1250  19267  14426  RISE       1
AMuxHw_1_Decoder_old_id_0/main_0  macrocell16   3390  22657  15500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell16         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 15655p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        4485
-------------------------------------   ----- 
End-of-path arrival time (ps)           22502
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_0/clock_0                                      macrocell17      3419  18017  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q                       macrocell17   1250  19267  14426  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_3  macrocell20   3235  22502  15655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell20         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell2    520    520  17113  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell1      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell5    520    520  17113  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell4      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell8    520    520  17113  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell7      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell11    520    520  17113  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell10      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : Net_2100_1/main_0
Capture Clock  : Net_2100_1/clock_0
Path slack     : 17820p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         18017
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             35340

Launch Clock Arrival Time                       0
+ Clock path delay                      12455
+ Data path delay                        5065
-------------------------------------   ----- 
End-of-path arrival time (ps)           17520
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell3       6788   6788  RISE       1
Net_853/q                                               macrocell3       3350  10138  RISE       1
cydff_2/clock_0                                         macrocell11      2317  12455  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
cydff_2/q          macrocell11   1250  13705  17820  RISE       1
Net_2100_1/main_0  macrocell15   3815  17520  17820  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : Net_2100_0/main_0
Capture Clock  : Net_2100_0/clock_0
Path slack     : 17820p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         18017
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             35340

Launch Clock Arrival Time                       0
+ Clock path delay                      12455
+ Data path delay                        5065
-------------------------------------   ----- 
End-of-path arrival time (ps)           17520
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell3       6788   6788  RISE       1
Net_853/q                                               macrocell3       3350  10138  RISE       1
cydff_2/clock_0                                         macrocell11      2317  12455  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
cydff_2/q          macrocell11   1250  13705  17820  RISE       1
Net_2100_0/main_0  macrocell17   3815  17520  17820  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_0/clock_0                                      macrocell17      3419  18017  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_1/q
Path End       : Net_2100_1/main_1
Capture Clock  : Net_2100_1/clock_0
Path slack     : 33660p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18017
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     56173

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        4497
-------------------------------------   ----- 
End-of-path arrival time (ps)           22513
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_2100_1/q       macrocell15   1250  19267  33660  RISE       1
Net_2100_1/main_1  macrocell15   3247  22513  33660  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : Net_2100_1/main_2
Capture Clock  : Net_2100_1/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18017
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     56173

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        3555
-------------------------------------   ----- 
End-of-path arrival time (ps)           21572
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_0/clock_0                                      macrocell17      3419  18017  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q       macrocell17   1250  19267  34601  RISE       1
Net_2100_1/main_2  macrocell15   2305  21572  34601  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_1/clock_0                                      macrocell15      3419  18017  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2100_0/q
Path End       : Net_2100_0/main_1
Capture Clock  : Net_2100_0/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18017
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     56173

Launch Clock Arrival Time                       0
+ Clock path delay                      18017
+ Data path delay                        3555
-------------------------------------   ----- 
End-of-path arrival time (ps)           21572
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_0/clock_0                                      macrocell17      3419  18017  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_2100_0/q       macrocell17   1250  19267  34601  RISE       1
Net_2100_0/main_1  macrocell17   2305  21572  34601  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell4       7689   7689  RISE       1
Net_849/q                                               macrocell4       3350  11039  RISE       1
cydff_1/clock_0                                         macrocell10      2308  13348  RISE       1
cydff_1/q                                               macrocell10      1250  14598  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell10         0  14598  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell10         0    N/A  
Net_2100_0/clock_0                                      macrocell17      3419  18017  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 73833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell16   1250   1250  73833  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_2  macrocell21   4740   5990  73833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell21         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 74360p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell16   1250   1250  73833  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_2  macrocell19   4213   5463  74360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell19         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 74730p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5093
-------------------------------------   ---- 
End-of-path arrival time (ps)           5093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell16   1250   1250  73833  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_2  macrocell18   3843   5093  74730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 75016p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell14   1250   1250  75016  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_0  macrocell21   3557   4807  75016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell21         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 75017p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell14   1250   1250  75016  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_0  macrocell18   3556   4806  75017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell18         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 75030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell14   1250   1250  75016  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0  macrocell19   3543   4793  75030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell19         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 76258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell14   1250   1250  75016  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_0  macrocell20   2315   3565  76258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell20         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell16   1250   1250  73833  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_2  macrocell20   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell20         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

