Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jul  5 10:12:37 2024
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  44          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.691        0.000                      0                  124        0.121        0.000                      0                  124        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.691        0.000                      0                  124        0.121        0.000                      0                  124        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 disp/ck2/clk_div_counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/clk_div_counter/rollover_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.931ns (36.102%)  route 3.418ns (63.898%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    disp/ck2/clk_div_counter/CLK
    SLICE_X61Y30         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  disp/ck2/clk_div_counter/cnt_reg[0]/Q
                         net (fo=5, routed)           0.640     6.242    disp/ck2/clk_div_counter/cnt_reg_n_0_[0]
    SLICE_X59Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.822 r  disp/ck2/clk_div_counter/n_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.822    disp/ck2/clk_div_counter/n_cnt0_carry_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.135 f  disp/ck2/clk_div_counter/n_cnt0_carry__0/O[3]
                         net (fo=2, routed)           1.306     8.442    disp/ck2/clk_div_counter/n_cnt0_carry__0_n_4
    SLICE_X58Y31         LUT4 (Prop_lut4_I0_O)        0.306     8.748 r  disp/ck2/clk_div_counter/rollover_flag_i_7__0/O
                         net (fo=1, routed)           0.674     9.422    disp/ck2/clk_div_counter/rollover_flag_i_7__0_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.546 r  disp/ck2/clk_div_counter/rollover_flag_i_3__0/O
                         net (fo=1, routed)           0.797    10.343    disp/ck2/clk_div_counter/rollover_flag_i_3__0_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.152    10.495 r  disp/ck2/clk_div_counter/rollover_flag_i_1__0/O
                         net (fo=1, routed)           0.000    10.495    disp/ck2/clk_div_counter/n_rollover_flag2
    SLICE_X61Y30         FDCE                                         r  disp/ck2/clk_div_counter/rollover_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507    14.848    disp/ck2/clk_div_counter/CLK
    SLICE_X61Y30         FDCE                                         r  disp/ck2/clk_div_counter/rollover_flag_reg/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X61Y30         FDCE (Setup_fdce_C_D)        0.075    15.186    disp/ck2/clk_div_counter/rollover_flag_reg
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck1/clk_div_counter/rollover_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 2.669ns (49.990%)  route 2.670ns (50.010%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.620     5.141    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y26         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.447     6.106    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  disp/ck1/clk_div_counter/n_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.780    disp/ck1/clk_div_counter/n_cnt0_carry_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  disp/ck1/clk_div_counter/n_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.894    disp/ck1/clk_div_counter/n_cnt0_carry__0_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  disp/ck1/clk_div_counter/n_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    disp/ck1/clk_div_counter/n_cnt0_carry__1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  disp/ck1/clk_div_counter/n_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.122    disp/ck1/clk_div_counter/n_cnt0_carry__2_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  disp/ck1/clk_div_counter/n_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.236    disp/ck1/clk_div_counter/n_cnt0_carry__3_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  disp/ck1/clk_div_counter/n_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.350    disp/ck1/clk_div_counter/n_cnt0_carry__4_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.684 f  disp/ck1/clk_div_counter/n_cnt0_carry__5/O[1]
                         net (fo=2, routed)           0.760     8.444    disp/ck1/clk_div_counter/n_cnt0[26]
    SLICE_X64Y30         LUT4 (Prop_lut4_I3_O)        0.303     8.747 f  disp/ck1/clk_div_counter/rollover_flag_i_5/O
                         net (fo=1, routed)           0.661     9.408    disp/ck1/clk_div_counter/rollover_flag_i_5_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.532 f  disp/ck1/clk_div_counter/rollover_flag_i_2/O
                         net (fo=1, routed)           0.802    10.334    disp/ck1/clk_div_counter/rollover_flag_i_2_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.146    10.480 r  disp/ck1/clk_div_counter/rollover_flag_i_1/O
                         net (fo=1, routed)           0.000    10.480    disp/ck1/clk_div_counter/n_rollover_flag2
    SLICE_X64Y29         FDCE                                         r  disp/ck1/clk_div_counter/rollover_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.508    14.849    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y29         FDCE                                         r  disp/ck1/clk_div_counter/rollover_flag_reg/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y29         FDCE (Setup_fdce_C_D)        0.118    15.206    disp/ck1/clk_div_counter/rollover_flag_reg
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 1.138ns (23.782%)  route 3.647ns (76.218%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.627     5.148    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  disp/ck1/clk_div_counter/cnt_reg[22]/Q
                         net (fo=3, routed)           1.017     6.684    disp/ck1/clk_div_counter/cnt[22]
    SLICE_X62Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.808 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.280     7.087    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.211 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.715     7.927    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.280     8.330    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.454 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          1.355     9.809    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.933 r  disp/ck1/clk_div_counter/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.933    disp/ck1/clk_div_counter/n_cnt[22]
    SLICE_X64Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.509    14.850    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[22]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y31         FDCE (Setup_fdce_C_D)        0.077    15.190    disp/ck1/clk_div_counter/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.138ns (24.648%)  route 3.479ns (75.352%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.627     5.148    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  disp/ck1/clk_div_counter/cnt_reg[22]/Q
                         net (fo=3, routed)           1.017     6.684    disp/ck1/clk_div_counter/cnt[22]
    SLICE_X62Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.808 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.280     7.087    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.211 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.715     7.927    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.280     8.330    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.454 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          1.187     9.641    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X64Y30         LUT4 (Prop_lut4_I3_O)        0.124     9.765 r  disp/ck1/clk_div_counter/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.765    disp/ck1/clk_div_counter/n_cnt[20]
    SLICE_X64Y30         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.508    14.849    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y30         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y30         FDCE (Setup_fdce_C_D)        0.077    15.165    disp/ck1/clk_div_counter/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.138ns (24.885%)  route 3.435ns (75.115%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.627     5.148    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  disp/ck1/clk_div_counter/cnt_reg[22]/Q
                         net (fo=3, routed)           1.017     6.684    disp/ck1/clk_div_counter/cnt[22]
    SLICE_X62Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.808 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.280     7.087    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.211 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.715     7.927    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.280     8.330    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.454 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          1.143     9.597    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  disp/ck1/clk_div_counter/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.721    disp/ck1/clk_div_counter/n_cnt[23]
    SLICE_X64Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.509    14.850    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[23]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y31         FDCE (Setup_fdce_C_D)        0.081    15.194    disp/ck1/clk_div_counter/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.138ns (25.347%)  route 3.352ns (74.653%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.627     5.148    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  disp/ck1/clk_div_counter/cnt_reg[22]/Q
                         net (fo=3, routed)           1.017     6.684    disp/ck1/clk_div_counter/cnt[22]
    SLICE_X62Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.808 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.280     7.087    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.211 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.715     7.927    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.280     8.330    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.454 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          1.060     9.514    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I3_O)        0.124     9.638 r  disp/ck1/clk_div_counter/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     9.638    disp/ck1/clk_div_counter/n_cnt[18]
    SLICE_X62Y30         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.508    14.849    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y30         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.031    15.119    disp/ck1/clk_div_counter/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.138ns (25.362%)  route 3.349ns (74.638%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.627     5.148    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  disp/ck1/clk_div_counter/cnt_reg[22]/Q
                         net (fo=3, routed)           1.017     6.684    disp/ck1/clk_div_counter/cnt[22]
    SLICE_X62Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.808 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.280     7.087    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.211 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.715     7.927    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.280     8.330    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.454 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          1.057     9.511    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I3_O)        0.124     9.635 r  disp/ck1/clk_div_counter/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.635    disp/ck1/clk_div_counter/n_cnt[17]
    SLICE_X62Y30         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.508    14.849    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y30         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.029    15.117    disp/ck1/clk_div_counter/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 1.138ns (25.422%)  route 3.338ns (74.578%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.627     5.148    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  disp/ck1/clk_div_counter/cnt_reg[22]/Q
                         net (fo=3, routed)           1.017     6.684    disp/ck1/clk_div_counter/cnt[22]
    SLICE_X62Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.808 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.280     7.087    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.211 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.715     7.927    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.280     8.330    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.454 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          1.047     9.501    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I3_O)        0.124     9.625 r  disp/ck1/clk_div_counter/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     9.625    disp/ck1/clk_div_counter/n_cnt[19]
    SLICE_X62Y30         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.508    14.849    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y30         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.031    15.119    disp/ck1/clk_div_counter/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.138ns (25.712%)  route 3.288ns (74.288%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.627     5.148    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  disp/ck1/clk_div_counter/cnt_reg[22]/Q
                         net (fo=3, routed)           1.017     6.684    disp/ck1/clk_div_counter/cnt[22]
    SLICE_X62Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.808 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.280     7.087    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.211 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.715     7.927    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.280     8.330    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.454 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.996     9.450    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.574 r  disp/ck1/clk_div_counter/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.574    disp/ck1/clk_div_counter/n_cnt[21]
    SLICE_X61Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.508    14.849    disp/ck1/clk_div_counter/CLK
    SLICE_X61Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[21]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y31         FDCE (Setup_fdce_C_D)        0.029    15.103    disp/ck1/clk_div_counter/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 disp/ck2/clk_div_counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/clk_div_counter/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.952ns (21.549%)  route 3.466ns (78.451%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    disp/ck2/clk_div_counter/CLK
    SLICE_X61Y30         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  disp/ck2/clk_div_counter/cnt_reg[0]/Q
                         net (fo=5, routed)           1.133     6.736    disp/ck2/clk_div_counter/cnt_reg_n_0_[0]
    SLICE_X58Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.860 r  disp/ck2/clk_div_counter/cnt[23]_i_5/O
                         net (fo=1, routed)           0.636     7.496    disp/ck2/clk_div_counter/cnt[23]_i_5_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.620 r  disp/ck2/clk_div_counter/cnt[23]_i_3/O
                         net (fo=1, routed)           0.666     8.286    disp/ck2/clk_div_counter/cnt[23]_i_3_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  disp/ck2/clk_div_counter/cnt[23]_i_2/O
                         net (fo=13, routed)          1.031     9.440    disp/ck2/clk_div_counter/cnt[23]_i_2_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.564 r  disp/ck2/clk_div_counter/cnt[20]_i_1__0/O
                         net (fo=1, routed)           0.000     9.564    disp/ck2/clk_div_counter/cnt[20]_i_1__0_n_0
    SLICE_X61Y31         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.508    14.849    disp/ck2/clk_div_counter/CLK
    SLICE_X61Y31         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y31         FDCE (Setup_fdce_C_D)        0.032    15.120    disp/ck2/clk_div_counter/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  5.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.581     1.464    disp/sr/CLK
    SLICE_X61Y25         FDCE                                         r  disp/sr/sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  disp/sr/sr_reg[22]/Q
                         net (fo=2, routed)           0.068     1.673    snc1/sr_reg[3][21]
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.718 r  snc1/sr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.718    disp/sr/D[2]
    SLICE_X60Y25         FDCE                                         r  disp/sr/sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.848     1.975    disp/sr/CLK
    SLICE_X60Y25         FDCE                                         r  disp/sr/sr_reg[2]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.120     1.597    disp/sr/sr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 det/prev_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.006%)  route 0.109ns (36.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.472    det/CLK
    SLICE_X59Y33         FDCE                                         r  det/prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  det/prev_reg[0]/Q
                         net (fo=2, routed)           0.109     1.722    det/det1/prev[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  det/latch[0]_i_1/O
                         net (fo=1, routed)           0.000     1.767    edge_detector[0]
    SLICE_X60Y33         FDCE                                         r  latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     1.984    sysclk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  latch_reg[0]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)         0.121     1.607    latch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.321%)  route 0.061ns (22.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.582     1.465    disp/sr/CLK
    SLICE_X60Y26         FDCE                                         r  disp/sr/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  disp/sr/sr_reg[0]/Q
                         net (fo=3, routed)           0.061     1.690    snc1/sr_reg[3][0]
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.735 r  snc1/sr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.735    disp/sr/D[4]
    SLICE_X61Y26         FDCE                                         r  disp/sr/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.849     1.976    disp/sr/CLK
    SLICE_X61Y26         FDCE                                         r  disp/sr/sr_reg[4]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.092     1.570    disp/sr/sr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.322%)  route 0.122ns (39.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.582     1.465    disp/sr/CLK
    SLICE_X63Y25         FDCE                                         r  disp/sr/sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  disp/sr/sr_reg[1]/Q
                         net (fo=3, routed)           0.122     1.728    snc1/sr_reg[3][1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.773 r  snc1/sr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.773    disp/sr/D[5]
    SLICE_X64Y25         FDCE                                         r  disp/sr/sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.850     1.977    disp/sr/CLK
    SLICE_X64Y25         FDCE                                         r  disp/sr/sr_reg[5]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         FDCE (Hold_fdce_C_D)         0.120     1.598    disp/sr/sr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 snc1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snc1/sync_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.588     1.471    snc1/CLK
    SLICE_X65Y31         FDCE                                         r  snc1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  snc1/Q_reg[2]/Q
                         net (fo=1, routed)           0.110     1.722    snc1/Q[2]
    SLICE_X65Y31         FDCE                                         r  snc1/sync_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     1.984    snc1/CLK
    SLICE_X65Y31         FDCE                                         r  snc1/sync_out_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y31         FDCE (Hold_fdce_C_D)         0.072     1.543    snc1/sync_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 det/prev_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.844%)  route 0.141ns (43.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.472    det/CLK
    SLICE_X59Y33         FDCE                                         r  det/prev_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  det/prev_reg[1]/Q
                         net (fo=2, routed)           0.141     1.754    det/det1/prev[1]
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  det/latch[1]_i_2/O
                         net (fo=1, routed)           0.000     1.799    edge_detector[1]
    SLICE_X60Y33         FDCE                                         r  latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     1.984    sysclk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  latch_reg[1]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)         0.120     1.606    latch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584     1.467    disp/sr/CLK
    SLICE_X60Y27         FDCE                                         r  disp/sr/sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  disp/sr/sr_reg[19]/Q
                         net (fo=2, routed)           0.094     1.725    snc1/sr_reg[3][18]
    SLICE_X61Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.770 r  snc1/sr[15]_i_1/O
                         net (fo=1, routed)           0.000     1.770    disp/sr/D[12]
    SLICE_X61Y27         FDCE                                         r  disp/sr/sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.851     1.978    disp/sr/CLK
    SLICE_X61Y27         FDCE                                         r  disp/sr/sr_reg[15]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.092     1.572    disp/sr/sr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584     1.467    disp/sr/CLK
    SLICE_X61Y27         FDCE                                         r  disp/sr/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  disp/sr/sr_reg[15]/Q
                         net (fo=3, routed)           0.151     1.759    snc1/sr_reg[3][14]
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.804 r  snc1/sr[19]_i_1/O
                         net (fo=1, routed)           0.000     1.804    disp/sr/D[15]
    SLICE_X60Y27         FDCE                                         r  disp/sr/sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.851     1.978    disp/sr/CLK
    SLICE_X60Y27         FDCE                                         r  disp/sr/sr_reg[19]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.120     1.600    disp/sr/sr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.834%)  route 0.162ns (46.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.582     1.465    disp/sr/CLK
    SLICE_X61Y26         FDCE                                         r  disp/sr/sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  disp/sr/sr_reg[4]/Q
                         net (fo=3, routed)           0.162     1.768    disp/sr/sr_reg[23]_0[4]
    SLICE_X60Y26         LUT4 (Prop_lut4_I0_O)        0.048     1.816 r  disp/sr/sr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.816    disp/sr/n_sr[8]
    SLICE_X60Y26         FDCE                                         r  disp/sr/sr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.849     1.976    disp/sr/CLK
    SLICE_X60Y26         FDCE                                         r  disp/sr/sr_reg[8]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.131     1.609    disp/sr/sr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.581     1.464    disp/sr/CLK
    SLICE_X60Y25         FDCE                                         r  disp/sr/sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  disp/sr/sr_reg[2]/Q
                         net (fo=3, routed)           0.105     1.733    disp/sr/sr_reg[23]_0[2]
    SLICE_X61Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.778 r  disp/sr/sr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.778    disp/sr/n_sr[6]
    SLICE_X61Y25         FDCE                                         r  disp/sr/sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.848     1.975    disp/sr/CLK
    SLICE_X61Y25         FDCE                                         r  disp/sr/sr_reg[6]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X61Y25         FDCE (Hold_fdce_C_D)         0.091     1.568    disp/sr/sr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y33   latch_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y33   latch_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   det/current_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   det/current_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y33   det/prev_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y33   det/prev_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   disp/an_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   disp/an_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   disp/an_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   latch_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   latch_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   latch_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   latch_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   det/current_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   det/current_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   det/current_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   det/current_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y33   det/prev_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y33   det/prev_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   latch_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   latch_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   latch_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   latch_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   det/current_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   det/current_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   det/current_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   det/current_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y33   det/prev_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y33   det/prev_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.120ns  (logic 5.218ns (39.770%)  route 7.902ns (60.230%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           3.514     4.975    disp/sr/sw_IBUF[1]
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.099 r  disp/sr/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.667     5.766    disp/sr/led_OBUF[4]_inst_i_2_n_0
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.890 r  disp/sr/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           3.721     9.612    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    13.120 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.120    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.945ns  (logic 5.310ns (41.016%)  route 7.636ns (58.984%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           3.578     5.031    disp/sr/sw_IBUF[0]
    SLICE_X58Y27         LUT2 (Prop_lut2_I1_O)        0.150     5.181 r  disp/sr/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.057     9.238    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    12.945 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.945    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.806ns  (logic 5.115ns (39.943%)  route 7.691ns (60.057%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           3.927     5.388    disp/sr/sw_IBUF[1]
    SLICE_X58Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.512 r  disp/sr/led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.764     9.276    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.806 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.806    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.708ns  (logic 5.454ns (42.921%)  route 7.254ns (57.079%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           3.514     4.975    disp/sr/sw_IBUF[1]
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.099 r  disp/sr/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.667     5.766    disp/sr/led_OBUF[4]_inst_i_2_n_0
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.152     5.918 r  disp/sr/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.072     8.991    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.717    12.708 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.708    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.784ns  (logic 5.086ns (43.161%)  route 6.698ns (56.839%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           3.519     4.980    disp/sr/sw_IBUF[1]
    SLICE_X58Y27         LUT6 (Prop_lut6_I3_O)        0.124     5.104 r  disp/sr/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.180     8.283    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.784 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.784    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.215ns  (logic 5.313ns (52.005%)  route 4.903ns (47.995%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          3.044     4.500    disp/sr/sw_IBUF[8]
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.148     4.648 r  disp/sr/g0_b5/O
                         net (fo=1, routed)           1.859     6.507    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    10.215 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.215    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.954ns  (logic 5.100ns (51.239%)  route 4.853ns (48.761%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          3.044     4.500    disp/sr/sw_IBUF[8]
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     4.624 r  disp/sr/g0_b4/O
                         net (fo=1, routed)           1.810     6.434    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.954 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.954    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.795ns  (logic 5.112ns (52.185%)  route 4.684ns (47.815%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          2.809     4.265    disp/sr/sw_IBUF[8]
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     4.389 r  disp/sr/g0_b6/O
                         net (fo=1, routed)           1.875     6.264    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.795 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.795    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.761ns  (logic 5.312ns (54.419%)  route 4.449ns (45.581%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          2.785     4.242    disp/sr/sw_IBUF[8]
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.116     4.358 r  disp/sr/g0_b3/O
                         net (fo=1, routed)           1.664     6.021    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740     9.761 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.761    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.574ns  (logic 5.115ns (53.429%)  route 4.459ns (46.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          2.785     4.242    disp/sr/sw_IBUF[8]
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.366 r  disp/sr/g0_b2/O
                         net (fo=1, routed)           1.673     6.039    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.574 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.574    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.947ns  (logic 1.499ns (50.869%)  route 1.448ns (49.131%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          1.115     1.340    disp/sr/sw_IBUF[8]
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.385 r  disp/sr/g0_b1/O
                         net (fo=1, routed)           0.333     1.717    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.947 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.947    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.993ns  (logic 1.550ns (51.785%)  route 1.443ns (48.215%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          1.115     1.340    disp/sr/sw_IBUF[8]
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.048     1.388 r  disp/sr/g0_b0/O
                         net (fo=1, routed)           0.328     1.715    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     2.993 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.993    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.066ns  (logic 1.505ns (49.096%)  route 1.561ns (50.904%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          1.232     1.457    disp/sr/sw_IBUF[8]
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.502 r  disp/sr/g0_b2/O
                         net (fo=1, routed)           0.328     1.830    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.066 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.066    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.142ns  (logic 1.575ns (50.121%)  route 1.567ns (49.879%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          1.232     1.457    disp/sr/sw_IBUF[8]
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.048     1.505 r  disp/sr/g0_b3/O
                         net (fo=1, routed)           0.335     1.839    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.142 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.142    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.180ns  (logic 1.502ns (47.218%)  route 1.679ns (52.782%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          1.252     1.476    disp/sr/sw_IBUF[8]
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.521 r  disp/sr/g0_b6/O
                         net (fo=1, routed)           0.427     1.948    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.180 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.180    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.207ns  (logic 1.490ns (46.471%)  route 1.716ns (53.529%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          1.324     1.548    disp/sr/sw_IBUF[8]
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.593 r  disp/sr/g0_b4/O
                         net (fo=1, routed)           0.393     1.986    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.207 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.207    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.235ns  (logic 1.470ns (45.434%)  route 1.765ns (54.566%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           0.713     0.935    disp/sr/sw_IBUF[4]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.980 r  disp/sr/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.053     2.033    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.235 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.235    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.277ns  (logic 1.539ns (46.963%)  route 1.738ns (53.037%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          1.324     1.548    disp/sr/sw_IBUF[8]
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.043     1.591 r  disp/sr/g0_b5/O
                         net (fo=1, routed)           0.414     2.005    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.272     3.277 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.277    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.381ns  (logic 1.554ns (45.958%)  route 1.827ns (54.042%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=2, routed)           0.707     0.939    disp/sr/sw_IBUF[7]
    SLICE_X58Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.984 r  disp/sr/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.120     2.104    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.277     3.381 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.381    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.567ns  (logic 1.498ns (42.000%)  route 2.069ns (58.000%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           0.656     0.878    disp/sr/sw_IBUF[4]
    SLICE_X58Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.923 r  disp/sr/led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.413     2.337    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.567 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.567    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.699ns  (logic 4.558ns (46.998%)  route 5.141ns (53.002%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.621     5.142    disp/CLK
    SLICE_X63Y27         FDPE                                         r  disp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  disp/an_reg[3]/Q
                         net (fo=10, routed)          1.179     6.777    disp/sr/g0_b0_0[3]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.901 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.814     7.716    disp/sr/g0_b0_i_5_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.840 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           1.288     9.128    disp/sr/enc[0]
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.146     9.274 r  disp/sr/g0_b5/O
                         net (fo=1, routed)           1.859    11.133    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    14.841 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.841    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.645ns  (logic 4.652ns (48.226%)  route 4.994ns (51.774%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.621     5.142    disp/CLK
    SLICE_X64Y27         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.660 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.114     6.774    disp/sr/g0_b0_0[1]
    SLICE_X61Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.898 r  disp/sr/g0_b0_i_8/O
                         net (fo=1, routed)           0.824     7.722    disp/sr/g0_b0_i_8_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  disp/sr/g0_b0_i_4/O
                         net (fo=7, routed)           1.392     9.238    disp/sr/enc[3]
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.146     9.384 r  disp/sr/g0_b3/O
                         net (fo=1, routed)           1.664    11.048    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    14.788 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.788    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.508ns  (logic 4.359ns (45.850%)  route 5.149ns (54.150%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.621     5.142    disp/CLK
    SLICE_X63Y27         FDPE                                         r  disp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  disp/an_reg[3]/Q
                         net (fo=10, routed)          1.179     6.777    disp/sr/g0_b0_0[3]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.901 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.814     7.716    disp/sr/g0_b0_i_5_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.840 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           1.280     9.120    disp/sr/enc[0]
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.244 r  disp/sr/g0_b6/O
                         net (fo=1, routed)           1.875    11.119    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.650 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.650    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.439ns  (logic 4.348ns (46.061%)  route 5.091ns (53.939%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.621     5.142    disp/CLK
    SLICE_X63Y27         FDPE                                         r  disp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  disp/an_reg[3]/Q
                         net (fo=10, routed)          1.179     6.777    disp/sr/g0_b0_0[3]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.901 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.814     7.716    disp/sr/g0_b0_i_5_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.840 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           1.288     9.128    disp/sr/enc[0]
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.252 r  disp/sr/g0_b4/O
                         net (fo=1, routed)           1.810    11.062    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.582 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.582    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.428ns  (logic 4.425ns (46.934%)  route 5.003ns (53.066%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.621     5.142    disp/CLK
    SLICE_X64Y27         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.660 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.114     6.774    disp/sr/g0_b0_0[1]
    SLICE_X61Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.898 r  disp/sr/g0_b0_i_8/O
                         net (fo=1, routed)           0.824     7.722    disp/sr/g0_b0_i_8_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  disp/sr/g0_b0_i_4/O
                         net (fo=7, routed)           1.392     9.238    disp/sr/enc[3]
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124     9.362 r  disp/sr/g0_b2/O
                         net (fo=1, routed)           1.673    11.036    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.571 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.571    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.310ns  (logic 4.629ns (49.720%)  route 4.681ns (50.281%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.621     5.142    disp/CLK
    SLICE_X64Y27         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.660 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.114     6.774    disp/sr/g0_b0_0[1]
    SLICE_X61Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.898 r  disp/sr/g0_b0_i_8/O
                         net (fo=1, routed)           0.824     7.722    disp/sr/g0_b0_i_8_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  disp/sr/g0_b0_i_4/O
                         net (fo=7, routed)           1.069     8.916    disp/sr/enc[3]
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.148     9.064 r  disp/sr/g0_b0/O
                         net (fo=1, routed)           1.674    10.737    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    14.452 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.452    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.092ns  (logic 4.419ns (48.605%)  route 4.673ns (51.395%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.621     5.142    disp/CLK
    SLICE_X64Y27         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.660 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.114     6.774    disp/sr/g0_b0_0[1]
    SLICE_X61Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.898 r  disp/sr/g0_b0_i_8/O
                         net (fo=1, routed)           0.824     7.722    disp/sr/g0_b0_i_8_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  disp/sr/g0_b0_i_4/O
                         net (fo=7, routed)           1.069     8.916    disp/sr/enc[3]
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.040 r  disp/sr/g0_b1/O
                         net (fo=1, routed)           1.666    10.705    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.234 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.234    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.179ns  (logic 4.039ns (56.266%)  route 3.140ns (43.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.629     5.150    sysclk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  latch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  latch_reg[1]/Q
                         net (fo=1, routed)           3.140     8.808    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.329 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.329    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.536ns  (logic 4.033ns (61.710%)  route 2.503ns (38.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.629     5.150    sysclk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  latch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  latch_reg[0]/Q
                         net (fo=1, routed)           2.503     8.171    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.686 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.686    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.917ns  (logic 4.021ns (67.958%)  route 1.896ns (32.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.621     5.142    disp/CLK
    SLICE_X64Y27         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           1.896     7.556    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.059 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.059    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.364ns (78.040%)  route 0.384ns (21.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    disp/CLK
    SLICE_X64Y27         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.632 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.384     2.016    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.216 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.216    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.352ns (77.080%)  route 0.402ns (22.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    disp/CLK
    SLICE_X63Y27         FDPE                                         r  disp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  disp/an_reg[3]/Q
                         net (fo=10, routed)          0.402     2.011    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.223 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.223    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.365ns (76.590%)  route 0.417ns (23.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    disp/CLK
    SLICE_X63Y27         FDPE                                         r  disp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  disp/an_reg[2]/Q
                         net (fo=10, routed)          0.417     2.026    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.250 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.250    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.368ns (75.296%)  route 0.449ns (24.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    disp/CLK
    SLICE_X64Y27         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           0.449     2.081    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.285 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.285    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.380ns (66.621%)  route 0.692ns (33.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.472    sysclk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  latch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  latch_reg[0]/Q
                         net (fo=1, routed)           0.692     2.328    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.544 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.544    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.484ns (65.169%)  route 0.793ns (34.831%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    disp/CLK
    SLICE_X64Y27         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           0.167     1.799    disp/sr/g0_b0_0[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.294     2.138    disp/sr/enc[0]
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.183 r  disp/sr/g0_b1/O
                         net (fo=1, routed)           0.333     2.515    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.745 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.745    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sr/sr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.475ns (64.399%)  route 0.815ns (35.601%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584     1.467    disp/sr/CLK
    SLICE_X60Y27         FDCE                                         r  disp/sr/sr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  disp/sr/sr_reg[3]/Q
                         net (fo=3, routed)           0.127     1.758    disp/sr/sr_reg[23]_0[3]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.803 f  disp/sr/g0_b0_i_4/O
                         net (fo=7, routed)           0.295     2.099    disp/sr/enc[3]
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.045     2.144 r  disp/sr/g0_b4/O
                         net (fo=1, routed)           0.393     2.536    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.757 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.757    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.386ns (60.381%)  route 0.910ns (39.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.472    sysclk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  latch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  latch_reg[1]/Q
                         net (fo=1, routed)           0.910     2.546    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.768 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.768    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.533ns (66.039%)  route 0.788ns (33.961%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    disp/CLK
    SLICE_X64Y27         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           0.167     1.799    disp/sr/g0_b0_0[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.294     2.138    disp/sr/enc[0]
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.046     2.184 r  disp/sr/g0_b0/O
                         net (fo=1, routed)           0.328     2.511    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.789 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.789    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.490ns (63.453%)  route 0.858ns (36.547%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    disp/CLK
    SLICE_X64Y27         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           0.167     1.799    disp/sr/g0_b0_0[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.844 f  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.363     2.207    disp/sr/enc[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.252 r  disp/sr/g0_b2/O
                         net (fo=1, routed)           0.328     2.580    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.816 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.816    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            disp/sr/sr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.860ns  (logic 2.069ns (30.167%)  route 4.790ns (69.833%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           3.514     4.975    disp/sr/sw_IBUF[1]
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.099 r  disp/sr/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.667     5.766    disp/sr/led_OBUF[4]_inst_i_2_n_0
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.152     5.918 r  disp/sr/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.609     6.528    snc1/led_OBUF[3]
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.332     6.860 r  snc1/sr[3]_i_1/O
                         net (fo=1, routed)           0.000     6.860    disp/sr/D[3]
    SLICE_X60Y27         FDCE                                         r  disp/sr/sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504     4.845    disp/sr/CLK
    SLICE_X60Y27         FDCE                                         r  disp/sr/sr_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            disp/sr/sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.810ns  (logic 1.833ns (26.920%)  route 4.977ns (73.080%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           3.514     4.975    disp/sr/sw_IBUF[1]
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.099 r  disp/sr/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.667     5.766    disp/sr/led_OBUF[4]_inst_i_2_n_0
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.890 r  disp/sr/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.796     6.686    snc1/led_OBUF[4]
    SLICE_X61Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.810 r  snc1/sr[4]_i_1/O
                         net (fo=1, routed)           0.000     6.810    disp/sr/D[4]
    SLICE_X61Y26         FDCE                                         r  disp/sr/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.503     4.844    disp/sr/CLK
    SLICE_X61Y26         FDCE                                         r  disp/sr/sr_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/ck2/clk_div_counter/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.441ns (21.430%)  route 5.284ns (78.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.284     6.726    disp/ck2/clk_div_counter/btnC_IBUF
    SLICE_X58Y33         FDCE                                         f  disp/ck2/clk_div_counter/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.511     4.852    disp/ck2/clk_div_counter/CLK
    SLICE_X58Y33         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/ck2/clk_div_counter/cnt_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.441ns (21.430%)  route 5.284ns (78.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.284     6.726    disp/ck2/clk_div_counter/btnC_IBUF
    SLICE_X58Y33         FDCE                                         f  disp/ck2/clk_div_counter/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.511     4.852    disp/ck2/clk_div_counter/CLK
    SLICE_X58Y33         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/ck2/clk_div_counter/cnt_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.441ns (21.430%)  route 5.284ns (78.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.284     6.726    disp/ck2/clk_div_counter/btnC_IBUF
    SLICE_X58Y33         FDCE                                         f  disp/ck2/clk_div_counter/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.511     4.852    disp/ck2/clk_div_counter/CLK
    SLICE_X58Y33         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            det/prev_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.721ns  (logic 1.441ns (21.444%)  route 5.280ns (78.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.280     6.721    det/btnC_IBUF
    SLICE_X59Y33         FDCE                                         f  det/prev_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.511     4.852    det/CLK
    SLICE_X59Y33         FDCE                                         r  det/prev_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            det/prev_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.721ns  (logic 1.441ns (21.444%)  route 5.280ns (78.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.280     6.721    det/btnC_IBUF
    SLICE_X59Y33         FDCE                                         f  det/prev_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.511     4.852    det/CLK
    SLICE_X59Y33         FDCE                                         r  det/prev_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            disp/sr/sr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.374ns  (logic 1.709ns (26.818%)  route 4.665ns (73.182%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           3.927     5.388    disp/sr/sw_IBUF[1]
    SLICE_X58Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.512 r  disp/sr/led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.738     6.250    snc1/led_OBUF[1]
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.374 r  snc1/sr[1]_i_1/O
                         net (fo=1, routed)           0.000     6.374    disp/sr/D[1]
    SLICE_X63Y25         FDCE                                         r  disp/sr/sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.502     4.843    disp/sr/CLK
    SLICE_X63Y25         FDCE                                         r  disp/sr/sr_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            latch_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.252ns  (logic 1.441ns (23.054%)  route 4.811ns (76.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          4.811     6.252    btnC_IBUF
    SLICE_X60Y33         FDCE                                         f  latch_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.511     4.852    sysclk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  latch_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            latch_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.252ns  (logic 1.441ns (23.054%)  route 4.811ns (76.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          4.811     6.252    btnC_IBUF
    SLICE_X60Y33         FDCE                                         f  latch_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.511     4.852    sysclk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  latch_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            snc1/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.221ns (32.312%)  route 0.463ns (67.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.463     0.684    snc1/sw_IBUF[1]
    SLICE_X65Y31         FDCE                                         r  snc1/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     1.984    snc1/CLK
    SLICE_X65Y31         FDCE                                         r  snc1/Q_reg[1]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            latch_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.268ns (36.647%)  route 0.463ns (63.353%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           0.463     0.685    det/sw_IBUF[2]
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.730 r  det/latch[1]_i_2/O
                         net (fo=1, routed)           0.000     0.730    edge_detector[1]
    SLICE_X60Y33         FDCE                                         r  latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     1.984    sysclk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  latch_reg[1]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            snc1/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.223ns (29.917%)  route 0.523ns (70.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.523     0.746    snc1/sw_IBUF[2]
    SLICE_X65Y31         FDCE                                         r  snc1/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     1.984    snc1/CLK
    SLICE_X65Y31         FDCE                                         r  snc1/Q_reg[2]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.282ns (31.471%)  route 0.613ns (68.529%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.613     0.850    snc1/sw_IBUF[0]
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.895 r  snc1/sr[11]_i_1/O
                         net (fo=1, routed)           0.000     0.895    disp/sr/D[8]
    SLICE_X61Y27         FDCE                                         r  disp/sr/sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.851     1.978    disp/sr/CLK
    SLICE_X61Y27         FDCE                                         r  disp/sr/sr_reg[11]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            disp/ck1/clk_div_counter/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.269ns (29.361%)  route 0.648ns (70.639%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          0.648     0.872    disp/ck1/clk_div_counter/sw_IBUF[0]
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.045     0.917 r  disp/ck1/clk_div_counter/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     0.917    disp/ck1/clk_div_counter/n_cnt[22]
    SLICE_X64Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     1.984    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y31         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[22]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            latch_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.265ns (28.733%)  route 0.658ns (71.267%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=5, routed)           0.658     0.878    det/sw_IBUF[3]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.923 r  det/latch[0]_i_1/O
                         net (fo=1, routed)           0.000     0.923    edge_detector[0]
    SLICE_X60Y33         FDCE                                         r  latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     1.984    sysclk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  latch_reg[0]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.282ns (30.126%)  route 0.653ns (69.874%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.653     0.890    snc1/sw_IBUF[0]
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.935 r  snc1/sr[15]_i_1/O
                         net (fo=1, routed)           0.000     0.935    disp/sr/D[12]
    SLICE_X61Y27         FDCE                                         r  disp/sr/sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.851     1.978    disp/sr/CLK
    SLICE_X61Y27         FDCE                                         r  disp/sr/sr_reg[15]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.282ns (29.161%)  route 0.684ns (70.839%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.684     0.921    snc1/sw_IBUF[0]
    SLICE_X60Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.966 r  snc1/sr[20]_i_1/O
                         net (fo=1, routed)           0.000     0.966    disp/sr/D[16]
    SLICE_X60Y26         FDCE                                         r  disp/sr/sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.849     1.976    disp/sr/CLK
    SLICE_X60Y26         FDCE                                         r  disp/sr/sr_reg[20]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.282ns (29.100%)  route 0.686ns (70.900%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.686     0.923    snc1/sw_IBUF[0]
    SLICE_X60Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.968 r  snc1/sr[12]_i_1/O
                         net (fo=1, routed)           0.000     0.968    disp/sr/D[9]
    SLICE_X60Y26         FDCE                                         r  disp/sr/sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.849     1.976    disp/sr/CLK
    SLICE_X60Y26         FDCE                                         r  disp/sr/sr_reg[12]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.282ns (28.859%)  route 0.694ns (71.141%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.694     0.931    snc1/sw_IBUF[0]
    SLICE_X60Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.976 r  snc1/sr[19]_i_1/O
                         net (fo=1, routed)           0.000     0.976    disp/sr/D[15]
    SLICE_X60Y27         FDCE                                         r  disp/sr/sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.851     1.978    disp/sr/CLK
    SLICE_X60Y27         FDCE                                         r  disp/sr/sr_reg[19]/C





