# compile verilog/system verilog design source files
verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/binadd4b/ip/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/binadd4b/ip/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/binadd4b/ip/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ipshared/fd31/sim/FA.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/binadd4b/ip/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/binadd4b/ip/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/binadd4b/ip/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/binadd4b/ip/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/binadd4b/ip/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/binadd4b/ip/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/binadd4b/ip/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/binadd4b/ip/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/binadd4b/ip/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/ip/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" \
"../../../../exp1.ip_user_files/bd/binadd4b/sim/binadd4b.v" \
"../../../../exp1.srcs/sources_1/bd/binadd4b/hdl/binadd4b_wrapper.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/HA/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.srcs/sources_1/bd/HA/ip/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.srcs/sources_1/bd/HA/ip/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.srcs/sources_1/bd/HA/sim/HA.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/FA/ip/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.srcs/sources_1/bd/FA/ip/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.srcs/sources_1/bd/FA/ip/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.srcs/sources_1/bd/FA/ipshared/bc19/sim/HA.v" \
"../../../../exp1.srcs/sources_1/bd/FA/ip/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/FA/ip/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.srcs/sources_1/bd/FA/ip/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.srcs/sources_1/bd/FA/ip/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.srcs/sources_1/bd/FA/ip/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/FA/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.srcs/sources_1/bd/FA/ip/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.srcs/sources_1/bd/FA/sim/FA.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ipshared/ee05/sim/binadd4b.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/ipshared/fd31/sim/FA.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v" \

verilog xlconstant_v1_1_6  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/sim/BCDAWOC.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_1_0/sim/BCDAWOC_util_vector_logic_1_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_2_0/sim/BCDAWOC_util_vector_logic_2_0.v" \
"../../../../exp1.srcs/sources_1/bd/FA/hdl/FA_wrapper.v" \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/hdl/BCDAWOC_wrapper.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/ipshared/ee05/sim/binadd4b.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/ipshared/fd31/sim/FA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v" \

verilog xlconstant_v1_1_6  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/src/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ipshared/2df7/sim/BCDAWOC.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_0/sim/dig_reduce_BCDAWOC_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/ipshared/ee05/sim/binadd4b.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/ipshared/fd31/sim/FA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v" \

verilog xlconstant_v1_1_6  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/src/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_1/sim/dig_reduce_BCDAWOC_0_1.v" \

verilog xlconstant_v1_1_6  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_xlconstant_0_0/sim/dig_reduce_xlconstant_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/ipshared/ee05/sim/binadd4b.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/ipshared/fd31/sim/FA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v" \

verilog xlconstant_v1_1_6  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/src/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_0_2/sim/dig_reduce_BCDAWOC_0_2.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/ipshared/ee05/sim/binadd4b.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/ipshared/fd31/sim/FA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v" \

verilog xlconstant_v1_1_6  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/src/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_2_1/sim/dig_reduce_BCDAWOC_2_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/ipshared/ee05/sim/binadd4b.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/ipshared/fd31/sim/FA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_0/sim/FA_HA_0_0.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_HA_0_1/sim/FA_HA_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v" \

verilog xlconstant_v1_1_6  \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/src/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/ip/dig_reduce_BCDAWOC_3_0/sim/dig_reduce_BCDAWOC_3_0.v" \
"../../../../exp1.ip_user_files/bd/dig_reduce/sim/dig_reduce.v" \
"../../../../exp1.srcs/sources_1/bd/dig_reduce/hdl/dig_reduce_wrapper.v" \
"../../../../exp1.srcs/sim_1/new/dig_reduce_tb.v" \
"../../../../exp1.srcs/sim_1/new/BCDAWOC_tb.v" \
"../../../../exp1.srcs/sim_1/new/binadd4b_tb.v" \
"../../../../exp1.srcs/sim_1/new/FA_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
