# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../control.vhd" \
"../../../../datapath.vhd" \
"../../../../receiver.vhd" \
"../../../../receiver_tb.vhd" \

# Do not sort compile order
nosort
