Loading plugins phase: Elapsed time ==> 0s.328ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\shiyu\Documents\GitHub\MUR\MCU_PSOC\Branches\NOV\PCB_CAN_ORION_Interrupt_PSOC_A_5\SAR Example.cydsn\SAR Example.cyprj -d CY8C5888LTI-LP097 -s C:\Users\shiyu\Documents\GitHub\MUR\MCU_PSOC\Branches\NOV\PCB_CAN_ORION_Interrupt_PSOC_A_5\SAR Example.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0060: warning: Warning in component: CAN. The BUS_CLK clock accuracy should be 0.5% or better. Please, use an external XTAL or external clock source to meet the CAN accurate clocking requirements.
 * C:\Users\shiyu\Documents\GitHub\MUR\MCU_PSOC\Branches\NOV\PCB_CAN_ORION_Interrupt_PSOC_A_5\SAR Example.cydsn\TopDesign\TopDesign.cysch (Instance:CAN)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.866ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.218ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SAR Example.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\shiyu\Documents\GitHub\MUR\MCU_PSOC\Branches\NOV\PCB_CAN_ORION_Interrupt_PSOC_A_5\SAR Example.cydsn\SAR Example.cyprj -dcpsoc3 SAR Example.v -verilog
======================================================================

======================================================================
Compiling:  SAR Example.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\shiyu\Documents\GitHub\MUR\MCU_PSOC\Branches\NOV\PCB_CAN_ORION_Interrupt_PSOC_A_5\SAR Example.cydsn\SAR Example.cyprj -dcpsoc3 SAR Example.v -verilog
======================================================================

======================================================================
Compiling:  SAR Example.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\shiyu\Documents\GitHub\MUR\MCU_PSOC\Branches\NOV\PCB_CAN_ORION_Interrupt_PSOC_A_5\SAR Example.cydsn\SAR Example.cyprj -dcpsoc3 -verilog SAR Example.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Dec 05 02:13:35 2018


======================================================================
Compiling:  SAR Example.v
Program  :   vpp
Options  :    -yv2 -q10 SAR Example.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Dec 05 02:13:35 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SAR Example.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SAR Example.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\shiyu\Documents\GitHub\MUR\MCU_PSOC\Branches\NOV\PCB_CAN_ORION_Interrupt_PSOC_A_5\SAR Example.cydsn\SAR Example.cyprj -dcpsoc3 -verilog SAR Example.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Dec 05 02:13:37 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\shiyu\Documents\GitHub\MUR\MCU_PSOC\Branches\NOV\PCB_CAN_ORION_Interrupt_PSOC_A_5\SAR Example.cydsn\codegentemp\SAR Example.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\shiyu\Documents\GitHub\MUR\MCU_PSOC\Branches\NOV\PCB_CAN_ORION_Interrupt_PSOC_A_5\SAR Example.cydsn\codegentemp\SAR Example.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  SAR Example.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\shiyu\Documents\GitHub\MUR\MCU_PSOC\Branches\NOV\PCB_CAN_ORION_Interrupt_PSOC_A_5\SAR Example.cydsn\SAR Example.cyprj -dcpsoc3 -verilog SAR Example.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Dec 05 02:13:38 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\shiyu\Documents\GitHub\MUR\MCU_PSOC\Branches\NOV\PCB_CAN_ORION_Interrupt_PSOC_A_5\SAR Example.cydsn\codegentemp\SAR Example.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\shiyu\Documents\GitHub\MUR\MCU_PSOC\Branches\NOV\PCB_CAN_ORION_Interrupt_PSOC_A_5\SAR Example.cydsn\codegentemp\SAR Example.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	Net_164
	Net_165
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_160
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\CAN:Net_31\
	\CAN:Net_30\
	Net_1227


Deleted 30 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Sensor_Pin_0_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Sensor_Pin_0_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Sensor_Pin_0_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Sensor_Pin_0_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Sensor_Pin_0_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Sensor_Pin_0_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_1_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_2_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_3_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_4_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_5_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_6_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_7_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_8_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_9_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_10_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_11_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_12_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_13_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_14_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_16_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_33_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_32_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_31_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_30_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_29_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_28_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_27_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_26_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_25_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_24_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_23_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_22_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_21_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_20_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_19_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_18_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__RX_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__TX_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_17_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:Net_383\ to zero
Aliasing tmpOE__GND_TEST_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing \Timer:Net_260\ to zero
Aliasing Net_1194 to zero
Aliasing \Timer:Net_102\ to tmpOE__Sensor_Pin_0_net_0
Aliasing tmpOE__Sensor_Pin_15_net_0 to tmpOE__Sensor_Pin_0_net_0
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[43] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \UART_1:Net_61\[47] = \UART_1:Net_9\[46]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[51] = zero[36]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[52] = zero[36]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[53] = zero[36]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[54] = zero[36]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[55] = zero[36]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[56] = zero[36]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[57] = zero[36]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[58] = zero[36]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[70] = \UART_1:BUART:tx_bitclk_dp\[106]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[116] = \UART_1:BUART:tx_counter_dp\[107]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[117] = zero[36]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[118] = zero[36]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[119] = zero[36]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[121] = \UART_1:BUART:tx_fifo_empty\[84]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[123] = \UART_1:BUART:tx_fifo_notfull\[83]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[183] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[191] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[202]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[193] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[203]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[194] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[219]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[195] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[233]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[196] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[197]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[197] = \UART_1:BUART:pollcount_1\[189]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[198] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[199]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[199] = \UART_1:BUART:pollcount_0\[192]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[205] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[206] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[207] = \UART_1:BUART:pollcount_1\[189]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[208] = \UART_1:BUART:pollcount_1\[189]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[209] = \UART_1:BUART:pollcount_0\[192]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[210] = \UART_1:BUART:pollcount_0\[192]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[211] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[212] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[213] = \UART_1:BUART:pollcount_1\[189]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[214] = \UART_1:BUART:pollcount_0\[192]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[215] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[216] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[221] = \UART_1:BUART:pollcount_1\[189]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[222] = \UART_1:BUART:pollcount_1\[189]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[223] = \UART_1:BUART:pollcount_0\[192]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[224] = \UART_1:BUART:pollcount_0\[192]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[225] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[226] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[227] = \UART_1:BUART:pollcount_1\[189]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[228] = \UART_1:BUART:pollcount_0\[192]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[229] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[230] = zero[36]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[237] = zero[36]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[238] = \UART_1:BUART:rx_parity_error_status\[239]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[240] = \UART_1:BUART:rx_stop_bit_error\[241]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[251] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[300]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[255] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[322]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[256] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[257] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[258] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[259] = \UART_1:BUART:sRX:MODIN4_6\[260]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[260] = \UART_1:BUART:rx_count_6\[178]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[261] = \UART_1:BUART:sRX:MODIN4_5\[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[262] = \UART_1:BUART:rx_count_5\[179]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[263] = \UART_1:BUART:sRX:MODIN4_4\[264]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[264] = \UART_1:BUART:rx_count_4\[180]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[265] = \UART_1:BUART:sRX:MODIN4_3\[266]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[266] = \UART_1:BUART:rx_count_3\[181]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[267] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[268] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[269] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[270] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[271] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[272] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[273] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[274] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[275] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[276] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[277] = \UART_1:BUART:rx_count_6\[178]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[278] = \UART_1:BUART:rx_count_5\[179]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[279] = \UART_1:BUART:rx_count_4\[180]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[280] = \UART_1:BUART:rx_count_3\[181]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[281] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[282] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[283] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[284] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[285] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[286] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[287] = zero[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[302] = \UART_1:BUART:rx_postpoll\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[303] = \UART_1:BUART:rx_parity_bit\[254]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[304] = \UART_1:BUART:rx_postpoll\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[305] = \UART_1:BUART:rx_parity_bit\[254]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[306] = \UART_1:BUART:rx_postpoll\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[307] = \UART_1:BUART:rx_parity_bit\[254]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[309] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[310] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[308]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[311] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[308]
Removing Lhs of wire tmpOE__Rx_1_net_0[333] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Tx_1_net_0[338] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_1_net_0[344] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_2_net_0[350] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_3_net_0[356] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_4_net_0[362] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_5_net_0[368] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_6_net_0[374] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_7_net_0[380] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_8_net_0[386] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_9_net_0[392] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_10_net_0[398] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_11_net_0[404] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_12_net_0[410] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_13_net_0[416] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_14_net_0[422] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_16_net_0[428] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_33_net_0[434] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_32_net_0[440] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_31_net_0[446] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_30_net_0[452] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_29_net_0[458] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_28_net_0[464] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_27_net_0[470] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_26_net_0[476] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_25_net_0[482] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_24_net_0[488] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_23_net_0[494] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_22_net_0[500] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_21_net_0[506] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_20_net_0[512] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_19_net_0[518] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_18_net_0[524] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__RX_net_0[530] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__TX_net_0[536] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_17_net_0[551] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[561] = zero[36]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[562] = zero[36]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[563] = zero[36]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[564] = zero[36]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[565] = zero[36]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[566] = zero[36]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[567] = zero[36]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[568] = zero[36]
Removing Rhs of wire \ADC_SAR_1:Net_188\[572] = \ADC_SAR_1:Net_221\[573]
Removing Lhs of wire \ADC_SAR_1:soc\[578] = zero[36]
Removing Lhs of wire \ADC_SAR_1:Net_383\[604] = zero[36]
Removing Lhs of wire tmpOE__GND_TEST_net_0[606] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \Timer:Net_260\[613] = zero[36]
Removing Lhs of wire \Timer:Net_266\[614] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire Net_1194[615] = zero[36]
Removing Rhs of wire Net_6[620] = \Timer:Net_51\[616]
Removing Lhs of wire \Timer:Net_102\[621] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire tmpOE__Sensor_Pin_15_net_0[625] = tmpOE__Sensor_Pin_0_net_0[39]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[630] = zero[36]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[645] = \UART_1:BUART:rx_bitclk_pre\[172]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[654] = \UART_1:BUART:rx_parity_error_pre\[249]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[655] = zero[36]

------------------------------------------------------
Aliased 0 equations, 152 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Sensor_Pin_0_net_0' (cost = 0):
tmpOE__Sensor_Pin_0_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_16 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_16 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_16 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_16 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_16 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 33 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[136] = \UART_1:BUART:rx_bitclk\[184]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[235] = zero[36]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[244] = zero[36]
Removing Lhs of wire \ADC_SAR_1:Net_188\[572] = \ADC_SAR_1:Net_385\[570]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[637] = \UART_1:BUART:tx_ctrl_mark_last\[127]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[649] = zero[36]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[650] = zero[36]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[652] = zero[36]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[653] = \UART_1:BUART:rx_markspace_pre\[248]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[658] = \UART_1:BUART:rx_parity_bit\[254]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_16 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_16 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\shiyu\Documents\GitHub\MUR\MCU_PSOC\Branches\NOV\PCB_CAN_ORION_Interrupt_PSOC_A_5\SAR Example.cydsn\SAR Example.cyprj" -dcpsoc3 "SAR Example.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.523ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 05 December 2018 02:13:39
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\shiyu\Documents\GitHub\MUR\MCU_PSOC\Branches\NOV\PCB_CAN_ORION_Interrupt_PSOC_A_5\SAR Example.cydsn\SAR Example.cyprj -d CY8C5888LTI-LP097 SAR Example.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
Assigning clock CAN_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: Sensor_Pin_15(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Sensor_Pin_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_0(0)__PA ,
            analog_term => Net_836 ,
            pad => Sensor_Pin_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_16 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_11 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_1(0)__PA ,
            analog_term => Net_177 ,
            pad => Sensor_Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_2(0)__PA ,
            analog_term => Net_179 ,
            pad => Sensor_Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_3(0)__PA ,
            analog_term => Net_180 ,
            pad => Sensor_Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_4(0)__PA ,
            analog_term => Net_1038 ,
            pad => Sensor_Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_5(0)__PA ,
            analog_term => Net_473 ,
            pad => Sensor_Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_6(0)__PA ,
            analog_term => Net_474 ,
            pad => Sensor_Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_7(0)__PA ,
            analog_term => Net_476 ,
            pad => Sensor_Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_8(0)__PA ,
            analog_term => Net_478 ,
            pad => Sensor_Pin_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_9(0)__PA ,
            analog_term => Net_479 ,
            pad => Sensor_Pin_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_10(0)__PA ,
            analog_term => Net_1033 ,
            pad => Sensor_Pin_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_11(0)__PA ,
            analog_term => Net_483 ,
            pad => Sensor_Pin_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_12(0)__PA ,
            analog_term => Net_484 ,
            pad => Sensor_Pin_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_13(0)__PA ,
            analog_term => Net_486 ,
            pad => Sensor_Pin_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_14(0)__PA ,
            analog_term => Net_488 ,
            pad => Sensor_Pin_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_16(0)__PA ,
            analog_term => Net_491 ,
            pad => Sensor_Pin_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_33(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_33(0)__PA ,
            analog_term => Net_898 ,
            pad => Sensor_Pin_33(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_32(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_32(0)__PA ,
            analog_term => Net_897 ,
            pad => Sensor_Pin_32(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_31(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_31(0)__PA ,
            analog_term => Net_896 ,
            pad => Sensor_Pin_31(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_30(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_30(0)__PA ,
            analog_term => Net_1036 ,
            pad => Sensor_Pin_30(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_29(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_29(0)__PA ,
            analog_term => Net_1035 ,
            pad => Sensor_Pin_29(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_28(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_28(0)__PA ,
            analog_term => Net_893 ,
            pad => Sensor_Pin_28(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_27(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_27(0)__PA ,
            analog_term => Net_892 ,
            pad => Sensor_Pin_27(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_26(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_26(0)__PA ,
            analog_term => Net_1034 ,
            pad => Sensor_Pin_26(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_25(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_25(0)__PA ,
            analog_term => Net_890 ,
            pad => Sensor_Pin_25(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_24(0)__PA ,
            analog_term => Net_889 ,
            pad => Sensor_Pin_24(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_23(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_23(0)__PA ,
            analog_term => Net_888 ,
            pad => Sensor_Pin_23(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_22(0)__PA ,
            analog_term => Net_887 ,
            pad => Sensor_Pin_22(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_21(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_21(0)__PA ,
            analog_term => Net_886 ,
            pad => Sensor_Pin_21(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_20(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_20(0)__PA ,
            analog_term => Net_885 ,
            pad => Sensor_Pin_20(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_19(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_19(0)__PA ,
            analog_term => Net_884 ,
            pad => Sensor_Pin_19(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_18(0)__PA ,
            analog_term => Net_883 ,
            pad => Sensor_Pin_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX(0)__PA ,
            fb => Net_564 ,
            pad => RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX(0)__PA ,
            pin_input => Net_12 ,
            pad => TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_17(0)__PA ,
            analog_term => Net_882 ,
            pad => Sensor_Pin_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GND_TEST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GND_TEST(0)__PA ,
            analog_term => Net_1236 ,
            pad => GND_TEST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_Pin_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_Pin_15(0)__PA ,
            analog_term => Net_1040 ,
            pad => Sensor_Pin_15(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_11, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_11 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_16 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_16
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_16 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_16 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_16
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_16 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_16 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_16
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_566 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_1178 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Timer_Int
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   42 :    6 :   48 : 87.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   25 :  167 :  192 : 13.02 %
  Unique P-terms              :   44 :  340 :  384 : 11.46 %
  Total P-terms               :   53 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.526ms
Tech Mapping phase: Elapsed time ==> 1s.702ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : GND_TEST(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : RX(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Sensor_Pin_0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Sensor_Pin_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Sensor_Pin_10(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Sensor_Pin_11(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Sensor_Pin_12(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Sensor_Pin_13(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Sensor_Pin_14(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Sensor_Pin_16(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Sensor_Pin_17(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Sensor_Pin_18(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Sensor_Pin_19(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Sensor_Pin_2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Sensor_Pin_20(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Sensor_Pin_21(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Sensor_Pin_22(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Sensor_Pin_23(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Sensor_Pin_24(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Sensor_Pin_25(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Sensor_Pin_26(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Sensor_Pin_27(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Sensor_Pin_28(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Sensor_Pin_29(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Sensor_Pin_3(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Sensor_Pin_30(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Sensor_Pin_31(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Sensor_Pin_32(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Sensor_Pin_33(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Sensor_Pin_4(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Sensor_Pin_5(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Sensor_Pin_6(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Sensor_Pin_7(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Sensor_Pin_8(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Sensor_Pin_9(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : TX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Sensor_Pin_15(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 62% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : GND_TEST(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : RX(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Sensor_Pin_0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Sensor_Pin_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Sensor_Pin_10(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Sensor_Pin_11(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Sensor_Pin_12(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Sensor_Pin_13(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Sensor_Pin_14(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Sensor_Pin_16(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Sensor_Pin_17(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Sensor_Pin_18(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Sensor_Pin_19(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Sensor_Pin_2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Sensor_Pin_20(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Sensor_Pin_21(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Sensor_Pin_22(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Sensor_Pin_23(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Sensor_Pin_24(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Sensor_Pin_25(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Sensor_Pin_26(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Sensor_Pin_27(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Sensor_Pin_28(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Sensor_Pin_29(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Sensor_Pin_3(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Sensor_Pin_30(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Sensor_Pin_31(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Sensor_Pin_32(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Sensor_Pin_33(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Sensor_Pin_4(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Sensor_Pin_5(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Sensor_Pin_6(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Sensor_Pin_7(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Sensor_Pin_8(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Sensor_Pin_9(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : TX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Sensor_Pin_15(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 59s.199ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "AmuxEye::AMux" overuses wire "GPIO P2[1] Sw__1b"
Net "AmuxEye::AMux" overuses wire "GPIO P2[1] Wire"
Net "AmuxEye::AMux" overuses wire "GPIO P0[3] Sw__0b"
Net "AmuxEye::AMux" overuses wire "GPIO P0[3] Wire"
Net "AmuxEye::AMux" overuses wire "GPIO P0[6] Wire Alt"
Net "AmuxEye::AMux" overuses wire "GPIO P0[6] Wire"
Net "AmuxNose::AMux" overuses wire "GPIO P2[1] Sw__1b"
Net "AmuxNose::AMux" overuses wire "GPIO P2[1] Wire"
Net "AmuxNose::AMux" overuses wire "GPIO P0[6] Wire Alt"
Net "AmuxNose::AMux" overuses wire "GPIO P0[6] Wire"
Net "AmuxNose::AMux" overuses wire "GPIO P0[3] Sw__0b"
Net "AmuxNose::AMux" overuses wire "GPIO P0[3] Wire"
Analog Routing phase: Elapsed time ==> 0s.608ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1166 {
    sar_1_vplus
  }
  Net: Net_836 {
    p0_0
  }
  Net: Net_1236 {
    p2_4
  }
  Net: Net_177 {
    p0_1
  }
  Net: Net_179 {
    p0_2
  }
  Net: Net_180 {
    p0_3
  }
  Net: Net_1038 {
    p0_4
  }
  Net: Net_473 {
    p0_5
  }
  Net: Net_474 {
    p0_6
  }
  Net: Net_476 {
    p0_7
  }
  Net: Net_478 {
    p1_2
  }
  Net: Net_479 {
    p1_4
  }
  Net: Net_1033 {
    p1_5
  }
  Net: Net_483 {
    p1_6
  }
  Net: Net_484 {
    p1_7
  }
  Net: Net_486 {
    p2_0
  }
  Net: Net_488 {
    p2_2
  }
  Net: Net_1040 {
    p2_1
  }
  Net: Net_491 {
    p2_3
  }
  Net: Net_882 {
    p15_5
  }
  Net: Net_883 {
    p2_5
  }
  Net: Net_884 {
    p2_6
  }
  Net: Net_885 {
    p2_7
  }
  Net: Net_886 {
    p3_0
  }
  Net: Net_887 {
    p3_1
  }
  Net: Net_888 {
    p3_2
  }
  Net: Net_889 {
    p3_3
  }
  Net: Net_890 {
    p3_4
  }
  Net: Net_1034 {
    p3_5
  }
  Net: Net_892 {
    p3_6
  }
  Net: Net_893 {
    p3_7
  }
  Net: Net_1035 {
    p15_0
  }
  Net: Net_1036 {
    p15_1
  }
  Net: Net_896 {
    p15_2
  }
  Net: Net_897 {
    p15_3
  }
  Net: Net_898 {
    p15_4
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_1:Net_209\ {
  }
  Net: \ADC_SAR_1:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: AmuxNet::AMux {
    sar_1_vplus
    agr1_x_sar_1_vplus
    agr1
    agl1_x_agr1
    agl1
    agl1_x_p2_1
    agl1_x_vidac_0_vout
    vidac_0_vout
    agl0_x_vidac_0_vout
    agl0
    agl0_x_p2_4
    amuxbusl_x_vidac_0_vout
    amuxbusl
    amuxbusl_x_p2_6
    amuxbusl_x_p0_3
    amuxbusl_x_p0_6
    amuxbusl_x_p0_1
    amuxbusl_x_p0_7
    amuxbusl_x_p0_2
    agr3_x_sar_1_vplus
    agr3
    agr3_x_p1_7
    amuxbusl_x_p2_3
    amuxbusl_x_p2_2
    amuxbusl_x_p0_5
    amuxbusl_x_p0_4
    amuxbusl_x_p0_0
    amuxbusl_x_p2_7
    agr2_x_sar_1_vplus
    agr2
    agr2_x_p1_6
    agr0_x_sar_1_vplus
    agr0
    agr0_x_p1_4
    agr4_x_sar_1_vplus
    agr4
    agr4_x_p15_0
    agr7_x_sar_1_vplus
    agr7
    agr7_x_p3_7
    agr5_x_sar_1_vplus
    agr5
    agr5_x_p3_1
    agr6_x_sar_1_vplus
    agr6
    agr6_x_p3_2
    agl1_x_p2_5
    agr2_x_p1_2
    agl0_x_p2_0
    agr1_x_p1_5
    agl1_x_p15_5
    agl0_x_p15_4
    agr6_x_p15_2
    agr5_x_p3_5
    agr7_x_p15_3
    agr5_x_p15_1
    agr7_x_p3_3
    agr6_x_p3_6
    agr4_x_p3_4
    agr4_x_p3_0
    p2_1
    p2_4
    p2_6
    p0_3
    p0_6
    p0_1
    p0_7
    p0_2
    p1_7
    p2_3
    p2_2
    p0_5
    p0_4
    p0_0
    p2_7
    p1_6
    p1_4
    p15_0
    p3_7
    p3_1
    p3_2
    p2_5
    p1_2
    p2_0
    p1_5
    p15_5
    p15_4
    p15_2
    p3_5
    p15_3
    p15_1
    p3_3
    p3_6
    p3_4
    p3_0
  }
}
Map of item to net {
  sar_1_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_1:Net_126\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_1_vref                                       -> \ADC_SAR_1:Net_235\
  sar_1_vplus                                      -> Net_1166
  p0_0                                             -> Net_836
  p2_4                                             -> Net_1236
  p0_1                                             -> Net_177
  p0_2                                             -> Net_179
  p0_3                                             -> Net_180
  p0_4                                             -> Net_1038
  p0_5                                             -> Net_473
  p0_6                                             -> Net_474
  p0_7                                             -> Net_476
  p1_2                                             -> Net_478
  p1_4                                             -> Net_479
  p1_5                                             -> Net_1033
  p1_6                                             -> Net_483
  p1_7                                             -> Net_484
  p2_0                                             -> Net_486
  p2_2                                             -> Net_488
  p2_1                                             -> Net_1040
  p2_3                                             -> Net_491
  p15_5                                            -> Net_882
  p2_5                                             -> Net_883
  p2_6                                             -> Net_884
  p2_7                                             -> Net_885
  p3_0                                             -> Net_886
  p3_1                                             -> Net_887
  p3_2                                             -> Net_888
  p3_3                                             -> Net_889
  p3_4                                             -> Net_890
  p3_5                                             -> Net_1034
  p3_6                                             -> Net_892
  p3_7                                             -> Net_893
  p15_0                                            -> Net_1035
  p15_1                                            -> Net_1036
  p15_2                                            -> Net_896
  p15_3                                            -> Net_897
  p15_4                                            -> Net_898
  agr1_x_sar_1_vplus                               -> AmuxNet::AMux
  agr1                                             -> AmuxNet::AMux
  agl1_x_agr1                                      -> AmuxNet::AMux
  agl1                                             -> AmuxNet::AMux
  agl1_x_p2_1                                      -> AmuxNet::AMux
  agl1_x_vidac_0_vout                              -> AmuxNet::AMux
  vidac_0_vout                                     -> AmuxNet::AMux
  agl0_x_vidac_0_vout                              -> AmuxNet::AMux
  agl0                                             -> AmuxNet::AMux
  agl0_x_p2_4                                      -> AmuxNet::AMux
  amuxbusl_x_vidac_0_vout                          -> AmuxNet::AMux
  amuxbusl                                         -> AmuxNet::AMux
  amuxbusl_x_p2_6                                  -> AmuxNet::AMux
  amuxbusl_x_p0_3                                  -> AmuxNet::AMux
  amuxbusl_x_p0_6                                  -> AmuxNet::AMux
  amuxbusl_x_p0_1                                  -> AmuxNet::AMux
  amuxbusl_x_p0_7                                  -> AmuxNet::AMux
  amuxbusl_x_p0_2                                  -> AmuxNet::AMux
  agr3_x_sar_1_vplus                               -> AmuxNet::AMux
  agr3                                             -> AmuxNet::AMux
  agr3_x_p1_7                                      -> AmuxNet::AMux
  amuxbusl_x_p2_3                                  -> AmuxNet::AMux
  amuxbusl_x_p2_2                                  -> AmuxNet::AMux
  amuxbusl_x_p0_5                                  -> AmuxNet::AMux
  amuxbusl_x_p0_4                                  -> AmuxNet::AMux
  amuxbusl_x_p0_0                                  -> AmuxNet::AMux
  amuxbusl_x_p2_7                                  -> AmuxNet::AMux
  agr2_x_sar_1_vplus                               -> AmuxNet::AMux
  agr2                                             -> AmuxNet::AMux
  agr2_x_p1_6                                      -> AmuxNet::AMux
  agr0_x_sar_1_vplus                               -> AmuxNet::AMux
  agr0                                             -> AmuxNet::AMux
  agr0_x_p1_4                                      -> AmuxNet::AMux
  agr4_x_sar_1_vplus                               -> AmuxNet::AMux
  agr4                                             -> AmuxNet::AMux
  agr4_x_p15_0                                     -> AmuxNet::AMux
  agr7_x_sar_1_vplus                               -> AmuxNet::AMux
  agr7                                             -> AmuxNet::AMux
  agr7_x_p3_7                                      -> AmuxNet::AMux
  agr5_x_sar_1_vplus                               -> AmuxNet::AMux
  agr5                                             -> AmuxNet::AMux
  agr5_x_p3_1                                      -> AmuxNet::AMux
  agr6_x_sar_1_vplus                               -> AmuxNet::AMux
  agr6                                             -> AmuxNet::AMux
  agr6_x_p3_2                                      -> AmuxNet::AMux
  agl1_x_p2_5                                      -> AmuxNet::AMux
  agr2_x_p1_2                                      -> AmuxNet::AMux
  agl0_x_p2_0                                      -> AmuxNet::AMux
  agr1_x_p1_5                                      -> AmuxNet::AMux
  agl1_x_p15_5                                     -> AmuxNet::AMux
  agl0_x_p15_4                                     -> AmuxNet::AMux
  agr6_x_p15_2                                     -> AmuxNet::AMux
  agr5_x_p3_5                                      -> AmuxNet::AMux
  agr7_x_p15_3                                     -> AmuxNet::AMux
  agr5_x_p15_1                                     -> AmuxNet::AMux
  agr7_x_p3_3                                      -> AmuxNet::AMux
  agr6_x_p3_6                                      -> AmuxNet::AMux
  agr4_x_p3_4                                      -> AmuxNet::AMux
  agr4_x_p3_0                                      -> AmuxNet::AMux
}
Mux Info {
  Mux: AMux {
     Mouth: Net_1166
     Guts:  AmuxNet::AMux
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_836
      Outer: amuxbusl_x_p0_0
      Inner: __open__
      Path {
        p0_0
        amuxbusl_x_p0_0
        amuxbusl
        amuxbusl_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_177
      Outer: amuxbusl_x_p0_1
      Inner: __open__
      Path {
        p0_1
        amuxbusl_x_p0_1
        amuxbusl
        amuxbusl_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 3 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 4 {
      Net:   Net_179
      Outer: amuxbusl_x_p0_2
      Inner: __open__
      Path {
        p0_2
        amuxbusl_x_p0_2
        amuxbusl
        amuxbusl_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 5 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 6 {
      Net:   Net_180
      Outer: amuxbusl_x_p0_3
      Inner: __open__
      Path {
        p0_3
        amuxbusl_x_p0_3
        amuxbusl
        amuxbusl_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 7 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 8 {
      Net:   Net_1038
      Outer: amuxbusl_x_p0_4
      Inner: __open__
      Path {
        p0_4
        amuxbusl_x_p0_4
        amuxbusl
        amuxbusl_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 9 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 10 {
      Net:   Net_473
      Outer: amuxbusl_x_p0_5
      Inner: __open__
      Path {
        p0_5
        amuxbusl_x_p0_5
        amuxbusl
        amuxbusl_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 11 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 12 {
      Net:   Net_474
      Outer: amuxbusl_x_p0_6
      Inner: __open__
      Path {
        p0_6
        amuxbusl_x_p0_6
        amuxbusl
        amuxbusl_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 13 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 14 {
      Net:   Net_476
      Outer: amuxbusl_x_p0_7
      Inner: __open__
      Path {
        p0_7
        amuxbusl_x_p0_7
        amuxbusl
        amuxbusl_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 15 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 16 {
      Net:   Net_478
      Outer: agr2_x_p1_2
      Inner: __open__
      Path {
        p1_2
        agr2_x_p1_2
        agr2
        agr2_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 17 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 18 {
      Net:   Net_479
      Outer: agr0_x_p1_4
      Inner: agr0_x_sar_1_vplus
      Path {
        p1_4
        agr0_x_p1_4
        agr0
        agr0_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 19 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 20 {
      Net:   Net_1033
      Outer: agr1_x_p1_5
      Inner: __open__
      Path {
        p1_5
        agr1_x_p1_5
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 21 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 22 {
      Net:   Net_483
      Outer: agr2_x_p1_6
      Inner: __open__
      Path {
        p1_6
        agr2_x_p1_6
        agr2
        agr2_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 23 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 24 {
      Net:   Net_484
      Outer: agr3_x_p1_7
      Inner: agr3_x_sar_1_vplus
      Path {
        p1_7
        agr3_x_p1_7
        agr3
        agr3_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 25 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 26 {
      Net:   Net_486
      Outer: agl0_x_p2_0
      Inner: __open__
      Path {
        p2_0
        agl0_x_p2_0
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 27 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 28 {
      Net:   Net_488
      Outer: amuxbusl_x_p2_2
      Inner: __open__
      Path {
        p2_2
        amuxbusl_x_p2_2
        amuxbusl
        amuxbusl_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 29 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 30 {
      Net:   Net_1040
      Outer: agl1_x_p2_1
      Inner: __open__
      Path {
        p2_1
        agl1_x_p2_1
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 31 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 32 {
      Net:   Net_491
      Outer: amuxbusl_x_p2_3
      Inner: __open__
      Path {
        p2_3
        amuxbusl_x_p2_3
        amuxbusl
        amuxbusl_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 33 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 34 {
      Net:   Net_882
      Outer: agl1_x_p15_5
      Inner: __open__
      Path {
        p15_5
        agl1_x_p15_5
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 35 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 36 {
      Net:   Net_883
      Outer: agl1_x_p2_5
      Inner: __open__
      Path {
        p2_5
        agl1_x_p2_5
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 37 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 38 {
      Net:   Net_884
      Outer: amuxbusl_x_p2_6
      Inner: __open__
      Path {
        p2_6
        amuxbusl_x_p2_6
        amuxbusl
        amuxbusl_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 39 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 40 {
      Net:   Net_885
      Outer: amuxbusl_x_p2_7
      Inner: __open__
      Path {
        p2_7
        amuxbusl_x_p2_7
        amuxbusl
        amuxbusl_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 41 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 42 {
      Net:   Net_886
      Outer: agr4_x_p3_0
      Inner: __open__
      Path {
        p3_0
        agr4_x_p3_0
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 43 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 44 {
      Net:   Net_887
      Outer: agr5_x_p3_1
      Inner: __open__
      Path {
        p3_1
        agr5_x_p3_1
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 45 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 46 {
      Net:   Net_888
      Outer: agr6_x_p3_2
      Inner: __open__
      Path {
        p3_2
        agr6_x_p3_2
        agr6
        agr6_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 47 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 48 {
      Net:   Net_889
      Outer: agr7_x_p3_3
      Inner: __open__
      Path {
        p3_3
        agr7_x_p3_3
        agr7
        agr7_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 49 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 50 {
      Net:   Net_890
      Outer: agr4_x_p3_4
      Inner: __open__
      Path {
        p3_4
        agr4_x_p3_4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 51 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 52 {
      Net:   Net_1034
      Outer: agr5_x_p3_5
      Inner: __open__
      Path {
        p3_5
        agr5_x_p3_5
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 53 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 54 {
      Net:   Net_892
      Outer: agr6_x_p3_6
      Inner: __open__
      Path {
        p3_6
        agr6_x_p3_6
        agr6
        agr6_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 55 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 56 {
      Net:   Net_893
      Outer: agr7_x_p3_7
      Inner: __open__
      Path {
        p3_7
        agr7_x_p3_7
        agr7
        agr7_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 57 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 58 {
      Net:   Net_1035
      Outer: agr4_x_p15_0
      Inner: __open__
      Path {
        p15_0
        agr4_x_p15_0
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 59 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 60 {
      Net:   Net_1036
      Outer: agr5_x_p15_1
      Inner: __open__
      Path {
        p15_1
        agr5_x_p15_1
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 61 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 62 {
      Net:   Net_896
      Outer: agr6_x_p15_2
      Inner: __open__
      Path {
        p15_2
        agr6_x_p15_2
        agr6
        agr6_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 63 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 64 {
      Net:   Net_897
      Outer: agr7_x_p15_3
      Inner: __open__
      Path {
        p15_3
        agr7_x_p15_3
        agr7
        agr7_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 65 {
      Net:   Net_1236
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 66 {
      Net:   Net_898
      Outer: agl0_x_p15_4
      Inner: __open__
      Path {
        p15_4
        agl0_x_p15_4
        agl0
        agl0_x_vidac_0_vout
        vidac_0_vout
        agl1_x_vidac_0_vout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.569ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    9 :   39 :   48 :  18.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.44
                   Pterms :            5.44
               Macrocells :            2.78
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.134ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          5 :       8.60 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_11, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_11 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_16 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_16
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_16 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_16 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_16 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_16
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_16
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_16 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Timer_Int
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_1178 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_566 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Sensor_Pin_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_0(0)__PA ,
        analog_term => Net_836 ,
        pad => Sensor_Pin_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Sensor_Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_1(0)__PA ,
        analog_term => Net_177 ,
        pad => Sensor_Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Sensor_Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_2(0)__PA ,
        analog_term => Net_179 ,
        pad => Sensor_Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Sensor_Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_3(0)__PA ,
        analog_term => Net_180 ,
        pad => Sensor_Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Sensor_Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_4(0)__PA ,
        analog_term => Net_1038 ,
        pad => Sensor_Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Sensor_Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_5(0)__PA ,
        analog_term => Net_473 ,
        pad => Sensor_Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Sensor_Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_6(0)__PA ,
        analog_term => Net_474 ,
        pad => Sensor_Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Sensor_Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_7(0)__PA ,
        analog_term => Net_476 ,
        pad => Sensor_Pin_7(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Sensor_Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_8(0)__PA ,
        analog_term => Net_478 ,
        pad => Sensor_Pin_8(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Sensor_Pin_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_9(0)__PA ,
        analog_term => Net_479 ,
        pad => Sensor_Pin_9(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Sensor_Pin_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_10(0)__PA ,
        analog_term => Net_1033 ,
        pad => Sensor_Pin_10(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Sensor_Pin_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_11(0)__PA ,
        analog_term => Net_483 ,
        pad => Sensor_Pin_11(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Sensor_Pin_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_12(0)__PA ,
        analog_term => Net_484 ,
        pad => Sensor_Pin_12(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Sensor_Pin_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_13(0)__PA ,
        analog_term => Net_486 ,
        pad => Sensor_Pin_13(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Sensor_Pin_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_15(0)__PA ,
        analog_term => Net_1040 ,
        pad => Sensor_Pin_15(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Sensor_Pin_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_14(0)__PA ,
        analog_term => Net_488 ,
        pad => Sensor_Pin_14(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Sensor_Pin_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_16(0)__PA ,
        analog_term => Net_491 ,
        pad => Sensor_Pin_16(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GND_TEST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GND_TEST(0)__PA ,
        analog_term => Net_1236 ,
        pad => GND_TEST(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Sensor_Pin_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_18(0)__PA ,
        analog_term => Net_883 ,
        pad => Sensor_Pin_18(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Sensor_Pin_19(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_19(0)__PA ,
        analog_term => Net_884 ,
        pad => Sensor_Pin_19(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Sensor_Pin_20(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_20(0)__PA ,
        analog_term => Net_885 ,
        pad => Sensor_Pin_20(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Sensor_Pin_21(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_21(0)__PA ,
        analog_term => Net_886 ,
        pad => Sensor_Pin_21(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Sensor_Pin_22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_22(0)__PA ,
        analog_term => Net_887 ,
        pad => Sensor_Pin_22(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Sensor_Pin_23(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_23(0)__PA ,
        analog_term => Net_888 ,
        pad => Sensor_Pin_23(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Sensor_Pin_24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_24(0)__PA ,
        analog_term => Net_889 ,
        pad => Sensor_Pin_24(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Sensor_Pin_25(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_25(0)__PA ,
        analog_term => Net_890 ,
        pad => Sensor_Pin_25(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Sensor_Pin_26(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_26(0)__PA ,
        analog_term => Net_1034 ,
        pad => Sensor_Pin_26(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Sensor_Pin_27(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_27(0)__PA ,
        analog_term => Net_892 ,
        pad => Sensor_Pin_27(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Sensor_Pin_28(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_28(0)__PA ,
        analog_term => Net_893 ,
        pad => Sensor_Pin_28(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX(0)__PA ,
        fb => Net_564 ,
        pad => RX(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX(0)__PA ,
        pin_input => Net_12 ,
        pad => TX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_16 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_11 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Sensor_Pin_29(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_29(0)__PA ,
        analog_term => Net_1035 ,
        pad => Sensor_Pin_29(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Sensor_Pin_30(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_30(0)__PA ,
        analog_term => Net_1036 ,
        pad => Sensor_Pin_30(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Sensor_Pin_31(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_31(0)__PA ,
        analog_term => Net_896 ,
        pad => Sensor_Pin_31(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Sensor_Pin_32(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_32(0)__PA ,
        analog_term => Net_897 ,
        pad => Sensor_Pin_32(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Sensor_Pin_33(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_33(0)__PA ,
        analog_term => Net_898 ,
        pad => Sensor_Pin_33(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Sensor_Pin_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_Pin_17(0)__PA ,
        analog_term => Net_882 ,
        pad => Sensor_Pin_17(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_564 ,
            can_tx => Net_12 ,
            can_tx_en => Net_565 ,
            interrupt => Net_566 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC_SAR_1:Net_385\ ,
            aclk_0 => \ADC_SAR_1:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_1:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR_1:Net_381_local\ ,
            dclk_glb_0 => \UART_1:Net_9\ ,
            dclk_0 => \UART_1:Net_9_local\ ,
            dclk_glb_1 => Net_10 ,
            dclk_1 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_6 ,
            cmp => \Timer:Net_261\ ,
            irq => \Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_1166 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_209\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clock => \ADC_SAR_1:Net_385\ ,
            pump_clock => \ADC_SAR_1:Net_385\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_1181 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_1178 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux
        PORT MAP (
            muxin_66 => Net_898 ,
            muxin_65 => Net_1236 ,
            muxin_64 => Net_897 ,
            muxin_63 => Net_1236 ,
            muxin_62 => Net_896 ,
            muxin_61 => Net_1236 ,
            muxin_60 => Net_1036 ,
            muxin_59 => Net_1236 ,
            muxin_58 => Net_1035 ,
            muxin_57 => Net_1236 ,
            muxin_56 => Net_893 ,
            muxin_55 => Net_1236 ,
            muxin_54 => Net_892 ,
            muxin_53 => Net_1236 ,
            muxin_52 => Net_1034 ,
            muxin_51 => Net_1236 ,
            muxin_50 => Net_890 ,
            muxin_49 => Net_1236 ,
            muxin_48 => Net_889 ,
            muxin_47 => Net_1236 ,
            muxin_46 => Net_888 ,
            muxin_45 => Net_1236 ,
            muxin_44 => Net_887 ,
            muxin_43 => Net_1236 ,
            muxin_42 => Net_886 ,
            muxin_41 => Net_1236 ,
            muxin_40 => Net_885 ,
            muxin_39 => Net_1236 ,
            muxin_38 => Net_884 ,
            muxin_37 => Net_1236 ,
            muxin_36 => Net_883 ,
            muxin_35 => Net_1236 ,
            muxin_34 => Net_882 ,
            muxin_33 => Net_1236 ,
            muxin_32 => Net_491 ,
            muxin_31 => Net_1236 ,
            muxin_30 => Net_1040 ,
            muxin_29 => Net_1236 ,
            muxin_28 => Net_488 ,
            muxin_27 => Net_1236 ,
            muxin_26 => Net_486 ,
            muxin_25 => Net_1236 ,
            muxin_24 => Net_484 ,
            muxin_23 => Net_1236 ,
            muxin_22 => Net_483 ,
            muxin_21 => Net_1236 ,
            muxin_20 => Net_1033 ,
            muxin_19 => Net_1236 ,
            muxin_18 => Net_479 ,
            muxin_17 => Net_1236 ,
            muxin_16 => Net_478 ,
            muxin_15 => Net_1236 ,
            muxin_14 => Net_476 ,
            muxin_13 => Net_1236 ,
            muxin_12 => Net_474 ,
            muxin_11 => Net_1236 ,
            muxin_10 => Net_473 ,
            muxin_9 => Net_1236 ,
            muxin_8 => Net_1038 ,
            muxin_7 => Net_1236 ,
            muxin_6 => Net_180 ,
            muxin_5 => Net_1236 ,
            muxin_4 => Net_179 ,
            muxin_3 => Net_1236 ,
            muxin_2 => Net_177 ,
            muxin_1 => Net_1236 ,
            muxin_0 => Net_836 ,
            vout => Net_1166 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 67
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |  Sensor_Pin_0(0) | Analog(Net_836)
     |   1 |     * |      NONE |      HI_Z_ANALOG |  Sensor_Pin_1(0) | Analog(Net_177)
     |   2 |     * |      NONE |      HI_Z_ANALOG |  Sensor_Pin_2(0) | Analog(Net_179)
     |   3 |     * |      NONE |      HI_Z_ANALOG |  Sensor_Pin_3(0) | Analog(Net_180)
     |   4 |     * |      NONE |      HI_Z_ANALOG |  Sensor_Pin_4(0) | Analog(Net_1038)
     |   5 |     * |      NONE |      HI_Z_ANALOG |  Sensor_Pin_5(0) | Analog(Net_473)
     |   6 |     * |      NONE |      HI_Z_ANALOG |  Sensor_Pin_6(0) | Analog(Net_474)
     |   7 |     * |      NONE |      HI_Z_ANALOG |  Sensor_Pin_7(0) | Analog(Net_476)
-----+-----+-------+-----------+------------------+------------------+-----------------
   1 |   2 |     * |      NONE |      HI_Z_ANALOG |  Sensor_Pin_8(0) | Analog(Net_478)
     |   4 |     * |      NONE |      HI_Z_ANALOG |  Sensor_Pin_9(0) | Analog(Net_479)
     |   5 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_10(0) | Analog(Net_1033)
     |   6 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_11(0) | Analog(Net_483)
     |   7 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_12(0) | Analog(Net_484)
-----+-----+-------+-----------+------------------+------------------+-----------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_13(0) | Analog(Net_486)
     |   1 |       |      NONE |      HI_Z_ANALOG | Sensor_Pin_15(0) | Analog(Net_1040)
     |   2 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_14(0) | Analog(Net_488)
     |   3 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_16(0) | Analog(Net_491)
     |   4 |     * |      NONE |      HI_Z_ANALOG |      GND_TEST(0) | Analog(Net_1236)
     |   5 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_18(0) | Analog(Net_883)
     |   6 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_19(0) | Analog(Net_884)
     |   7 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_20(0) | Analog(Net_885)
-----+-----+-------+-----------+------------------+------------------+-----------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_21(0) | Analog(Net_886)
     |   1 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_22(0) | Analog(Net_887)
     |   2 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_23(0) | Analog(Net_888)
     |   3 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_24(0) | Analog(Net_889)
     |   4 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_25(0) | Analog(Net_890)
     |   5 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_26(0) | Analog(Net_1034)
     |   6 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_27(0) | Analog(Net_892)
     |   7 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_28(0) | Analog(Net_893)
-----+-----+-------+-----------+------------------+------------------+-----------------
  12 |   0 |     * |      NONE |     HI_Z_DIGITAL |            RX(0) | FB(Net_564)
     |   1 |     * |      NONE |         CMOS_OUT |            TX(0) | In(Net_12)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_16)
     |   7 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_11)
-----+-----+-------+-----------+------------------+------------------+-----------------
  15 |   0 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_29(0) | Analog(Net_1035)
     |   1 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_30(0) | Analog(Net_1036)
     |   2 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_31(0) | Analog(Net_896)
     |   3 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_32(0) | Analog(Net_897)
     |   4 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_33(0) | Analog(Net_898)
     |   5 |     * |      NONE |      HI_Z_ANALOG | Sensor_Pin_17(0) | Analog(Net_882)
---------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.143ms
Digital Placement phase: Elapsed time ==> 2s.846ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "SAR Example_r.vh2" --pcf-path "SAR Example.pco" --des-name "SAR Example" --dsf-path "SAR Example.dsf" --sdc-path "SAR Example.sdc" --lib-path "SAR Example_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.085ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.546ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.127ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SAR Example_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.843ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.513ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 70s.198ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 70s.202ms
API generation phase: Elapsed time ==> 5s.557ms
Dependency generation phase: Elapsed time ==> 0s.076ms
Cleanup phase: Elapsed time ==> 0s.000ms
