#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Apr 26 17:35:58 2018
# Process ID: 4876
# Current directory: S:/4-19-21/project/newfolder_sys.runs/design_1_led_axi_0_0_synth_1
# Command line: vivado.exe -log design_1_led_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_led_axi_0_0.tcl
# Log file: S:/4-19-21/project/newfolder_sys.runs/design_1_led_axi_0_0_synth_1/design_1_led_axi_0_0.vds
# Journal file: S:/4-19-21/project/newfolder_sys.runs/design_1_led_axi_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_led_axi_0_0.tcl -notrace
Command: synth_design -top design_1_led_axi_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 342.121 ; gain = 79.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_led_axi_0_0' [s:/4-19-21/src/ip/design_1_led_axi_0_0/synth/design_1_led_axi_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_axi_v1_0' declared at 's:/4-19-21/src/ipshared/f8f2/hdl/led_axi_v1_0.vhd:5' bound to instance 'U0' of component 'led_axi_v1_0' [s:/4-19-21/src/ip/design_1_led_axi_0_0/synth/design_1_led_axi_0_0.vhd:147]
INFO: [Synth 8-638] synthesizing module 'led_axi_v1_0' [s:/4-19-21/src/ipshared/f8f2/hdl/led_axi_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_axi_v1_0_S00_AXI' declared at 's:/4-19-21/src/ipshared/f8f2/hdl/led_axi_v1_0_S00_AXI.vhd:5' bound to instance 'led_axi_v1_0_S00_AXI_inst' of component 'led_axi_v1_0_S00_AXI' [s:/4-19-21/src/ipshared/f8f2/hdl/led_axi_v1_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'led_axi_v1_0_S00_AXI' [s:/4-19-21/src/ipshared/f8f2/hdl/led_axi_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [s:/4-19-21/src/ipshared/f8f2/hdl/led_axi_v1_0_S00_AXI.vhd:229]
INFO: [Synth 8-226] default block is never used [s:/4-19-21/src/ipshared/f8f2/hdl/led_axi_v1_0_S00_AXI.vhd:364]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [s:/4-19-21/src/ipshared/f8f2/hdl/led_axi_v1_0_S00_AXI.vhd:227]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [s:/4-19-21/src/ipshared/f8f2/hdl/led_axi_v1_0_S00_AXI.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'led_axi_v1_0_S00_AXI' (1#1) [s:/4-19-21/src/ipshared/f8f2/hdl/led_axi_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'led_axi_v1_0' (2#1) [s:/4-19-21/src/ipshared/f8f2/hdl/led_axi_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_led_axi_0_0' (3#1) [s:/4-19-21/src/ip/design_1_led_axi_0_0/synth/design_1_led_axi_0_0.vhd:85]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design led_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 382.203 ; gain = 119.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 382.203 ; gain = 119.930
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 674.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module led_axi_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[4]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[3]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wdata[2]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_led_axi_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[0]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[1]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[2]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[3]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[4] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[4]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[5] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[5]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[6]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[7]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[8] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[8]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[9] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[9]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[10] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[10]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[11] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[11]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[12] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[12]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[13] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[13]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[14] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[14]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[15]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[16] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[16]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[17] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[17]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[18] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[18]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[19] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[19]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[20] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[20]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[21] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[21]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[22] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[22]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[23] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[23]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[24] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[24]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[25] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[25]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[26] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[26]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[27] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[27]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[28] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[28]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[29] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[29]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[30] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[30]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/led_axi_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/led_axi_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_axi_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[31]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[30]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[29]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[28]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[27]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[26]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[25]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[24]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[23]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[22]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[21]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[20]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[19]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[18]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[17]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[16]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[15]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[14]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[13]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[12]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[11]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[10]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[9]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[8]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[7]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[6]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[5]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[4]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[3]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg0_reg[2]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[31]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[30]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[29]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[28]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[27]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[26]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[25]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[24]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[23]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[22]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[21]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[20]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[19]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[18]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[17]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[16]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[15]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[14]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[13]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[12]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[11]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[10]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[9]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[8]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[7]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[6]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[5]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[4]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[3]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg1_reg[2]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[31]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[30]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[29]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[28]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[27]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[26]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[25]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[24]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[23]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[22]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[21]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[20]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[19]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[18]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[17]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[16]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[15]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[14]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[13]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[12]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[11]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[10]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[9]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[8]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[7]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[6]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[5]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[4]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[3]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg2_reg[2]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/slv_reg3_reg[31]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/axi_rdata_reg[31]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/axi_rdata_reg[30]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_axi_v1_0_S00_AXI_inst/axi_rdata_reg[29]) is unused and will be removed from module design_1_led_axi_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     4|
|5     |LUT5 |     6|
|6     |LUT6 |     7|
|7     |FDRE |    21|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |    44|
|2     |  U0                          |led_axi_v1_0         |    44|
|3     |    led_axi_v1_0_S00_AXI_inst |led_axi_v1_0_S00_AXI |    44|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 674.609 ; gain = 412.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 674.609 ; gain = 119.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 674.609 ; gain = 412.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

246 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 674.609 ; gain = 412.957
INFO: [Common 17-1381] The checkpoint 'S:/4-19-21/project/newfolder_sys.runs/design_1_led_axi_0_0_synth_1/design_1_led_axi_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP s:/4-19-21/src/ip/design_1_led_axi_0_0/design_1_led_axi_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'S:/4-19-21/project/newfolder_sys.runs/design_1_led_axi_0_0_synth_1/design_1_led_axi_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 674.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 26 17:36:44 2018...
