<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: DMA Burst Base Address</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">DMA Burst Base Address<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___t_i_m___l_l.html">TIM</a> &raquo; <a class="el" href="group___t_i_m___l_l___exported___constants.html">TIM Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0ec23b17438a9ca018f83aebe2f5a65a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga0ec23b17438a9ca018f83aebe2f5a65a">LL_TIM_DMABURST_BASEADDR_CR1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0ec23b17438a9ca018f83aebe2f5a65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576dd87bf9161b17b3cf6eec8a751e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga576dd87bf9161b17b3cf6eec8a751e0a">LL_TIM_DMABURST_BASEADDR_CR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a></td></tr>
<tr class="separator:ga576dd87bf9161b17b3cf6eec8a751e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedc6a0291cad82d8a7b09b8590757b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gafedc6a0291cad82d8a7b09b8590757b4">LL_TIM_DMABURST_BASEADDR_SMCR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a></td></tr>
<tr class="separator:gafedc6a0291cad82d8a7b09b8590757b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf666a272972b54fc3b292cd7500f8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gadf666a272972b54fc3b292cd7500f8c4">LL_TIM_DMABURST_BASEADDR_DIER</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a> |  <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:gadf666a272972b54fc3b292cd7500f8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871dfeea2a3a19249e8060064b838d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga871dfeea2a3a19249e8060064b838d47">LL_TIM_DMABURST_BASEADDR_SR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a></td></tr>
<tr class="separator:ga871dfeea2a3a19249e8060064b838d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eba21ee27c1ae9213ae5b06beb4c66f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga7eba21ee27c1ae9213ae5b06beb4c66f">LL_TIM_DMABURST_BASEADDR_EGR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:ga7eba21ee27c1ae9213ae5b06beb4c66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d7453bef5469d0e70fc28e3a39cc47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gae6d7453bef5469d0e70fc28e3a39cc47">LL_TIM_DMABURST_BASEADDR_CCMR1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>)</td></tr>
<tr class="separator:gae6d7453bef5469d0e70fc28e3a39cc47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga242372ab048e82422f90395fa49adc65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga242372ab048e82422f90395fa49adc65">LL_TIM_DMABURST_BASEADDR_CCMR2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:ga242372ab048e82422f90395fa49adc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab085aa1ae75d0c2b7022cd7ce040aa59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gab085aa1ae75d0c2b7022cd7ce040aa59">LL_TIM_DMABURST_BASEADDR_CCER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a></td></tr>
<tr class="separator:gab085aa1ae75d0c2b7022cd7ce040aa59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f01c6a2c698e9f93593227742354c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga36f01c6a2c698e9f93593227742354c7">LL_TIM_DMABURST_BASEADDR_CNT</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:ga36f01c6a2c698e9f93593227742354c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf6c2763bf9b64a0a3773f5d6f5c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga9cf6c2763bf9b64a0a3773f5d6f5c51b">LL_TIM_DMABURST_BASEADDR_PSC</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>)</td></tr>
<tr class="separator:ga9cf6c2763bf9b64a0a3773f5d6f5c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c2906d41dba15781631b60bb1ed796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gad4c2906d41dba15781631b60bb1ed796">LL_TIM_DMABURST_BASEADDR_ARR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:gad4c2906d41dba15781631b60bb1ed796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c58504736fbbaf404e0b5afac6813bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga8c58504736fbbaf404e0b5afac6813bf">LL_TIM_DMABURST_BASEADDR_RCR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>)</td></tr>
<tr class="separator:ga8c58504736fbbaf404e0b5afac6813bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba28346cb3fe179728e3ad9721475cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gaba28346cb3fe179728e3ad9721475cca">LL_TIM_DMABURST_BASEADDR_CCR1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:gaba28346cb3fe179728e3ad9721475cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc187c177da766d8c63f63335ff0794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#gaefc187c177da766d8c63f63335ff0794">LL_TIM_DMABURST_BASEADDR_CCR2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>)</td></tr>
<tr class="separator:gaefc187c177da766d8c63f63335ff0794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721232c3556eceff5a78ca651d32e35f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga721232c3556eceff5a78ca651d32e35f">LL_TIM_DMABURST_BASEADDR_CCR3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:ga721232c3556eceff5a78ca651d32e35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b68c3570e647243e1824218db2c0d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga3b68c3570e647243e1824218db2c0d34">LL_TIM_DMABURST_BASEADDR_CCR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a></td></tr>
<tr class="separator:ga3b68c3570e647243e1824218db2c0d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc934216e27984292138573706e8770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___b_a_s_e_a_d_d_r.html#ga8fc934216e27984292138573706e8770">LL_TIM_DMABURST_BASEADDR_BDTR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:ga8fc934216e27984292138573706e8770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dee50b791c1730b8af3a4506adafb05"><td class="memItemLeft" align="right" valign="top"><a id="ga8dee50b791c1730b8af3a4506adafb05" name="ga8dee50b791c1730b8af3a4506adafb05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_TIM_DMABURST_BASEADDR_OR</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td></tr>
<tr class="separator:ga8dee50b791c1730b8af3a4506adafb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gad4c2906d41dba15781631b60bb1ed796" name="gad4c2906d41dba15781631b60bb1ed796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4c2906d41dba15781631b60bb1ed796">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_ARR&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_ARR register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="ga8fc934216e27984292138573706e8770" name="ga8fc934216e27984292138573706e8770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fc934216e27984292138573706e8770">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_BDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_BDTR&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_BDTR register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="gab085aa1ae75d0c2b7022cd7ce040aa59" name="gab085aa1ae75d0c2b7022cd7ce040aa59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab085aa1ae75d0c2b7022cd7ce040aa59">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_CCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_CCER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_CCER register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="gae6d7453bef5469d0e70fc28e3a39cc47" name="gae6d7453bef5469d0e70fc28e3a39cc47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6d7453bef5469d0e70fc28e3a39cc47">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_CCMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_CCMR1&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_CCMR1 register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="ga242372ab048e82422f90395fa49adc65" name="ga242372ab048e82422f90395fa49adc65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga242372ab048e82422f90395fa49adc65">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_CCMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_CCMR2&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_CCMR2 register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="gaba28346cb3fe179728e3ad9721475cca" name="gaba28346cb3fe179728e3ad9721475cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba28346cb3fe179728e3ad9721475cca">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_CCR1&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_CCR1 register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="gaefc187c177da766d8c63f63335ff0794" name="gaefc187c177da766d8c63f63335ff0794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefc187c177da766d8c63f63335ff0794">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_CCR2&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_CCR2 register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="ga721232c3556eceff5a78ca651d32e35f" name="ga721232c3556eceff5a78ca651d32e35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga721232c3556eceff5a78ca651d32e35f">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_CCR3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_CCR3 register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="ga3b68c3570e647243e1824218db2c0d34" name="ga3b68c3570e647243e1824218db2c0d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b68c3570e647243e1824218db2c0d34">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_CCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_CCR4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_CCR4 register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="ga36f01c6a2c698e9f93593227742354c7" name="ga36f01c6a2c698e9f93593227742354c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36f01c6a2c698e9f93593227742354c7">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_CNT&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_CNT register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="ga0ec23b17438a9ca018f83aebe2f5a65a" name="ga0ec23b17438a9ca018f83aebe2f5a65a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ec23b17438a9ca018f83aebe2f5a65a">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_CR1&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_CR1 register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="ga576dd87bf9161b17b3cf6eec8a751e0a" name="ga576dd87bf9161b17b3cf6eec8a751e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga576dd87bf9161b17b3cf6eec8a751e0a">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_CR2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_CR2 register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="gadf666a272972b54fc3b292cd7500f8c4" name="gadf666a272972b54fc3b292cd7500f8c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf666a272972b54fc3b292cd7500f8c4">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_DIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_DIER&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a> |  <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_DIER register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="ga7eba21ee27c1ae9213ae5b06beb4c66f" name="ga7eba21ee27c1ae9213ae5b06beb4c66f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eba21ee27c1ae9213ae5b06beb4c66f">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_EGR&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_EGR register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="ga9cf6c2763bf9b64a0a3773f5d6f5c51b" name="ga9cf6c2763bf9b64a0a3773f5d6f5c51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cf6c2763bf9b64a0a3773f5d6f5c51b">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_PSC&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_PSC register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="ga8c58504736fbbaf404e0b5afac6813bf" name="ga8c58504736fbbaf404e0b5afac6813bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c58504736fbbaf404e0b5afac6813bf">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_RCR&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_RCR register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="gafedc6a0291cad82d8a7b09b8590757b4" name="gafedc6a0291cad82d8a7b09b8590757b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafedc6a0291cad82d8a7b09b8590757b4">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_SMCR&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_SMCR register is the DMA base address for DMA burst </p>

</div>
</div>
<a id="ga871dfeea2a3a19249e8060064b838d47" name="ga871dfeea2a3a19249e8060064b838d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga871dfeea2a3a19249e8060064b838d47">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_BASEADDR_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_BASEADDR_SR&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIMx_SR register is the DMA base address for DMA burst </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
