Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b61e43bd33d541f5bdc25d5e887a8269 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_4_behav xil_defaultlib.testbench_4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/fourbitfulladd design.v" Line 3. Module fulladder4bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder4bit
Compiling module xil_defaultlib.testbench_4
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_4_behav
